

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid_1'
================================================================
* Date:           Fri Dec 21 17:12:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  222001|  222001|  222001|  222001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  222000|  222000|      9250|          -|          -|    24|    no    |
        | + Loop 1.1              |    9248|    9248|       578|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |     576|     576|        36|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |       9|       9|         3|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     528|    252|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    118|
|Register         |        -|      -|     153|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     831|    415|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_eOg_x_U62  |ShuffleNetV2_mux_eOg  |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+
    |Total                       |                      |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |ShuffleNetV2_mac_cud_x_U63  |ShuffleNetV2_mac_cud  | i0 + i1 * i2 |
    +----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_4_fu_575_p2       |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_658_p2        |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_691_p2        |     +    |      0|  11|   8|           1|           2|
    |n_4_fu_768_p2        |     +    |      0|  11|   8|           2|           1|
    |output_V_d0          |     +    |      0|  29|  13|           8|           8|
    |tmp_1_fu_784_p2      |     +    |      0|  23|  11|           6|           6|
    |tmp_88_fu_563_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_89_fu_585_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_8_fu_707_p2      |     +    |      0|  23|  11|           6|           6|
    |tmp_90_fu_610_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_91_fu_634_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_92_fu_668_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_96_fu_736_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_97_fu_752_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_98_fu_793_p2     |     +    |      0|  41|  17|          12|          12|
    |w_4_fu_742_p2        |     +    |      0|  20|  10|           5|           1|
    |tmp_85_fu_529_p2     |     -    |      0|  29|  13|           8|           8|
    |tmp_93_fu_679_p2     |     -    |      0|  32|  14|           9|           9|
    |exitcond4_fu_569_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_616_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_644_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_685_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_762_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp1_fu_697_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_774_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 528| 252|         168|         158|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  55|         10|    1|         10|
    |co_reg_426      |   9|          2|    5|         10|
    |h_reg_438       |   9|          2|    5|         10|
    |m_reg_474       |   9|          2|    2|          4|
    |n_reg_497       |   9|          2|    2|          4|
    |p_09_1_reg_485  |   9|          2|    8|         16|
    |p_s_reg_462     |   9|          2|    8|         16|
    |w_reg_450       |   9|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           | 118|         24|   36|         80|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   9|   0|    9|          0|
    |bias_V_addr_reg_911     |   5|   0|    5|          0|
    |co_4_reg_906            |   5|   0|    5|          0|
    |co_reg_426              |   5|   0|    5|          0|
    |h_reg_438               |   5|   0|    5|          0|
    |m_4_reg_955             |   2|   0|    2|          0|
    |m_reg_474               |   2|   0|    2|          0|
    |n_4_reg_978             |   2|   0|    2|          0|
    |n_reg_497               |   2|   0|    2|          0|
    |output_V_addr_reg_929   |  13|   0|   13|          0|
    |p_09_1_reg_485          |   8|   0|    8|          0|
    |p_s_reg_462             |   8|   0|    8|          0|
    |tmp_102_cast_reg_893    |   9|   0|    9|          0|
    |tmp_3_reg_1108          |   8|   0|    8|          0|
    |tmp_88_reg_898          |   9|   0|   10|          1|
    |tmp_90_reg_916          |  13|   0|   14|          1|
    |tmp_93_reg_947          |   9|   0|    9|          0|
    |tmp_96_reg_960          |  11|   0|   12|          1|
    |tmp_reg_924             |   5|   0|    6|          1|
    |tmp_s_reg_937           |   5|   0|    6|          1|
    |w_4_reg_965             |   5|   0|    5|          0|
    |w_reg_450               |   5|   0|    5|          0|
    |weight_V_load_reg_1103  |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 153|   0|  158|          5|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  subconv_3x3_32_strid.1 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  subconv_3x3_32_strid.1 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  subconv_3x3_32_strid.1 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  subconv_3x3_32_strid.1 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  subconv_3x3_32_strid.1 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  subconv_3x3_32_strid.1 | return value |
|weight_V_address0                 | out |    8|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    5|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   13|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|ShuffleConvs_0_Downs_23_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_23 |     array    |
|ShuffleConvs_0_Downs_23_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_23 |     array    |
|ShuffleConvs_0_Downs_23_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_23 |     array    |
|ShuffleConvs_0_Downs_22_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_22 |     array    |
|ShuffleConvs_0_Downs_22_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_22 |     array    |
|ShuffleConvs_0_Downs_22_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_22 |     array    |
|ShuffleConvs_0_Downs_11_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_11 |     array    |
|ShuffleConvs_0_Downs_11_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_11 |     array    |
|ShuffleConvs_0_Downs_11_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_11 |     array    |
|ShuffleConvs_0_Downs_6_address0   | out |   11|  ap_memory |  ShuffleConvs_0_Downs_6 |     array    |
|ShuffleConvs_0_Downs_6_ce0        | out |    1|  ap_memory |  ShuffleConvs_0_Downs_6 |     array    |
|ShuffleConvs_0_Downs_6_q0         |  in |    8|  ap_memory |  ShuffleConvs_0_Downs_6 |     array    |
|ShuffleConvs_0_Downs_5_address0   | out |   11|  ap_memory |  ShuffleConvs_0_Downs_5 |     array    |
|ShuffleConvs_0_Downs_5_ce0        | out |    1|  ap_memory |  ShuffleConvs_0_Downs_5 |     array    |
|ShuffleConvs_0_Downs_5_q0         |  in |    8|  ap_memory |  ShuffleConvs_0_Downs_5 |     array    |
|ShuffleConvs_0_Downs_4_address0   | out |   11|  ap_memory |  ShuffleConvs_0_Downs_4 |     array    |
|ShuffleConvs_0_Downs_4_ce0        | out |    1|  ap_memory |  ShuffleConvs_0_Downs_4 |     array    |
|ShuffleConvs_0_Downs_4_q0         |  in |    8|  ap_memory |  ShuffleConvs_0_Downs_4 |     array    |
|ShuffleConvs_0_Downs_3_address0   | out |   11|  ap_memory |  ShuffleConvs_0_Downs_3 |     array    |
|ShuffleConvs_0_Downs_3_ce0        | out |    1|  ap_memory |  ShuffleConvs_0_Downs_3 |     array    |
|ShuffleConvs_0_Downs_3_q0         |  in |    8|  ap_memory |  ShuffleConvs_0_Downs_3 |     array    |
|ShuffleConvs_0_Downs_2_address0   | out |   11|  ap_memory |  ShuffleConvs_0_Downs_2 |     array    |
|ShuffleConvs_0_Downs_2_ce0        | out |    1|  ap_memory |  ShuffleConvs_0_Downs_2 |     array    |
|ShuffleConvs_0_Downs_2_q0         |  in |    8|  ap_memory |  ShuffleConvs_0_Downs_2 |     array    |
|ShuffleConvs_0_Downs_1_address0   | out |   11|  ap_memory |  ShuffleConvs_0_Downs_1 |     array    |
|ShuffleConvs_0_Downs_1_ce0        | out |    1|  ap_memory |  ShuffleConvs_0_Downs_1 |     array    |
|ShuffleConvs_0_Downs_1_q0         |  in |    8|  ap_memory |  ShuffleConvs_0_Downs_1 |     array    |
|ShuffleConvs_0_Downs_address0     | out |   11|  ap_memory |   ShuffleConvs_0_Downs  |     array    |
|ShuffleConvs_0_Downs_ce0          | out |    1|  ap_memory |   ShuffleConvs_0_Downs  |     array    |
|ShuffleConvs_0_Downs_q0           |  in |    8|  ap_memory |   ShuffleConvs_0_Downs  |     array    |
|ShuffleConvs_0_Downs_21_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_21 |     array    |
|ShuffleConvs_0_Downs_21_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_21 |     array    |
|ShuffleConvs_0_Downs_21_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_21 |     array    |
|ShuffleConvs_0_Downs_20_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_20 |     array    |
|ShuffleConvs_0_Downs_20_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_20 |     array    |
|ShuffleConvs_0_Downs_20_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_20 |     array    |
|ShuffleConvs_0_Downs_19_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_19 |     array    |
|ShuffleConvs_0_Downs_19_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_19 |     array    |
|ShuffleConvs_0_Downs_19_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_19 |     array    |
|ShuffleConvs_0_Downs_18_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_18 |     array    |
|ShuffleConvs_0_Downs_18_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_18 |     array    |
|ShuffleConvs_0_Downs_18_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_18 |     array    |
|ShuffleConvs_0_Downs_17_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_17 |     array    |
|ShuffleConvs_0_Downs_17_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_17 |     array    |
|ShuffleConvs_0_Downs_17_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_17 |     array    |
|ShuffleConvs_0_Downs_16_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_16 |     array    |
|ShuffleConvs_0_Downs_16_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_16 |     array    |
|ShuffleConvs_0_Downs_16_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_16 |     array    |
|ShuffleConvs_0_Downs_15_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_15 |     array    |
|ShuffleConvs_0_Downs_15_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_15 |     array    |
|ShuffleConvs_0_Downs_15_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_15 |     array    |
|ShuffleConvs_0_Downs_14_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_14 |     array    |
|ShuffleConvs_0_Downs_14_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_14 |     array    |
|ShuffleConvs_0_Downs_14_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_14 |     array    |
|ShuffleConvs_0_Downs_13_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_13 |     array    |
|ShuffleConvs_0_Downs_13_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_13 |     array    |
|ShuffleConvs_0_Downs_13_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_13 |     array    |
|ShuffleConvs_0_Downs_12_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_12 |     array    |
|ShuffleConvs_0_Downs_12_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_12 |     array    |
|ShuffleConvs_0_Downs_12_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_12 |     array    |
|ShuffleConvs_0_Downs_10_address0  | out |   11|  ap_memory | ShuffleConvs_0_Downs_10 |     array    |
|ShuffleConvs_0_Downs_10_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs_10 |     array    |
|ShuffleConvs_0_Downs_10_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs_10 |     array    |
|ShuffleConvs_0_Downs_9_address0   | out |   11|  ap_memory |  ShuffleConvs_0_Downs_9 |     array    |
|ShuffleConvs_0_Downs_9_ce0        | out |    1|  ap_memory |  ShuffleConvs_0_Downs_9 |     array    |
|ShuffleConvs_0_Downs_9_q0         |  in |    8|  ap_memory |  ShuffleConvs_0_Downs_9 |     array    |
|ShuffleConvs_0_Downs_8_address0   | out |   11|  ap_memory |  ShuffleConvs_0_Downs_8 |     array    |
|ShuffleConvs_0_Downs_8_ce0        | out |    1|  ap_memory |  ShuffleConvs_0_Downs_8 |     array    |
|ShuffleConvs_0_Downs_8_q0         |  in |    8|  ap_memory |  ShuffleConvs_0_Downs_8 |     array    |
|ShuffleConvs_0_Downs_7_address0   | out |   11|  ap_memory |  ShuffleConvs_0_Downs_7 |     array    |
|ShuffleConvs_0_Downs_7_ce0        | out |    1|  ap_memory |  ShuffleConvs_0_Downs_7 |     array    |
|ShuffleConvs_0_Downs_7_q0         |  in |    8|  ap_memory |  ShuffleConvs_0_Downs_7 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

