// Seed: 2059895692
module module_0 (
    input supply0 id_0,
    input tri0 id_1
    , id_11,
    input supply0 id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output wand id_8,
    output tri id_9
);
  wire id_12;
  wire id_13;
  assign id_11[1] = 1'b0;
  assign id_8 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd92,
    parameter id_3 = 32'd49
) (
    input supply1 _id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand _id_3,
    output tri id_4
);
  and primCall (id_4, id_6, id_2);
  logic [id_0 : id_3  /  id_0] id_6 = (-1 == id_0) - 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_4,
      id_2,
      id_2,
      id_2,
      id_4,
      id_4
  );
endmodule
