{
  "module_name": "Kconfig",
  "hash_id": "984971ae0b66d50b6beb7965d59a9a84d111c1a6c452d5c30cca7644af06f6de",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/tegra/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\nif ARCH_TEGRA\n\n# 32-bit ARM SoCs\nif ARM\n\nconfig ARCH_TEGRA_2x_SOC\n\tbool \"Enable support for Tegra20 family\"\n\tselect ARCH_NEEDS_CPU_IDLE_COUPLED if SMP\n\tselect ARM_ERRATA_720789\n\tselect ARM_ERRATA_754327 if SMP\n\tselect ARM_ERRATA_764369 if SMP\n\tselect PINCTRL_TEGRA20\n\tselect PL310_ERRATA_727915 if CACHE_L2X0\n\tselect PL310_ERRATA_769419 if CACHE_L2X0\n\tselect SOC_TEGRA_FLOWCTRL\n\tselect SOC_TEGRA_PMC\n\tselect SOC_TEGRA20_VOLTAGE_COUPLER if REGULATOR\n\tselect TEGRA_TIMER\n\thelp\n\t  Support for NVIDIA Tegra AP20 and T20 processors, based on the\n\t  ARM CortexA9MP CPU and the ARM PL310 L2 cache controller\n\nconfig ARCH_TEGRA_3x_SOC\n\tbool \"Enable support for Tegra30 family\"\n\tselect ARM_ERRATA_754322\n\tselect ARM_ERRATA_764369 if SMP\n\tselect PINCTRL_TEGRA30\n\tselect PL310_ERRATA_769419 if CACHE_L2X0\n\tselect SOC_TEGRA_FLOWCTRL\n\tselect SOC_TEGRA_PMC\n\tselect SOC_TEGRA30_VOLTAGE_COUPLER if REGULATOR\n\tselect TEGRA_TIMER\n\thelp\n\t  Support for NVIDIA Tegra T30 processor family, based on the\n\t  ARM CortexA9MP CPU and the ARM PL310 L2 cache controller\n\nconfig ARCH_TEGRA_114_SOC\n\tbool \"Enable support for Tegra114 family\"\n\tselect ARM_ERRATA_798181 if SMP\n\tselect HAVE_ARM_ARCH_TIMER\n\tselect PINCTRL_TEGRA114\n\tselect SOC_TEGRA_FLOWCTRL\n\tselect SOC_TEGRA_PMC\n\tselect TEGRA_TIMER\n\thelp\n\t  Support for NVIDIA Tegra T114 processor family, based on the\n\t  ARM CortexA15MP CPU\n\nconfig ARCH_TEGRA_124_SOC\n\tbool \"Enable support for Tegra124 family\"\n\tselect HAVE_ARM_ARCH_TIMER\n\tselect PINCTRL_TEGRA124\n\tselect SOC_TEGRA_FLOWCTRL\n\tselect SOC_TEGRA_PMC\n\tselect TEGRA_TIMER\n\thelp\n\t  Support for NVIDIA Tegra T124 processor family, based on the\n\t  ARM CortexA15MP CPU\n\nendif\n\n# 64-bit ARM SoCs\nif ARM64\n\nconfig ARCH_TEGRA_132_SOC\n\tbool \"NVIDIA Tegra132 SoC\"\n\tselect PINCTRL_TEGRA124\n\tselect SOC_TEGRA_FLOWCTRL\n\tselect SOC_TEGRA_PMC\n\thelp\n\t  Enable support for NVIDIA Tegra132 SoC, based on the Denver\n\t  ARMv8 CPU.  The Tegra132 SoC is similar to the Tegra124 SoC,\n\t  but contains an NVIDIA Denver CPU complex in place of\n\t  Tegra124's \"4+1\" Cortex-A15 CPU complex.\n\nconfig ARCH_TEGRA_210_SOC\n\tbool \"NVIDIA Tegra210 SoC\"\n\tselect PINCTRL_TEGRA210\n\tselect SOC_TEGRA_FLOWCTRL\n\tselect SOC_TEGRA_PMC\n\tselect TEGRA_TIMER\n\thelp\n\t  Enable support for the NVIDIA Tegra210 SoC. Also known as Tegra X1,\n\t  the Tegra210 has four Cortex-A57 cores paired with four Cortex-A53\n\t  cores in a switched configuration. It features a GPU of the Maxwell\n\t  architecture with support for DX11, SM4, OpenGL 4.5, OpenGL ES 3.1\n\t  and providing 256 CUDA cores. It supports hardware-accelerated en-\n\t  and decoding of various video standards including H.265, H.264 and\n\t  VP8 at 4K resolution and up to 60 fps.\n\n\t  Besides the multimedia features it also comes with a variety of I/O\n\t  controllers, such as GPIO, I2C, SPI, SDHCI, PCIe, SATA and XHCI, to\n\t  name only a few.\n\nconfig ARCH_TEGRA_186_SOC\n\tbool \"NVIDIA Tegra186 SoC\"\n\tdepends on !CPU_BIG_ENDIAN\n\tselect MAILBOX\n\tselect TEGRA_BPMP\n\tselect TEGRA_HSP_MBOX\n\tselect TEGRA_IVC\n\tselect SOC_TEGRA_PMC\n\thelp\n\t  Enable support for the NVIDIA Tegar186 SoC. The Tegra186 features a\n\t  combination of Denver and Cortex-A57 CPU cores and a GPU based on\n\t  the Pascal architecture. It contains an ADSP with a Cortex-A9 CPU\n\t  used for audio processing, hardware video encoders/decoders with\n\t  multi-format support, ISP for image capture processing and BPMP for\n\t  power management.\n\nconfig ARCH_TEGRA_194_SOC\n\tbool \"NVIDIA Tegra194 SoC\"\n\tdepends on !CPU_BIG_ENDIAN\n\tselect MAILBOX\n\tselect PINCTRL_TEGRA194\n\tselect TEGRA_BPMP\n\tselect TEGRA_HSP_MBOX\n\tselect TEGRA_IVC\n\tselect SOC_TEGRA_PMC\n\thelp\n\t  Enable support for the NVIDIA Tegra194 SoC.\n\nconfig ARCH_TEGRA_234_SOC\n\tbool \"NVIDIA Tegra234 SoC\"\n\tdepends on !CPU_BIG_ENDIAN\n\tselect MAILBOX\n\tselect PINCTRL_TEGRA234\n\tselect TEGRA_BPMP\n\tselect TEGRA_HSP_MBOX\n\tselect TEGRA_IVC\n\tselect SOC_TEGRA_PMC\n\thelp\n\t  Enable support for the NVIDIA Tegra234 SoC.\n\nendif\nendif\n\nconfig SOC_TEGRA_FUSE\n\tdef_bool y\n\tdepends on ARCH_TEGRA\n\tselect SOC_BUS\n\nconfig SOC_TEGRA_FLOWCTRL\n\tbool\n\nconfig SOC_TEGRA_PMC\n\tbool\n\tselect GENERIC_PINCONF\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect PM_OPP\n\tselect PM_GENERIC_DOMAINS\n\tselect REGMAP\n\nconfig SOC_TEGRA_POWERGATE_BPMP\n\tdef_bool y\n\tdepends on PM_GENERIC_DOMAINS\n\tdepends on TEGRA_BPMP\n\nconfig SOC_TEGRA20_VOLTAGE_COUPLER\n\tbool \"Voltage scaling support for Tegra20 SoCs\"\n\tdepends on ARCH_TEGRA_2x_SOC || COMPILE_TEST\n\tdepends on REGULATOR\n\nconfig SOC_TEGRA30_VOLTAGE_COUPLER\n\tbool \"Voltage scaling support for Tegra30 SoCs\"\n\tdepends on ARCH_TEGRA_3x_SOC || COMPILE_TEST\n\tdepends on REGULATOR\n\nconfig SOC_TEGRA_CBB\n\ttristate \"Tegra driver to handle error from CBB\"\n\tdepends on ARCH_TEGRA_194_SOC || ARCH_TEGRA_234_SOC\n\tdefault y\n\thelp\n\t  Support for handling error from Tegra Control Backbone(CBB).\n\t  This driver handles the errors from CBB and prints debug\n\t  information about the failed transactions.\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}