--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/h/o/hollands/6.111-final-project/Rectilinearizer/Rectilinearizer.ise
-intstyle ise -v 3 -s 4 -xml zbt_6111_sample zbt_6111_sample.ncd -o
zbt_6111_sample.twr zbt_6111_sample.pcf -ucf labkit.ucf

Design file:              zbt_6111_sample.ncd
Physical constraint file: zbt_6111_sample.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |   -1.515(R)|    2.662(R)|clk               |   0.000|
button1      |   -0.214(R)|    1.893(R)|clk               |   0.000|
button2      |   -0.515(R)|    2.227(R)|clk               |   0.000|
button3      |   -1.057(R)|    2.612(R)|clk               |   0.000|
button_down  |   -0.565(R)|    2.078(R)|clk               |   0.000|
button_enter |    3.664(R)|   -0.557(R)|clk               |   0.000|
button_left  |    6.338(R)|   -0.048(R)|clk               |   0.000|
button_right |   -0.498(R)|    2.614(R)|clk               |   0.000|
button_up    |   -0.027(R)|    1.990(R)|clk               |   0.000|
ram0_data<0> |    2.245(R)|   -1.973(R)|clk               |   0.000|
ram0_data<1> |    1.978(R)|   -1.706(R)|clk               |   0.000|
ram0_data<2> |    1.498(R)|   -1.226(R)|clk               |   0.000|
ram0_data<3> |    1.198(R)|   -0.926(R)|clk               |   0.000|
ram0_data<4> |    1.566(R)|   -1.294(R)|clk               |   0.000|
ram0_data<5> |    1.122(R)|   -0.850(R)|clk               |   0.000|
ram0_data<6> |    1.651(R)|   -1.379(R)|clk               |   0.000|
ram0_data<7> |    1.161(R)|   -0.889(R)|clk               |   0.000|
ram0_data<8> |    1.632(R)|   -1.360(R)|clk               |   0.000|
ram0_data<9> |    4.556(R)|   -4.319(R)|clk               |   0.000|
ram0_data<10>|    2.379(R)|   -2.107(R)|clk               |   0.000|
ram0_data<11>|    2.176(R)|   -1.904(R)|clk               |   0.000|
ram0_data<12>|    2.510(R)|   -2.238(R)|clk               |   0.000|
ram0_data<13>|    2.699(R)|   -2.427(R)|clk               |   0.000|
ram0_data<14>|    2.296(R)|   -2.024(R)|clk               |   0.000|
ram0_data<15>|    2.064(R)|   -1.792(R)|clk               |   0.000|
ram0_data<16>|    2.501(R)|   -2.229(R)|clk               |   0.000|
ram0_data<17>|    1.579(R)|   -1.307(R)|clk               |   0.000|
ram0_data<18>|    1.810(R)|   -1.538(R)|clk               |   0.000|
ram0_data<19>|    2.144(R)|   -1.907(R)|clk               |   0.000|
ram0_data<20>|    5.281(R)|   -0.979(R)|clk               |   0.000|
ram0_data<21>|    4.617(R)|   -1.799(R)|clk               |   0.000|
ram0_data<22>|    8.347(R)|   -2.947(R)|clk               |   0.000|
ram0_data<23>|    3.719(R)|   -2.047(R)|clk               |   0.000|
ram0_data<24>|    4.516(R)|   -2.209(R)|clk               |   0.000|
ram0_data<25>|    4.451(R)|   -2.499(R)|clk               |   0.000|
ram0_data<26>|    6.479(R)|   -0.932(R)|clk               |   0.000|
ram0_data<27>|    5.193(R)|   -1.658(R)|clk               |   0.000|
ram0_data<28>|    4.426(R)|   -2.158(R)|clk               |   0.000|
ram0_data<29>|    5.073(R)|   -3.240(R)|clk               |   0.000|
ram1_data<0> |    1.216(R)|   -0.944(R)|clk               |   0.000|
ram1_data<1> |    1.756(R)|   -1.484(R)|clk               |   0.000|
ram1_data<2> |    1.726(R)|   -1.454(R)|clk               |   0.000|
ram1_data<3> |    0.975(R)|   -0.703(R)|clk               |   0.000|
ram1_data<4> |    1.601(R)|   -1.329(R)|clk               |   0.000|
ram1_data<5> |    1.392(R)|   -1.120(R)|clk               |   0.000|
ram1_data<6> |    1.035(R)|   -0.763(R)|clk               |   0.000|
ram1_data<7> |    1.452(R)|   -1.180(R)|clk               |   0.000|
ram1_data<8> |    2.805(R)|   -2.533(R)|clk               |   0.000|
ram1_data<9> |    3.843(R)|   -3.606(R)|clk               |   0.000|
ram1_data<10>|    1.122(R)|   -0.850(R)|clk               |   0.000|
ram1_data<11>|    1.754(R)|   -1.482(R)|clk               |   0.000|
ram1_data<12>|    1.473(R)|   -1.201(R)|clk               |   0.000|
ram1_data<13>|    1.235(R)|   -0.963(R)|clk               |   0.000|
ram1_data<14>|    1.909(R)|   -1.637(R)|clk               |   0.000|
ram1_data<15>|    1.321(R)|   -1.049(R)|clk               |   0.000|
ram1_data<16>|    1.705(R)|   -1.433(R)|clk               |   0.000|
ram1_data<17>|    2.393(R)|   -2.121(R)|clk               |   0.000|
ram1_data<18>|    2.768(R)|   -2.496(R)|clk               |   0.000|
ram1_data<19>|    2.613(R)|   -2.376(R)|clk               |   0.000|
ram1_data<20>|    1.908(R)|    2.656(R)|clk               |   0.000|
ram1_data<21>|    2.117(R)|    2.277(R)|clk               |   0.000|
ram1_data<22>|    6.302(R)|    2.357(R)|clk               |   0.000|
ram1_data<23>|    2.363(R)|    1.621(R)|clk               |   0.000|
ram1_data<24>|    2.429(R)|    2.342(R)|clk               |   0.000|
ram1_data<25>|    2.632(R)|    2.057(R)|clk               |   0.000|
ram1_data<26>|    4.505(R)|    2.281(R)|clk               |   0.000|
ram1_data<27>|    2.078(R)|    2.021(R)|clk               |   0.000|
ram1_data<28>|    1.878(R)|    3.500(R)|clk               |   0.000|
ram1_data<29>|    2.106(R)|    3.046(R)|clk               |   0.000|
switch<0>    |    5.794(R)|   -5.387(R)|clk               |   0.000|
switch<1>    |    5.152(R)|   -4.745(R)|clk               |   0.000|
switch<2>    |    5.661(R)|   -5.254(R)|clk               |   0.000|
switch<3>    |    4.971(R)|   -4.564(R)|clk               |   0.000|
switch<4>    |    4.592(R)|   -4.185(R)|clk               |   0.000|
switch<5>    |    5.180(R)|   -4.773(R)|clk               |   0.000|
switch<6>    |    5.064(R)|   -4.657(R)|clk               |   0.000|
switch<7>    |    4.186(R)|   -0.753(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+-----------------------+--------+
               |  Setup to  |  Hold to   |                       | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
---------------+------------+------------+-----------------------+--------+
tv_in_ycrcb<10>|    4.527(R)|   -0.919(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<11>|    5.290(R)|   -0.958(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<12>|    3.903(R)|    0.392(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<13>|    3.807(R)|   -0.194(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<14>|    3.939(R)|    0.556(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<15>|    3.200(R)|    0.862(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<16>|    4.055(R)|    0.063(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<17>|    4.064(R)|   -0.337(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<18>|    5.125(R)|    0.088(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<19>|    5.168(R)|   -0.758(R)|tv_in_line_clock1_BUFGP|   0.000|
---------------+------------+------------+-----------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
clock_feedback_out|   12.563(R)|rc/ram_clock      |   0.000|
                  |   12.563(F)|rc/ram_clock      |   0.000|
disp_ce_b         |   10.567(R)|clk               |   0.000|
disp_clock        |   10.941(R)|clk               |   0.000|
disp_data_out     |   10.440(R)|clk               |   0.000|
disp_reset_b      |   10.613(R)|clk               |   0.000|
disp_rs           |    9.142(R)|clk               |   0.000|
led<1>            |   17.274(R)|clk               |   0.000|
led<2>            |   19.452(R)|clk               |   0.000|
led<3>            |   19.959(R)|clk               |   0.000|
led<4>            |   18.850(R)|clk               |   0.000|
led<5>            |   19.106(R)|clk               |   0.000|
led<6>            |   18.754(R)|clk               |   0.000|
led<7>            |   19.314(R)|clk               |   0.000|
ram0_address<0>   |   17.771(R)|clk               |   0.000|
ram0_address<1>   |   18.300(R)|clk               |   0.000|
ram0_address<2>   |   18.060(R)|clk               |   0.000|
ram0_address<3>   |   18.817(R)|clk               |   0.000|
ram0_address<4>   |   17.968(R)|clk               |   0.000|
ram0_address<5>   |   18.598(R)|clk               |   0.000|
ram0_address<6>   |   18.167(R)|clk               |   0.000|
ram0_address<7>   |   18.584(R)|clk               |   0.000|
ram0_address<8>   |   20.225(R)|clk               |   0.000|
ram0_address<9>   |   19.853(R)|clk               |   0.000|
ram0_address<10>  |   18.647(R)|clk               |   0.000|
ram0_address<11>  |   18.373(R)|clk               |   0.000|
ram0_address<12>  |   18.338(R)|clk               |   0.000|
ram0_address<13>  |   18.326(R)|clk               |   0.000|
ram0_address<14>  |   18.478(R)|clk               |   0.000|
ram0_address<15>  |   17.748(R)|clk               |   0.000|
ram0_address<16>  |   18.650(R)|clk               |   0.000|
ram0_address<17>  |   17.469(R)|clk               |   0.000|
ram0_address<18>  |   18.397(R)|clk               |   0.000|
ram0_clk          |   12.460(R)|rc/ram_clock      |   0.000|
                  |   12.460(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   12.350(R)|clk               |   0.000|
ram0_data<1>      |   12.937(R)|clk               |   0.000|
ram0_data<2>      |   12.932(R)|clk               |   0.000|
ram0_data<3>      |   12.943(R)|clk               |   0.000|
ram0_data<4>      |   12.934(R)|clk               |   0.000|
ram0_data<5>      |   14.442(R)|clk               |   0.000|
ram0_data<6>      |   15.019(R)|clk               |   0.000|
ram0_data<7>      |   14.448(R)|clk               |   0.000|
ram0_data<8>      |   14.698(R)|clk               |   0.000|
ram0_data<9>      |   13.497(R)|clk               |   0.000|
ram0_data<10>     |   12.628(R)|clk               |   0.000|
ram0_data<11>     |   13.509(R)|clk               |   0.000|
ram0_data<12>     |   12.931(R)|clk               |   0.000|
ram0_data<13>     |   12.630(R)|clk               |   0.000|
ram0_data<14>     |   12.934(R)|clk               |   0.000|
ram0_data<15>     |   12.624(R)|clk               |   0.000|
ram0_data<16>     |   14.990(R)|clk               |   0.000|
ram0_data<17>     |   14.101(R)|clk               |   0.000|
ram0_data<18>     |   15.041(R)|clk               |   0.000|
ram0_data<19>     |   15.029(R)|clk               |   0.000|
ram0_data<20>     |   15.045(R)|clk               |   0.000|
ram0_data<21>     |   16.798(R)|clk               |   0.000|
ram0_data<22>     |   17.393(R)|clk               |   0.000|
ram0_data<23>     |   16.806(R)|clk               |   0.000|
ram0_data<24>     |   17.397(R)|clk               |   0.000|
ram0_data<25>     |   17.674(R)|clk               |   0.000|
ram0_data<26>     |   14.675(R)|clk               |   0.000|
ram0_data<27>     |   16.754(R)|clk               |   0.000|
ram0_data<28>     |   16.793(R)|clk               |   0.000|
ram0_data<29>     |   17.652(R)|clk               |   0.000|
ram0_data<30>     |   16.806(R)|clk               |   0.000|
ram0_data<31>     |   17.644(R)|clk               |   0.000|
ram0_data<32>     |   17.986(R)|clk               |   0.000|
ram0_data<33>     |   17.973(R)|clk               |   0.000|
ram0_data<34>     |   17.670(R)|clk               |   0.000|
ram0_data<35>     |   16.456(R)|clk               |   0.000|
ram0_we_b         |   18.614(R)|clk               |   0.000|
ram1_address<0>   |   18.890(R)|clk               |   0.000|
ram1_address<1>   |   18.445(R)|clk               |   0.000|
ram1_address<2>   |   18.803(R)|clk               |   0.000|
ram1_address<3>   |   18.177(R)|clk               |   0.000|
ram1_address<4>   |   19.525(R)|clk               |   0.000|
ram1_address<5>   |   19.188(R)|clk               |   0.000|
ram1_address<6>   |   18.807(R)|clk               |   0.000|
ram1_address<7>   |   18.478(R)|clk               |   0.000|
ram1_address<8>   |   18.973(R)|clk               |   0.000|
ram1_address<9>   |   18.676(R)|clk               |   0.000|
ram1_address<10>  |   18.419(R)|clk               |   0.000|
ram1_address<11>  |   18.775(R)|clk               |   0.000|
ram1_address<12>  |   17.743(R)|clk               |   0.000|
ram1_address<13>  |   17.754(R)|clk               |   0.000|
ram1_address<14>  |   19.033(R)|clk               |   0.000|
ram1_address<15>  |   19.280(R)|clk               |   0.000|
ram1_address<16>  |   19.517(R)|clk               |   0.000|
ram1_address<17>  |   18.747(R)|clk               |   0.000|
ram1_address<18>  |   18.787(R)|clk               |   0.000|
ram1_clk          |   12.465(R)|rc/ram_clock      |   0.000|
                  |   12.465(F)|rc/ram_clock      |   0.000|
ram1_data<0>      |   11.122(R)|clk               |   0.000|
ram1_data<1>      |   11.113(R)|clk               |   0.000|
ram1_data<2>      |   11.125(R)|clk               |   0.000|
ram1_data<3>      |   10.065(R)|clk               |   0.000|
ram1_data<4>      |    9.987(R)|clk               |   0.000|
ram1_data<5>      |   11.406(R)|clk               |   0.000|
ram1_data<6>      |   10.077(R)|clk               |   0.000|
ram1_data<7>      |   10.312(R)|clk               |   0.000|
ram1_data<8>      |   11.287(R)|clk               |   0.000|
ram1_data<9>      |   11.430(R)|clk               |   0.000|
ram1_data<10>     |   10.541(R)|clk               |   0.000|
ram1_data<11>     |   10.087(R)|clk               |   0.000|
ram1_data<12>     |   10.546(R)|clk               |   0.000|
ram1_data<13>     |   10.092(R)|clk               |   0.000|
ram1_data<14>     |   10.334(R)|clk               |   0.000|
ram1_data<15>     |   10.010(R)|clk               |   0.000|
ram1_data<16>     |   10.340(R)|clk               |   0.000|
ram1_data<17>     |   11.035(R)|clk               |   0.000|
ram1_data<18>     |   10.492(R)|clk               |   0.000|
ram1_data<19>     |   10.498(R)|clk               |   0.000|
ram1_data<20>     |   11.028(R)|clk               |   0.000|
ram1_data<21>     |   11.393(R)|clk               |   0.000|
ram1_data<22>     |   11.397(R)|clk               |   0.000|
ram1_data<23>     |   11.920(R)|clk               |   0.000|
ram1_data<24>     |   11.411(R)|clk               |   0.000|
ram1_data<25>     |   11.764(R)|clk               |   0.000|
ram1_data<26>     |   11.001(R)|clk               |   0.000|
ram1_data<27>     |   11.085(R)|clk               |   0.000|
ram1_data<28>     |   11.038(R)|clk               |   0.000|
ram1_data<29>     |   11.399(R)|clk               |   0.000|
ram1_data<30>     |   10.821(R)|clk               |   0.000|
ram1_data<31>     |   10.839(R)|clk               |   0.000|
ram1_data<32>     |   10.830(R)|clk               |   0.000|
ram1_data<33>     |   10.843(R)|clk               |   0.000|
ram1_data<34>     |   11.702(R)|clk               |   0.000|
ram1_data<35>     |   10.767(R)|clk               |   0.000|
ram1_we_b         |   15.109(R)|clk               |   0.000|
vga_out_blank_b   |   12.871(R)|clk               |   0.000|
vga_out_blue<0>   |   13.706(R)|clk               |   0.000|
vga_out_blue<1>   |   13.289(R)|clk               |   0.000|
vga_out_blue<2>   |   12.827(R)|clk               |   0.000|
vga_out_blue<3>   |   12.364(R)|clk               |   0.000|
vga_out_blue<4>   |   12.776(R)|clk               |   0.000|
vga_out_blue<5>   |   12.748(R)|clk               |   0.000|
vga_out_blue<6>   |   11.998(R)|clk               |   0.000|
vga_out_blue<7>   |   11.576(R)|clk               |   0.000|
vga_out_green<0>  |   12.424(R)|clk               |   0.000|
vga_out_green<1>  |   13.735(R)|clk               |   0.000|
vga_out_green<2>  |   12.763(R)|clk               |   0.000|
vga_out_green<3>  |   12.683(R)|clk               |   0.000|
vga_out_green<4>  |   14.114(R)|clk               |   0.000|
vga_out_green<5>  |   14.060(R)|clk               |   0.000|
vga_out_green<6>  |   13.769(R)|clk               |   0.000|
vga_out_green<7>  |   14.087(R)|clk               |   0.000|
vga_out_hsync     |   12.359(R)|clk               |   0.000|
vga_out_red<0>    |   13.459(R)|clk               |   0.000|
vga_out_red<1>    |   13.195(R)|clk               |   0.000|
vga_out_red<2>    |   13.253(R)|clk               |   0.000|
vga_out_red<3>    |   13.671(R)|clk               |   0.000|
vga_out_red<4>    |   14.017(R)|clk               |   0.000|
vga_out_red<5>    |   12.955(R)|clk               |   0.000|
vga_out_red<6>    |   13.675(R)|clk               |   0.000|
vga_out_red<7>    |   13.647(R)|clk               |   0.000|
vga_out_vsync     |   12.523(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   15.978|         |         |         |
tv_in_line_clock1|   11.703|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   10.140|         |         |         |
tv_in_line_clock1|    5.565|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |tv_in_clock        |   21.138|
clock_27mhz    |vga_out_pixel_clock|   11.459|
switch<0>      |led<0>             |    6.389|
---------------+-------------------+---------+


Analysis completed Sun Nov 22 17:05:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



