;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-121, 105
	JMN -800, -1
	JMP @403, 90
	SUB #83, 15
	SUB #83, 15
	SUB -207, <-120
	SUB #83, 15
	JMP -160, -500
	SUB #83, 15
	SPL 0, <-3
	CMP #6, @72
	SUB #12, @200
	JMP @403, 90
	SUB @121, 103
	ADD <216, 50
	CMP 0, -3
	SUB 0, -3
	SUB 100, 108
	SLT 0, -903
	SLT 100, 108
	SUB @-127, 100
	SLT <13, 0
	SLT 100, 108
	JMZ @403, 90
	SUB -207, <-120
	SUB 100, 108
	CMP #1, <-1
	SUB #83, 15
	SUB 780, 0
	CMP -207, <-120
	SLT 100, 108
	CMP #6, @72
	ADD 130, 9
	CMP -207, <-120
	SUB 3, @39
	ADD 130, 9
	ADD 3, @31
	SLT 100, 108
	SLT 100, 108
	SLT 100, 108
	SPL 0, <-3
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	JMN -800, -1
	MOV -1, <-20
	SUB @-121, 105
	SUB #83, 15
	ADD -130, 1
