{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492987232957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492987232958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 15:40:32 2017 " "Processing started: Sun Apr 23 15:40:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492987232958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987232958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987232959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492987234350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492987234350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "I:/EE 310/altera/lab7/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987260832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987260832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262092 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-basic " "Found design unit 1: accumulator-basic" {  } { { "accumulator.vhd" "" { Text "I:/EE 310/altera/lab7/accumulator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262110 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.vhd" "" { Text "I:/EE 310/altera/lab7/accumulator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-basic " "Found design unit 1: instruction_register-basic" {  } { { "instruction_register.vhd" "" { Text "I:/EE 310/altera/lab7/instruction_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262120 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "I:/EE 310/altera/lab7/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-basic " "Found design unit 1: program_counter-basic" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262133 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramlpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramlpm-SYN " "Found design unit 1: ramlpm-SYN" {  } { { "ramlpm.vhd" "" { Text "I:/EE 310/altera/lab7/ramlpm.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262186 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.vhd" "" { Text "I:/EE 310/altera/lab7/ramlpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_tb " "Found entity 1: lab7_tb" {  } { { "lab7_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/lab7_tb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_fetch-behav " "Found design unit 1: mux_fetch-behav" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262207 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_fetch " "Found entity 1: mux_fetch" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_complete_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7_complete_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_complete_tb " "Found entity 1: lab7_complete_tb" {  } { { "lab7_complete_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/lab7_complete_tb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_8-behav " "Found design unit 1: dff_8-behav" {  } { { "dff_8.vhd" "" { Text "I:/EE 310/altera/lab7/dff_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262228 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_8 " "Found entity 1: dff_8" {  } { { "dff_8.vhd" "" { Text "I:/EE 310/altera/lab7/dff_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behav " "Found design unit 1: controlUnit-behav" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262238 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit_tb " "Found entity 1: controlUnit_tb" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987262248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987262248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlUnit_tb " "Elaborating entity \"controlUnit_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492987264176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:inst2 " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:inst2\"" {  } { { "controlUnit_tb.bdf" "inst2" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 192 440 648 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264219 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_ac controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"load_ac\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264224 "|controlUnit_tb|controlUnit:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_iru controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"load_iru\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264224 "|controlUnit_tb|controlUnit:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_pc controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"load_pc\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264224 "|controlUnit_tb|controlUnit:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_irl controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"load_irl\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264224 "|controlUnit_tb|controlUnit:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fetch controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"fetch\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264225 "|controlUnit_tb|controlUnit:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "store_mem controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"store_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264225 "|controlUnit_tb|controlUnit:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "incr_pc controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"incr_pc\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264225 "|controlUnit_tb|controlUnit:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_out controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"state_out\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264225 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_out\[0\] controlUnit.vhd(26) " "Inferred latch for \"state_out\[0\]\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264225 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_out\[1\] controlUnit.vhd(26) " "Inferred latch for \"state_out\[1\]\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264226 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_out\[2\] controlUnit.vhd(26) " "Inferred latch for \"state_out\[2\]\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264226 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_pc controlUnit.vhd(26) " "Inferred latch for \"incr_pc\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264226 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store_mem controlUnit.vhd(26) " "Inferred latch for \"store_mem\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264226 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetch controlUnit.vhd(26) " "Inferred latch for \"fetch\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264226 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_irl controlUnit.vhd(26) " "Inferred latch for \"load_irl\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264226 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc controlUnit.vhd(26) " "Inferred latch for \"load_pc\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264226 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_iru controlUnit.vhd(26) " "Inferred latch for \"load_iru\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264226 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_ac controlUnit.vhd(26) " "Inferred latch for \"load_ac\" at controlUnit.vhd(26)" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264226 "|controlUnit_tb|controlUnit:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_tb lab7_tb:inst " "Elaborating entity \"lab7_tb\" for hierarchy \"lab7_tb:inst\"" {  } { { "controlUnit_tb.bdf" "inst" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 160 800 1024 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu lab7_tb:inst\|alu:inst2 " "Elaborating entity \"alu\" for hierarchy \"lab7_tb:inst\|alu:inst2\"" {  } { { "lab7_tb.bdf" "inst2" { Schematic "I:/EE 310/altera/lab7/lab7_tb.bdf" { { 232 464 640 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264234 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_z alu.vhd(137) " "VHDL Process Statement warning at alu.vhd(137): signal \"temp_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264245 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_z alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"temp_z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264245 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[0\] alu.vhd(21) " "Inferred latch for \"temp_z\[0\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264245 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[1\] alu.vhd(21) " "Inferred latch for \"temp_z\[1\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264246 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[2\] alu.vhd(21) " "Inferred latch for \"temp_z\[2\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264246 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[3\] alu.vhd(21) " "Inferred latch for \"temp_z\[3\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264246 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[4\] alu.vhd(21) " "Inferred latch for \"temp_z\[4\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264246 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[5\] alu.vhd(21) " "Inferred latch for \"temp_z\[5\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264246 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[6\] alu.vhd(21) " "Inferred latch for \"temp_z\[6\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264246 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[7\] alu.vhd(21) " "Inferred latch for \"temp_z\[7\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab7/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264246 "|lab7_complete_tb|lab7_tb:inst|alu:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator lab7_tb:inst\|accumulator:inst5 " "Elaborating entity \"accumulator\" for hierarchy \"lab7_tb:inst\|accumulator:inst5\"" {  } { { "lab7_tb.bdf" "inst5" { Schematic "I:/EE 310/altera/lab7/lab7_tb.bdf" { { 232 752 968 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm lab7_tb:inst\|ramlpm:inst " "Elaborating entity \"ramlpm\" for hierarchy \"lab7_tb:inst\|ramlpm:inst\"" {  } { { "lab7_tb.bdf" "inst" { Schematic "I:/EE 310/altera/lab7/lab7_tb.bdf" { { 264 160 376 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_tb:inst\|ramlpm:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_tb:inst\|ramlpm:inst\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.vhd" "altsyncram_component" { Text "I:/EE 310/altera/lab7/ramlpm.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_tb:inst\|ramlpm:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab7_tb:inst\|ramlpm:inst\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.vhd" "" { Text "I:/EE 310/altera/lab7/ramlpm.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_tb:inst\|ramlpm:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab7_tb:inst\|ramlpm:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_init.mif " "Parameter \"init_file\" = \"ram_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987264585 ""}  } { { "ramlpm.vhd" "" { Text "I:/EE 310/altera/lab7/ramlpm.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492987264585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1a24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1a24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1a24 " "Found entity 1: altsyncram_1a24" {  } { { "db/altsyncram_1a24.tdf" "" { Text "I:/EE 310/altera/lab7/db/altsyncram_1a24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492987264726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1a24 lab7_tb:inst\|ramlpm:inst\|altsyncram:altsyncram_component\|altsyncram_1a24:auto_generated " "Elaborating entity \"altsyncram_1a24\" for hierarchy \"lab7_tb:inst\|ramlpm:inst\|altsyncram:altsyncram_component\|altsyncram_1a24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fetch lab7_tb:inst\|mux_fetch:mux " "Elaborating entity \"mux_fetch\" for hierarchy \"lab7_tb:inst\|mux_fetch:mux\"" {  } { { "lab7_tb.bdf" "mux" { Schematic "I:/EE 310/altera/lab7/lab7_tb.bdf" { { 136 1056 1264 248 "mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264746 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_in mux.vhd(21) " "VHDL Process Statement warning at mux.vhd(21): signal \"pc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264749 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_addr_out mux.vhd(16) " "VHDL Process Statement warning at mux.vhd(16): inferring latch(es) for signal or variable \"temp_addr_out\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492987264749 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr_out\[0\] mux.vhd(16) " "Inferred latch for \"temp_addr_out\[0\]\" at mux.vhd(16)" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264750 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr_out\[1\] mux.vhd(16) " "Inferred latch for \"temp_addr_out\[1\]\" at mux.vhd(16)" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264750 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr_out\[2\] mux.vhd(16) " "Inferred latch for \"temp_addr_out\[2\]\" at mux.vhd(16)" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264750 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr_out\[3\] mux.vhd(16) " "Inferred latch for \"temp_addr_out\[3\]\" at mux.vhd(16)" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264750 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr_out\[4\] mux.vhd(16) " "Inferred latch for \"temp_addr_out\[4\]\" at mux.vhd(16)" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264750 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr_out\[5\] mux.vhd(16) " "Inferred latch for \"temp_addr_out\[5\]\" at mux.vhd(16)" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264750 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr_out\[6\] mux.vhd(16) " "Inferred latch for \"temp_addr_out\[6\]\" at mux.vhd(16)" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264750 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr_out\[7\] mux.vhd(16) " "Inferred latch for \"temp_addr_out\[7\]\" at mux.vhd(16)" {  } { { "mux.vhd" "" { Text "I:/EE 310/altera/lab7/mux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987264751 "|lab7_complete_tb|lab7_tb:inst|mux_fetch:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register lab7_tb:inst\|instruction_register:inst3 " "Elaborating entity \"instruction_register\" for hierarchy \"lab7_tb:inst\|instruction_register:inst3\"" {  } { { "lab7_tb.bdf" "inst3" { Schematic "I:/EE 310/altera/lab7/lab7_tb.bdf" { { 40 160 408 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264752 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_iru instruction_register.vhd(29) " "VHDL Process Statement warning at instruction_register.vhd(29): signal \"load_iru\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_register.vhd" "" { Text "I:/EE 310/altera/lab7/instruction_register.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264755 "|lab7_complete_tb|lab7_tb:inst|instruction_register:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_irl instruction_register.vhd(33) " "VHDL Process Statement warning at instruction_register.vhd(33): signal \"load_irl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_register.vhd" "" { Text "I:/EE 310/altera/lab7/instruction_register.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264755 "|lab7_complete_tb|lab7_tb:inst|instruction_register:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter lab7_tb:inst\|program_counter:inst4 " "Elaborating entity \"program_counter\" for hierarchy \"lab7_tb:inst\|program_counter:inst4\"" {  } { { "lab7_tb.bdf" "inst4" { Schematic "I:/EE 310/altera/lab7/lab7_tb.bdf" { { 56 640 856 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987264757 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_pc program_counter.vhd(22) " "VHDL Process Statement warning at program_counter.vhd(22): signal \"load_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264760 "|lab7_complete_tb|lab7_tb:inst|program_counter:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr_pc program_counter.vhd(22) " "VHDL Process Statement warning at program_counter.vhd(22): signal \"incr_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264760 "|lab7_complete_tb|lab7_tb:inst|program_counter:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_pc program_counter.vhd(25) " "VHDL Process Statement warning at program_counter.vhd(25): signal \"load_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264761 "|lab7_complete_tb|lab7_tb:inst|program_counter:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr_pc program_counter.vhd(25) " "VHDL Process Statement warning at program_counter.vhd(25): signal \"incr_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264761 "|lab7_complete_tb|lab7_tb:inst|program_counter:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr_pc program_counter.vhd(28) " "VHDL Process Statement warning at program_counter.vhd(28): signal \"incr_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264761 "|lab7_complete_tb|lab7_tb:inst|program_counter:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_pc program_counter.vhd(28) " "VHDL Process Statement warning at program_counter.vhd(28): signal \"load_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264761 "|lab7_complete_tb|lab7_tb:inst|program_counter:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr_pc program_counter.vhd(31) " "VHDL Process Statement warning at program_counter.vhd(31): signal \"incr_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264761 "|lab7_complete_tb|lab7_tb:inst|program_counter:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_pc program_counter.vhd(31) " "VHDL Process Statement warning at program_counter.vhd(31): signal \"load_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "I:/EE 310/altera/lab7/program_counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492987264761 "|lab7_complete_tb|lab7_tb:inst|program_counter:inst4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnit:inst2\|state_out\[0\] controlUnit:inst2\|incr_pc " "Duplicate LATCH primitive \"controlUnit:inst2\|state_out\[0\]\" merged with LATCH primitive \"controlUnit:inst2\|incr_pc\"" {  } { { "controlUnit.vhd" "" { Text "I:/EE 310/altera/lab7/controlUnit.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1492987266497 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1492987266497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fetch VCC " "Pin \"fetch\" is stuck at VCC" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 504 1336 1512 520 "fetch" "" } { 216 744 760 304 "fetch" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|fetch"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_mem GND " "Pin \"store_mem\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 472 1336 1512 488 "store_mem" "" } { 263 760 776 337 "store_mem" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|store_mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "ac\[7\] GND " "Pin \"ac\[7\]\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 176 1336 1512 192 "ac\[7..0\]" "" } { 176 1024 1090 192 "ac\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|ac[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ac\[6\] GND " "Pin \"ac\[6\]\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 176 1336 1512 192 "ac\[7..0\]" "" } { 176 1024 1090 192 "ac\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|ac[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ac\[5\] GND " "Pin \"ac\[5\]\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 176 1336 1512 192 "ac\[7..0\]" "" } { 176 1024 1090 192 "ac\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|ac[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ac\[4\] GND " "Pin \"ac\[4\]\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 176 1336 1512 192 "ac\[7..0\]" "" } { 176 1024 1090 192 "ac\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|ac[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ac\[3\] GND " "Pin \"ac\[3\]\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 176 1336 1512 192 "ac\[7..0\]" "" } { 176 1024 1090 192 "ac\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|ac[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ac\[2\] GND " "Pin \"ac\[2\]\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 176 1336 1512 192 "ac\[7..0\]" "" } { 176 1024 1090 192 "ac\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|ac[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ac\[1\] GND " "Pin \"ac\[1\]\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 176 1336 1512 192 "ac\[7..0\]" "" } { 176 1024 1090 192 "ac\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|ac[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ac\[0\] GND " "Pin \"ac\[0\]\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 176 1336 1512 192 "ac\[7..0\]" "" } { 176 1024 1090 192 "ac\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|ac[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[2\] GND " "Pin \"state\[2\]\" is stuck at GND" {  } { { "controlUnit_tb.bdf" "" { Schematic "I:/EE 310/altera/lab7/controlUnit_tb.bdf" { { 360 1336 1522 376 "state\[2..0\]" "" } { 320 648 738 336 "state\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492987266524 "|controlUnit_tb|state[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1492987266524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492987266740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492987267870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492987267870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492987268150 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492987268150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492987268150 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1492987268150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492987268150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492987268233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 15:41:08 2017 " "Processing ended: Sun Apr 23 15:41:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492987268233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492987268233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492987268233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492987268233 ""}
