Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 28 14:16:28 2024
| Host         : dellzn running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    80 |
|    Minimum number of control sets                        |    80 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   129 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    80 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    61 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3908 |          760 |
| No           | No                    | Yes                    |             113 |           58 |
| No           | Yes                   | No                     |              97 |           25 |
| Yes          | No                    | No                     |            1506 |          879 |
| Yes          | No                    | Yes                    |            1441 |          752 |
| Yes          | Yes                   | No                     |              78 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+---------------------------------+------------------+----------------+--------------+
|     Clock Signal     |            Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------+---------------------------------+------------------+----------------+--------------+
|  CLK_GEN/clk_disp    | BTN_SCAN/p_0_in                    |                                 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                    |                                 |                2 |              3 |         1.50 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/line_counter            | rst_all                         |                2 |              4 |         2.00 |
|  debug_clk           | core/ctrl/A0                       | core/ctrl/state_reg_1           |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/beat_counter            | rst_all                         |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/reg_counter             | rst_all                         |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/cust_counter            | rst_all                         |                3 |              5 |         1.67 |
|  debug_clk           | core/ctrl/A0                       | core/ctrl/state_reg_0           |                2 |              5 |         2.50 |
|  debug_clk           | core/ctrl/FUS[3][26]_i_1_n_0       | rst_all                         |                2 |              6 |         3.00 |
|  debug_clk           | core/ctrl/FUS[5][26]_i_1_n_0       | rst_all                         |                2 |              6 |         3.00 |
|  debug_clk           | core/ctrl/FUS[4][26]_i_1_n_0       | rst_all                         |                3 |              6 |         2.00 |
|  debug_clk           | core/ctrl/FUS[2][26]_i_1_n_0       | rst_all                         |                2 |              6 |         3.00 |
|  debug_clk           | core/ctrl/FUS[1][26]_i_1_n_0       | rst_all                         |                4 |              6 |         1.50 |
|  debug_clk           |                                    | core/mu/state[6]_i_1_n_0        |                1 |              7 |         7.00 |
|  CLK100MHZ_IBUF_BUFG | UART_BUFF/send_reg_0[0]            |                                 |                1 |              8 |         8.00 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/uart_valid_debug        | rst_all                         |                3 |              9 |         3.00 |
|  CLK_GEN/clk_cpu     | UART_BUFF/update_head              | rst_all                         |                3 |              9 |         3.00 |
|  led_clk_BUFG        |                                    | DISPLAY/seg_an_shift[7]_i_1_n_0 |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                    | uart_tx_ctrl/bitTmr             |                4 |             14 |         3.50 |
|  debug_clk           | core/ctrl/FUS[4][20]_i_1_n_0       | rst_all                         |                5 |             16 |         3.20 |
|  debug_clk           | core/reg_IF_IS/IR_IS_reg[14]_2[0]  | rst_all                         |                7 |             16 |         2.29 |
|  CLK_GEN/clk_disp    |                                    |                                 |                6 |             19 |         3.17 |
|  debug_clk           | core/reg_IF_IS/IR_IS_reg[14]_6[0]  | rst_all                         |               10 |             20 |         2.00 |
|  debug_clk           | core/ctrl/FUS[5][20]_i_1_n_0       | rst_all                         |               11 |             21 |         1.91 |
|  debug_clk           | core/ctrl/FUS[1][20]_i_1_n_0       | rst_all                         |               12 |             21 |         1.75 |
|  CLK_GEN/clk_cpu     |                                    |                                 |                9 |             23 |         2.56 |
|  debug_clk           | core/reg_IF_IS/FUS[1][26]_i_4_0[0] | rst_all                         |                9 |             25 |         2.78 |
|  debug_clk           | core/reg_IF_IS/IR_IS_reg[14]_7     | rst_all                         |                8 |             25 |         3.12 |
|  debug_clk           | core/ctrl/IMM[5][31]_i_1_n_0       | rst_all                         |                8 |             25 |         3.12 |
|  CLK100MHZ_IBUF_BUFG |                                    | CLK_GEN/led_clk_0               |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | uart_tx_ctrl/bitIndex              | uart_tx_ctrl/uart_ready         |                9 |             32 |         3.56 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_8[0]       | rst_all                         |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_IS/rst_all_reg[0]      |                                 |               13 |             32 |         2.46 |
|  debug_clk           | core/mem/E[0]                      | rst_all                         |               15 |             32 |         2.13 |
|  debug_clk           | core/mu/Q[0]                       | rst_all                         |               17 |             32 |         1.88 |
|  debug_clk           | core/du/state_reg_0[0]             | rst_all                         |               12 |             32 |         2.67 |
|  debug_clk           | core/ju/E[0]                       | rst_all                         |                9 |             32 |         3.56 |
|  debug_clk           | core/alu/FU_ALU_finish             | rst_all                         |               14 |             32 |         2.29 |
|  debug_clk           | core/ctrl/PCR[5][31]_i_1_n_0       |                                 |               10 |             32 |         3.20 |
|  debug_clk           | core/ctrl/E[0]                     | rst_all                         |                6 |             32 |         5.33 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_12[0]      | rst_all                         |               17 |             32 |         1.88 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_0[0]       | rst_all                         |               22 |             32 |         1.45 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_10[0]      | rst_all                         |               17 |             32 |         1.88 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_11[0]      | rst_all                         |               14 |             32 |         2.29 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_13[0]      | rst_all                         |               17 |             32 |         1.88 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_14[0]      | rst_all                         |               20 |             32 |         1.60 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_1[0]       | rst_all                         |               18 |             32 |         1.78 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_15[0]      | rst_all                         |               22 |             32 |         1.45 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_17[0]      | rst_all                         |               17 |             32 |         1.88 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_16[0]      | rst_all                         |               19 |             32 |         1.68 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_2[0]       | rst_all                         |               16 |             32 |         2.00 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_27[0]      | rst_all                         |               17 |             32 |         1.88 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_29[0]      | rst_all                         |               16 |             32 |         2.00 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_23[0]      | rst_all                         |               14 |             32 |         2.29 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_22[0]      | rst_all                         |               14 |             32 |         2.29 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_6[0]       | rst_all                         |               26 |             32 |         1.23 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_30[0]      | rst_all                         |               14 |             32 |         2.29 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_19[0]      | rst_all                         |               21 |             32 |         1.52 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_26[0]      | rst_all                         |               17 |             32 |         1.88 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_20[0]      | rst_all                         |               23 |             32 |         1.39 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_3[0]       | rst_all                         |               17 |             32 |         1.88 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_4[0]       | rst_all                         |               18 |             32 |         1.78 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_9[0]       | rst_all                         |               19 |             32 |         1.68 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_24[0]      | rst_all                         |               21 |             32 |         1.52 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_7[0]       | rst_all                         |               21 |             32 |         1.52 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_5[0]       | rst_all                         |               21 |             32 |         1.52 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_21[0]      | rst_all                         |               17 |             32 |         1.88 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_28[0]      | rst_all                         |               20 |             32 |         1.60 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_25[0]      | rst_all                         |               17 |             32 |         1.88 |
| ~debug_clk           | core/ctrl/FUS_reg[1][8]_18[0]      | rst_all                         |               23 |             32 |         1.39 |
|  led_clk_BUFG        |                                    |                                 |               20 |             57 |         2.85 |
|  debug_clk           | core/ctrl/IS_flush_reg_1[0]        | rst_all                         |               23 |             58 |         2.52 |
|  debug_clk           | core/ctrl/A0                       |                                 |               30 |             59 |         1.97 |
|  debug_clk           | core/ctrl/state_reg[0]             |                                 |               11 |             64 |         5.82 |
|  debug_clk           | core/mu/state[6]_i_1_n_0           |                                 |               11 |             64 |         5.82 |
|  debug_clk           | core/mem/i_/i__n_0                 |                                 |               31 |             96 |         3.10 |
|  debug_clk           | core/ctrl/FUS_reg[5][28]_0         |                                 |               34 |            126 |         3.71 |
|  debug_clk           |                                    | rst_all                         |               66 |            145 |         2.20 |
| ~debug_clk           | core/mem/add/E[0]                  |                                 |              737 |           1024 |         1.39 |
|  debug_clk           |                                    |                                 |              723 |           3818 |         5.28 |
+----------------------+------------------------------------+---------------------------------+------------------+----------------+--------------+


