âš™ï¸ 4-Bit Calculator (Transistor-Level Implementation)

ğŸ’¡ Overview

This project demonstrates the implementation of a 4-bit adder/subtractor built entirely from transistors and resistors to represent fundamental digital logic gates (AND, OR, NOT, XOR, NAND).
The design highlights how complex digital systems such as adders can be constructed at the transistor level, without relying on prebuilt logic gate components.


ğŸ§© Design Description

The circuit implements four cascaded 1-bit full adders, each composed of 2 XOR gates, 2 AND gates, and 1 OR gate.
This forms a complete 4-bit arithmetic circuit capable of performing both addition and subtraction of two 4-bit binary numbers.


ğŸ”‹ Design Highlights

Implemented all logic gates using BJTs and resistors

No pre-built logic blocks or behavioral modeling used

Switch-based input system for A, B, and Add/Subtract mode

LED indicators used for outputs 



ğŸ§  Logic Gate-Level Schematic

This schematic shows the logic-level design of the 4-bit adder/subtractor before implementing it with discrete transistors.

![Logic Gate Schematic](images/Logic%20Gate%20Implementation.png)



âš¡ Transistor-Level Schematic

Below is the transistor-level implementation of the full 4-bit adder/subtractor built using BJTs and resistors.

![Transistor Implementation Schematic](images/4%20Bit%20Adder%20Subtractor.png)

```markdown
ğŸ“ Folder Structure
ğŸ“ 4-Bit-Calculator

â”œâ”€â”€ circuits/ # Micro-Cap simulation circuit files (.cir)
â”‚ â”œâ”€â”€ AND_gate.cir
â”‚ â”œâ”€â”€ OR_gate.cir
â”‚ â”œâ”€â”€ NOT_gate.cir
â”‚ â”œâ”€â”€ NAND_gate.cir
â”‚ â”œâ”€â”€ XOR_gate.cir
â”‚ â”œâ”€â”€ Full_Adder.cir
â”‚ â””â”€â”€ 4 Bit Adder Subtractor.cir
â”‚
â”œâ”€â”€ images/ # Screenshots and schematic images
â”‚ â”œâ”€â”€ AND_gate.png
â”‚ â”œâ”€â”€ OR_gate.png
â”‚ â”œâ”€â”€ NOT_gate.png
â”‚ â”œâ”€â”€ NAND_gate.png
â”‚ â”œâ”€â”€ XOR_gate.png
â”‚ â”œâ”€â”€ Full_Adder.png
â”‚ â”œâ”€â”€ 4_Bit_Adder_Subtractor.png
â”‚ â””â”€â”€ Logic Gate Implementation.png
â”‚
â”œâ”€â”€ simulations/ # Simulation of addition and subtraction tests
â””â”€â”€ README.md # This file
```
ğŸ“‚ Files

AND_gate.cir, OR_gate.cir, NOT_gate.cir, XOR_gate.cir, NAND_gate.cir â†’ transistor-level logic gate implementations

Full_Adder.cir â†’ single-bit full adder schematic

4_Bit_Adder_Subtractor.cir â†’ complete 4-bit adder/subtractor built from four full adders

images/ â†’ contains screenshots of circuit schematics 

simulations/ â†’ contains images of circuit simulations for addition and subtraction

ğŸš€ Future Work

Improve transistor-level efficiency by reducing component count and optimizing biasing

Develop a transistor-based 4-bit multiplier using similar design principles
