HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:CD3FF
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CD3FF|Bclk which controls 2 sequential elements including synchronizer.S1. This clock has no specified timing constraint which may adversely impact design performance. ||CD3FF.srr(108);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_b\synthesis\CD3FF.srr'/linenumber/108||synchronizer.v(10);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw8\problem1_b\hdl\synchronizer.v'/linenumber/10
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CD3FF|Aclk which controls 4 sequential elements including synchronizer.sync. This clock has no specified timing constraint which may adversely impact design performance. ||CD3FF.srr(109);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_b\synthesis\CD3FF.srr'/linenumber/109||synchronizer.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw8\problem1_b\hdl\synchronizer.v'/linenumber/24
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CD3FF|Aclk with period 10.00ns. Please declare a user-defined clock on object "p:Aclk"||CD3FF.srr(235);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_b\synthesis\CD3FF.srr'/linenumber/235||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CD3FF|Bclk with period 10.00ns. Please declare a user-defined clock on object "p:Bclk"||CD3FF.srr(236);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_b\synthesis\CD3FF.srr'/linenumber/236||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||CD3FF.srr(252);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_b\synthesis\CD3FF.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||CD3FF.srr(254);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_b\synthesis\CD3FF.srr'/linenumber/254||null;null
Implementation;Compile;RootName:CD3FF
Implementation;Compile||(null)||Please refer to the log file for details||CD3FF_compile_log.rpt;liberoaction://open_report/file/CD3FF_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:CD3FF
