$date
	Fri Apr 12 08:26:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$scope module T_FF $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var reg 1 $ D $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#100
$dumpvars
x$
0#
0"
x!
$end
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
