

================================================================
== Synthesis Summary Report of 'viterbi'
================================================================
+ General Information: 
    * Date:           Fri Oct  3 11:20:32 2025
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7vx485t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+--------------+-----+
    |                   Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |              |     |
    |                   & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |      LUT     | URAM|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+--------------+-----+
    |+ viterbi                                    |     -|  0.15|   703943|  7.039e+06|         -|   703944|     -|        no|  60 (2%)|  6 (~0%)|  29688 (4%)|  145874 (48%)|    -|
    | + viterbi_Pipeline_L_init                   |     -|  1.43|       72|    720.000|         -|       72|     -|        no|        -|        -|   294 (~0%)|    1869 (~0%)|    -|
    |  o L_init                                   |     -|  7.30|       70|    700.000|         8|        1|    64|       yes|        -|        -|           -|             -|    -|
    | + viterbi_Pipeline_L_timestep_L_curr_state  |     -|  0.15|   693910|  6.939e+06|         -|   693910|     -|        no|        -|        -|  13979 (2%)|   68762 (22%)|    -|
    |  o L_timestep_L_curr_state                  |    II|  7.30|   693908|  6.939e+06|        99|       78|  8896|       yes|        -|        -|           -|             -|    -|
    | + viterbi_Pipeline_L_end                    |     -|  2.01|       66|    660.000|         -|       66|     -|        no|        -|        -|   227 (~0%)|     240 (~0%)|    -|
    |  o L_end                                    |     -|  7.30|       64|    640.000|         3|        1|    63|       yes|        -|        -|           -|             -|    -|
    | + viterbi_Pipeline_L_backtrack              |     -|  0.15|     9884|  9.884e+04|         -|     9884|     -|        no|        -|        -|  14146 (2%)|   72879 (24%)|    -|
    |  o L_backtrack                              |    II|  7.30|     9882|  9.882e+04|        85|       71|   139|       yes|        -|        -|           -|             -|    -|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------------+----------+
| Interface             | Bitwidth |
+-----------------------+----------+
| emission_0_address0   | 10       |
| emission_0_q0         | 128      |
| emission_1_address0   | 10       |
| emission_1_q0         | 128      |
| init_0_address0       | 4        |
| init_0_q0             | 128      |
| init_1_address0       | 4        |
| init_1_q0             | 128      |
| obs_address0          | 7        |
| obs_q0                | 16       |
| path_address0         | 7        |
| path_d0               | 16       |
| path_q0               | 16       |
| transition_0_address0 | 10       |
| transition_0_address1 | 10       |
| transition_0_q0       | 128      |
| transition_0_q1       | 128      |
| transition_1_address0 | 10       |
| transition_1_address1 | 10       |
| transition_1_q0       | 128      |
| transition_1_q1       | 128      |
+-----------------------+----------+

* REGISTER
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------------+
| Argument   | Direction | Datatype       |
+------------+-----------+----------------+
| obs        | in        | unsigned char* |
| init       | in        | double*        |
| transition | in        | double*        |
| emission   | in        | double*        |
| path       | inout     | unsigned char* |
| return     | out       | int            |
+------------+-----------+----------------+

* SW-to-HW Mapping
+------------+-----------------------+---------+----------+
| Argument   | HW Interface          | HW Type | HW Usage |
+------------+-----------------------+---------+----------+
| obs        | obs_address0          | port    | offset   |
| obs        | obs_ce0               | port    |          |
| obs        | obs_q0                | port    |          |
| init       | init_0_address0       | port    | offset   |
| init       | init_0_ce0            | port    |          |
| init       | init_0_q0             | port    |          |
| init       | init_1_address0       | port    | offset   |
| init       | init_1_ce0            | port    |          |
| init       | init_1_q0             | port    |          |
| transition | transition_0_address0 | port    | offset   |
| transition | transition_0_ce0      | port    |          |
| transition | transition_0_q0       | port    |          |
| transition | transition_0_address1 | port    | offset   |
| transition | transition_0_ce1      | port    |          |
| transition | transition_0_q1       | port    |          |
| transition | transition_1_address0 | port    | offset   |
| transition | transition_1_ce0      | port    |          |
| transition | transition_1_q0       | port    |          |
| transition | transition_1_address1 | port    | offset   |
| transition | transition_1_ce1      | port    |          |
| transition | transition_1_q1       | port    |          |
| emission   | emission_0_address0   | port    | offset   |
| emission   | emission_0_ce0        | port    |          |
| emission   | emission_0_q0         | port    |          |
| emission   | emission_1_address0   | port    | offset   |
| emission   | emission_1_ce0        | port    |          |
| emission   | emission_1_q0         | port    |          |
| path       | path_address0         | port    | offset   |
| path       | path_ce0              | port    |          |
| path       | path_we0              | port    |          |
| path       | path_d0               | port    |          |
| path       | path_q0               | port    |          |
| return     | ap_return             | port    |          |
+------------+-----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                        | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + viterbi                                   | 6   |        |             |     |        |         |
|  + viterbi_Pipeline_L_init                  | 0   |        |             |     |        |         |
|    add_ln13_fu_208_p2                       | -   |        | add_ln13    | add | fabric | 0       |
|    add_ln14_fu_358_p2                       | -   |        | add_ln14    | add | fabric | 0       |
|    add_ln14_1_fu_244_p2                     | -   |        | add_ln14_1  | add | fabric | 0       |
|    add_ln14_2_fu_250_p2                     | -   |        | add_ln14_2  | add | fabric | 0       |
|  + viterbi_Pipeline_L_timestep_L_curr_state | 0   |        |             |     |        |         |
|    add_ln18_1_fu_1909_p2                    | -   |        | add_ln18_1  | add | fabric | 0       |
|    add_ln18_fu_1921_p2                      | -   |        | add_ln18    | add | fabric | 0       |
|    empty_151_fu_1949_p2                     | -   |        | empty_151   | add | fabric | 0       |
|    mul_8ns_10ns_17_1_1_U17                  | -   |        | mul9        | mul | auto   | 0       |
|    mul_7ns_9ns_15_1_1_U21                   | -   |        | mul6        | mul | auto   | 0       |
|    mul_8ns_10ns_17_1_1_U19                  | -   |        | mul3        | mul | auto   | 0       |
|    mul_7ns_9ns_15_1_1_U23                   | -   |        | mul         | mul | auto   | 0       |
|    add_ln33_fu_12086_p2                     | -   |        | add_ln33    | add | fabric | 0       |
|    add_ln24_fu_2482_p2                      | -   |        | add_ln24    | add | fabric | 0       |
|    add_ln24_1_fu_2488_p2                    | -   |        | add_ln24_1  | add | fabric | 0       |
|    add_ln24_2_fu_2494_p2                    | -   |        | add_ln24_2  | add | fabric | 0       |
|    add_ln19_fu_9761_p2                      | -   |        | add_ln19    | add | fabric | 0       |
|  + viterbi_Pipeline_L_end                   | 0   |        |             |     |        |         |
|    add_ln40_fu_159_p2                       | -   |        | add_ln40    | add | fabric | 0       |
|  + viterbi_Pipeline_L_backtrack             | 0   |        |             |     |        |         |
|    mul_8ns_10ns_17_1_1_U111                 | -   |        | mul_ln52    | mul | auto   | 0       |
|    add_ln52_1_fu_2019_p2                    | -   |        | add_ln52_1  | add | fabric | 0       |
|    mul_7ns_9ns_15_1_1_U113                  | -   |        | mul_ln52_1  | mul | auto   | 0       |
|    add_ln52_fu_2038_p2                      | -   |        | add_ln52    | add | fabric | 0       |
|    mul_8ns_10ns_17_1_1_U109                 | -   |        | mul_ln52_2  | mul | auto   | 0       |
|    add_ln54_fu_2309_p2                      | -   |        | add_ln54    | add | fabric | 0       |
|    add_ln54_1_fu_2428_p2                    | -   |        | add_ln54_1  | add | fabric | 0       |
|    add_ln54_2_fu_2438_p2                    | -   |        | add_ln54_2  | add | fabric | 0       |
|    add_ln54_3_fu_2600_p2                    | -   |        | add_ln54_3  | add | fabric | 0       |
|    add_ln54_4_fu_2770_p2                    | -   |        | add_ln54_4  | add | fabric | 0       |
|    add_ln54_5_fu_2780_p2                    | -   |        | add_ln54_5  | add | fabric | 0       |
|    add_ln54_6_fu_2917_p2                    | -   |        | add_ln54_6  | add | fabric | 0       |
|    add_ln54_7_fu_3001_p2                    | -   |        | add_ln54_7  | add | fabric | 0       |
|    add_ln54_8_fu_3011_p2                    | -   |        | add_ln54_8  | add | fabric | 0       |
|    add_ln54_9_fu_2611_p2                    | -   |        | add_ln54_9  | add | fabric | 0       |
|    add_ln54_12_fu_2320_p2                   | -   |        | add_ln54_12 | add | fabric | 0       |
|    add_ln54_10_fu_2633_p2                   | -   |        | add_ln54_10 | add | fabric | 0       |
|    add_ln54_11_fu_2647_p2                   | -   |        | add_ln54_11 | add | fabric | 0       |
|    add_ln54_13_fu_2448_p2                   | -   |        | add_ln54_13 | add | fabric | 0       |
|    add_ln54_14_fu_3192_p2                   | -   |        | add_ln54_14 | add | fabric | 0       |
|    add_ln54_15_fu_3236_p2                   | -   |        | add_ln54_15 | add | fabric | 0       |
|    add_ln54_16_fu_3250_p2                   | -   |        | add_ln54_16 | add | fabric | 0       |
|    add_ln54_17_fu_3272_p2                   | -   |        | add_ln54_17 | add | fabric | 0       |
|    add_ln54_18_fu_3298_p2                   | -   |        | add_ln54_18 | add | fabric | 0       |
|    add_ln54_19_fu_3314_p2                   | -   |        | add_ln54_19 | add | fabric | 0       |
|    add_ln50_fu_11374_p2                     | -   |        | add_ln50    | add | fabric | 0       |
+---------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------+------+------+--------+----------+----------+------+---------+
| Name        | BRAM | URAM | Pragma | Variable | Storage  | Impl | Latency |
+-------------+------+------+--------+----------+----------+------+---------+
| + viterbi   | 60   | 0    |        |          |          |      |         |
|   llike_U   | 30   | -    | yes    | llike    | ram_1wnr | bram | 1       |
|   llike_1_U | 30   | -    | yes    | llike_1  | ram_1wnr | bram | 1       |
+-------------+------+------+--------+----------+----------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------------------+----------------------------------------+
| Type            | Options                                           | Location                               |
+-----------------+---------------------------------------------------+----------------------------------------+
| array_partition | variable=emission block factor=2 dim=1            | dir_test.tcl:14 in viterbi, emission   |
| array_partition | variable=init block factor=2 dim=1                | dir_test.tcl:10 in viterbi, init       |
| array_partition | variable=llike block factor=2 dim=1               | dir_test.tcl:6 in viterbi, llike       |
| array_partition | variable=transition block factor=2 dim=1          | dir_test.tcl:12 in viterbi, transition |
| array_reshape   | variable=emission block factor=2 dim=1            | dir_test.tcl:15 in viterbi, emission   |
| array_reshape   | variable=init block factor=2 dim=1                | dir_test.tcl:11 in viterbi, init       |
| array_reshape   | variable=llike block factor=2 dim=1               | dir_test.tcl:7 in viterbi, llike       |
| array_reshape   | variable=obs block factor=2 dim=1                 | dir_test.tcl:9 in viterbi, obs         |
| array_reshape   | variable=path block factor=2 dim=1                | dir_test.tcl:16 in viterbi, path       |
| array_reshape   | variable=transition block factor=2 dim=1          | dir_test.tcl:13 in viterbi, transition |
| bind_op         | variable=curr op=add impl=dsp latency=-1          | dir_test.tcl:20 in viterbi, curr       |
| bind_op         | variable=min_p op=dadd impl=fulldsp latency=-1    | dir_test.tcl:25 in viterbi, min_p      |
| bind_op         | variable=p op=dadd impl=fulldsp latency=-1        | dir_test.tcl:27 in viterbi, p          |
| bind_op         | variable=prev op=add impl=dsp latency=-1          | dir_test.tcl:19 in viterbi, prev       |
| bind_op         | variable=s op=add impl=dsp latency=-1             | dir_test.tcl:23 in viterbi, s          |
| bind_op         | variable=t op=sub impl=dsp latency=-1             | dir_test.tcl:18 in viterbi, t          |
| bind_storage    | variable=llike type=ram_1wnr impl=bram latency=-1 | dir_test.tcl:8 in viterbi, llike       |
| loop_flatten    |                                                   | dir_test.tcl:4 in viterbi              |
| pipeline        | style=stp                                         | dir_test.tcl:3 in viterbi              |
+-----------------+---------------------------------------------------+----------------------------------------+


