============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 16:58:02 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.697064s wall, 1.609375s user + 0.093750s system = 1.703125s CPU (100.4%)

RUN-1004 : used memory is 271 MB, reserved memory is 246 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11525 instances
RUN-0007 : 7033 luts, 3608 seqs, 472 mslices, 256 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 12623 nets
RUN-1001 : 7341 nets have 2 pins
RUN-1001 : 3849 nets have [3 - 5] pins
RUN-1001 : 915 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     918     
RUN-1001 :   No   |  No   |  Yes  |    1442     
RUN-1001 :   No   |  Yes  |  No   |     89      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     377     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  52   |     80     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 175
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11521 instances, 7033 luts, 3608 seqs, 728 slices, 153 macros(728 instances: 472 mslices 256 lslices)
PHY-3001 : Huge net cpuresetn with 1156 pins
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 52081, tnet num: 12575, tinst num: 11521, tnode num: 62539, tedge num: 83642.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.206065s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (98.5%)

RUN-1004 : used memory is 392 MB, reserved memory is 371 MB, peak memory is 392 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.641357s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (99.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.99281e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11521.
PHY-3001 : Level 1 #clusters 1562.
PHY-3001 : End clustering;  0.082548s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (132.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 812205, overlap = 359.906
PHY-3002 : Step(2): len = 697565, overlap = 395.344
PHY-3002 : Step(3): len = 542546, overlap = 473.812
PHY-3002 : Step(4): len = 486874, overlap = 533.344
PHY-3002 : Step(5): len = 387856, overlap = 596.438
PHY-3002 : Step(6): len = 353259, overlap = 604.75
PHY-3002 : Step(7): len = 287706, overlap = 669.344
PHY-3002 : Step(8): len = 265682, overlap = 706.188
PHY-3002 : Step(9): len = 234645, overlap = 720.156
PHY-3002 : Step(10): len = 212862, overlap = 742.844
PHY-3002 : Step(11): len = 195489, overlap = 746.656
PHY-3002 : Step(12): len = 181866, overlap = 767.906
PHY-3002 : Step(13): len = 172281, overlap = 776.938
PHY-3002 : Step(14): len = 159253, overlap = 817.75
PHY-3002 : Step(15): len = 147108, overlap = 845.656
PHY-3002 : Step(16): len = 132590, overlap = 866.75
PHY-3002 : Step(17): len = 120634, overlap = 883.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5217e-06
PHY-3002 : Step(18): len = 126110, overlap = 882.188
PHY-3002 : Step(19): len = 151879, overlap = 860.906
PHY-3002 : Step(20): len = 159378, overlap = 821.656
PHY-3002 : Step(21): len = 166919, overlap = 797.781
PHY-3002 : Step(22): len = 168690, overlap = 762.625
PHY-3002 : Step(23): len = 173008, overlap = 737.469
PHY-3002 : Step(24): len = 173628, overlap = 747.375
PHY-3002 : Step(25): len = 174682, overlap = 739.969
PHY-3002 : Step(26): len = 172537, overlap = 744.688
PHY-3002 : Step(27): len = 171356, overlap = 737.656
PHY-3002 : Step(28): len = 169419, overlap = 726.625
PHY-3002 : Step(29): len = 168376, overlap = 722.219
PHY-3002 : Step(30): len = 167739, overlap = 719.281
PHY-3002 : Step(31): len = 166023, overlap = 719.062
PHY-3002 : Step(32): len = 165049, overlap = 717.438
PHY-3002 : Step(33): len = 164235, overlap = 709.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.0434e-06
PHY-3002 : Step(34): len = 177977, overlap = 686.625
PHY-3002 : Step(35): len = 191598, overlap = 657.531
PHY-3002 : Step(36): len = 196026, overlap = 616.688
PHY-3002 : Step(37): len = 198314, overlap = 589.344
PHY-3002 : Step(38): len = 196974, overlap = 574.969
PHY-3002 : Step(39): len = 195361, overlap = 569.125
PHY-3002 : Step(40): len = 194255, overlap = 561.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.08681e-06
PHY-3002 : Step(41): len = 211020, overlap = 526.375
PHY-3002 : Step(42): len = 226292, overlap = 514.344
PHY-3002 : Step(43): len = 232189, overlap = 509.594
PHY-3002 : Step(44): len = 234804, overlap = 495.438
PHY-3002 : Step(45): len = 231690, overlap = 480.094
PHY-3002 : Step(46): len = 230194, overlap = 480.469
PHY-3002 : Step(47): len = 228372, overlap = 481.5
PHY-3002 : Step(48): len = 228157, overlap = 486.875
PHY-3002 : Step(49): len = 228193, overlap = 491.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.21736e-05
PHY-3002 : Step(50): len = 249824, overlap = 465.688
PHY-3002 : Step(51): len = 264945, overlap = 435.438
PHY-3002 : Step(52): len = 272001, overlap = 412.375
PHY-3002 : Step(53): len = 275913, overlap = 397.562
PHY-3002 : Step(54): len = 275204, overlap = 383.156
PHY-3002 : Step(55): len = 274795, overlap = 372.281
PHY-3002 : Step(56): len = 273171, overlap = 371.281
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.43472e-05
PHY-3002 : Step(57): len = 296514, overlap = 348.062
PHY-3002 : Step(58): len = 317393, overlap = 296.5
PHY-3002 : Step(59): len = 325678, overlap = 257.375
PHY-3002 : Step(60): len = 328417, overlap = 250.594
PHY-3002 : Step(61): len = 326967, overlap = 254.562
PHY-3002 : Step(62): len = 326473, overlap = 254.562
PHY-3002 : Step(63): len = 324747, overlap = 252.531
PHY-3002 : Step(64): len = 324577, overlap = 251.031
PHY-3002 : Step(65): len = 324970, overlap = 254.781
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.86944e-05
PHY-3002 : Step(66): len = 356683, overlap = 235.125
PHY-3002 : Step(67): len = 370651, overlap = 212.594
PHY-3002 : Step(68): len = 371892, overlap = 184.125
PHY-3002 : Step(69): len = 373753, overlap = 182.312
PHY-3002 : Step(70): len = 375999, overlap = 165.719
PHY-3002 : Step(71): len = 377566, overlap = 174.5
PHY-3002 : Step(72): len = 375035, overlap = 175.812
PHY-3002 : Step(73): len = 373891, overlap = 175
PHY-3002 : Step(74): len = 373463, overlap = 171
PHY-3002 : Step(75): len = 374305, overlap = 167.25
PHY-3002 : Step(76): len = 373223, overlap = 174.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.73889e-05
PHY-3002 : Step(77): len = 398748, overlap = 147.156
PHY-3002 : Step(78): len = 411455, overlap = 127.656
PHY-3002 : Step(79): len = 410222, overlap = 137.469
PHY-3002 : Step(80): len = 410715, overlap = 138.938
PHY-3002 : Step(81): len = 411650, overlap = 128.812
PHY-3002 : Step(82): len = 412282, overlap = 125.188
PHY-3002 : Step(83): len = 410084, overlap = 125.625
PHY-3002 : Step(84): len = 409479, overlap = 131.312
PHY-3002 : Step(85): len = 409563, overlap = 129.094
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000194778
PHY-3002 : Step(86): len = 426353, overlap = 121.781
PHY-3002 : Step(87): len = 436023, overlap = 116.219
PHY-3002 : Step(88): len = 438105, overlap = 111.25
PHY-3002 : Step(89): len = 440627, overlap = 105.594
PHY-3002 : Step(90): len = 445381, overlap = 105.594
PHY-3002 : Step(91): len = 449423, overlap = 104.125
PHY-3002 : Step(92): len = 448966, overlap = 98.75
PHY-3002 : Step(93): len = 449752, overlap = 99.75
PHY-3002 : Step(94): len = 451418, overlap = 104.188
PHY-3002 : Step(95): len = 452743, overlap = 95.875
PHY-3002 : Step(96): len = 450570, overlap = 97.25
PHY-3002 : Step(97): len = 450056, overlap = 97.25
PHY-3002 : Step(98): len = 450675, overlap = 91
PHY-3002 : Step(99): len = 450924, overlap = 93.4375
PHY-3002 : Step(100): len = 449209, overlap = 98.3125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000389556
PHY-3002 : Step(101): len = 460247, overlap = 93.0625
PHY-3002 : Step(102): len = 465086, overlap = 98.625
PHY-3002 : Step(103): len = 465666, overlap = 93.9688
PHY-3002 : Step(104): len = 466791, overlap = 95.6562
PHY-3002 : Step(105): len = 470176, overlap = 96.4688
PHY-3002 : Step(106): len = 473029, overlap = 98
PHY-3002 : Step(107): len = 474170, overlap = 95.8438
PHY-3002 : Step(108): len = 474452, overlap = 99.5312
PHY-3002 : Step(109): len = 475454, overlap = 99.6562
PHY-3002 : Step(110): len = 475743, overlap = 103.781
PHY-3002 : Step(111): len = 474943, overlap = 102.656
PHY-3002 : Step(112): len = 474878, overlap = 98.5625
PHY-3002 : Step(113): len = 475571, overlap = 95.75
PHY-3002 : Step(114): len = 477940, overlap = 100.594
PHY-3002 : Step(115): len = 477305, overlap = 95.1875
PHY-3002 : Step(116): len = 476528, overlap = 95.0938
PHY-3002 : Step(117): len = 476221, overlap = 93.9375
PHY-3002 : Step(118): len = 476676, overlap = 88.7188
PHY-3002 : Step(119): len = 476769, overlap = 80.9062
PHY-3002 : Step(120): len = 477029, overlap = 82.875
PHY-3002 : Step(121): len = 476587, overlap = 82.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000776154
PHY-3002 : Step(122): len = 483362, overlap = 81.4062
PHY-3002 : Step(123): len = 488056, overlap = 77.0312
PHY-3002 : Step(124): len = 489241, overlap = 80.9062
PHY-3002 : Step(125): len = 490120, overlap = 82.625
PHY-3002 : Step(126): len = 491616, overlap = 81.4688
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00143608
PHY-3002 : Step(127): len = 495475, overlap = 79.7188
PHY-3002 : Step(128): len = 498852, overlap = 76.875
PHY-3002 : Step(129): len = 500166, overlap = 82.6875
PHY-3002 : Step(130): len = 501484, overlap = 84.6875
PHY-3002 : Step(131): len = 503791, overlap = 77.125
PHY-3002 : Step(132): len = 505668, overlap = 76.4375
PHY-3002 : Step(133): len = 505867, overlap = 80.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022807s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (68.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12623.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 640776, over cnt = 1413(4%), over = 7334, worst = 41
PHY-1001 : End global iterations;  0.614183s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (162.8%)

PHY-1001 : Congestion index: top1 = 87.16, top5 = 66.79, top10 = 55.97, top15 = 48.93.
PHY-3001 : End congestion estimation;  0.785963s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (145.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.483110s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179884
PHY-3002 : Step(134): len = 539406, overlap = 37.625
PHY-3002 : Step(135): len = 540303, overlap = 26.5312
PHY-3002 : Step(136): len = 537545, overlap = 33.9688
PHY-3002 : Step(137): len = 536144, overlap = 33.3125
PHY-3002 : Step(138): len = 536423, overlap = 29.2812
PHY-3002 : Step(139): len = 536388, overlap = 28.4688
PHY-3002 : Step(140): len = 535539, overlap = 35.0625
PHY-3002 : Step(141): len = 533538, overlap = 36.375
PHY-3002 : Step(142): len = 531462, overlap = 39
PHY-3002 : Step(143): len = 528444, overlap = 43.3125
PHY-3002 : Step(144): len = 525241, overlap = 41.8438
PHY-3002 : Step(145): len = 521771, overlap = 40.625
PHY-3002 : Step(146): len = 518365, overlap = 39.0312
PHY-3002 : Step(147): len = 515285, overlap = 39.375
PHY-3002 : Step(148): len = 512342, overlap = 41.1562
PHY-3002 : Step(149): len = 509295, overlap = 43.2188
PHY-3002 : Step(150): len = 506877, overlap = 42.625
PHY-3002 : Step(151): len = 504333, overlap = 42.0312
PHY-3002 : Step(152): len = 502693, overlap = 40.9688
PHY-3002 : Step(153): len = 501186, overlap = 41.7188
PHY-3002 : Step(154): len = 499617, overlap = 43
PHY-3002 : Step(155): len = 498257, overlap = 43.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000359767
PHY-3002 : Step(156): len = 499668, overlap = 43.5
PHY-3002 : Step(157): len = 503054, overlap = 42.375
PHY-3002 : Step(158): len = 505066, overlap = 43.5312
PHY-3002 : Step(159): len = 507743, overlap = 41.5
PHY-3002 : Step(160): len = 508373, overlap = 43.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000703458
PHY-3002 : Step(161): len = 510898, overlap = 41
PHY-3002 : Step(162): len = 525369, overlap = 29.1562
PHY-3002 : Step(163): len = 532349, overlap = 28.5938
PHY-3002 : Step(164): len = 534109, overlap = 29.2812
PHY-3002 : Step(165): len = 535002, overlap = 26.8125
PHY-3002 : Step(166): len = 535064, overlap = 23.75
PHY-3002 : Step(167): len = 533653, overlap = 23.0625
PHY-3002 : Step(168): len = 533491, overlap = 23.4062
PHY-3002 : Step(169): len = 532692, overlap = 24.1562
PHY-3002 : Step(170): len = 531580, overlap = 24.1562
PHY-3002 : Step(171): len = 530768, overlap = 22.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00140692
PHY-3002 : Step(172): len = 532298, overlap = 22.0312
PHY-3002 : Step(173): len = 534021, overlap = 21.1562
PHY-3002 : Step(174): len = 536110, overlap = 20.8125
PHY-3002 : Step(175): len = 537133, overlap = 20.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00271992
PHY-3002 : Step(176): len = 537722, overlap = 20.3438
PHY-3002 : Step(177): len = 539922, overlap = 19.8438
PHY-3002 : Step(178): len = 542943, overlap = 12.7812
PHY-3002 : Step(179): len = 543680, overlap = 16.0625
PHY-3002 : Step(180): len = 544536, overlap = 15.6875
PHY-3002 : Step(181): len = 545576, overlap = 15.125
PHY-3002 : Step(182): len = 547155, overlap = 12
PHY-3002 : Step(183): len = 547561, overlap = 14.9375
PHY-3002 : Step(184): len = 548070, overlap = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 50/12623.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 645288, over cnt = 1837(5%), over = 7487, worst = 55
PHY-1001 : End global iterations;  0.788546s wall, 1.421875s user + 0.109375s system = 1.531250s CPU (194.2%)

PHY-1001 : Congestion index: top1 = 83.66, top5 = 60.41, top10 = 51.35, top15 = 46.22.
PHY-3001 : End congestion estimation;  0.980612s wall, 1.625000s user + 0.109375s system = 1.734375s CPU (176.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.520751s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000444975
PHY-3002 : Step(185): len = 555485, overlap = 92.8438
PHY-3002 : Step(186): len = 549605, overlap = 77
PHY-3002 : Step(187): len = 544122, overlap = 67.9375
PHY-3002 : Step(188): len = 540221, overlap = 59.4688
PHY-3002 : Step(189): len = 538405, overlap = 62.25
PHY-3002 : Step(190): len = 537260, overlap = 61.9375
PHY-3002 : Step(191): len = 534869, overlap = 61.5312
PHY-3002 : Step(192): len = 532032, overlap = 65.8125
PHY-3002 : Step(193): len = 529745, overlap = 67.0625
PHY-3002 : Step(194): len = 526740, overlap = 64.7812
PHY-3002 : Step(195): len = 523871, overlap = 66.1562
PHY-3002 : Step(196): len = 522075, overlap = 66.25
PHY-3002 : Step(197): len = 520010, overlap = 70.3438
PHY-3002 : Step(198): len = 517311, overlap = 68.9688
PHY-3002 : Step(199): len = 515420, overlap = 66.0312
PHY-3002 : Step(200): len = 513313, overlap = 65.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00088995
PHY-3002 : Step(201): len = 516680, overlap = 59.2188
PHY-3002 : Step(202): len = 519537, overlap = 58.875
PHY-3002 : Step(203): len = 523008, overlap = 58.1562
PHY-3002 : Step(204): len = 526360, overlap = 54.4062
PHY-3002 : Step(205): len = 527672, overlap = 55.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0017799
PHY-3002 : Step(206): len = 529629, overlap = 54.4375
PHY-3002 : Step(207): len = 533295, overlap = 50.3438
PHY-3002 : Step(208): len = 537408, overlap = 50.125
PHY-3002 : Step(209): len = 541299, overlap = 47.875
PHY-3002 : Step(210): len = 543682, overlap = 46.0938
PHY-3002 : Step(211): len = 544925, overlap = 46.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 52081, tnet num: 12575, tinst num: 11521, tnode num: 62539, tedge num: 83642.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.397853s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.6%)

RUN-1004 : used memory is 437 MB, reserved memory is 420 MB, peak memory is 509 MB
OPT-1001 : Total overflow 289.91 peak overflow 3.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 389/12623.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 655672, over cnt = 2118(6%), over = 6886, worst = 27
PHY-1001 : End global iterations;  0.960717s wall, 1.593750s user + 0.062500s system = 1.656250s CPU (172.4%)

PHY-1001 : Congestion index: top1 = 71.92, top5 = 55.97, top10 = 48.65, top15 = 44.63.
PHY-1001 : End incremental global routing;  1.144151s wall, 1.781250s user + 0.062500s system = 1.843750s CPU (161.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.555553s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (98.4%)

OPT-1001 : 11 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11385 has valid locations, 82 needs to be replaced
PHY-3001 : design contains 11592 instances, 7048 luts, 3664 seqs, 728 slices, 153 macros(728 instances: 472 mslices 256 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 553517
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10618/12694.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 663344, over cnt = 2130(6%), over = 6952, worst = 27
PHY-1001 : End global iterations;  0.141548s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.3%)

PHY-1001 : Congestion index: top1 = 72.03, top5 = 56.24, top10 = 49.06, top15 = 45.05.
PHY-3001 : End congestion estimation;  0.361204s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 52382, tnet num: 12646, tinst num: 11592, tnode num: 63008, tedge num: 84102.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.477645s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (99.4%)

RUN-1004 : used memory is 471 MB, reserved memory is 462 MB, peak memory is 518 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.216660s wall, 2.171875s user + 0.046875s system = 2.218750s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(212): len = 553118, overlap = 0
PHY-3002 : Step(213): len = 552559, overlap = 0
PHY-3002 : Step(214): len = 552337, overlap = 0
PHY-3002 : Step(215): len = 552234, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10653/12694.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 661464, over cnt = 2130(6%), over = 6970, worst = 27
PHY-1001 : End global iterations;  0.120527s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.7%)

PHY-1001 : Congestion index: top1 = 71.81, top5 = 56.11, top10 = 49.02, top15 = 45.00.
PHY-3001 : End congestion estimation;  0.316446s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.548815s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00178404
PHY-3002 : Step(216): len = 552207, overlap = 47.0625
PHY-3002 : Step(217): len = 552230, overlap = 46.9062
PHY-3001 : Final: Len = 552230, Over = 46.9062
PHY-3001 : End incremental placement;  4.098686s wall, 4.109375s user + 0.203125s system = 4.312500s CPU (105.2%)

OPT-1001 : Total overflow 290.91 peak overflow 3.78
OPT-1001 : End high-fanout net optimization;  6.193752s wall, 6.906250s user + 0.312500s system = 7.218750s CPU (116.5%)

OPT-1001 : Current memory(MB): used = 515, reserve = 500, peak = 527.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10670/12694.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 661624, over cnt = 2127(6%), over = 6875, worst = 27
PHY-1002 : len = 693224, over cnt = 1263(3%), over = 3211, worst = 23
PHY-1002 : len = 722136, over cnt = 327(0%), over = 726, worst = 21
PHY-1002 : len = 726600, over cnt = 79(0%), over = 109, worst = 12
PHY-1002 : len = 727488, over cnt = 38(0%), over = 43, worst = 3
PHY-1001 : End global iterations;  1.329448s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (139.9%)

PHY-1001 : Congestion index: top1 = 56.62, top5 = 48.86, top10 = 44.91, top15 = 42.26.
OPT-1001 : End congestion update;  1.520817s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (134.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.443806s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (102.1%)

OPT-0007 : Start: WNS 2262 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2362 TNS 0 NUM_FEPS 0 with 18 cells processed and 1300 slack improved
OPT-0007 : Iter 2: improved WNS 2362 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.981640s wall, 2.515625s user + 0.000000s system = 2.515625s CPU (126.9%)

OPT-1001 : Current memory(MB): used = 515, reserve = 501, peak = 527.
OPT-1001 : End physical optimization;  9.790971s wall, 11.125000s user + 0.312500s system = 11.437500s CPU (116.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7048 LUT to BLE ...
SYN-4008 : Packed 7048 LUT and 1840 SEQ to BLE.
SYN-4003 : Packing 1824 remaining SEQ's ...
SYN-4005 : Packed 1402 SEQ with LUT/SLICE
SYN-4006 : 3941 single LUT's are left
SYN-4006 : 422 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7470/8512 primitive instances ...
PHY-3001 : End packing;  0.899414s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4986 instances
RUN-1001 : 2415 mslices, 2415 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11128 nets
RUN-1001 : 5571 nets have 2 pins
RUN-1001 : 3963 nets have [3 - 5] pins
RUN-1001 : 970 nets have [6 - 10] pins
RUN-1001 : 355 nets have [11 - 20] pins
RUN-1001 : 263 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4982 instances, 4830 slices, 153 macros(728 instances: 472 mslices 256 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 568482, Over = 115
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5466/11128.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 715040, over cnt = 1300(3%), over = 2002, worst = 7
PHY-1002 : len = 719088, over cnt = 784(2%), over = 1139, worst = 6
PHY-1002 : len = 729592, over cnt = 200(0%), over = 274, worst = 6
PHY-1002 : len = 732952, over cnt = 48(0%), over = 66, worst = 4
PHY-1002 : len = 733824, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.288935s wall, 1.921875s user + 0.062500s system = 1.984375s CPU (154.0%)

PHY-1001 : Congestion index: top1 = 57.91, top5 = 49.99, top10 = 45.66, top15 = 42.77.
PHY-3001 : End congestion estimation;  1.564367s wall, 2.187500s user + 0.062500s system = 2.250000s CPU (143.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48398, tnet num: 11080, tinst num: 4982, tnode num: 56941, tedge num: 81334.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.735236s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (100.9%)

RUN-1004 : used memory is 475 MB, reserved memory is 465 MB, peak memory is 527 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.244108s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.65491e-05
PHY-3002 : Step(218): len = 554122, overlap = 119.5
PHY-3002 : Step(219): len = 546364, overlap = 129.5
PHY-3002 : Step(220): len = 541790, overlap = 128.75
PHY-3002 : Step(221): len = 538160, overlap = 131.75
PHY-3002 : Step(222): len = 533855, overlap = 137
PHY-3002 : Step(223): len = 530585, overlap = 138.25
PHY-3002 : Step(224): len = 528197, overlap = 144
PHY-3002 : Step(225): len = 525709, overlap = 152
PHY-3002 : Step(226): len = 524306, overlap = 156.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000153098
PHY-3002 : Step(227): len = 537072, overlap = 141.5
PHY-3002 : Step(228): len = 540753, overlap = 134.5
PHY-3002 : Step(229): len = 542674, overlap = 127.75
PHY-3002 : Step(230): len = 545103, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000291716
PHY-3002 : Step(231): len = 556830, overlap = 110.75
PHY-3002 : Step(232): len = 562415, overlap = 97.75
PHY-3002 : Step(233): len = 564384, overlap = 94
PHY-3002 : Step(234): len = 567516, overlap = 88.25
PHY-3002 : Step(235): len = 572788, overlap = 82.75
PHY-3002 : Step(236): len = 576081, overlap = 78.25
PHY-3002 : Step(237): len = 577308, overlap = 74.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000583431
PHY-3002 : Step(238): len = 584928, overlap = 74.25
PHY-3002 : Step(239): len = 589095, overlap = 72.5
PHY-3002 : Step(240): len = 593597, overlap = 67
PHY-3002 : Step(241): len = 599721, overlap = 63.75
PHY-3002 : Step(242): len = 600594, overlap = 63.25
PHY-3002 : Step(243): len = 600365, overlap = 64.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00116686
PHY-3002 : Step(244): len = 605975, overlap = 64.75
PHY-3002 : Step(245): len = 608884, overlap = 61
PHY-3002 : Step(246): len = 612455, overlap = 56.25
PHY-3002 : Step(247): len = 616969, overlap = 60.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.358217s wall, 1.390625s user + 2.281250s system = 3.671875s CPU (270.3%)

PHY-3001 : Trial Legalized: Len = 643767
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 428/11128.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 771256, over cnt = 1582(4%), over = 2557, worst = 7
PHY-1002 : len = 779464, over cnt = 897(2%), over = 1340, worst = 6
PHY-1002 : len = 787544, over cnt = 444(1%), over = 645, worst = 6
PHY-1002 : len = 789552, over cnt = 340(0%), over = 501, worst = 6
PHY-1002 : len = 795904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.529724s wall, 2.453125s user + 0.078125s system = 2.531250s CPU (165.5%)

PHY-1001 : Congestion index: top1 = 55.62, top5 = 49.01, top10 = 45.35, top15 = 42.80.
PHY-3001 : End congestion estimation;  1.807412s wall, 2.734375s user + 0.078125s system = 2.812500s CPU (155.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.574563s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0002471
PHY-3002 : Step(248): len = 619834, overlap = 13.75
PHY-3002 : Step(249): len = 607930, overlap = 22.25
PHY-3002 : Step(250): len = 596271, overlap = 33.5
PHY-3002 : Step(251): len = 588429, overlap = 42.5
PHY-3002 : Step(252): len = 584002, overlap = 48.5
PHY-3002 : Step(253): len = 580834, overlap = 55.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019041s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.1%)

PHY-3001 : Legalized: Len = 596481, Over = 0
PHY-3001 : Spreading special nets. 76 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.039388s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.3%)

PHY-3001 : 102 instances has been re-located, deltaX = 22, deltaY = 69, maxDist = 2.
PHY-3001 : Final: Len = 598023, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48398, tnet num: 11080, tinst num: 4983, tnode num: 56941, tedge num: 81334.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.872423s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (99.3%)

RUN-1004 : used memory is 490 MB, reserved memory is 488 MB, peak memory is 539 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2227/11128.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 727024, over cnt = 1719(4%), over = 2838, worst = 7
PHY-1002 : len = 739344, over cnt = 921(2%), over = 1256, worst = 6
PHY-1002 : len = 749688, over cnt = 297(0%), over = 413, worst = 4
PHY-1002 : len = 753368, over cnt = 76(0%), over = 94, worst = 4
PHY-1002 : len = 754744, over cnt = 4(0%), over = 6, worst = 3
PHY-1001 : End global iterations;  1.761069s wall, 2.703125s user + 0.125000s system = 2.828125s CPU (160.6%)

PHY-1001 : Congestion index: top1 = 56.14, top5 = 50.27, top10 = 46.48, top15 = 43.73.
PHY-1001 : End incremental global routing;  1.991741s wall, 2.937500s user + 0.125000s system = 3.062500s CPU (153.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.524382s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4856 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4986 instances, 4833 slices, 153 macros(728 instances: 472 mslices 256 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 598410
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10235/11134.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 755160, over cnt = 18(0%), over = 20, worst = 3
PHY-1002 : len = 755288, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 755328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.293172s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.3%)

PHY-1001 : Congestion index: top1 = 56.14, top5 = 50.27, top10 = 46.48, top15 = 43.73.
PHY-3001 : End congestion estimation;  0.517319s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48428, tnet num: 11086, tinst num: 4986, tnode num: 56980, tedge num: 81382.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.801752s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (98.0%)

RUN-1004 : used memory is 514 MB, reserved memory is 510 MB, peak memory is 544 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.317250s wall, 2.265625s user + 0.015625s system = 2.281250s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(254): len = 598282, overlap = 0
PHY-3002 : Step(255): len = 598300, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10233/11134.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 755072, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 755112, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 755128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.291955s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 56.14, top5 = 50.27, top10 = 46.47, top15 = 43.73.
PHY-3001 : End congestion estimation;  0.512317s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.528044s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125537
PHY-3002 : Step(256): len = 598305, overlap = 0
PHY-3002 : Step(257): len = 598305, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007320s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (213.5%)

PHY-3001 : Legalized: Len = 598278, Over = 0
PHY-3001 : End spreading;  0.036433s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.8%)

PHY-3001 : Final: Len = 598278, Over = 0
PHY-3001 : End incremental placement;  4.222035s wall, 4.156250s user + 0.046875s system = 4.203125s CPU (99.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.098050s wall, 7.984375s user + 0.171875s system = 8.156250s CPU (114.9%)

OPT-1001 : Current memory(MB): used = 551, reserve = 540, peak = 553.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10235/11134.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 755208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.095422s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.2%)

PHY-1001 : Congestion index: top1 = 56.14, top5 = 50.27, top10 = 46.47, top15 = 43.73.
OPT-1001 : End congestion update;  0.337196s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.400154s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (97.6%)

OPT-0007 : Start: WNS 2539 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4860 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4986 instances, 4833 slices, 153 macros(728 instances: 472 mslices 256 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 598842, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029830s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.8%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 598882, Over = 0
PHY-3001 : End incremental legalization;  0.261151s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.7%)

OPT-0007 : Iter 1: improved WNS 2872 TNS 0 NUM_FEPS 0 with 7 cells processed and 1078 slack improved
OPT-0007 : Iter 2: improved WNS 2872 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.072695s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (100.5%)

OPT-1001 : Current memory(MB): used = 552, reserve = 541, peak = 554.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.420325s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10210/11134.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 755888, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 755832, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 755840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.287308s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.9%)

PHY-1001 : Congestion index: top1 = 56.14, top5 = 50.27, top10 = 46.48, top15 = 43.75.
PHY-1001 : End incremental global routing;  0.521270s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.590451s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10240/11134.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 755840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.092054s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.8%)

PHY-1001 : Congestion index: top1 = 56.14, top5 = 50.27, top10 = 46.48, top15 = 43.75.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.503715s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2872 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.689655
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2872ps with logic level 1 
RUN-1001 :       #2 path slack 2922ps with logic level 1 
RUN-1001 :       #3 path slack 2972ps with logic level 1 
RUN-1001 :       #4 path slack 2972ps with logic level 1 
OPT-1001 : End physical optimization;  12.551203s wall, 13.484375s user + 0.234375s system = 13.718750s CPU (109.3%)

RUN-1003 : finish command "place" in  45.396092s wall, 72.500000s user + 10.078125s system = 82.578125s CPU (181.9%)

RUN-1004 : used memory is 485 MB, reserved memory is 470 MB, peak memory is 554 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.386061s wall, 2.375000s user + 0.015625s system = 2.390625s CPU (172.5%)

RUN-1004 : used memory is 486 MB, reserved memory is 471 MB, peak memory is 554 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 4990 instances
RUN-1001 : 2415 mslices, 2418 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11134 nets
RUN-1001 : 5574 nets have 2 pins
RUN-1001 : 3964 nets have [3 - 5] pins
RUN-1001 : 969 nets have [6 - 10] pins
RUN-1001 : 357 nets have [11 - 20] pins
RUN-1001 : 264 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48428, tnet num: 11086, tinst num: 4986, tnode num: 56980, tedge num: 81382.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.678881s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (99.6%)

RUN-1004 : used memory is 498 MB, reserved memory is 491 MB, peak memory is 554 MB
PHY-1001 : 2415 mslices, 2418 lslices, 115 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 713712, over cnt = 1741(4%), over = 2976, worst = 7
PHY-1002 : len = 729256, over cnt = 920(2%), over = 1302, worst = 7
PHY-1002 : len = 741176, over cnt = 205(0%), over = 283, worst = 6
PHY-1002 : len = 745856, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 746048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.626277s wall, 2.625000s user + 0.078125s system = 2.703125s CPU (166.2%)

PHY-1001 : Congestion index: top1 = 56.70, top5 = 50.25, top10 = 46.26, top15 = 43.36.
PHY-1001 : End global routing;  1.898722s wall, 2.906250s user + 0.078125s system = 2.984375s CPU (157.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 540, reserve = 532, peak = 554.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 797, reserve = 790, peak = 797.
PHY-1001 : End build detailed router design. 4.665307s wall, 4.437500s user + 0.171875s system = 4.609375s CPU (98.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 139616, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.965805s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 832, reserve = 826, peak = 832.
PHY-1001 : End phase 1; 2.972548s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 5943 net; 17.876252s wall, 17.828125s user + 0.031250s system = 17.859375s CPU (99.9%)

PHY-1022 : len = 1.56358e+06, over cnt = 1334(0%), over = 1341, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 841, reserve = 833, peak = 841.
PHY-1001 : End initial routed; 46.924117s wall, 59.734375s user + 0.234375s system = 59.968750s CPU (127.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10465(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.481   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.501400s wall, 2.500000s user + 0.000000s system = 2.500000s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 846, reserve = 839, peak = 846.
PHY-1001 : End phase 2; 49.425598s wall, 62.234375s user + 0.234375s system = 62.468750s CPU (126.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.56358e+06, over cnt = 1334(0%), over = 1341, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.115765s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.54359e+06, over cnt = 513(0%), over = 514, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.557438s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (142.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.54078e+06, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.697621s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (116.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.54113e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.265039s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (106.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.54129e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.189767s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.54148e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.159246s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (107.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10465(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.481   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.496714s wall, 2.468750s user + 0.015625s system = 2.484375s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 478 feed throughs used by 332 nets
PHY-1001 : End commit to database; 1.790475s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 915, reserve = 910, peak = 915.
PHY-1001 : End phase 3; 7.610798s wall, 8.406250s user + 0.015625s system = 8.421875s CPU (110.7%)

PHY-1003 : Routed, final wirelength = 1.54148e+06
PHY-1001 : Current memory(MB): used = 918, reserve = 913, peak = 918.
PHY-1001 : End export database. 0.113100s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.7%)

PHY-1001 : End detail routing;  65.153467s wall, 78.500000s user + 0.437500s system = 78.937500s CPU (121.2%)

RUN-1003 : finish command "route" in  69.370193s wall, 83.734375s user + 0.515625s system = 84.250000s CPU (121.4%)

RUN-1004 : used memory is 916 MB, reserved memory is 912 MB, peak memory is 918 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                     8886   out of  19600   45.34%
#reg                     3670   out of  19600   18.72%
#le                      9284
  #lut only              5614   out of   9284   60.47%
  #reg only               398   out of   9284    4.29%
  #lut&reg               3272   out of   9284   35.24%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1510
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             653
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             194
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            80
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   54
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             38
#7        LED_Interface/light_clk                                                                     GCLK               mslice             LED_Interface/light_clk_reg_syn_9.q1      18
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_122.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        N16        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |9284   |8170    |716     |3674    |24      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |565    |469     |75      |311     |0       |0       |
|    SD_top_inst                   |SD_top                                             |541    |446     |75      |290     |0       |0       |
|      sd_init_inst                |sd_init                                            |136    |106     |18      |70      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |170    |145     |17      |107     |0       |0       |
|      sd_read_inst                |sd_read                                            |235    |195     |40      |113     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |4      |4       |0       |2       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |442    |258     |79      |308     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |140    |81      |3       |136     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |57     |7       |3       |53      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |4      |4       |0       |4       |0       |0       |
|  HistEQ_Interface                |AHBlite_HistEQ                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |14     |14      |0       |13      |0       |0       |
|    Decoder                       |AHBlite_Decoder                                    |2      |2       |0       |1       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |12     |12      |0       |12      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |100    |88      |9       |55      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |4      |4       |0       |3       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |2      |2       |0       |0       |0       |0       |
|  PINTO_inst                      |PINTO                                              |976    |628     |208     |572     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |320    |218     |3       |316     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |124    |37      |3       |120     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |16     |16      |0       |15      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |29     |29      |0       |14      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |7      |7       |0       |0       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |6      |6       |0       |1       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |49     |44      |5       |32      |0       |0       |
|    smg_inst                      |smg                                                |36     |31      |5       |19      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |91     |72      |18      |56      |0       |0       |
|  UART1_RX                        |UART_RX                                            |27     |27      |0       |19      |0       |0       |
|  UART1_TX                        |UART_TX                                            |67     |67      |0       |20      |0       |0       |
|    FIFO                          |FIFO                                               |53     |53      |0       |12      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |21     |21      |0       |8       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |20     |15      |5       |11      |0       |0       |
|  kb                              |Keyboard                                           |290    |242     |48      |144     |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |675    |486     |101     |400     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |675    |486     |101     |400     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |287    |229     |40      |132     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |52     |51      |0       |22      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |179    |135     |40      |56      |0       |0       |
|        u_sdram_data              |sdram_data                                         |56     |43      |0       |54      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |388    |257     |61      |268     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |130    |65      |17      |104     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |8      |3       |0       |8       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |18      |0       |32      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |34     |23      |0       |34      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |147    |107     |18      |121     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |27     |21      |0       |27      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |35     |33      |0       |35      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |28     |27      |0       |28      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |335    |270     |54      |181     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |335    |270     |54      |181     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |99     |81      |18      |49      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |103    |85      |18      |43      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |88     |70      |18      |46      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |17     |10      |0       |17      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |2      |0       |0       |2       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |18     |16      |0       |17      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |8      |8       |0       |7       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5346   |5284    |46      |1445    |0       |3       |
|  video_driver_inst               |video_driver                                       |157    |87      |68      |36      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5514  
    #2          2       2520  
    #3          3       777   
    #4          4       634   
    #5        5-10      1052  
    #6        11-50     523   
    #7       51-100      11   
    #8       101-500     1    
  Average     3.15            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.679838s wall, 2.828125s user + 0.000000s system = 2.828125s CPU (168.4%)

RUN-1004 : used memory is 916 MB, reserved memory is 912 MB, peak memory is 971 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48428, tnet num: 11086, tinst num: 4986, tnode num: 56980, tedge num: 81382.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.589731s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (100.3%)

RUN-1004 : used memory is 913 MB, reserved memory is 908 MB, peak memory is 971 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 4986
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 11134, pip num: 118274
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 478
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3142 valid insts, and 333450 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  10.608526s wall, 105.828125s user + 0.218750s system = 106.046875s CPU (999.6%)

RUN-1004 : used memory is 929 MB, reserved memory is 929 MB, peak memory is 1097 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_165802.log"
