(S (NP (NNP Standard) (NN cell) (NNS libraries)) (VP (VBP are) (NP (NP (DT the) (NN foundation)) (PP (IN for) (NP (NP (DT the) (JJ entire) (NN backend) (NN design) (CC and) (NN optimization) (NN flow)) (PP (IN in) (NP (JJ modern) (JJ application-specific) (VBN integrated) (NN circuit) (NNS designs))))))) (. .))
(S (PP (IN At) (NP (NP (CD 7nm) (NN technology) (NN node)) (CC and) (ADVP (IN beyond)))) (, ,) (NP (JJ standard) (NN cell) (JJ library) (NN design) (CC and) (NN optimization)) (VP (VBZ is) (VP (VBG becoming) (ADJP (RB increasingly) (JJ difficult)) (PP (JJ due) (TO to) (NP (ADJP (RB extremely) (JJ complex)) (NN design) (NNS constraints))) (, ,) (SBAR (IN as) (S (VP (VBN described) (PP (IN in) (NP (NP (DT the) (NNP ASAP7) (NN process) (NN design) (NN kit)) (PRN (-LRB- -LRB-) (NP (NNP PDK)) (-RRB- -RRB-))))))))) (. .))
(S (NP (JJ Notable) (NNS complexities)) (VP (VBP include) (NP (NP (NP (JJ discrete) (NN transistor) (VBG sizing)) (ADJP (JJ due) (PP (TO to) (NP (NNP FinFETs))))) (, ,) (NP (NP (VBD complicated) (NN design) (NNS rules)) (PP (IN from) (NP (NN lithography)))) (CC and) (NP (NP (VB restrictive) (NN layout) (NN space)) (PP (IN from) (NP (JJ modern) (NN standard) (NN cell) (NNS architectures)))))) (. .))
(S (NP (NP (DT The) (NN design) (NN methodology)) (VP (VBN presented) (PP (IN in) (NP (DT this) (NN paper))))) (VP (VBZ enables) (NP (NP (ADJP (JJ efficient) (CC and) (JJ high-quality)) (NN standard) (NN cell) (JJ library) (NN design) (CC and) (NN optimization)) (PP (IN with) (NP (DT the) (NNP ASAP7) (NNP PDK))))) (. .))
(S (NP (DT The) (NN key) (NNS techniques)) (VP (VBP include) (NP (NP (NP (JJ exhaustive) (NN transistor) (VBG sizing)) (PP (IN for) (NP (NN cell) (NN timing) (NN optimization)))) (, ,) (NP (NP (NN transistor) (NN placement)) (PP (IN with) (NP (JJ generalized) (NNP Euler) (NNS paths)))) (CC and) (NP (NP (JJ back-end) (NN design) (VBG prototyping)) (PP (IN for) (NP (JJ library-level) (NNS explorations)))))) (. .))
