Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 22 18:42:20 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu095-ffvb1760-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'rdback_fifo'

1. Summary
----------

SUCCESS in the conversion of rdback_fifo (xilinx.com:ip:fifo_generator:13.2 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 22 18:42:14 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu095-ffvb1760-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'instr_fifo'

1. Summary
----------

SUCCESS in the conversion of instr_fifo (xilinx.com:ip:fifo_generator:13.2 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 22 17:42:08 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu095-ffvb1760-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'ddr4_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of ddr4_0 (xilinx.com:ip:ddr4:2.2 (Rev. 10)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: INFO: upgrade from same called


3. Interface Information
------------------------

Detected external interface differences while upgrading 'ddr4_0'.


-Upgrade has added interface 'C0_DDR4' (xilinx.com:interface:ddr4:1.0)


4. Connection Warnings
----------------------

Detected external port differences while upgrading 'ddr4_0'. These changes may impact your design.


-Upgrade has removed port 'dBufAdr'

-Upgrade has removed port 'ddr4_act_n'

-Upgrade has removed port 'ddr4_adr'

-Upgrade has removed port 'ddr4_ba'

-Upgrade has removed port 'ddr4_bg'

-Upgrade has removed port 'ddr4_ck_c'

-Upgrade has removed port 'ddr4_ck_t'

-Upgrade has removed port 'ddr4_cke'

-Upgrade has removed port 'ddr4_cs_n'

-Upgrade has removed port 'ddr4_dm_dbi_n'

-Upgrade has removed port 'ddr4_dq'

-Upgrade has removed port 'ddr4_dqs_c'

-Upgrade has removed port 'ddr4_dqs_t'

-Upgrade has removed port 'ddr4_odt'

-Upgrade has removed port 'ddr4_par'

-Upgrade has removed port 'ddr4_reset_n'

-Upgrade has removed port 'gt_data_ready'

-Upgrade has removed port 'mcCasSlot'

-Upgrade has removed port 'mcCasSlot2'

-Upgrade has removed port 'mcRdCAS'

-Upgrade has removed port 'mcWrCAS'

-Upgrade has removed port 'mc_ACT_n'

-Upgrade has removed port 'mc_ADR'

-Upgrade has removed port 'mc_BA'

-Upgrade has removed port 'mc_BG'

-Upgrade has removed port 'mc_CKE'

-Upgrade has removed port 'mc_CS_n'

-Upgrade has removed port 'mc_ODT'

-Upgrade has removed port 'per_rd_done'

-Upgrade has removed port 'rdData'

-Upgrade has removed port 'rdDataAddr'

-Upgrade has removed port 'rdDataEn'

-Upgrade has removed port 'rdDataEnd'

-Upgrade has removed port 'rmw_rd_done'

-Upgrade has removed port 'tCWL'

-Upgrade has removed port 'winBuf'

-Upgrade has removed port 'winInjTxn'

-Upgrade has removed port 'winRank'

-Upgrade has removed port 'winRmw'

-Upgrade has removed port 'wrData'

-Upgrade has removed port 'wrDataAddr'

-Upgrade has removed port 'wrDataEn'

-Upgrade has removed port 'wrDataMask'

-Upgrade has added port 'c0_ddr4_act_n'

-Upgrade has added port 'c0_ddr4_adr'

-Upgrade has added port 'c0_ddr4_app_addr'

-Upgrade has added port 'c0_ddr4_app_cmd'

-Upgrade has added port 'c0_ddr4_app_en'

-Upgrade has added port 'c0_ddr4_app_hi_pri'

-Upgrade has added port 'c0_ddr4_app_rd_data'

-Upgrade has added port 'c0_ddr4_app_rd_data_end'

-Upgrade has added port 'c0_ddr4_app_rd_data_valid'

-Upgrade has added port 'c0_ddr4_app_rdy'

-Upgrade has added port 'c0_ddr4_app_wdf_data'

-Upgrade has added port 'c0_ddr4_app_wdf_end'

-Upgrade has added port 'c0_ddr4_app_wdf_mask'

-Upgrade has added port 'c0_ddr4_app_wdf_rdy'

-Upgrade has added port 'c0_ddr4_app_wdf_wren'

-Upgrade has added port 'c0_ddr4_ba'

-Upgrade has added port 'c0_ddr4_bg'

-Upgrade has added port 'c0_ddr4_ck_c'

-Upgrade has added port 'c0_ddr4_ck_t'

-Upgrade has added port 'c0_ddr4_cke'

-Upgrade has added port 'c0_ddr4_cs_n'

-Upgrade has added port 'c0_ddr4_dm_dbi_n'

-Upgrade has added port 'c0_ddr4_dq'

-Upgrade has added port 'c0_ddr4_dqs_c'

-Upgrade has added port 'c0_ddr4_dqs_t'

-Upgrade has added port 'c0_ddr4_odt'

-Upgrade has added port 'c0_ddr4_reset_n'


5. Upgrade messages
-------------------

Set parameter C0.DDR4_EN_PARITY to value false (source 'default')

6. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '833' on parameter 'C0.DDR4 TimePeriod' due to the following failure - 
Validation failed for parameter 'C0.DDR4 TimePeriod(C0.DDR4_TimePeriod)' for IP 'ddr4_0'. Value '833' is out of the range (938,1600)
. Restoring to an old valid value of '938'

Unable to set the value '13328' on parameter 'C0.DDR4 InputClockPeriod' due to the following failure - 
Value '13328' is out of the range for parameter 'C0.DDR4 InputClockPeriod(C0.DDR4_InputClockPeriod)' for IP 'ddr4_0' . Valid values are - 14071, 14070, 13759, 13758, 13133, 13132, 12195, 12194, 11257, 11256, 10319, 10318, 9381, 9380, 8756, 8755, 8443, 8442, 7505, 7504, 7036, 7035, 6879, 6567, 6566, 6255, 6254, 6098, 6097, 5629, 5628, 5160, 5159, 4691, 4690, 4587, 4586, 4379, 4378, 4222, 4221, 4066, 4065, 3753, 3752, 3518, 3440, 3336, 3284, 3283, 3128, 3127, 3049, 2919, 2815, 2814, 2752, 2627, 2580, 2502, 2440, 2439, 2346, 2345, 2293, 2252, 2190, 2189, 2111, 2085, 2064, 2033, 2011, 2010, 1966, 1877, 1876, 1759, 1751, 1743, 1742, 1720, 1689, 1668, 1642, 1609, 1608
. Restoring to an old valid value of '14071'

An attempt to modify the value of disabled parameter 'C0.DDR4_CLKOUT0_DIVIDE' from '4' to '5' has been ignored for IP 'ddr4_0'

An attempt to modify the value of disabled parameter 'C0.DDR4_CLKFBOUT_MULT' from '15' to '20' has been ignored for IP 'ddr4_0'

Unable to set the value 'Phy_Only_Single' on parameter 'Phy Only' due to the following failure - 
. Restoring to an old valid value of 'Complete_Memory_Controller'

Unable to set the value '12' on parameter 'C0.DDR4 CasWriteLatency' due to the following failure - 
Value '12' is out of the range for parameter 'C0.DDR4 CasWriteLatency(C0.DDR4_CasWriteLatency)' for IP 'ddr4_0' . Valid values are - 11, 14
. Restoring to an old valid value of '11'

Unable to set the value '17' on parameter 'C0.DDR4 CasLatency' due to the following failure - 
Value '17' is out of the range for parameter 'C0.DDR4 CasLatency(C0.DDR4_CasLatency)' for IP 'ddr4_0' . Valid values are - 15, 16
. Restoring to an old valid value of '15'


7. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:ddr4:2.2 -user_name ddr4_0
set_property -dict "\
  CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {None} \
  CONFIG.ADDN_UI_CLKOUT2_FREQ_HZ {None} \
  CONFIG.ADDN_UI_CLKOUT3_FREQ_HZ {None} \
  CONFIG.ADDN_UI_CLKOUT4_FREQ_HZ {None} \
  CONFIG.AL_SEL {0} \
  CONFIG.C0.ADDR_WIDTH {17} \
  CONFIG.C0.BANK_GROUP_WIDTH {2} \
  CONFIG.C0.CKE_WIDTH {1} \
  CONFIG.C0.CK_WIDTH {1} \
  CONFIG.C0.CS_WIDTH {1} \
  CONFIG.C0.ControllerType {DDR4_SDRAM} \
  CONFIG.C0.DDR4_ACT_SKEW {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_0 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_1 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_10 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_11 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_12 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_13 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_14 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_15 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_16 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_17 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_2 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_3 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_4 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_5 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_6 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_7 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_8 {0} \
  CONFIG.C0.DDR4_ADDR_SKEW_9 {0} \
  CONFIG.C0.DDR4_AUTO_AP_COL_A3 {false} \
  CONFIG.C0.DDR4_AutoPrecharge {false} \
  CONFIG.C0.DDR4_AxiAddressWidth {32} \
  CONFIG.C0.DDR4_AxiArbitrationScheme {RD_PRI_REG} \
  CONFIG.C0.DDR4_AxiDataWidth {64} \
  CONFIG.C0.DDR4_AxiIDWidth {4} \
  CONFIG.C0.DDR4_AxiNarrowBurst {false} \
  CONFIG.C0.DDR4_AxiSelection {false} \
  CONFIG.C0.DDR4_BA_SKEW_0 {0} \
  CONFIG.C0.DDR4_BA_SKEW_1 {0} \
  CONFIG.C0.DDR4_BG_SKEW_0 {0} \
  CONFIG.C0.DDR4_BG_SKEW_1 {0} \
  CONFIG.C0.DDR4_BurstLength {8} \
  CONFIG.C0.DDR4_BurstType {Sequential} \
  CONFIG.C0.DDR4_CKE_SKEW_0 {0} \
  CONFIG.C0.DDR4_CKE_SKEW_1 {0} \
  CONFIG.C0.DDR4_CKE_SKEW_2 {0} \
  CONFIG.C0.DDR4_CKE_SKEW_3 {0} \
  CONFIG.C0.DDR4_CK_SKEW_0 {0} \
  CONFIG.C0.DDR4_CK_SKEW_1 {0} \
  CONFIG.C0.DDR4_CK_SKEW_2 {0} \
  CONFIG.C0.DDR4_CK_SKEW_3 {0} \
  CONFIG.C0.DDR4_CLKFBOUT_MULT {20} \
  CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} \
  CONFIG.C0.DDR4_CS_SKEW_0 {0} \
  CONFIG.C0.DDR4_CS_SKEW_1 {0} \
  CONFIG.C0.DDR4_CS_SKEW_2 {0} \
  CONFIG.C0.DDR4_CS_SKEW_3 {0} \
  CONFIG.C0.DDR4_Capacity {512} \
  CONFIG.C0.DDR4_CasLatency {17} \
  CONFIG.C0.DDR4_CasWriteLatency {12} \
  CONFIG.C0.DDR4_ChipSelect {true} \
  CONFIG.C0.DDR4_Clamshell {false} \
  CONFIG.C0.DDR4_CustomParts {no_file_loaded} \
  CONFIG.C0.DDR4_DIVCLK_DIVIDE {1} \
  CONFIG.C0.DDR4_DataMask {DM_NO_DBI} \
  CONFIG.C0.DDR4_DataWidth {8} \
  CONFIG.C0.DDR4_EN_PARITY {false} \
  CONFIG.C0.DDR4_Ecc {false} \
  CONFIG.C0.DDR4_Enable_LVAUX {false} \
  CONFIG.C0.DDR4_InputClockPeriod {13328} \
  CONFIG.C0.DDR4_LR_SKEW_0 {0} \
  CONFIG.C0.DDR4_LR_SKEW_1 {0} \
  CONFIG.C0.DDR4_MCS_ECC {false} \
  CONFIG.C0.DDR4_Mem_Add_Map {ROW_COLUMN_BANK} \
  CONFIG.C0.DDR4_MemoryName {MainMemory} \
  CONFIG.C0.DDR4_MemoryPart {MT40A512M8RH-075E} \
  CONFIG.C0.DDR4_MemoryType {Components} \
  CONFIG.C0.DDR4_MemoryVoltage {1.2V} \
  CONFIG.C0.DDR4_ODT_SKEW_0 {0} \
  CONFIG.C0.DDR4_ODT_SKEW_1 {0} \
  CONFIG.C0.DDR4_ODT_SKEW_2 {0} \
  CONFIG.C0.DDR4_ODT_SKEW_3 {0} \
  CONFIG.C0.DDR4_OnDieTermination {RZQ/6} \
  CONFIG.C0.DDR4_Ordering {Normal} \
  CONFIG.C0.DDR4_OutputDriverImpedenceControl {RZQ/7} \
  CONFIG.C0.DDR4_PAR_SKEW {0} \
  CONFIG.C0.DDR4_PhyClockRatio {4:1} \
  CONFIG.C0.DDR4_RESTORE_CRC {false} \
  CONFIG.C0.DDR4_SAVE_RESTORE {false} \
  CONFIG.C0.DDR4_SELF_REFRESH {false} \
  CONFIG.C0.DDR4_Slot {Single} \
  CONFIG.C0.DDR4_Specify_MandD {false} \
  CONFIG.C0.DDR4_TREFI {0} \
  CONFIG.C0.DDR4_TRFC {0} \
  CONFIG.C0.DDR4_TRFC_DLR {0} \
  CONFIG.C0.DDR4_TXPR {0} \
  CONFIG.C0.DDR4_TimePeriod {833} \
  CONFIG.C0.DDR4_UserRefresh_ZQCS {false} \
  CONFIG.C0.DDR4_isCKEShared {false} \
  CONFIG.C0.DDR4_isCustom {false} \
  CONFIG.C0.DDR4_nCK_TREFI {0} \
  CONFIG.C0.DDR4_nCK_TRFC {0} \
  CONFIG.C0.DDR4_nCK_TRFC_DLR {0} \
  CONFIG.C0.DDR4_nCK_TXPR {5} \
  CONFIG.C0.LR_WIDTH {1} \
  CONFIG.C0.MIGRATION {false} \
  CONFIG.C0.ODT_WIDTH {1} \
  CONFIG.C0.StackHeight {1} \
  CONFIG.C0_CLOCK_BOARD_INTERFACE {Custom} \
  CONFIG.C0_DDR4_BOARD_INTERFACE {Custom} \
  CONFIG.C0_DDR4_CLOCK.ASSOCIATED_BUSIF {C0_DDR4_S_AXI:C0_DDR4_S_AXI_CTRL} \
  CONFIG.C0_DDR4_CLOCK.ASSOCIATED_RESET {c0_ddr4_aresetn:c0_ddr4_ui_clk_sync_rst} \
  CONFIG.C0_DDR4_CLOCK.CLK_DOMAIN {} \
  CONFIG.C0_DDR4_CLOCK.FREQ_HZ {3e+08} \
  CONFIG.C0_DDR4_CLOCK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.C0_DDR4_CLOCK.INSERT_VIP {0} \
  CONFIG.C0_DDR4_CLOCK.PHASE {0.00} \
  CONFIG.C0_DDR4_RESET.INSERT_VIP {0} \
  CONFIG.C0_DDR4_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.C0_SYS_CLK.BOARD.ASSOCIATED_PARAM {C0_CLOCK_BOARD_INTERFACE} \
  CONFIG.C0_SYS_CLK.CAN_DEBUG {false} \
  CONFIG.C0_SYS_CLK.FREQ_HZ {100000000} \
  CONFIG.CLKOUT6 {false} \
  CONFIG.Component_Name {ddr4_0} \
  CONFIG.DCI_Cascade {false} \
  CONFIG.DIFF_TERM_SYSCLK {false} \
  CONFIG.Debug_Signal {Disable} \
  CONFIG.Default_Bank_Selections {false} \
  CONFIG.EN_PP_4R_MIR {false} \
  CONFIG.Enable_SysPorts {true} \
  CONFIG.Example_TG {SIMPLE_TG} \
  CONFIG.IOPowerReduction {OFF} \
  CONFIG.IO_Power_Reduction {false} \
  CONFIG.IS_FROM_PHY {1} \
  CONFIG.MCS_DBG_EN {false} \
  CONFIG.No_Controller {1} \
  CONFIG.PARTIAL_RECONFIG_FLOW_MIG {false} \
  CONFIG.PING_PONG_PHY {1} \
  CONFIG.Phy_Only {Phy_Only_Single} \
  CONFIG.RECONFIG_XSDB_SAVE_RESTORE {false} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.Reference_Clock {Differential} \
  CONFIG.SET_DW_TO_40 {false} \
  CONFIG.SYSTEM_RESET.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.SYSTEM_RESET.INSERT_VIP {0} \
  CONFIG.SYSTEM_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.Simulation_Mode {BFM} \
  CONFIG.System_Clock {Differential} \
  CONFIG.TIMING_3DS {false} \
  CONFIG.TIMING_OP1 {false} \
  CONFIG.TIMING_OP2 {false} " [get_ips ddr4_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 18 15:51:48 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku095-ffvb1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'rdback_fifo'

1. Summary
----------

SUCCESS in the upgrade of rdback_fifo from xilinx.com:ip:fifo_generator:9.3 to xilinx.com:ip:fifo_generator:13.2 (Rev. 5)

2. Upgrade messages
-------------------

Renamed parameter AXI_Address_Width to ADDRESS_WIDTH
Renamed parameter Interface_Type to INTERFACE_TYPE
Added parameter DATA_WIDTH with value 64 (source 'default')
Added parameter PROTOCOL with value AXI4 (source 'default')
Set parameter ID_WIDTH to value 0 (source 'default')
Set parameter ADDRESS_WIDTH to value 32 (source 'default')
Removed parameter AXI_Data_Width
Removed parameter AXI_Type
Added parameter READ_WRITE_MODE with value READ_WRITE (source 'default')
Removed parameter Enable_Read_Channel
Removed parameter Enable_Write_Channel
Renamed parameter TID_Width to TID_WIDTH
Renamed parameter TKEEP_Width to TKEEP_WIDTH
Renamed parameter TDEST_Width to TDEST_WIDTH
Renamed parameter TSTRB_Width to TSTRB_WIDTH
Renamed parameter Enable_TSTROBE to HAS_TSTRB
Renamed parameter Enable_TKEEP to HAS_TKEEP
Added parameter TDATA_NUM_BYTES with value 0 (source 'default')
Set parameter TSTRB_WIDTH to value 0 (source 'default')
Set parameter TKEEP_WIDTH to value 0 (source 'default')
Set parameter TID_WIDTH to value 0 (source 'default')
Set parameter TDEST_WIDTH to value 0 (source 'default')
Removed parameter TDATA_Width
Removed parameter Enable_TDATA
Added parameter HAS_ACLKEN with value false (source 'default')
Removed parameter Use_Clock_Enable
Removed parameter Enable_TID
Removed parameter Enable_TDEST
Renamed parameter TUSER_Width to TUSER_WIDTH
Set parameter TUSER_WIDTH to value 4 (source 'default')
Removed parameter Enable_TUSER
Set parameter AWUSER_Width to value 0 (source 'default')
Removed parameter Enable_AWUSER
Set parameter WUSER_Width to value 0 (source 'default')
Removed parameter Enable_WUSER
Set parameter BUSER_Width to value 0 (source 'default')
Removed parameter Enable_BUSER
Set parameter ARUSER_Width to value 0 (source 'default')
Removed parameter Enable_ARUSER
Set parameter RUSER_Width to value 0 (source 'default')
Removed parameter Enable_RUSER
Added parameter asymmetric_port_width with value false (source 'default')
Added parameter ecc_pipeline_reg with value false (source 'default')
Added parameter dynamic_power_saving with value false (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 18 15:50:58 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku095-ffvb1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'instr_fifo'

1. Summary
----------

SUCCESS in the upgrade of instr_fifo from xilinx.com:ip:fifo_generator:9.3 to xilinx.com:ip:fifo_generator:13.2 (Rev. 5)

2. Upgrade messages
-------------------

Renamed parameter AXI_Address_Width to ADDRESS_WIDTH
Renamed parameter Interface_Type to INTERFACE_TYPE
Added parameter DATA_WIDTH with value 64 (source 'default')
Added parameter PROTOCOL with value AXI4 (source 'default')
Set parameter ID_WIDTH to value 0 (source 'default')
Set parameter ADDRESS_WIDTH to value 32 (source 'default')
Removed parameter AXI_Data_Width
Removed parameter AXI_Type
Added parameter READ_WRITE_MODE with value READ_WRITE (source 'default')
Removed parameter Enable_Read_Channel
Removed parameter Enable_Write_Channel
Renamed parameter TID_Width to TID_WIDTH
Renamed parameter TKEEP_Width to TKEEP_WIDTH
Renamed parameter TDEST_Width to TDEST_WIDTH
Renamed parameter TSTRB_Width to TSTRB_WIDTH
Renamed parameter Enable_TSTROBE to HAS_TSTRB
Renamed parameter Enable_TKEEP to HAS_TKEEP
Added parameter TDATA_NUM_BYTES with value 0 (source 'default')
Set parameter TSTRB_WIDTH to value 0 (source 'default')
Set parameter TKEEP_WIDTH to value 0 (source 'default')
Set parameter TID_WIDTH to value 0 (source 'default')
Set parameter TDEST_WIDTH to value 0 (source 'default')
Removed parameter TDATA_Width
Removed parameter Enable_TDATA
Added parameter HAS_ACLKEN with value false (source 'default')
Removed parameter Use_Clock_Enable
Removed parameter Enable_TID
Removed parameter Enable_TDEST
Renamed parameter TUSER_Width to TUSER_WIDTH
Set parameter TUSER_WIDTH to value 4 (source 'default')
Removed parameter Enable_TUSER
Set parameter AWUSER_Width to value 0 (source 'default')
Removed parameter Enable_AWUSER
Set parameter WUSER_Width to value 0 (source 'default')
Removed parameter Enable_WUSER
Set parameter BUSER_Width to value 0 (source 'default')
Removed parameter Enable_BUSER
Set parameter ARUSER_Width to value 0 (source 'default')
Removed parameter Enable_ARUSER
Set parameter RUSER_Width to value 0 (source 'default')
Removed parameter Enable_RUSER
Added parameter asymmetric_port_width with value false (source 'default')
Added parameter ecc_pipeline_reg with value false (source 'default')
Added parameter dynamic_power_saving with value false (source 'default')

