$comment
	File created using the following command:
		vcd file alumod.msim.vcd -direction
$end
$date
	Fri Oct 14 14:43:12 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module alumod_vlg_vec_tst $end
$var reg 16 ! AP [15:0] $end
$var reg 16 " BP [15:0] $end
$var reg 16 # flag_reg_input [15:0] $end
$var reg 1 $ flag_reg_set $end
$var reg 16 % FP [15:0] $end
$var reg 1 & generala $end
$var reg 16 ' opA [15:0] $end
$var reg 16 ( opB [15:0] $end
$var reg 1 ) sub $end
$var wire 1 * cout $end
$var wire 1 + fadder [15] $end
$var wire 1 , fadder [14] $end
$var wire 1 - fadder [13] $end
$var wire 1 . fadder [12] $end
$var wire 1 / fadder [11] $end
$var wire 1 0 fadder [10] $end
$var wire 1 1 fadder [9] $end
$var wire 1 2 fadder [8] $end
$var wire 1 3 fadder [7] $end
$var wire 1 4 fadder [6] $end
$var wire 1 5 fadder [5] $end
$var wire 1 6 fadder [4] $end
$var wire 1 7 fadder [3] $end
$var wire 1 8 fadder [2] $end
$var wire 1 9 fadder [1] $end
$var wire 1 : fadder [0] $end
$var wire 1 ; falulogic [15] $end
$var wire 1 < falulogic [14] $end
$var wire 1 = falulogic [13] $end
$var wire 1 > falulogic [12] $end
$var wire 1 ? falulogic [11] $end
$var wire 1 @ falulogic [10] $end
$var wire 1 A falulogic [9] $end
$var wire 1 B falulogic [8] $end
$var wire 1 C falulogic [7] $end
$var wire 1 D falulogic [6] $end
$var wire 1 E falulogic [5] $end
$var wire 1 F falulogic [4] $end
$var wire 1 G falulogic [3] $end
$var wire 1 H falulogic [2] $end
$var wire 1 I falulogic [1] $end
$var wire 1 J falulogic [0] $end
$var wire 1 K flag_reg_out [15] $end
$var wire 1 L flag_reg_out [14] $end
$var wire 1 M flag_reg_out [13] $end
$var wire 1 N flag_reg_out [12] $end
$var wire 1 O flag_reg_out [11] $end
$var wire 1 P flag_reg_out [10] $end
$var wire 1 Q flag_reg_out [9] $end
$var wire 1 R flag_reg_out [8] $end
$var wire 1 S flag_reg_out [7] $end
$var wire 1 T flag_reg_out [6] $end
$var wire 1 U flag_reg_out [5] $end
$var wire 1 V flag_reg_out [4] $end
$var wire 1 W flag_reg_out [3] $end
$var wire 1 X flag_reg_out [2] $end
$var wire 1 Y flag_reg_out [1] $end
$var wire 1 Z flag_reg_out [0] $end
$var wire 1 [ generalc $end
$var wire 1 \ overflow $end
$var wire 1 ] zero_flag $end

$scope module i1 $end
$var wire 1 ^ gnd $end
$var wire 1 _ vcc $end
$var wire 1 ` unknown $end
$var tri1 1 a devclrn $end
$var tri1 1 b devpor $end
$var tri1 1 c devoe $end
$var wire 1 d generala~input_o $end
$var wire 1 e flag_reg_input[15]~input_o $end
$var wire 1 f flag_reg_input[14]~input_o $end
$var wire 1 g flag_reg_input[13]~input_o $end
$var wire 1 h flag_reg_input[12]~input_o $end
$var wire 1 i flag_reg_input[11]~input_o $end
$var wire 1 j flag_reg_input[10]~input_o $end
$var wire 1 k flag_reg_input[9]~input_o $end
$var wire 1 l flag_reg_input[8]~input_o $end
$var wire 1 m flag_reg_input[7]~input_o $end
$var wire 1 n flag_reg_input[6]~input_o $end
$var wire 1 o flag_reg_input[5]~input_o $end
$var wire 1 p flag_reg_input[4]~input_o $end
$var wire 1 q flag_reg_input[3]~input_o $end
$var wire 1 r flag_reg_input[2]~input_o $end
$var wire 1 s flag_reg_input[1]~input_o $end
$var wire 1 t flag_reg_input[0]~input_o $end
$var wire 1 u ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 v opA[13]~input_o $end
$var wire 1 w sub~input_o $end
$var wire 1 x inst5|sthsthsrt~combout $end
$var wire 1 y opA[12]~input_o $end
$var wire 1 z inst5|sethsrtjur~combout $end
$var wire 1 { opB[12]~input_o $end
$var wire 1 | opB[11]~input_o $end
$var wire 1 } opA[11]~input_o $end
$var wire 1 ~ inst5|gsrgsth~combout $end
$var wire 1 !! opA[10]~input_o $end
$var wire 1 "! inst5|sfbsregsert~combout $end
$var wire 1 #! opA[7]~input_o $end
$var wire 1 $! inst5|aersysrthsy~combout $end
$var wire 1 %! opA[6]~input_o $end
$var wire 1 &! inst5|thsrtjusfy~combout $end
$var wire 1 '! opB[5]~input_o $end
$var wire 1 (! opA[1]~input_o $end
$var wire 1 )! opA[0]~input_o $end
$var wire 1 *! opB[0]~input_o $end
$var wire 1 +! opB[1]~input_o $end
$var wire 1 ,! inst5|inst2|inst5~0_combout $end
$var wire 1 -! opA[2]~input_o $end
$var wire 1 .! inst5|sdgafr~combout $end
$var wire 1 /! opB[2]~input_o $end
$var wire 1 0! opA[4]~input_o $end
$var wire 1 1! opB[4]~input_o $end
$var wire 1 2! inst5|inst13|inst5~0_combout $end
$var wire 1 3! opB[3]~input_o $end
$var wire 1 4! opA[3]~input_o $end
$var wire 1 5! inst5|argarg~combout $end
$var wire 1 6! inst5|inst13|inst5~1_combout $end
$var wire 1 7! opA[5]~input_o $end
$var wire 1 8! inst5|dfsg~combout $end
$var wire 1 9! inst5|inst13|inst~combout $end
$var wire 1 :! opB[6]~input_o $end
$var wire 1 ;! inst5|inst8|inst5~0_combout $end
$var wire 1 <! opB[8]~input_o $end
$var wire 1 =! opA[8]~input_o $end
$var wire 1 >! inst5|thstrhyjus~combout $end
$var wire 1 ?! opB[7]~input_o $end
$var wire 1 @! opB[9]~input_o $end
$var wire 1 A! opA[9]~input_o $end
$var wire 1 B! inst5|inst15|inst5~0_combout $end
$var wire 1 C! inst5|inst15|inst5~1_combout $end
$var wire 1 D! opB[10]~input_o $end
$var wire 1 E! inst5|sthstysrtu~combout $end
$var wire 1 F! inst5|inst15|inst~combout $end
$var wire 1 G! inst5|inst17|inst5~0_combout $end
$var wire 1 H! opB[13]~input_o $end
$var wire 1 I! inst5|inst24|inst5~0_combout $end
$var wire 1 J! opB[15]~input_o $end
$var wire 1 K! opB[14]~input_o $end
$var wire 1 L! opA[14]~input_o $end
$var wire 1 M! opA[15]~input_o $end
$var wire 1 N! inst5|inst26|inst1~combout $end
$var wire 1 O! inst5|inst26|inst7~0_combout $end
$var wire 1 P! inst5|sthsrtust~combout $end
$var wire 1 Q! inst5|inst25|inst7~0_combout $end
$var wire 1 R! inst2|af[15]~0_combout $end
$var wire 1 S! inst5|inst9|inst7~combout $end
$var wire 1 T! inst5|inst16|inst7~combout $end
$var wire 1 U! inst5|inst17|inst7~combout $end
$var wire 1 V! inst5|inst20|inst7~combout $end
$var wire 1 W! inst5|inst4|inst7~combout $end
$var wire 1 X! inst5|inst7|inst7~combout $end
$var wire 1 Y! inst5|inst13|inst7~0_combout $end
$var wire 1 Z! inst5|inst13|inst7~combout $end
$var wire 1 [! inst5|inst8|inst7~combout $end
$var wire 1 \! inst5|inst2|inst7~combout $end
$var wire 1 ]! inst5|inst|inst7~0_combout $end
$var wire 1 ^! inst2|af[15]~1_combout $end
$var wire 1 _! inst5|inst3|inst7~combout $end
$var wire 1 `! inst2|af[15]~2_combout $end
$var wire 1 a! inst5|inst15|inst7~0_combout $end
$var wire 1 b! inst5|inst15|inst7~combout $end
$var wire 1 c! inst2|af[15]~3_combout $end
$var wire 1 d! inst2|af[15]~4_combout $end
$var wire 1 e! inst5|inst26|inst5~0_combout $end
$var wire 1 f! inst5|inst26|inst7~combout $end
$var wire 1 g! inst5|inst25|inst7~combout $end
$var wire 1 h! inst5|inst24|inst7~combout $end
$var wire 1 i! inst5|inst23|inst7~combout $end
$var wire 1 j! AP[15]~input_o $end
$var wire 1 k! FP[15]~input_o $end
$var wire 1 l! BP[15]~input_o $end
$var wire 1 m! FP[14]~input_o $end
$var wire 1 n! BP[14]~input_o $end
$var wire 1 o! AP[14]~input_o $end
$var wire 1 p! AP[13]~input_o $end
$var wire 1 q! BP[13]~input_o $end
$var wire 1 r! FP[13]~input_o $end
$var wire 1 s! BP[12]~input_o $end
$var wire 1 t! AP[12]~input_o $end
$var wire 1 u! FP[12]~input_o $end
$var wire 1 v! FP[11]~input_o $end
$var wire 1 w! BP[11]~input_o $end
$var wire 1 x! AP[11]~input_o $end
$var wire 1 y! FP[10]~input_o $end
$var wire 1 z! BP[10]~input_o $end
$var wire 1 {! AP[10]~input_o $end
$var wire 1 |! AP[9]~input_o $end
$var wire 1 }! FP[9]~input_o $end
$var wire 1 ~! BP[9]~input_o $end
$var wire 1 !" AP[8]~input_o $end
$var wire 1 "" BP[8]~input_o $end
$var wire 1 #" FP[8]~input_o $end
$var wire 1 $" BP[7]~input_o $end
$var wire 1 %" FP[7]~input_o $end
$var wire 1 &" AP[7]~input_o $end
$var wire 1 '" AP[6]~input_o $end
$var wire 1 (" FP[6]~input_o $end
$var wire 1 )" BP[6]~input_o $end
$var wire 1 *" FP[5]~input_o $end
$var wire 1 +" BP[5]~input_o $end
$var wire 1 ," AP[5]~input_o $end
$var wire 1 -" AP[4]~input_o $end
$var wire 1 ." FP[4]~input_o $end
$var wire 1 /" BP[4]~input_o $end
$var wire 1 0" BP[3]~input_o $end
$var wire 1 1" FP[3]~input_o $end
$var wire 1 2" AP[3]~input_o $end
$var wire 1 3" AP[2]~input_o $end
$var wire 1 4" BP[2]~input_o $end
$var wire 1 5" FP[2]~input_o $end
$var wire 1 6" BP[1]~input_o $end
$var wire 1 7" FP[1]~input_o $end
$var wire 1 8" AP[1]~input_o $end
$var wire 1 9" BP[0]~input_o $end
$var wire 1 :" FP[0]~input_o $end
$var wire 1 ;" AP[0]~input_o $end
$var wire 1 <" flag_reg_set~input_o $end
$var wire 1 =" inst12|inst2~combout $end
$var wire 1 >" inst12|inst7~combout $end
$var wire 1 ?" inst12|inst1~combout $end
$var wire 1 @" inst12|inst~combout $end
$var wire 1 A" inst|f [15] $end
$var wire 1 B" inst|f [14] $end
$var wire 1 C" inst|f [13] $end
$var wire 1 D" inst|f [12] $end
$var wire 1 E" inst|f [11] $end
$var wire 1 F" inst|f [10] $end
$var wire 1 G" inst|f [9] $end
$var wire 1 H" inst|f [8] $end
$var wire 1 I" inst|f [7] $end
$var wire 1 J" inst|f [6] $end
$var wire 1 K" inst|f [5] $end
$var wire 1 L" inst|f [4] $end
$var wire 1 M" inst|f [3] $end
$var wire 1 N" inst|f [2] $end
$var wire 1 O" inst|f [1] $end
$var wire 1 P" inst|f [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
bx #
1$
b0 %
x&
b100000000000000 '
b100000000000000 (
0)
0*
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
1+
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
1<
0;
0Z
1Y
1X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0[
1\
0]
0^
1_
x`
1a
1b
1c
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
xs
xt
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
1K!
1L!
0M!
1N!
0O!
1P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
1`!
0a!
0b!
1c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
1<"
0="
1>"
1?"
0@"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
1B"
0A"
$end
#10000
b1100000000000000 '
b1000000000000000 '
b1100000000000000 (
b1000000000000000 (
0K!
1J!
0L!
1M!
0P!
1Q!
1A"
1e!
0B"
0f!
1d!
1]
0+
0<
1*
1;
0R!
0Q!
1g!
1@"
0>"
1="
1W
0X
1Z
1,
1R!
0g!
0d!
0]
0,
1d!
0@"
0Z
1]
1@"
1Z
#20000
b1100000000000000 '
b1100000000000000 (
1K!
1L!
1P!
1Q!
1B"
0N!
0\
1<
0R!
0Q!
1g!
1f!
0d!
0?"
0Y
0]
1+
1,
1R!
0g!
0@"
1>"
1X
0Z
0,
#30000
1)
1w
1Y!
0P!
1O!
1E!
0B!
1>!
18!
15!
02!
1.!
1,!
1&!
1$!
1"!
1~
1z
1x
0e!
0*
0R!
16!
1a!
1Q!
1h!
1i!
1U!
1T!
1V!
1S!
1[!
1X!
0="
0W
15
14
13
12
10
1/
1.
1-
0;!
0`!
0c!
1g!
1b!
0[!
0X!
05
04
11
1,
1C!
1`!
0b!
0V!
0S!
03
02
01
0G!
0U!
0T!
00
0/
1R!
1I!
1c!
0i!
0h!
0g!
0,
0-
0.
1d!
0f!
1e!
1*
0+
1]
1="
0>"
1@"
1Z
0X
1W
#40000
0)
0w
0Y!
1P!
0O!
0E!
1B!
0>!
08!
05!
12!
0.!
0,!
0&!
0$!
0"!
0~
0z
0x
0R!
0I!
1G!
0C!
1;!
06!
0a!
0Q!
1g!
1i!
1T!
1b!
1S!
1X!
1f!
0d!
0]
1+
15
13
11
10
1.
1,
1R!
0`!
0c!
0g!
0b!
0X!
0S!
0T!
0i!
0@"
1>"
1X
0Z
0.
00
03
05
01
0,
1`!
1c!
#50000
b100000000000000 '
b100000000000000 (
b0 '
b0 (
0K!
0J!
0L!
0M!
0P!
1Q!
0A"
0e!
0B"
0f!
1d!
1]
0+
0<
0*
0;
0R!
0Q!
1g!
1@"
0>"
0="
0W
0X
1Z
1,
1R!
0g!
0d!
0]
0,
1d!
0@"
0Z
1]
1@"
1Z
#120000
0$
0<"
#1000000
