# Change Log

All notable changes to the "Better SystemVerilog Syntax" extension will be documented in this file.

Check [Keep a Changelog](http://keepachangelog.com/) for recommendations on how to structure this file.

## [Unreleased]

## [1.0.1] - 2024-10-05

### Changed

- Downgraded required VS Code engine to 1.75.1.

## [1.0.0] - 2024-08-16

### Changed

- Updated dependencies to the latest versions.
- Refined and updated the README to include a table of supported syntax.

### Fixed

- Sorted `package.json` for better readability and organization.

## [0.0.10] - 2024-02-29

### Added

- Added support for system timing checks.
- Added support for specify blocks.
- Added support for modport.
- Added support for config declaration.

## [0.0.9] - 2024-02-23

### Added

- Added support for Git conflict marker syntax.
- Added PatternChecker in TmLanguageProcessor.

### Fixed

- Fixed macro syntax issues.

## [0.0.8] - 2024-02-11

### Added

- Introduced adaptive highlighting for immediate syntax recognition and resilient parsing for error tolerance.
- Added minify support for output JSON files.

## [0.0.7] - 2024-02-10

### Added

- Added support for SystemVerilog LRM chapter 20, 21, 22 syntax.

### Changed

- Refactored main.js to TypeScript with visitor pattern.

## [0.0.6] - 2024-02-09

### Added

- Added support for SystemVerilog LRM chapter 18 syntax.

## [0.0.5] - 2024-02-07

### Added

- Added support for SystemVerilog LRM chapter 16 syntax.

## [0.0.4] - 2024-02-06

### Added

- Added support for SystemVerilog LRM chapter 14, 15, 23, 24, 25, 26 syntaxes.

## [0.0.3] - 2024-02-05

### Added

- Added support for SystemVerilog LRM chapter 7, 8, 9 syntaxes.

## [0.0.2] - 2024-02-03

### Added

- Added support for SystemVerilog LRM chapter 10, 11, 12, 13 syntaxes.

## [0.0.1] - 2024-01-07

### Added

- Initial release of "Better SystemVerilog Syntax" extension with basic syntax highlighting for SystemVerilog.
- Added support for SystemVerilog LRM chapter 5, 6 syntaxes.
