static int F_1 ( void )\r\n{\r\nint V_1 ;\r\nT_1 V_2 ;\r\nstruct V_3 * V_4 ;\r\nF_2 ( V_5 -> V_6 , V_7 , & V_2 ) ;\r\nV_2 &= 0x0f ;\r\nV_4 = F_3 ( V_5 -> V_8 -> V_9 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_5 -> V_8 -> V_10 ; V_1 ++ ) {\r\nif ( V_2 == V_4 [ V_1 ] . V_2 ) {\r\nV_5 -> V_11 =\r\nV_5 -> V_12 = ( void * ) ( V_4 + V_1 ) ;\r\nV_5 -> V_13 = V_1 ;\r\nreturn V_4 [ V_1 ] . V_14 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_4 ( T_2 V_15 , T_2 V_14 )\r\n{\r\nT_2 V_16 , V_17 ;\r\nT_2 V_18 , V_19 ;\r\nT_2 V_20 , V_21 ;\r\nT_2 V_22 , V_23 ;\r\nV_23 = V_24 ;\r\nfor ( V_22 = 0 ; V_22 < V_24 ; V_22 ++ ) {\r\nF_5 ( V_25 + 2 * V_22 , V_17 , V_16 ) ;\r\nF_5 ( V_26 + 2 * V_22 , V_19 , V_18 ) ;\r\nif ( ( V_17 & 0xfffff000 ) == ( V_15 & 0xfffff000 ) )\r\nbreak;\r\nif ( ( V_19 & 0x00000800 ) == 0 )\r\nV_23 = V_22 ;\r\n}\r\nif ( V_22 >= V_24 ) {\r\nV_22 = V_23 ;\r\nif ( V_22 >= V_24 )\r\nreturn - V_27 ;\r\n}\r\nV_16 = 0x0 ;\r\nV_17 = ( V_15 & ~ 0xfff ) | 0x18 ;\r\nV_18 = 0xf ;\r\nV_19 = ( ( ~ ( V_14 - 1 ) ) & 0xfffff000 ) | 0x800 ;\r\nF_6 ( V_25 + 2 * V_22 , V_17 , V_16 ) ;\r\nF_6 ( V_26 + 2 * V_22 , V_19 , V_18 ) ;\r\nF_5 ( V_28 , V_21 , V_20 ) ;\r\nV_21 |= 0x00100000 ;\r\nF_6 ( V_28 , V_21 , V_20 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( void )\r\n{\r\nint V_1 , V_29 , V_30 ;\r\nT_2 V_31 , V_32 ;\r\nT_3 V_33 ;\r\nstruct V_3 * V_12 ;\r\nT_2 V_34 ;\r\nV_12 = F_3 ( V_5 -> V_12 ) ;\r\nF_8 ( V_5 -> V_6 , V_7 ,\r\nV_12 -> V_2 ) ;\r\nV_31 = F_9 ( V_5 -> V_6 , V_35 ) ;\r\nV_5 -> V_36 = V_31 ;\r\nV_32 = V_31 + ( V_12 -> V_14 * 1024 * 1024 ) - 1 ;\r\nF_10 ( V_37 . V_38 , V_39 , V_31 ) ;\r\nF_10 ( V_37 . V_38 , V_40 , V_32 ) ;\r\nF_10 ( V_37 . V_41 , V_42 , V_31 ) ;\r\nF_10 ( V_37 . V_41 , V_43 , V_32 ) ;\r\nif ( 0 != ( V_29 = F_4 ( V_31 , V_12 -> V_14 * 1024 * 1024 ) ) )\r\nreturn V_29 ;\r\nV_30 = V_12 -> V_14 / 64 ;\r\nV_37 . V_44 = V_12 -> V_45 ;\r\nV_37 . V_46 = 0 ;\r\nif ( V_30 == 0 ) {\r\nV_30 = 1 ;\r\nV_37 . V_44 /= ( 64 / V_12 -> V_14 ) ;\r\nV_37 . V_46 = ( V_31 & ( 64 * 1024 * 1024 - 1 ) &\r\n~ ( V_12 -> V_14 * 1024 * 1024 - 1 ) ) / V_47 ;\r\n}\r\nfor ( V_1 = 0 ; V_1 < 8 ; V_1 ++ ) {\r\nF_10 ( V_37 . V_38 , F_11 ( V_1 ) ,\r\n( V_5 -> V_48 + ( V_1 % V_30 ) * 64 * 1024 ) | 1 ) ;\r\n}\r\nF_12 ( V_37 . V_38 , V_49 , & V_34 ) ;\r\nF_10 ( V_37 . V_38 , V_49 , V_34 | 0x11 ) ;\r\nF_12 ( V_5 -> V_6 , V_7 , & V_34 ) ;\r\nF_10 ( V_5 -> V_6 , V_7 , V_34 | 0x100 ) ;\r\nV_33 = F_13 ( V_5 -> V_6 , V_35 ) ;\r\nV_37 . V_50 =\r\n( volatile T_2 V_51 * ) F_14 ( V_33 , 33 * V_47 ) ;\r\nif ( ! V_37 . V_50 )\r\nreturn - V_52 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nstruct V_3 * V_11 ;\r\nT_2 V_34 ;\r\nF_12 ( V_5 -> V_6 , V_7 , & V_34 ) ;\r\nF_10 ( V_5 -> V_6 , V_7 , V_34 & ~ ( 0x100 ) ) ;\r\nF_12 ( V_37 . V_38 , V_49 , & V_34 ) ;\r\nF_10 ( V_37 . V_38 , V_49 , V_34 & ~ ( 0x11 ) ) ;\r\nF_16 ( ( void V_51 * ) V_37 . V_50 ) ;\r\nV_11 = F_3 ( V_5 -> V_11 ) ;\r\nF_8 ( V_5 -> V_6 , V_7 ,\r\nV_11 -> V_2 ) ;\r\nF_4 ( V_5 -> V_36 ,\r\nV_11 -> V_14 * 1024 * 1024 ) ;\r\n}\r\nstatic int F_17 ( struct V_53 * V_54 , T_4 V_55 , int type )\r\n{\r\nint V_1 , V_56 ;\r\nint V_57 ;\r\nV_57 = F_18 ( V_54 -> V_58 , type ) ;\r\nif ( V_57 != 0 || type != V_54 -> type )\r\nreturn - V_27 ;\r\nif ( V_54 -> V_59 == 0 )\r\nreturn 0 ;\r\nif ( ( V_55 + V_54 -> V_59 ) >\r\n( V_37 . V_44 - V_60 / V_47 ) )\r\nreturn - V_27 ;\r\nfor ( V_56 = V_55 ; V_56 < ( V_55 + V_54 -> V_59 ) ; V_56 ++ ) {\r\nif ( ! F_19 ( V_5 , F_20 ( V_5 -> V_61 + V_37 . V_46 + V_56 ) ) )\r\nreturn - V_62 ;\r\n}\r\nif ( ! V_54 -> V_63 ) {\r\nF_21 () ;\r\nV_54 -> V_63 = true ;\r\n}\r\nfor ( V_1 = 0 , V_56 = V_55 ; V_1 < V_54 -> V_59 ; V_1 ++ , V_56 ++ ) {\r\nF_22 ( V_5 -> V_8 -> V_64 ( V_5 ,\r\nF_23 ( V_54 -> V_65 [ V_1 ] ) , V_57 ) ,\r\nV_5 -> V_61 + V_37 . V_46 + V_56 ) ;\r\n}\r\nF_20 ( V_5 -> V_61 + V_37 . V_46 + V_56 - 1 ) ;\r\nV_5 -> V_8 -> V_66 ( V_54 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_53 * V_54 , T_4 V_55 , int type )\r\n{\r\nint V_1 ;\r\nint V_57 ;\r\nV_57 = F_18 ( V_54 -> V_58 , type ) ;\r\nif ( V_57 != 0 || type != V_54 -> type )\r\nreturn - V_27 ;\r\nif ( V_54 -> V_59 == 0 )\r\nreturn 0 ;\r\nfor ( V_1 = V_55 ; V_1 < ( V_54 -> V_59 + V_55 ) ; V_1 ++ )\r\nF_22 ( V_5 -> V_67 , V_5 -> V_61 + V_37 . V_46 + V_1 ) ;\r\nV_5 -> V_8 -> V_66 ( V_54 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_25 ( struct V_53 * V_54 )\r\n{\r\nunsigned long V_68 ;\r\nT_2 V_69 , V_34 ;\r\nint V_1 ;\r\nif ( V_37 . V_70 ) {\r\nF_12 ( V_37 . V_71 , V_72 , & V_69 ) ;\r\nV_69 |= V_37 . V_70 ;\r\nF_10 ( V_37 . V_71 , V_72 , V_69 ) ;\r\nV_68 = V_73 + 3 * V_74 ;\r\ndo {\r\nF_12 ( V_37 . V_71 ,\r\nV_72 , & V_69 ) ;\r\nif ( F_26 ( V_68 , V_73 ) ) {\r\nF_27 (KERN_ERR PFX\r\nL_1 ) ;\r\n}\r\n} while ( V_69 & V_37 . V_70 );\r\n}\r\nfor ( V_1 = 0 ; V_1 < 32 + 1 ; V_1 ++ )\r\nV_34 = F_20 ( V_37 . V_50 + ( V_1 * V_47 / sizeof( T_2 ) ) ) ;\r\nfor ( V_1 = 0 ; V_1 < 32 + 1 ; V_1 ++ )\r\nV_34 = F_20 ( V_37 . V_50 + ( V_1 * V_47 / sizeof( T_2 ) ) ) ;\r\n}\r\nstatic int F_28 ( struct V_75 * V_76 ,\r\nconst struct V_77 * V_78 )\r\n{\r\nstruct V_79 * V_58 ;\r\nT_1 V_80 ;\r\nV_37 . V_71 =\r\nF_29 ( ( unsigned int ) V_76 -> V_81 -> V_82 , F_30 ( 0 , 1 ) ) ;\r\nV_37 . V_38 =\r\nF_29 ( ( unsigned int ) V_76 -> V_81 -> V_82 , F_30 ( 0 , 2 ) ) ;\r\nV_37 . V_41 =\r\nF_29 ( ( unsigned int ) V_76 -> V_81 -> V_82 , F_30 ( 30 , 0 ) ) ;\r\nif ( ! V_37 . V_71 || ! V_37 . V_38 || ! V_37 . V_41 ) {\r\nF_27 (KERN_INFO PFX L_2\r\nL_3 ) ;\r\nreturn - V_83 ;\r\n}\r\nV_80 = F_31 ( V_76 , V_84 ) ;\r\nif ( ! V_80 )\r\nreturn - V_83 ;\r\nswitch ( V_76 -> V_85 ) {\r\ncase V_86 :\r\nF_27 (KERN_INFO PFX L_4 ) ;\r\nV_37 . V_70 = 0x00010000 ;\r\nbreak;\r\ncase V_87 :\r\nF_27 (KERN_INFO PFX L_5 ) ;\r\nV_37 . V_70 = 0x80000000 ;\r\nbreak;\r\ndefault:\r\nF_27 (KERN_ERR PFX L_6 ,\r\npdev->device) ;\r\nreturn - V_83 ;\r\n}\r\nV_58 = F_32 () ;\r\nif ( ! V_58 )\r\nreturn - V_52 ;\r\nV_58 -> V_8 = & V_88 ;\r\nV_58 -> V_89 = & V_37 ,\r\nV_58 -> V_6 = V_76 ;\r\nV_58 -> V_90 = V_80 ;\r\nF_12 ( V_76 ,\r\nV_58 -> V_90 + V_91 ,\r\n& V_58 -> V_92 ) ;\r\nF_33 ( V_76 , V_58 ) ;\r\nreturn F_34 ( V_58 ) ;\r\n}\r\nstatic void F_35 ( struct V_75 * V_76 )\r\n{\r\nstruct V_79 * V_58 = F_36 ( V_76 ) ;\r\nF_37 ( V_58 ) ;\r\nF_38 ( V_58 ) ;\r\n}\r\nstatic int F_39 ( struct V_75 * V_76 , T_5 V_93 )\r\n{\r\nF_40 ( V_76 ) ;\r\nF_41 ( V_76 , V_94 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_42 ( struct V_75 * V_76 )\r\n{\r\nF_41 ( V_76 , V_95 ) ;\r\nF_43 ( V_76 ) ;\r\nF_7 () ;\r\nreturn 0 ;\r\n}\r\nstatic int T_6 F_44 ( void )\r\n{\r\nif ( V_96 )\r\nreturn - V_27 ;\r\nreturn F_45 ( & V_97 ) ;\r\n}\r\nstatic void T_7 F_46 ( void )\r\n{\r\nF_47 ( & V_97 ) ;\r\nF_48 ( V_37 . V_71 ) ;\r\nF_48 ( V_37 . V_38 ) ;\r\nF_48 ( V_37 . V_41 ) ;\r\n}
