ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32u0xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c"
  18              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.global	HAL_NVIC_SetPriority
  22              		.syntax unified
  23              		.code	16
  24              		.thumb_func
  26              	HAL_NVIC_SetPriority:
  27              	.LVL0:
  28              	.LFB334:
   1:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
   2:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   ******************************************************************************
   3:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @file    stm32u0xx_hal_cortex.c
   4:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @author  GPM Application Team
   5:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *
  11:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   @verbatim
  12:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   ==============================================================================
  13:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   ==============================================================================
  15:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     [..]
  16:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  17:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     ===========================================================
  18:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     [..]
  19:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  20:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     The Cortex M0+ exceptions are managed by CMSIS functions.
  21:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****       (#) Enable and Configure the priority of the selected IRQ Channels.
  22:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****              The priority can be 0..3.
  23:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  24:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****         -@- Lower priority values gives higher priority.
  25:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****         -@- Priority Order:
  26:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****             (#@) Lowest priority.
  27:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****             (#@) Lowest hardware priority (IRQn position).
  28:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  29:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****       (#)  Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority()
  30:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 2


  31:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****       (#)  Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ()
  32:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  33:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****       -@-  Negative value of IRQn_Type are not allowed.
  34:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  35:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  36:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     ========================================================
  37:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     [..]
  38:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  39:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  40:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config()function calls the SysTick_Config() function which
  41:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****        is a CMSIS function that:
  42:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  43:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x03).
  44:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  45:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  46:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  47:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  48:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  49:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  50:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  51:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  52:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****        inside the stm32u0xx_hal_cortex.h file.
  53:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  54:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  55:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  56:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  57:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  58:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  59:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  60:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  61:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  62:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  63:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  64:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   @endverbatim
  65:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   ******************************************************************************
  66:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @attention
  67:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *
  68:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * Copyright (c) 2023 STMicroelectronics.
  69:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * All rights reserved.
  70:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *
  71:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  72:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * in the root directory of this software component.
  73:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  74:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *
  75:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   ******************************************************************************
  76:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
  77:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  78:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  79:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** #include "stm32u0xx_hal.h"
  80:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  81:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /** @addtogroup STM32U0xx_HAL_Driver
  82:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @{
  83:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
  84:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  85:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /** @addtogroup CORTEX
  86:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @{
  87:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 3


  88:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  89:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  90:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  91:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  92:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  93:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  94:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
  95:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /* Private function prototypes -----------------------------------------------*/
  96:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
  97:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
  98:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
  99:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @{
 100:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 101:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 102:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 103:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *  @brief    Initialization and Configuration functions
 104:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *
 105:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** @verbatim
 106:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   ==============================================================================
 107:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 108:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   ==============================================================================
 109:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     [..]
 110:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 111:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****       Systick functionalities
 112:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 113:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** @endverbatim
 114:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @{
 115:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 116:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 117:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 118:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief Sets the priority of an interrupt.
 119:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param IRQn External interrupt number .
 120:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 121:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32u0xx.h file)
 122:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param PreemptPriority The preemption priority for the IRQn channel.
 123:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 3.
 124:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 125:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param SubPriority the subpriority level for the IRQ channel.
 126:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
 127:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         no subpriority supported in Cortex M0+ based products.
 128:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 129:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 130:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 131:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
  29              		.loc 1 131 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
 132:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Prevent unused argument(s) compilation warning */
 133:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   (void)(SubPriority);
  33              		.loc 1 133 3 view .LVU1
 134:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 135:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  34              		.loc 1 135 3 view .LVU2
 136:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, PreemptPriority);
  35              		.loc 1 136 3 view .LVU3
  36              	.LBB40:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 4


  37              	.LBI40:
  38              		.file 2 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.9
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     21. August 2019
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 5


  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_FP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 6


 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 7


 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 8


 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 9


 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 10


 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 11


 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 12


 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 13


 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 14


 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 15


 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 16


 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 17


 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 747:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 748:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 749:Drivers/CMSIS/Include/core_cm0plus.h **** }
 750:Drivers/CMSIS/Include/core_cm0plus.h **** 
 751:Drivers/CMSIS/Include/core_cm0plus.h **** 
 752:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 758:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 759:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 760:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 761:Drivers/CMSIS/Include/core_cm0plus.h **** {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 764:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 766:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 768:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 769:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 770:Drivers/CMSIS/Include/core_cm0plus.h **** }
 771:Drivers/CMSIS/Include/core_cm0plus.h **** 
 772:Drivers/CMSIS/Include/core_cm0plus.h **** 
 773:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 777:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 778:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 779:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 780:Drivers/CMSIS/Include/core_cm0plus.h **** {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 782:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 784:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 785:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 786:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 787:Drivers/CMSIS/Include/core_cm0plus.h **** }
 788:Drivers/CMSIS/Include/core_cm0plus.h **** 
 789:Drivers/CMSIS/Include/core_cm0plus.h **** 
 790:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 796:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 18


 797:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 798:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 799:Drivers/CMSIS/Include/core_cm0plus.h **** {
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 802:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 804:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 806:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 807:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 808:Drivers/CMSIS/Include/core_cm0plus.h **** }
 809:Drivers/CMSIS/Include/core_cm0plus.h **** 
 810:Drivers/CMSIS/Include/core_cm0plus.h **** 
 811:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 815:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 816:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 817:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 818:Drivers/CMSIS/Include/core_cm0plus.h **** {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 821:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 822:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 823:Drivers/CMSIS/Include/core_cm0plus.h **** }
 824:Drivers/CMSIS/Include/core_cm0plus.h **** 
 825:Drivers/CMSIS/Include/core_cm0plus.h **** 
 826:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 830:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 831:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 832:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 833:Drivers/CMSIS/Include/core_cm0plus.h **** {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 836:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 837:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 838:Drivers/CMSIS/Include/core_cm0plus.h **** }
 839:Drivers/CMSIS/Include/core_cm0plus.h **** 
 840:Drivers/CMSIS/Include/core_cm0plus.h **** 
 841:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 842:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 843:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 845:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 847:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 848:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 849:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 850:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
  39              		.loc 2 850 22 view .LVU4
  40              	.LBB41:
 851:Drivers/CMSIS/Include/core_cm0plus.h **** {
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 19


 852:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
  41              		.loc 2 852 3 view .LVU5
 853:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 854:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
  42              		.loc 2 854 80 is_stmt 0 view .LVU6
  43 0000 FF22     		movs	r2, #255
  44              	.LVL1:
  45              		.loc 2 854 83 view .LVU7
  46 0002 0323     		movs	r3, #3
  47              	.LBE41:
  48              	.LBE40:
 131:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Prevent unused argument(s) compilation warning */
  49              		.loc 1 131 1 view .LVU8
  50 0004 10B5     		push	{r4, lr}
  51              	.LCFI0:
  52              		.cfi_def_cfa_offset 8
  53              		.cfi_offset 4, -8
  54              		.cfi_offset 14, -4
  55              	.LBB46:
  56              	.LBB44:
  57              		.loc 2 854 80 view .LVU9
  58 0006 1400     		movs	r4, r2
  59              		.loc 2 854 83 view .LVU10
  60 0008 0340     		ands	r3, r0
  61 000a DB00     		lsls	r3, r3, #3
  62              		.loc 2 854 80 view .LVU11
  63 000c 9C40     		lsls	r4, r4, r3
 855:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  64              		.loc 2 855 20 view .LVU12
  65 000e 8901     		lsls	r1, r1, #6
  66              	.LVL2:
  67              		.loc 2 855 48 view .LVU13
  68 0010 0A40     		ands	r2, r1
 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  69              		.loc 2 854 71 view .LVU14
  70 0012 E443     		mvns	r4, r4
  71              		.loc 2 855 68 view .LVU15
  72 0014 9A40     		lsls	r2, r2, r3
 852:Drivers/CMSIS/Include/core_cm0plus.h ****   {
  73              		.loc 2 852 6 view .LVU16
  74 0016 0028     		cmp	r0, #0
  75 0018 0BDB     		blt	.L2
 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  76              		.loc 2 854 5 is_stmt 1 view .LVU17
  77 001a 0C4B     		ldr	r3, .L5
 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  78              		.loc 2 854 52 is_stmt 0 view .LVU18
  79 001c C021     		movs	r1, #192
  80 001e 9C46     		mov	ip, r3
 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  81              		.loc 2 854 53 view .LVU19
  82 0020 8008     		lsrs	r0, r0, #2
  83              	.LVL3:
 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  84              		.loc 2 854 53 view .LVU20
  85 0022 8000     		lsls	r0, r0, #2
  86 0024 6044     		add	r0, r0, ip
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 20


 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  87              		.loc 2 854 52 view .LVU21
  88 0026 8900     		lsls	r1, r1, #2
  89 0028 4358     		ldr	r3, [r0, r1]
 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  90              		.loc 2 854 33 view .LVU22
  91 002a 2340     		ands	r3, r4
 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  92              		.loc 2 854 102 view .LVU23
  93 002c 1343     		orrs	r3, r2
 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  94              		.loc 2 854 30 view .LVU24
  95 002e 4350     		str	r3, [r0, r1]
  96              	.LVL4:
  97              	.L1:
 854:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  98              		.loc 2 854 30 view .LVU25
  99              	.LBE44:
 100              	.LBE46:
 137:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 101              		.loc 1 137 1 view .LVU26
 102              		@ sp needed
 103 0030 10BD     		pop	{r4, pc}
 104              	.LVL5:
 105              	.L2:
 106              	.LBB47:
 107              	.LBB45:
 108              	.LBB42:
 109              	.LBI42:
 850:Drivers/CMSIS/Include/core_cm0plus.h **** {
 110              		.loc 2 850 22 is_stmt 1 view .LVU27
 111              	.LBB43:
 856:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 857:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 858:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 859:Drivers/CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 112              		.loc 2 859 5 view .LVU28
 113              		.loc 2 859 53 is_stmt 0 view .LVU29
 114 0032 0F23     		movs	r3, #15
 115 0034 0649     		ldr	r1, .L5+4
 116 0036 0340     		ands	r3, r0
 117 0038 8C46     		mov	ip, r1
 118 003a 083B     		subs	r3, r3, #8
 119 003c 9B08     		lsrs	r3, r3, #2
 120 003e 9B00     		lsls	r3, r3, #2
 121 0040 6344     		add	r3, r3, ip
 122              		.loc 2 859 52 view .LVU30
 123 0042 D969     		ldr	r1, [r3, #28]
 124              		.loc 2 859 33 view .LVU31
 125 0044 0C40     		ands	r4, r1
 126              		.loc 2 859 102 view .LVU32
 127 0046 1443     		orrs	r4, r2
 128              		.loc 2 859 30 view .LVU33
 129 0048 DC61     		str	r4, [r3, #28]
 130              	.LVL6:
 131              		.loc 2 859 30 view .LVU34
 132              	.LBE43:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 21


 133              	.LBE42:
 134              	.LBE45:
 135              	.LBE47:
 136              		.loc 1 137 1 view .LVU35
 137 004a F1E7     		b	.L1
 138              	.L6:
 139              		.align	2
 140              	.L5:
 141 004c 00E100E0 		.word	-536813312
 142 0050 00ED00E0 		.word	-536810240
 143              		.cfi_endproc
 144              	.LFE334:
 146              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 147              		.align	1
 148              		.p2align 2,,3
 149              		.global	HAL_NVIC_EnableIRQ
 150              		.syntax unified
 151              		.code	16
 152              		.thumb_func
 154              	HAL_NVIC_EnableIRQ:
 155              	.LVL7:
 156              	.LFB335:
 138:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 139:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 140:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 141:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 142:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 143:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 144:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         CMSIS device file (stm32u0xxxx.h))
 145:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 146:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 147:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 148:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 157              		.loc 1 148 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 149:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 150:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 162              		.loc 1 150 3 view .LVU37
 151:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 152:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Enable interrupt */
 153:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 163              		.loc 1 153 3 view .LVU38
 164              	.LBB48:
 165              	.LBI48:
 741:Drivers/CMSIS/Include/core_cm0plus.h **** {
 166              		.loc 2 741 22 view .LVU39
 167              	.LBB49:
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 168              		.loc 2 743 3 view .LVU40
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 169              		.loc 2 743 6 is_stmt 0 view .LVU41
 170 0000 0028     		cmp	r0, #0
 171 0002 05DB     		blt	.L7
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 22


 172              		.loc 2 745 5 is_stmt 1 view .LVU42
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 173              		.loc 2 746 5 view .LVU43
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 174              		.loc 2 746 58 is_stmt 0 view .LVU44
 175 0004 1F22     		movs	r2, #31
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 176              		.loc 2 746 22 view .LVU45
 177 0006 0123     		movs	r3, #1
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 178              		.loc 2 746 58 view .LVU46
 179 0008 0240     		ands	r2, r0
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 180              		.loc 2 746 22 view .LVU47
 181 000a 9340     		lsls	r3, r3, r2
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 182              		.loc 2 746 20 view .LVU48
 183 000c 014A     		ldr	r2, .L9
 184 000e 1360     		str	r3, [r2]
 747:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 185              		.loc 2 747 5 is_stmt 1 view .LVU49
 186              	.LVL8:
 187              	.L7:
 747:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 188              		.loc 2 747 5 is_stmt 0 view .LVU50
 189              	.LBE49:
 190              	.LBE48:
 154:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 191              		.loc 1 154 1 view .LVU51
 192              		@ sp needed
 193 0010 7047     		bx	lr
 194              	.L10:
 195 0012 C046     		.align	2
 196              	.L9:
 197 0014 00E100E0 		.word	-536813312
 198              		.cfi_endproc
 199              	.LFE335:
 201              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 202              		.align	1
 203              		.p2align 2,,3
 204              		.global	HAL_NVIC_DisableIRQ
 205              		.syntax unified
 206              		.code	16
 207              		.thumb_func
 209              	HAL_NVIC_DisableIRQ:
 210              	.LVL9:
 211              	.LFB336:
 155:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 156:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 157:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 158:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 159:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 160:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 161:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         CMSIS device file (stm32u0xxxx.h))
 162:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 163:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 164:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 23


 165:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 212              		.loc 1 165 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 166:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 167:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 217              		.loc 1 167 3 view .LVU53
 168:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 169:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Disable interrupt */
 170:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 218              		.loc 1 170 3 view .LVU54
 219              	.LBB50:
 220              	.LBI50:
 779:Drivers/CMSIS/Include/core_cm0plus.h **** {
 221              		.loc 2 779 22 view .LVU55
 222              	.LBB51:
 781:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 223              		.loc 2 781 3 view .LVU56
 781:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 224              		.loc 2 781 6 is_stmt 0 view .LVU57
 225 0000 0028     		cmp	r0, #0
 226 0002 0ADB     		blt	.L11
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 227              		.loc 2 783 5 is_stmt 1 view .LVU58
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 228              		.loc 2 783 58 is_stmt 0 view .LVU59
 229 0004 1F22     		movs	r2, #31
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 230              		.loc 2 783 22 view .LVU60
 231 0006 0123     		movs	r3, #1
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 232              		.loc 2 783 58 view .LVU61
 233 0008 0240     		ands	r2, r0
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 234              		.loc 2 783 22 view .LVU62
 235 000a 9340     		lsls	r3, r3, r2
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 236              		.loc 2 783 20 view .LVU63
 237 000c 8022     		movs	r2, #128
 238 000e 0349     		ldr	r1, .L13
 239 0010 8B50     		str	r3, [r1, r2]
 784:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 240              		.loc 2 784 5 is_stmt 1 view .LVU64
 241              	.LBB52:
 242              	.LBI52:
 243              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 24


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 25


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 26


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 27


 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 28


 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 244              		.loc 3 269 27 view .LVU65
 245              	.LBB53:
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 246              		.loc 3 271 3 view .LVU66
 247              		.syntax divided
 248              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 249 0012 BFF34F8F 		dsb 0xF
 250              	@ 0 "" 2
 251              		.thumb
 252              		.syntax unified
 253              	.LBE53:
 254              	.LBE52:
 785:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 255              		.loc 2 785 5 view .LVU67
 256              	.LBB54:
 257              	.LBI54:
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 258              		.loc 3 258 27 view .LVU68
 259              	.LBB55:
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 260              		.loc 3 260 3 view .LVU69
 261              		.syntax divided
 262              	@ 260 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 263 0016 BFF36F8F 		isb 0xF
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 29


 264              	@ 0 "" 2
 265              	.LVL10:
 266              		.thumb
 267              		.syntax unified
 268              	.L11:
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269              		.loc 3 260 3 is_stmt 0 view .LVU70
 270              	.LBE55:
 271              	.LBE54:
 272              	.LBE51:
 273              	.LBE50:
 171:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 274              		.loc 1 171 1 view .LVU71
 275              		@ sp needed
 276 001a 7047     		bx	lr
 277              	.L14:
 278              		.align	2
 279              	.L13:
 280 001c 00E100E0 		.word	-536813312
 281              		.cfi_endproc
 282              	.LFE336:
 284              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 285              		.align	1
 286              		.p2align 2,,3
 287              		.global	HAL_NVIC_SystemReset
 288              		.syntax unified
 289              		.code	16
 290              		.thumb_func
 292              	HAL_NVIC_SystemReset:
 293              	.LFB337:
 172:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 173:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 174:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 175:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 176:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 177:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 178:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 294              		.loc 1 178 1 is_stmt 1 view -0
 295              		.cfi_startproc
 296              		@ Volatile: function does not return.
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 179:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* System Reset */
 180:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   NVIC_SystemReset();
 300              		.loc 1 180 3 view .LVU73
 301              	.LBB62:
 302              	.LBI62:
 860:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 861:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 862:Drivers/CMSIS/Include/core_cm0plus.h **** }
 863:Drivers/CMSIS/Include/core_cm0plus.h **** 
 864:Drivers/CMSIS/Include/core_cm0plus.h **** 
 865:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 866:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Priority
 867:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
 868:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 30


 869:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 870:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn  Interrupt number.
 871:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             Interrupt Priority.
 872:Drivers/CMSIS/Include/core_cm0plus.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 873:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 874:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 875:Drivers/CMSIS/Include/core_cm0plus.h **** {
 876:Drivers/CMSIS/Include/core_cm0plus.h **** 
 877:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 878:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 879:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 880:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 881:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 882:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 883:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 884:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 885:Drivers/CMSIS/Include/core_cm0plus.h **** }
 886:Drivers/CMSIS/Include/core_cm0plus.h **** 
 887:Drivers/CMSIS/Include/core_cm0plus.h **** 
 888:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 889:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Encode Priority
 890:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Encodes the priority for an interrupt with the given priority group,
 891:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value, and subpriority value.
 892:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 893:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
 894:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 895:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
 896:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
 897:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
 898:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 899:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 900:Drivers/CMSIS/Include/core_cm0plus.h **** {
 901:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 902:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 903:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 904:Drivers/CMSIS/Include/core_cm0plus.h **** 
 905:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 906:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 907:Drivers/CMSIS/Include/core_cm0plus.h **** 
 908:Drivers/CMSIS/Include/core_cm0plus.h ****   return (
 909:Drivers/CMSIS/Include/core_cm0plus.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 910:Drivers/CMSIS/Include/core_cm0plus.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 911:Drivers/CMSIS/Include/core_cm0plus.h ****          );
 912:Drivers/CMSIS/Include/core_cm0plus.h **** }
 913:Drivers/CMSIS/Include/core_cm0plus.h **** 
 914:Drivers/CMSIS/Include/core_cm0plus.h **** 
 915:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 916:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Decode Priority
 917:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Decodes an interrupt priority value with a given priority group to
 918:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value and subpriority value.
 919:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 920:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 921:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
 922:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 923:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
 924:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
 925:Drivers/CMSIS/Include/core_cm0plus.h ****  */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 31


 926:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
 927:Drivers/CMSIS/Include/core_cm0plus.h **** {
 928:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 929:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 930:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 931:Drivers/CMSIS/Include/core_cm0plus.h **** 
 932:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 933:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 934:Drivers/CMSIS/Include/core_cm0plus.h **** 
 935:Drivers/CMSIS/Include/core_cm0plus.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 936:Drivers/CMSIS/Include/core_cm0plus.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 937:Drivers/CMSIS/Include/core_cm0plus.h **** }
 938:Drivers/CMSIS/Include/core_cm0plus.h **** 
 939:Drivers/CMSIS/Include/core_cm0plus.h **** 
 940:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 941:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Vector
 942:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
 943:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 944:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 945:Drivers/CMSIS/Include/core_cm0plus.h ****            VTOR must been relocated to SRAM before.
 946:Drivers/CMSIS/Include/core_cm0plus.h ****            If VTOR is not present address 0 must be mapped to SRAM.
 947:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number
 948:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   vector    Address of interrupt handler function
 949:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 950:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
 951:Drivers/CMSIS/Include/core_cm0plus.h **** {
 952:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 953:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 954:Drivers/CMSIS/Include/core_cm0plus.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
 955:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 956:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 957:Drivers/CMSIS/Include/core_cm0plus.h ****   *(vectors + (int32_t)IRQn) = vector;                              /* use pointer arithmetic to ac
 958:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 959:Drivers/CMSIS/Include/core_cm0plus.h ****   /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
 960:Drivers/CMSIS/Include/core_cm0plus.h **** }
 961:Drivers/CMSIS/Include/core_cm0plus.h **** 
 962:Drivers/CMSIS/Include/core_cm0plus.h **** 
 963:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 964:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Vector
 965:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads an interrupt vector from interrupt vector table.
 966:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 967:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 968:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number.
 969:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                 Address of interrupt handler function
 970:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 971:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
 972:Drivers/CMSIS/Include/core_cm0plus.h **** {
 973:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 974:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 975:Drivers/CMSIS/Include/core_cm0plus.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
 976:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 977:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 978:Drivers/CMSIS/Include/core_cm0plus.h ****   return *(vectors + (int32_t)IRQn);                                /* use pointer arithmetic to ac
 979:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 980:Drivers/CMSIS/Include/core_cm0plus.h **** }
 981:Drivers/CMSIS/Include/core_cm0plus.h **** 
 982:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 32


 983:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 984:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   System Reset
 985:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Initiates a system reset request to reset the MCU.
 986:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 987:Drivers/CMSIS/Include/core_cm0plus.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 303              		.loc 2 987 34 view .LVU74
 304              	.LBB63:
 988:Drivers/CMSIS/Include/core_cm0plus.h **** {
 989:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure all outstanding memor
 305              		.loc 2 989 3 view .LVU75
 306              	.LBB64:
 307              	.LBI64:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 308              		.loc 3 269 27 view .LVU76
 309              	.LBB65:
 310              		.loc 3 271 3 view .LVU77
 311              		.syntax divided
 312              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 313 0000 BFF34F8F 		dsb 0xF
 314              	@ 0 "" 2
 315              		.thumb
 316              		.syntax unified
 317              	.LBE65:
 318              	.LBE64:
 990:Drivers/CMSIS/Include/core_cm0plus.h ****                                                                        buffered write are completed
 991:Drivers/CMSIS/Include/core_cm0plus.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 319              		.loc 2 991 3 view .LVU78
 320              		.loc 2 991 15 is_stmt 0 view .LVU79
 321 0004 034B     		ldr	r3, .L17
 322 0006 044A     		ldr	r2, .L17+4
 323 0008 DA60     		str	r2, [r3, #12]
 992:Drivers/CMSIS/Include/core_cm0plus.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 993:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure completion of memory 
 324              		.loc 2 993 3 is_stmt 1 view .LVU80
 325              	.LBB66:
 326              	.LBI66:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 327              		.loc 3 269 27 view .LVU81
 328              	.LBB67:
 329              		.loc 3 271 3 view .LVU82
 330              		.syntax divided
 331              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 332 000a BFF34F8F 		dsb 0xF
 333              	@ 0 "" 2
 334              		.thumb
 335              		.syntax unified
 336              	.L16:
 337              	.LBE67:
 338              	.LBE66:
 994:Drivers/CMSIS/Include/core_cm0plus.h **** 
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   for(;;)                                                           /* wait until reset */
 339              		.loc 2 995 3 view .LVU83
 996:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 997:Drivers/CMSIS/Include/core_cm0plus.h ****     __NOP();
 340              		.loc 2 997 5 view .LVU84
 341              		.syntax divided
 342              	@ 997 "Drivers/CMSIS/Include/core_cm0plus.h" 1
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 33


 343 000e C046     		nop
 344              	@ 0 "" 2
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 345              		.loc 2 995 3 view .LVU85
 346              		.thumb
 347              		.syntax unified
 348 0010 FDE7     		b	.L16
 349              	.L18:
 350 0012 C046     		.align	2
 351              	.L17:
 352 0014 00ED00E0 		.word	-536810240
 353 0018 0400FA05 		.word	100270084
 354              	.LBE63:
 355              	.LBE62:
 356              		.cfi_endproc
 357              	.LFE337:
 359              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 360              		.align	1
 361              		.p2align 2,,3
 362              		.global	HAL_SYSTICK_Config
 363              		.syntax unified
 364              		.code	16
 365              		.thumb_func
 367              	HAL_SYSTICK_Config:
 368              	.LVL11:
 369              	.LFB338:
 181:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 182:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 183:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 184:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 185:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 186:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 187:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 188:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *                  - 1  Function failed.
 189:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 190:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 191:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 370              		.loc 1 191 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 192:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 375              		.loc 1 192 3 view .LVU87
 376              	.LBB74:
 377              	.LBI74:
 998:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 999:Drivers/CMSIS/Include/core_cm0plus.h **** }
1000:Drivers/CMSIS/Include/core_cm0plus.h **** 
1001:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of CMSIS_Core_NVICFunctions */
1002:Drivers/CMSIS/Include/core_cm0plus.h **** 
1003:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################  MPU functions  #################################### */
1004:Drivers/CMSIS/Include/core_cm0plus.h **** 
1005:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1006:Drivers/CMSIS/Include/core_cm0plus.h **** 
1007:Drivers/CMSIS/Include/core_cm0plus.h **** #include "mpu_armv7.h"
1008:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 34


1009:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
1010:Drivers/CMSIS/Include/core_cm0plus.h **** 
1011:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################  FPU functions  #################################### */
1012:Drivers/CMSIS/Include/core_cm0plus.h **** /**
1013:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
1014:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1015:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Function that provides FPU type.
1016:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
1017:Drivers/CMSIS/Include/core_cm0plus.h ****  */
1018:Drivers/CMSIS/Include/core_cm0plus.h **** 
1019:Drivers/CMSIS/Include/core_cm0plus.h **** /**
1020:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   get FPU type
1021:Drivers/CMSIS/Include/core_cm0plus.h ****   \details returns the FPU type
1022:Drivers/CMSIS/Include/core_cm0plus.h ****   \returns
1023:Drivers/CMSIS/Include/core_cm0plus.h ****    - \b  0: No FPU
1024:Drivers/CMSIS/Include/core_cm0plus.h ****    - \b  1: Single precision FPU
1025:Drivers/CMSIS/Include/core_cm0plus.h ****    - \b  2: Double + Single precision FPU
1026:Drivers/CMSIS/Include/core_cm0plus.h ****  */
1027:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1028:Drivers/CMSIS/Include/core_cm0plus.h **** {
1029:Drivers/CMSIS/Include/core_cm0plus.h ****     return 0U;           /* No FPU */
1030:Drivers/CMSIS/Include/core_cm0plus.h **** }
1031:Drivers/CMSIS/Include/core_cm0plus.h **** 
1032:Drivers/CMSIS/Include/core_cm0plus.h **** 
1033:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of CMSIS_Core_FpuFunctions */
1034:Drivers/CMSIS/Include/core_cm0plus.h **** 
1035:Drivers/CMSIS/Include/core_cm0plus.h **** 
1036:Drivers/CMSIS/Include/core_cm0plus.h **** 
1037:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##################################    SysTick function  ########################################
1038:Drivers/CMSIS/Include/core_cm0plus.h **** /**
1039:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
1040:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1041:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that configure the System.
1042:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
1043:Drivers/CMSIS/Include/core_cm0plus.h ****  */
1044:Drivers/CMSIS/Include/core_cm0plus.h **** 
1045:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1046:Drivers/CMSIS/Include/core_cm0plus.h **** 
1047:Drivers/CMSIS/Include/core_cm0plus.h **** /**
1048:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   System Tick Configuration
1049:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1050:Drivers/CMSIS/Include/core_cm0plus.h ****            Counter is in free running mode to generate periodic interrupts.
1051:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1052:Drivers/CMSIS/Include/core_cm0plus.h ****   \return          0  Function succeeded.
1053:Drivers/CMSIS/Include/core_cm0plus.h ****   \return          1  Function failed.
1054:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1055:Drivers/CMSIS/Include/core_cm0plus.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1056:Drivers/CMSIS/Include/core_cm0plus.h ****            must contain a vendor-specific implementation of this function.
1057:Drivers/CMSIS/Include/core_cm0plus.h ****  */
1058:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 378              		.loc 2 1058 26 view .LVU88
 379              	.LBB75:
1059:Drivers/CMSIS/Include/core_cm0plus.h **** {
1060:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 380              		.loc 2 1060 3 view .LVU89
 381              		.loc 2 1060 6 is_stmt 0 view .LVU90
 382 0000 8022     		movs	r2, #128
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 35


 383              		.loc 2 1060 14 view .LVU91
 384 0002 431E     		subs	r3, r0, #1
 385              		.loc 2 1060 6 view .LVU92
 386 0004 5204     		lsls	r2, r2, #17
1061:Drivers/CMSIS/Include/core_cm0plus.h ****   {
1062:Drivers/CMSIS/Include/core_cm0plus.h ****     return (1UL);                                                   /* Reload value impossible */
 387              		.loc 2 1062 12 view .LVU93
 388 0006 0120     		movs	r0, #1
 389              	.LVL12:
1060:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 390              		.loc 2 1060 6 view .LVU94
 391 0008 9342     		cmp	r3, r2
 392 000a 0ED2     		bcs	.L19
1063:Drivers/CMSIS/Include/core_cm0plus.h ****   }
1064:Drivers/CMSIS/Include/core_cm0plus.h **** 
1065:Drivers/CMSIS/Include/core_cm0plus.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 393              		.loc 2 1065 3 is_stmt 1 view .LVU95
 394              	.LBB76:
 395              	.LBB77:
 396              	.LBB78:
 859:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 397              		.loc 2 859 102 is_stmt 0 view .LVU96
 398 000c C021     		movs	r1, #192
 399              	.LBE78:
 400              	.LBE77:
 401              	.LBE76:
 402              		.loc 2 1065 18 view .LVU97
 403 000e 074A     		ldr	r2, .L22
 404              	.LBB83:
 405              	.LBB81:
 406              	.LBB79:
 859:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 407              		.loc 2 859 52 view .LVU98
 408 0010 0748     		ldr	r0, .L22+4
 409              	.LBE79:
 410              	.LBE81:
 411              	.LBE83:
 412              		.loc 2 1065 18 view .LVU99
 413 0012 5360     		str	r3, [r2, #4]
1066:Drivers/CMSIS/Include/core_cm0plus.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 414              		.loc 2 1066 3 is_stmt 1 view .LVU100
 415              	.LVL13:
 416              	.LBB84:
 417              	.LBI76:
 850:Drivers/CMSIS/Include/core_cm0plus.h **** {
 418              		.loc 2 850 22 view .LVU101
 852:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 419              		.loc 2 852 3 view .LVU102
 420              	.LBB82:
 421              	.LBI77:
 850:Drivers/CMSIS/Include/core_cm0plus.h **** {
 422              		.loc 2 850 22 view .LVU103
 423              	.LBB80:
 859:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 424              		.loc 2 859 5 view .LVU104
 859:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 425              		.loc 2 859 52 is_stmt 0 view .LVU105
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 36


 426 0014 036A     		ldr	r3, [r0, #32]
 427              	.LVL14:
 859:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 428              		.loc 2 859 102 view .LVU106
 429 0016 0906     		lsls	r1, r1, #24
 859:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 430              		.loc 2 859 33 view .LVU107
 431 0018 1B02     		lsls	r3, r3, #8
 432 001a 1B0A     		lsrs	r3, r3, #8
 859:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 433              		.loc 2 859 102 view .LVU108
 434 001c 0B43     		orrs	r3, r1
 859:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 435              		.loc 2 859 30 view .LVU109
 436 001e 0362     		str	r3, [r0, #32]
 437              	.LVL15:
 859:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 438              		.loc 2 859 30 view .LVU110
 439              	.LBE80:
 440              	.LBE82:
 441              	.LBE84:
1067:Drivers/CMSIS/Include/core_cm0plus.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 442              		.loc 2 1067 3 is_stmt 1 view .LVU111
 443              		.loc 2 1067 18 is_stmt 0 view .LVU112
 444 0020 0023     		movs	r3, #0
1068:Drivers/CMSIS/Include/core_cm0plus.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1069:Drivers/CMSIS/Include/core_cm0plus.h ****                    SysTick_CTRL_TICKINT_Msk   |
1070:Drivers/CMSIS/Include/core_cm0plus.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1071:Drivers/CMSIS/Include/core_cm0plus.h ****   return (0UL);                                                     /* Function successful */
 445              		.loc 2 1071 10 view .LVU113
 446 0022 0020     		movs	r0, #0
1067:Drivers/CMSIS/Include/core_cm0plus.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 447              		.loc 2 1067 18 view .LVU114
 448 0024 9360     		str	r3, [r2, #8]
1068:Drivers/CMSIS/Include/core_cm0plus.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 449              		.loc 2 1068 3 is_stmt 1 view .LVU115
1068:Drivers/CMSIS/Include/core_cm0plus.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 450              		.loc 2 1068 18 is_stmt 0 view .LVU116
 451 0026 0733     		adds	r3, r3, #7
 452 0028 1360     		str	r3, [r2]
 453              		.loc 2 1071 3 is_stmt 1 view .LVU117
 454              	.L19:
 455              	.LBE75:
 456              	.LBE74:
 193:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 457              		.loc 1 193 1 is_stmt 0 view .LVU118
 458              		@ sp needed
 459 002a 7047     		bx	lr
 460              	.L23:
 461              		.align	2
 462              	.L22:
 463 002c 10E000E0 		.word	-536813552
 464 0030 00ED00E0 		.word	-536810240
 465              		.cfi_endproc
 466              	.LFE338:
 468              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 469              		.align	1
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 37


 470              		.p2align 2,,3
 471              		.global	HAL_NVIC_GetPriority
 472              		.syntax unified
 473              		.code	16
 474              		.thumb_func
 476              	HAL_NVIC_GetPriority:
 477              	.LVL16:
 478              	.LFB339:
 194:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 195:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @}
 196:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 197:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 198:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 199:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *  @brief   Cortex control functions
 200:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *
 201:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** @verbatim
 202:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   ==============================================================================
 203:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 204:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   ==============================================================================
 205:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     [..]
 206:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 207:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 208:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 209:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 210:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** @endverbatim
 211:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @{
 212:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 213:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 214:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 215:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 216:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 217:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 218:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 219:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         CMSIS device file (stm32u0xxxx.h))
 220:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 221:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 222:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriority(IRQn_Type IRQn)
 223:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 479              		.loc 1 223 1 is_stmt 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 0
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483              		@ link register save eliminated.
 224:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 225:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   return NVIC_GetPriority(IRQn);
 484              		.loc 1 225 3 view .LVU120
 485              	.LBB87:
 486              	.LBI87:
 874:Drivers/CMSIS/Include/core_cm0plus.h **** {
 487              		.loc 2 874 26 view .LVU121
 488              	.LBB88:
 877:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 489              		.loc 2 877 3 view .LVU122
 879:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 490              		.loc 2 879 53 is_stmt 0 view .LVU123
 491 0000 0322     		movs	r2, #3
 492 0002 1100     		movs	r1, r2
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 38


 493 0004 0140     		ands	r1, r0
 494 0006 C900     		lsls	r1, r1, #3
 877:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 495              		.loc 2 877 6 view .LVU124
 496 0008 0028     		cmp	r0, #0
 497 000a 08DB     		blt	.L25
 879:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 498              		.loc 2 879 5 is_stmt 1 view .LVU125
 879:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 499              		.loc 2 879 35 is_stmt 0 view .LVU126
 500 000c 8308     		lsrs	r3, r0, #2
 879:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 501              		.loc 2 879 33 view .LVU127
 502 000e C033     		adds	r3, r3, #192
 503 0010 0948     		ldr	r0, .L27
 504              	.LVL17:
 879:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 505              		.loc 2 879 33 view .LVU128
 506 0012 9B00     		lsls	r3, r3, #2
 507 0014 1B58     		ldr	r3, [r3, r0]
 879:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 508              		.loc 2 879 50 view .LVU129
 509 0016 CB40     		lsrs	r3, r3, r1
 879:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 510              		.loc 2 879 12 view .LVU130
 511 0018 9809     		lsrs	r0, r3, #6
 512 001a 1040     		ands	r0, r2
 513              	.LVL18:
 514              	.L24:
 879:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 515              		.loc 2 879 12 view .LVU131
 516              	.LBE88:
 517              	.LBE87:
 226:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 518              		.loc 1 226 1 view .LVU132
 519              		@ sp needed
 520 001c 7047     		bx	lr
 521              	.LVL19:
 522              	.L25:
 523              	.LBB90:
 524              	.LBB89:
 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 525              		.loc 2 883 5 is_stmt 1 view .LVU133
 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 526              		.loc 2 883 34 is_stmt 0 view .LVU134
 527 001e 0F23     		movs	r3, #15
 528 0020 0340     		ands	r3, r0
 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 529              		.loc 2 883 33 view .LVU135
 530 0022 0648     		ldr	r0, .L27+4
 531              	.LVL20:
 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 532              		.loc 2 883 34 view .LVU136
 533 0024 083B     		subs	r3, r3, #8
 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 534              		.loc 2 883 33 view .LVU137
 535 0026 8446     		mov	ip, r0
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 39


 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 536              		.loc 2 883 34 view .LVU138
 537 0028 9B08     		lsrs	r3, r3, #2
 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 538              		.loc 2 883 33 view .LVU139
 539 002a 9B00     		lsls	r3, r3, #2
 540 002c 6344     		add	r3, r3, ip
 541 002e 5B68     		ldr	r3, [r3, #4]
 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 542              		.loc 2 883 50 view .LVU140
 543 0030 CB40     		lsrs	r3, r3, r1
 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 544              		.loc 2 883 12 view .LVU141
 545 0032 9809     		lsrs	r0, r3, #6
 546 0034 1040     		ands	r0, r2
 547              	.LVL21:
 883:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 548              		.loc 2 883 12 view .LVU142
 549              	.LBE89:
 550              	.LBE90:
 225:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 551              		.loc 1 225 10 view .LVU143
 552 0036 F1E7     		b	.L24
 553              	.L28:
 554              		.align	2
 555              	.L27:
 556 0038 00E100E0 		.word	-536813312
 557 003c 18ED00E0 		.word	-536810216
 558              		.cfi_endproc
 559              	.LFE339:
 561              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 562              		.align	1
 563              		.p2align 2,,3
 564              		.global	HAL_NVIC_SetPendingIRQ
 565              		.syntax unified
 566              		.code	16
 567              		.thumb_func
 569              	HAL_NVIC_SetPendingIRQ:
 570              	.LVL22:
 571              	.LFB340:
 227:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 228:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 229:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 230:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 231:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 232:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 233:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         CMSIS device file (stm32u0xxxx.h))
 234:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 235:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 236:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 237:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 572              		.loc 1 237 1 is_stmt 1 view -0
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 0
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576              		@ link register save eliminated.
 238:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 40


 239:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 577              		.loc 1 239 3 view .LVU145
 240:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 241:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Set interrupt pending */
 242:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 578              		.loc 1 242 3 view .LVU146
 579              	.LBB91:
 580              	.LBI91:
 817:Drivers/CMSIS/Include/core_cm0plus.h **** {
 581              		.loc 2 817 22 view .LVU147
 582              	.LBB92:
 819:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 583              		.loc 2 819 3 view .LVU148
 819:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 584              		.loc 2 819 6 is_stmt 0 view .LVU149
 585 0000 0028     		cmp	r0, #0
 586 0002 07DB     		blt	.L29
 821:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 587              		.loc 2 821 5 is_stmt 1 view .LVU150
 821:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 588              		.loc 2 821 58 is_stmt 0 view .LVU151
 589 0004 1F22     		movs	r2, #31
 821:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 590              		.loc 2 821 22 view .LVU152
 591 0006 0123     		movs	r3, #1
 821:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 592              		.loc 2 821 58 view .LVU153
 593 0008 0240     		ands	r2, r0
 821:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 594              		.loc 2 821 22 view .LVU154
 595 000a 9340     		lsls	r3, r3, r2
 821:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 596              		.loc 2 821 20 view .LVU155
 597 000c 8022     		movs	r2, #128
 598 000e 0249     		ldr	r1, .L31
 599 0010 5200     		lsls	r2, r2, #1
 600 0012 8B50     		str	r3, [r1, r2]
 601              	.LVL23:
 602              	.L29:
 821:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 603              		.loc 2 821 20 view .LVU156
 604              	.LBE92:
 605              	.LBE91:
 243:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 606              		.loc 1 243 1 view .LVU157
 607              		@ sp needed
 608 0014 7047     		bx	lr
 609              	.L32:
 610 0016 C046     		.align	2
 611              	.L31:
 612 0018 00E100E0 		.word	-536813312
 613              		.cfi_endproc
 614              	.LFE340:
 616              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 617              		.align	1
 618              		.p2align 2,,3
 619              		.global	HAL_NVIC_GetPendingIRQ
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 41


 620              		.syntax unified
 621              		.code	16
 622              		.thumb_func
 624              	HAL_NVIC_GetPendingIRQ:
 625              	.LVL24:
 626              	.LFB341:
 244:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 245:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 246:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 247:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 248:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 249:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 250:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 251:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         CMSIS device file (stm32u0xxxx.h))
 252:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 253:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 254:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 255:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 256:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 627              		.loc 1 256 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		@ link register save eliminated.
 257:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 258:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 632              		.loc 1 258 3 view .LVU159
 259:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 260:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 261:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 633              		.loc 1 261 3 view .LVU160
 256:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 634              		.loc 1 256 1 is_stmt 0 view .LVU161
 635 0000 0300     		movs	r3, r0
 636              	.LVL25:
 637              	.LBB93:
 638              	.LBI93:
 798:Drivers/CMSIS/Include/core_cm0plus.h **** {
 639              		.loc 2 798 26 is_stmt 1 view .LVU162
 640              	.LBB94:
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 641              		.loc 2 800 3 view .LVU163
 806:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 642              		.loc 2 806 11 is_stmt 0 view .LVU164
 643 0002 0020     		movs	r0, #0
 644              	.LVL26:
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 645              		.loc 2 800 6 view .LVU165
 646 0004 002B     		cmp	r3, #0
 647 0006 08DB     		blt	.L33
 802:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 648              		.loc 2 802 5 is_stmt 1 view .LVU166
 802:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 649              		.loc 2 802 35 is_stmt 0 view .LVU167
 650 0008 8022     		movs	r2, #128
 651 000a 0449     		ldr	r1, .L36
 652 000c 5200     		lsls	r2, r2, #1
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 42


 653 000e 8A58     		ldr	r2, [r1, r2]
 802:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 654              		.loc 2 802 68 view .LVU168
 655 0010 1F21     		movs	r1, #31
 656 0012 0B40     		ands	r3, r1
 657              	.LVL27:
 802:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 658              		.loc 2 802 80 view .LVU169
 659 0014 DA40     		lsrs	r2, r2, r3
 802:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 660              		.loc 2 802 12 view .LVU170
 661 0016 0130     		adds	r0, r0, #1
 662 0018 1040     		ands	r0, r2
 663              	.L33:
 664              	.LBE94:
 665              	.LBE93:
 262:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 666              		.loc 1 262 1 view .LVU171
 667              		@ sp needed
 668 001a 7047     		bx	lr
 669              	.L37:
 670              		.align	2
 671              	.L36:
 672 001c 00E100E0 		.word	-536813312
 673              		.cfi_endproc
 674              	.LFE341:
 676              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 677              		.align	1
 678              		.p2align 2,,3
 679              		.global	HAL_NVIC_ClearPendingIRQ
 680              		.syntax unified
 681              		.code	16
 682              		.thumb_func
 684              	HAL_NVIC_ClearPendingIRQ:
 685              	.LVL28:
 686              	.LFB342:
 263:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 264:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 265:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 266:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 267:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 268:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 269:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         CMSIS device file (stm32u0xxxx.h))
 270:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 271:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 272:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 273:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 687              		.loc 1 273 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 274:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 275:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 692              		.loc 1 275 3 view .LVU173
 276:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 277:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Clear pending interrupt */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 43


 278:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 693              		.loc 1 278 3 view .LVU174
 694              	.LBB95:
 695              	.LBI95:
 832:Drivers/CMSIS/Include/core_cm0plus.h **** {
 696              		.loc 2 832 22 view .LVU175
 697              	.LBB96:
 834:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 698              		.loc 2 834 3 view .LVU176
 834:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 699              		.loc 2 834 6 is_stmt 0 view .LVU177
 700 0000 0028     		cmp	r0, #0
 701 0002 07DB     		blt	.L38
 836:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 702              		.loc 2 836 5 is_stmt 1 view .LVU178
 836:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 703              		.loc 2 836 58 is_stmt 0 view .LVU179
 704 0004 1F22     		movs	r2, #31
 836:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 705              		.loc 2 836 22 view .LVU180
 706 0006 0123     		movs	r3, #1
 836:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 707              		.loc 2 836 58 view .LVU181
 708 0008 0240     		ands	r2, r0
 836:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 709              		.loc 2 836 22 view .LVU182
 710 000a 9340     		lsls	r3, r3, r2
 836:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 711              		.loc 2 836 20 view .LVU183
 712 000c C022     		movs	r2, #192
 713 000e 0249     		ldr	r1, .L40
 714 0010 5200     		lsls	r2, r2, #1
 715 0012 8B50     		str	r3, [r1, r2]
 716              	.LVL29:
 717              	.L38:
 836:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 718              		.loc 2 836 20 view .LVU184
 719              	.LBE96:
 720              	.LBE95:
 279:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 721              		.loc 1 279 1 view .LVU185
 722              		@ sp needed
 723 0014 7047     		bx	lr
 724              	.L41:
 725 0016 C046     		.align	2
 726              	.L40:
 727 0018 00E100E0 		.word	-536813312
 728              		.cfi_endproc
 729              	.LFE342:
 731              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 732              		.align	1
 733              		.p2align 2,,3
 734              		.global	HAL_SYSTICK_CLKSourceConfig
 735              		.syntax unified
 736              		.code	16
 737              		.thumb_func
 739              	HAL_SYSTICK_CLKSourceConfig:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 44


 740              	.LVL30:
 741              	.LFB343:
 280:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 281:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 282:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 283:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param CLKSource specifies the SysTick clock source.
 284:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 285:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 286:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 287:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 288:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 289:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 290:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 742              		.loc 1 290 1 is_stmt 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              		@ link register save eliminated.
 291:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 292:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 747              		.loc 1 292 3 view .LVU187
 293:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 748              		.loc 1 293 3 view .LVU188
 294:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   {
 295:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 749              		.loc 1 295 12 is_stmt 0 view .LVU189
 750 0000 054A     		ldr	r2, .L46
 751 0002 1368     		ldr	r3, [r2]
 293:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 752              		.loc 1 293 6 view .LVU190
 753 0004 0428     		cmp	r0, #4
 754 0006 03D0     		beq	.L45
 296:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   }
 297:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   else
 298:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   {
 299:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 755              		.loc 1 299 5 is_stmt 1 view .LVU191
 756              		.loc 1 299 19 is_stmt 0 view .LVU192
 757 0008 0421     		movs	r1, #4
 758 000a 8B43     		bics	r3, r1
 759 000c 1360     		str	r3, [r2]
 760              	.L42:
 300:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   }
 301:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 761              		.loc 1 301 1 view .LVU193
 762              		@ sp needed
 763 000e 7047     		bx	lr
 764              	.L45:
 295:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   }
 765              		.loc 1 295 5 is_stmt 1 view .LVU194
 295:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   }
 766              		.loc 1 295 19 is_stmt 0 view .LVU195
 767 0010 0343     		orrs	r3, r0
 768 0012 1360     		str	r3, [r2]
 769 0014 FBE7     		b	.L42
 770              	.L47:
 771 0016 C046     		.align	2
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 45


 772              	.L46:
 773 0018 10E000E0 		.word	-536813552
 774              		.cfi_endproc
 775              	.LFE343:
 777              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 778              		.align	1
 779              		.p2align 2,,3
 780              		.weak	HAL_SYSTICK_Callback
 781              		.syntax unified
 782              		.code	16
 783              		.thumb_func
 785              	HAL_SYSTICK_Callback:
 786              	.LFB345:
 302:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 303:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 304:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 305:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 306:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 307:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 308:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 309:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 310:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 311:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 312:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 313:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 314:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 315:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 316:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 317:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 787              		.loc 1 317 1 is_stmt 1 view -0
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 0
 790              		@ frame_needed = 0, uses_anonymous_args = 0
 791              		@ link register save eliminated.
 318:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 319:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 320:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****    */
 321:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 792              		.loc 1 321 1 view .LVU197
 793              		@ sp needed
 794 0000 7047     		bx	lr
 795              		.cfi_endproc
 796              	.LFE345:
 798 0002 C046     		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 799              		.align	1
 800              		.p2align 2,,3
 801              		.global	HAL_SYSTICK_IRQHandler
 802              		.syntax unified
 803              		.code	16
 804              		.thumb_func
 806              	HAL_SYSTICK_IRQHandler:
 807              	.LFB344:
 308:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 808              		.loc 1 308 1 view -0
 809              		.cfi_startproc
 810              		@ args = 0, pretend = 0, frame = 0
 811              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 46


 309:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 812              		.loc 1 309 3 view .LVU199
 308:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 813              		.loc 1 308 1 is_stmt 0 view .LVU200
 814 0000 10B5     		push	{r4, lr}
 815              	.LCFI1:
 816              		.cfi_def_cfa_offset 8
 817              		.cfi_offset 4, -8
 818              		.cfi_offset 14, -4
 309:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 819              		.loc 1 309 3 view .LVU201
 820 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 821              	.LVL31:
 310:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 822              		.loc 1 310 1 view .LVU202
 823              		@ sp needed
 824 0006 10BD     		pop	{r4, pc}
 825              		.cfi_endproc
 826              	.LFE344:
 828              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 829              		.align	1
 830              		.p2align 2,,3
 831              		.global	HAL_MPU_Enable
 832              		.syntax unified
 833              		.code	16
 834              		.thumb_func
 836              	HAL_MPU_Enable:
 837              	.LVL32:
 838              	.LFB346:
 322:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 323:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 324:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 325:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Enable the MPU.
 326:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault,
 327:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory
 328:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 329:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 330:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 331:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 332:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 333:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 334:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 335:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 336:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 839              		.loc 1 336 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              		@ link register save eliminated.
 337:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Enable the MPU */
 338:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 844              		.loc 1 338 3 view .LVU204
 845              		.loc 1 338 28 is_stmt 0 view .LVU205
 846 0000 0123     		movs	r3, #1
 847 0002 1843     		orrs	r0, r3
 848              	.LVL33:
 849              		.loc 1 338 13 view .LVU206
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 47


 850 0004 034B     		ldr	r3, .L51
 851 0006 5860     		str	r0, [r3, #4]
 339:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 340:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 341:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   __DSB();
 852              		.loc 1 341 3 is_stmt 1 view .LVU207
 853              	.LBB97:
 854              	.LBI97:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 855              		.loc 3 269 27 view .LVU208
 856              	.LBB98:
 857              		.loc 3 271 3 view .LVU209
 858              		.syntax divided
 859              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 860 0008 BFF34F8F 		dsb 0xF
 861              	@ 0 "" 2
 862              		.thumb
 863              		.syntax unified
 864              	.LBE98:
 865              	.LBE97:
 342:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   __ISB();
 866              		.loc 1 342 3 view .LVU210
 867              	.LBB99:
 868              	.LBI99:
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 869              		.loc 3 258 27 view .LVU211
 870              	.LBB100:
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 871              		.loc 3 260 3 view .LVU212
 872              		.syntax divided
 873              	@ 260 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 874 000c BFF36F8F 		isb 0xF
 875              	@ 0 "" 2
 876              		.thumb
 877              		.syntax unified
 878              	.LBE100:
 879              	.LBE99:
 343:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 880              		.loc 1 343 1 is_stmt 0 view .LVU213
 881              		@ sp needed
 882 0010 7047     		bx	lr
 883              	.L52:
 884 0012 C046     		.align	2
 885              	.L51:
 886 0014 90ED00E0 		.word	-536810096
 887              		.cfi_endproc
 888              	.LFE346:
 890              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 891              		.align	1
 892              		.p2align 2,,3
 893              		.global	HAL_MPU_Disable
 894              		.syntax unified
 895              		.code	16
 896              		.thumb_func
 898              	HAL_MPU_Disable:
 899              	.LFB347:
 344:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 48


 345:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 346:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Disable the MPU.
 347:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 348:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 349:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 350:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 900              		.loc 1 350 1 is_stmt 1 view -0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 0
 903              		@ frame_needed = 0, uses_anonymous_args = 0
 904              		@ link register save eliminated.
 351:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 352:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   __DMB();
 905              		.loc 1 352 3 view .LVU215
 906              	.LBB101:
 907              	.LBI101:
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 908              		.loc 3 280 27 view .LVU216
 909              	.LBB102:
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 910              		.loc 3 282 3 view .LVU217
 911              		.syntax divided
 912              	@ 282 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 913 0000 BFF35F8F 		dmb 0xF
 914              	@ 0 "" 2
 915              		.thumb
 916              		.syntax unified
 917              	.LBE102:
 918              	.LBE101:
 353:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 354:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 355:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->CTRL  = 0;
 919              		.loc 1 355 3 view .LVU218
 920              		.loc 1 355 14 is_stmt 0 view .LVU219
 921 0004 0022     		movs	r2, #0
 356:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 922              		.loc 1 356 1 view .LVU220
 923              		@ sp needed
 355:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 924              		.loc 1 355 14 view .LVU221
 925 0006 014B     		ldr	r3, .L54
 926 0008 5A60     		str	r2, [r3, #4]
 927              		.loc 1 356 1 view .LVU222
 928 000a 7047     		bx	lr
 929              	.L55:
 930              		.align	2
 931              	.L54:
 932 000c 90ED00E0 		.word	-536810096
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 49


 933              		.cfi_endproc
 934              	.LFE347:
 936              		.section	.text.HAL_MPU_EnableRegion,"ax",%progbits
 937              		.align	1
 938              		.p2align 2,,3
 939              		.global	HAL_MPU_EnableRegion
 940              		.syntax unified
 941              		.code	16
 942              		.thumb_func
 944              	HAL_MPU_EnableRegion:
 945              	.LVL34:
 946              	.LFB348:
 357:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 358:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 359:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Enable the MPU Region.
 360:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 361:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 362:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_MPU_EnableRegion(uint32_t RegionNumber)
 363:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 947              		.loc 1 363 1 is_stmt 1 view -0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
 951              		@ link register save eliminated.
 364:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 365:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 952              		.loc 1 365 3 view .LVU224
 366:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 367:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Set the Region number */
 368:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 953              		.loc 1 368 3 view .LVU225
 369:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 370:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Enable the Region */
 371:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 954              		.loc 1 371 3 is_stmt 0 view .LVU226
 955 0000 0121     		movs	r1, #1
 372:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 956              		.loc 1 372 1 view .LVU227
 957              		@ sp needed
 368:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 958              		.loc 1 368 12 view .LVU228
 959 0002 034B     		ldr	r3, .L57
 960 0004 9860     		str	r0, [r3, #8]
 371:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 961              		.loc 1 371 3 is_stmt 1 view .LVU229
 962 0006 1A69     		ldr	r2, [r3, #16]
 963 0008 0A43     		orrs	r2, r1
 964 000a 1A61     		str	r2, [r3, #16]
 965              		.loc 1 372 1 is_stmt 0 view .LVU230
 966 000c 7047     		bx	lr
 967              	.L58:
 968 000e C046     		.align	2
 969              	.L57:
 970 0010 90ED00E0 		.word	-536810096
 971              		.cfi_endproc
 972              	.LFE348:
 974              		.section	.text.HAL_MPU_DisableRegion,"ax",%progbits
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 50


 975              		.align	1
 976              		.p2align 2,,3
 977              		.global	HAL_MPU_DisableRegion
 978              		.syntax unified
 979              		.code	16
 980              		.thumb_func
 982              	HAL_MPU_DisableRegion:
 983              	.LVL35:
 984              	.LFB349:
 373:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 374:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 375:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Disable the MPU Region.
 376:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 377:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 378:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_MPU_DisableRegion(uint32_t RegionNumber)
 379:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 985              		.loc 1 379 1 is_stmt 1 view -0
 986              		.cfi_startproc
 987              		@ args = 0, pretend = 0, frame = 0
 988              		@ frame_needed = 0, uses_anonymous_args = 0
 989              		@ link register save eliminated.
 380:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 381:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 990              		.loc 1 381 3 view .LVU232
 382:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 383:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Set the Region number */
 384:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 991              		.loc 1 384 3 view .LVU233
 385:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 386:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Disable the Region */
 387:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 992              		.loc 1 387 3 is_stmt 0 view .LVU234
 993 0000 0121     		movs	r1, #1
 388:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 994              		.loc 1 388 1 view .LVU235
 995              		@ sp needed
 384:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 996              		.loc 1 384 12 view .LVU236
 997 0002 034B     		ldr	r3, .L60
 998 0004 9860     		str	r0, [r3, #8]
 387:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 999              		.loc 1 387 3 is_stmt 1 view .LVU237
 1000 0006 1A69     		ldr	r2, [r3, #16]
 1001 0008 8A43     		bics	r2, r1
 1002 000a 1A61     		str	r2, [r3, #16]
 1003              		.loc 1 388 1 is_stmt 0 view .LVU238
 1004 000c 7047     		bx	lr
 1005              	.L61:
 1006 000e C046     		.align	2
 1007              	.L60:
 1008 0010 90ED00E0 		.word	-536810096
 1009              		.cfi_endproc
 1010              	.LFE349:
 1012              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1013              		.align	1
 1014              		.p2align 2,,3
 1015              		.global	HAL_MPU_ConfigRegion
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 51


 1016              		.syntax unified
 1017              		.code	16
 1018              		.thumb_func
 1020              	HAL_MPU_ConfigRegion:
 1021              	.LVL36:
 1022              	.LFB350:
 389:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 390:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** /**
 391:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 392:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 393:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   *                the initialization and configuration information.
 394:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   * @retval None
 395:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   */
 396:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *const MPU_Init)
 397:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** {
 1023              		.loc 1 397 1 is_stmt 1 view -0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027              		@ link register save eliminated.
 398:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Check the parameters */
 399:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 1028              		.loc 1 399 3 view .LVU240
 400:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 1029              		.loc 1 400 3 view .LVU241
 401:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 1030              		.loc 1 401 3 view .LVU242
 402:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 1031              		.loc 1 402 3 view .LVU243
 403:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 1032              		.loc 1 403 3 view .LVU244
 404:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 1033              		.loc 1 404 3 view .LVU245
 405:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 1034              		.loc 1 405 3 view .LVU246
 406:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 1035              		.loc 1 406 3 view .LVU247
 407:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 1036              		.loc 1 407 3 view .LVU248
 408:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 1037              		.loc 1 408 3 view .LVU249
 409:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 410:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Set the Region number */
 411:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 1038              		.loc 1 411 3 view .LVU250
 412:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 413:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Disable the Region */
 414:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 1039              		.loc 1 414 3 is_stmt 0 view .LVU251
 1040 0000 0121     		movs	r1, #1
 415:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 416:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   /* Apply configuration */
 417:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->RBAR = MPU_Init->BaseAddress;
 418:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 419:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 420:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 421:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 52


 422:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 423:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 424:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 426:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 427:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 1041              		.loc 1 427 1 view .LVU252
 1042              		@ sp needed
 411:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 1043              		.loc 1 411 22 view .LVU253
 1044 0002 4378     		ldrb	r3, [r0, #1]
 411:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 1045              		.loc 1 411 12 view .LVU254
 1046 0004 104A     		ldr	r2, .L63
 1047 0006 9360     		str	r3, [r2, #8]
 414:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** 
 1048              		.loc 1 414 3 is_stmt 1 view .LVU255
 1049 0008 1369     		ldr	r3, [r2, #16]
 1050 000a 8B43     		bics	r3, r1
 1051 000c 1361     		str	r3, [r2, #16]
 417:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1052              		.loc 1 417 3 view .LVU256
 417:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1053              		.loc 1 417 23 is_stmt 0 view .LVU257
 1054 000e 4368     		ldr	r3, [r0, #4]
 417:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****   MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1055              		.loc 1 417 13 view .LVU258
 1056 0010 D360     		str	r3, [r2, #12]
 418:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1057              		.loc 1 418 3 is_stmt 1 view .LVU259
 418:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1058              		.loc 1 418 16 is_stmt 0 view .LVU260
 1059 0012 037B     		ldrb	r3, [r0, #12]
 419:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1060              		.loc 1 419 16 view .LVU261
 1061 0014 C17A     		ldrb	r1, [r0, #11]
 418:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1062              		.loc 1 418 60 view .LVU262
 1063 0016 1B07     		lsls	r3, r3, #28
 419:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1064              		.loc 1 419 60 view .LVU263
 1065 0018 0906     		lsls	r1, r1, #24
 418:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1066              		.loc 1 418 82 view .LVU264
 1067 001a 0B43     		orrs	r3, r1
 426:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c **** }
 1068              		.loc 1 426 60 view .LVU265
 1069 001c 0178     		ldrb	r1, [r0]
 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1070              		.loc 1 425 82 view .LVU266
 1071 001e 0B43     		orrs	r3, r1
 420:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 1072              		.loc 1 420 16 view .LVU267
 1073 0020 817A     		ldrb	r1, [r0, #10]
 420:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 1074              		.loc 1 420 60 view .LVU268
 1075 0022 C904     		lsls	r1, r1, #19
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 53


 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1076              		.loc 1 425 82 view .LVU269
 1077 0024 0B43     		orrs	r3, r1
 421:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 1078              		.loc 1 421 16 view .LVU270
 1079 0026 417B     		ldrb	r1, [r0, #13]
 421:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 1080              		.loc 1 421 60 view .LVU271
 1081 0028 8904     		lsls	r1, r1, #18
 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1082              		.loc 1 425 82 view .LVU272
 1083 002a 0B43     		orrs	r3, r1
 422:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1084              		.loc 1 422 16 view .LVU273
 1085 002c 817B     		ldrb	r1, [r0, #14]
 422:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1086              		.loc 1 422 60 view .LVU274
 1087 002e 4904     		lsls	r1, r1, #17
 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1088              		.loc 1 425 82 view .LVU275
 1089 0030 0B43     		orrs	r3, r1
 423:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1090              		.loc 1 423 16 view .LVU276
 1091 0032 C17B     		ldrb	r1, [r0, #15]
 423:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1092              		.loc 1 423 60 view .LVU277
 1093 0034 0904     		lsls	r1, r1, #16
 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1094              		.loc 1 425 82 view .LVU278
 1095 0036 0B43     		orrs	r3, r1
 424:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1096              		.loc 1 424 16 view .LVU279
 1097 0038 417A     		ldrb	r1, [r0, #9]
 424:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1098              		.loc 1 424 60 view .LVU280
 1099 003a 0902     		lsls	r1, r1, #8
 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1100              		.loc 1 425 82 view .LVU281
 1101 003c 0B43     		orrs	r3, r1
 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1102              		.loc 1 425 16 view .LVU282
 1103 003e 017A     		ldrb	r1, [r0, #8]
 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1104              		.loc 1 425 60 view .LVU283
 1105 0040 4900     		lsls	r1, r1, #1
 425:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1106              		.loc 1 425 82 view .LVU284
 1107 0042 0B43     		orrs	r3, r1
 418:Drivers/STM32U0xx_HAL_Driver/Src/stm32u0xx_hal_cortex.c ****               ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1108              		.loc 1 418 13 view .LVU285
 1109 0044 1361     		str	r3, [r2, #16]
 1110              		.loc 1 427 1 view .LVU286
 1111 0046 7047     		bx	lr
 1112              	.L64:
 1113              		.align	2
 1114              	.L63:
 1115 0048 90ED00E0 		.word	-536810096
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 54


 1116              		.cfi_endproc
 1117              	.LFE350:
 1119              		.text
 1120              	.Letext0:
 1121              		.file 4 "Drivers/CMSIS/Device/ST/STM32U0xx/Include/stm32u073xx.h"
 1122              		.file 5 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 1123              		.file 6 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 1124              		.file 7 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_cortex.h"
 1125              		.file 8 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_dma.h"
ARM GAS  C:\Users\upo\AppData\Local\Temp\cc1rSszR.s 			page 55


DEFINED SYMBOLS
                            *ABS*:00000000 stm32u0xx_hal_cortex.c
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:19     .text.HAL_NVIC_SetPriority:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:26     .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:141    .text.HAL_NVIC_SetPriority:0000004c $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:147    .text.HAL_NVIC_EnableIRQ:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:154    .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:197    .text.HAL_NVIC_EnableIRQ:00000014 $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:202    .text.HAL_NVIC_DisableIRQ:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:209    .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:280    .text.HAL_NVIC_DisableIRQ:0000001c $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:285    .text.HAL_NVIC_SystemReset:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:292    .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:352    .text.HAL_NVIC_SystemReset:00000014 $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:360    .text.HAL_SYSTICK_Config:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:367    .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:463    .text.HAL_SYSTICK_Config:0000002c $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:469    .text.HAL_NVIC_GetPriority:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:476    .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:556    .text.HAL_NVIC_GetPriority:00000038 $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:562    .text.HAL_NVIC_SetPendingIRQ:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:569    .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:612    .text.HAL_NVIC_SetPendingIRQ:00000018 $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:617    .text.HAL_NVIC_GetPendingIRQ:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:624    .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:672    .text.HAL_NVIC_GetPendingIRQ:0000001c $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:677    .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:684    .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:727    .text.HAL_NVIC_ClearPendingIRQ:00000018 $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:732    .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:739    .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:773    .text.HAL_SYSTICK_CLKSourceConfig:00000018 $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:778    .text.HAL_SYSTICK_Callback:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:785    .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:799    .text.HAL_SYSTICK_IRQHandler:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:806    .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:829    .text.HAL_MPU_Enable:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:836    .text.HAL_MPU_Enable:00000000 HAL_MPU_Enable
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:886    .text.HAL_MPU_Enable:00000014 $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:891    .text.HAL_MPU_Disable:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:898    .text.HAL_MPU_Disable:00000000 HAL_MPU_Disable
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:932    .text.HAL_MPU_Disable:0000000c $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:937    .text.HAL_MPU_EnableRegion:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:944    .text.HAL_MPU_EnableRegion:00000000 HAL_MPU_EnableRegion
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:970    .text.HAL_MPU_EnableRegion:00000010 $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:975    .text.HAL_MPU_DisableRegion:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:982    .text.HAL_MPU_DisableRegion:00000000 HAL_MPU_DisableRegion
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:1008   .text.HAL_MPU_DisableRegion:00000010 $d
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:1013   .text.HAL_MPU_ConfigRegion:00000000 $t
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:1020   .text.HAL_MPU_ConfigRegion:00000000 HAL_MPU_ConfigRegion
C:\Users\upo\AppData\Local\Temp\cc1rSszR.s:1115   .text.HAL_MPU_ConfigRegion:00000048 $d

NO UNDEFINED SYMBOLS
