AArch64 RV+LB+fence.r.rw-[rf-fr]+addr
"DMB.LDdRW RfLeave FrBack Rfe DpAddrdW Rfe"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=W
Com=Rf Fr Rf
Orig=DMB.LDdRW RfLeave FrBack Rfe DpAddrdW Rfe
{
0:X1=x; 0:X3=y;
1:X1=y;
2:X1=y; 2:X4=x;
}
 P0          | P1          | P2                  ;
 LDR W0,[X1] | LDR W0,[X1] | LDR W0,[X1]         ;
 DMB LD      |             | EOR W2,W0,W0        ;
 MOV W2,#1   |             | MOV W3,#1           ;
 STR W2,[X3] |             | STR W3,[X4,W2,SXTW] ;
 MOV W4,#2   |             |                     ;
 STR W4,[X3] |             |                     ;
exists
(y=2 /\ 0:X0=1 /\ 1:X0=1 /\ 2:X0=2)
