 ```verilog
always @(posedge clk) begin
    case (scancode)
        16'he06b : left <= 1;
        16'he072 : down <= 1;
        16'he074 : right <= 1;
        16'he075 : up <= 1;
        default   : left <= 0; down <= 0; right <= 0; up <= 0;
    endcase
end