timestamp 1643671299
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use contact_12 contact_12_0 1 0 48 0 1 337
use contact_11 contact_11_0 1 0 1446 0 1 51
use contact_10 contact_10_0 1 0 1446 0 1 705
use nmos_m12_w0_490_sli_dli_da_p nmos_m12_w0_490_sli_dli_da_p_0 1 0 54 0 1 51
use pmos_m12_w1_470_sli_dli_da_p pmos_m12_w1_470_sli_dli_da_p_0 1 0 54 0 1 493
node "Z" 152 272.165 706 167 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14382 914 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 368 272.293 48 337 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11316 656 0 0 4356 264 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 6880 4081.07 -36 402 nw 0 0 0 0 794223 4208 0 0 4100 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106930 6358 0 0 0 0 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 1446 51 pw 0 0 4100 264 0 0 0 0 0 0 4100 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67898 4062 0 0 0 0 0 0 0 0 0 0 0 0
cap "A" "vdd" 5.5
cap "vdd" "Z" 38.3779
subcap "vdd" -1176.31
subcap "gnd" -243.565
cap "vdd" "Z" 124.891
cap "Z" "A" 24.3066
cap "A" "gnd" 1.34444
cap "Z" "gnd" 294.174
subcap "gnd" -1006.68
cap "nmos_m12_w0_490_sli_dli_da_p_0/D" "nmos_m12_w0_490_sli_dli_da_p_0/S" 7.95385
merge "pmos_m12_w1_470_sli_dli_da_p_0/gnd" "nmos_m12_w0_490_sli_dli_da_p_0/gnd" -121.222 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -476 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m12_w0_490_sli_dli_da_p_0/gnd" "nmos_m12_w0_490_sli_dli_da_p_0/S_uq0"
merge "nmos_m12_w0_490_sli_dli_da_p_0/S_uq0" "nmos_m12_w0_490_sli_dli_da_p_0/S"
merge "nmos_m12_w0_490_sli_dli_da_p_0/S" "nmos_m12_w0_490_sli_dli_da_p_0/S_uq1"
merge "nmos_m12_w0_490_sli_dli_da_p_0/S_uq1" "nmos_m12_w0_490_sli_dli_da_p_0/S_uq2"
merge "nmos_m12_w0_490_sli_dli_da_p_0/S_uq2" "nmos_m12_w0_490_sli_dli_da_p_0/S_uq3"
merge "nmos_m12_w0_490_sli_dli_da_p_0/S_uq3" "nmos_m12_w0_490_sli_dli_da_p_0/S_uq4"
merge "nmos_m12_w0_490_sli_dli_da_p_0/S_uq4" "nmos_m12_w0_490_sli_dli_da_p_0/S_uq5"
merge "nmos_m12_w0_490_sli_dli_da_p_0/S_uq5" "contact_10_0/gnd"
merge "contact_10_0/gnd" "contact_11_0/gnd"
merge "contact_11_0/gnd" "contact_12_0/gnd"
merge "contact_12_0/gnd" "gnd"
merge "pmos_m12_w1_470_sli_dli_da_p_0/D" "nmos_m12_w0_490_sli_dli_da_p_0/D" -101.295 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2312 -272 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m12_w0_490_sli_dli_da_p_0/D" "Z"
merge "pmos_m12_w1_470_sli_dli_da_p_0/G" "nmos_m12_w0_490_sli_dli_da_p_0/G" -33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m12_w0_490_sli_dli_da_p_0/G" "A"
merge "pmos_m12_w1_470_sli_dli_da_p_0/S_uq0" "pmos_m12_w1_470_sli_dli_da_p_0/S" -2486.29 0 0 0 0 -582972 -3716 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3036 -1400 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_m12_w1_470_sli_dli_da_p_0/S" "pmos_m12_w1_470_sli_dli_da_p_0/S_uq1"
merge "pmos_m12_w1_470_sli_dli_da_p_0/S_uq1" "pmos_m12_w1_470_sli_dli_da_p_0/S_uq2"
merge "pmos_m12_w1_470_sli_dli_da_p_0/S_uq2" "pmos_m12_w1_470_sli_dli_da_p_0/S_uq3"
merge "pmos_m12_w1_470_sli_dli_da_p_0/S_uq3" "pmos_m12_w1_470_sli_dli_da_p_0/S_uq4"
merge "pmos_m12_w1_470_sli_dli_da_p_0/S_uq4" "pmos_m12_w1_470_sli_dli_da_p_0/S_uq5"
merge "pmos_m12_w1_470_sli_dli_da_p_0/S_uq5" "pmos_m12_w1_470_sli_dli_da_p_0/w_n59_63#"
merge "pmos_m12_w1_470_sli_dli_da_p_0/w_n59_63#" "vdd"
