#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 11 10:39:57 2022
# Process ID: 474918
# Current directory: /home/ferney/Documentos/WP07_SoC_initial_include_uart_i2c/SoC_project
# Command line: vivado -mode tcl
# Log file: /home/ferney/Documentos/WP07_SoC_initial_include_uart_i2c/SoC_project/vivado.log
# Journal file: /home/ferney/Documentos/WP07_SoC_initial_include_uart_i2c/SoC_project/vivado.jou
#-----------------------------------------------------------
open_hw
WARNING: 'open_hw' is deprecated, please use 'open_hw_manager' instead.
open_hw_manager
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:33:44
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target 
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A78057A
set_property PROBES.FILE {} [lindex [get_hw_devices] {1}]
set_property PROGRAM.FILE {./build/gateware/top.bit} [lindex [get_hw_devices] {1}]
program_hw_devices [lindex [get_hw_devices] {1}]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] {1}]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
quit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 11 10:40:15 2022...
