{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676111765261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676111765261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 16:06:05 2023 " "Processing started: Sat Feb 11 16:06:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676111765261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676111765261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676111765261 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676111765553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765593 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controller.v " "Can't analyze file -- file controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1676111765593 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_control.v(18) " "Verilog HDL information at alu_control.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676111765593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/register_file.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 maincontroller " "Found entity 1: maincontroller" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_N_bit " "Found entity 1: mux_N_bit" {  } { { "mux_N_bit.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/mux_N_bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "sign_extension.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/sign_extension.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategen.v 1 1 " "Found 1 design units, including 1 entities, in source file immediategen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGen " "Found entity 1: ImmediateGen" {  } { { "ImmediateGen.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/ImmediateGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add_only.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add_only.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add_only " "Found entity 1: alu_add_only" {  } { { "alu_add_only.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_add_only.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(24) " "Verilog HDL warning at instruction_parser.v(24): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(41) " "Verilog HDL warning at instruction_parser.v(41): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(61) " "Verilog HDL warning at instruction_parser.v(61): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(73) " "Verilog HDL warning at instruction_parser.v(73): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(74) " "Verilog HDL warning at instruction_parser.v(74): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(83) " "Verilog HDL warning at instruction_parser.v(83): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(84) " "Verilog HDL warning at instruction_parser.v(84): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(94) " "Verilog HDL warning at instruction_parser.v(94): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(95) " "Verilog HDL warning at instruction_parser.v(95): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_parser " "Found entity 1: instruction_parser" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/and_gate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676111765623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676111765623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "funct3 alu_control.v(16) " "Verilog HDL Implicit Net warning at alu_control.v(16): created implicit net for \"funct3\"" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676111765623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_zero main.v(165) " "Verilog HDL Implicit Net warning at main.v(165): created implicit net for \"branch_zero\"" {  } { { "main.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676111765623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676111765643 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_indicator main.v(9) " "Output port \"led_indicator\" at main.v(9) has no driver" {  } { { "main.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676111765643 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_module " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_module\"" {  } { { "main.v" "program_counter_module" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory_module " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory_module\"" {  } { { "main.v" "instruction_memory_module" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765663 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory\[63..32\] 0 instruction_memory.v(5) " "Net \"Imemory\[63..32\]\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1676111765663 "|main|instruction_memory:instruction_memory_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_module " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_module\"" {  } { { "main.v" "register_file_module" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765663 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k register_file.v(22) " "Verilog HDL Always Construct warning at register_file.v(22): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/register_file.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676111765673 "|main|register_file:register_file_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_module " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_module\"" {  } { { "main.v" "data_memory_module" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maincontroller maincontroller:maincontroller_module " "Elaborating entity \"maincontroller\" for hierarchy \"maincontroller:maincontroller_module\"" {  } { { "main.v" "maincontroller_module" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_control_module " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_control_module\"" {  } { { "main.v" "alu_control_module" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 alu_control.v(16) " "Verilog HDL assignment warning at alu_control.v(16): truncated value with size 3 to match size of target (1)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676111765673 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_En alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): variable \"ALU_En\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765673 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_op alu_control.v(23) " "Verilog HDL Always Construct warning at alu_control.v(23): variable \"alu_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765673 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(26) " "Verilog HDL Case Statement warning at alu_control.v(26): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(72) " "Verilog HDL Always Construct warning at alu_control.v(72): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(77) " "Verilog HDL Case Statement warning at alu_control.v(77): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 77 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(81) " "Verilog HDL Case Statement warning at alu_control.v(81): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 81 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(85) " "Verilog HDL Case Statement warning at alu_control.v(85): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 85 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(93) " "Verilog HDL Case Statement warning at alu_control.v(93): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 93 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(106) " "Verilog HDL Always Construct warning at alu_control.v(106): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(117) " "Verilog HDL Case Statement warning at alu_control.v(117): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 117 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(122) " "Verilog HDL Case Statement warning at alu_control.v(122): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 122 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(127) " "Verilog HDL Case Statement warning at alu_control.v(127): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 127 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(137) " "Verilog HDL Always Construct warning at alu_control.v(137): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(148) " "Verilog HDL Case Statement warning at alu_control.v(148): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 148 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(153) " "Verilog HDL Case Statement warning at alu_control.v(153): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 153 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(158) " "Verilog HDL Case Statement warning at alu_control.v(158): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 158 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(163) " "Verilog HDL Case Statement warning at alu_control.v(163): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 163 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "equal_comp alu_control.v(18) " "Verilog HDL Always Construct warning at alu_control.v(18): inferring latch(es) for variable \"equal_comp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem alu_control.v(18) " "Verilog HDL Always Construct warning at alu_control.v(18): inferring latch(es) for variable \"mem\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_to_alu alu_control.v(18) " "Verilog HDL Always Construct warning at alu_control.v(18): inferring latch(es) for variable \"out_to_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[0\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[0\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[1\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[1\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[2\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[2\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[3\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[3\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\] alu_control.v(20) " "Inferred latch for \"mem\[0\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\] alu_control.v(20) " "Inferred latch for \"mem\[1\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\] alu_control.v(20) " "Inferred latch for \"mem\[2\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[0\] alu_control.v(20) " "Inferred latch for \"equal_comp\[0\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[1\] alu_control.v(20) " "Inferred latch for \"equal_comp\[1\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu_control:alu_control_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"alu:alu_module\"" {  } { { "main.v" "alu_module" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765683 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Comparatorenable alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): variable \"Comparatorenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "equal_inequal alu.v(55) " "Verilog HDL Always Construct warning at alu.v(55): variable \"equal_inequal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Comparatorenable alu.v(68) " "Verilog HDL Always Construct warning at alu.v(68): variable \"Comparatorenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "equal_inequal alu.v(69) " "Verilog HDL Always Construct warning at alu.v(69): variable \"equal_inequal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Comparatorenable alu.v(84) " "Verilog HDL Always Construct warning at alu.v(84): variable \"Comparatorenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "equal_inequal alu.v(85) " "Verilog HDL Always Construct warning at alu.v(85): variable \"equal_inequal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676111765683 "|main|alu:alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_N_bit mux_N_bit:jumper " "Elaborating entity \"mux_N_bit\" for hierarchy \"mux_N_bit:jumper\"" {  } { { "main.v" "jumper" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:branching_and " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:branching_and\"" {  } { { "main.v" "branching_and" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add_only alu_add_only:program_counter_4 " "Elaborating entity \"alu_add_only\" for hierarchy \"alu_add_only:program_counter_4\"" {  } { { "main.v" "program_counter_4" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_parser instruction_parser:instruction_parser " "Elaborating entity \"instruction_parser\" for hierarchy \"instruction_parser:instruction_parser\"" {  } { { "main.v" "instruction_parser" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676111765683 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instruction_parser.v(18) " "Verilog HDL Case Statement warning at instruction_parser.v(18): incomplete case statement has no default case item" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"func\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[0\] instruction_parser.v(16) " "Inferred latch for \"func\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[1\] instruction_parser.v(16) " "Inferred latch for \"func\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[2\] instruction_parser.v(16) " "Inferred latch for \"func\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[3\] instruction_parser.v(16) " "Inferred latch for \"func\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] instruction_parser.v(16) " "Inferred latch for \"imm\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] instruction_parser.v(16) " "Inferred latch for \"imm\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] instruction_parser.v(16) " "Inferred latch for \"imm\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] instruction_parser.v(16) " "Inferred latch for \"imm\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] instruction_parser.v(16) " "Inferred latch for \"imm\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] instruction_parser.v(16) " "Inferred latch for \"imm\[5\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] instruction_parser.v(16) " "Inferred latch for \"imm\[6\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] instruction_parser.v(16) " "Inferred latch for \"imm\[7\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[8\] instruction_parser.v(16) " "Inferred latch for \"imm\[8\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[9\] instruction_parser.v(16) " "Inferred latch for \"imm\[9\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[10\] instruction_parser.v(16) " "Inferred latch for \"imm\[10\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[11\] instruction_parser.v(16) " "Inferred latch for \"imm\[11\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[12\] instruction_parser.v(16) " "Inferred latch for \"imm\[12\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[13\] instruction_parser.v(16) " "Inferred latch for \"imm\[13\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[14\] instruction_parser.v(16) " "Inferred latch for \"imm\[14\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[15\] instruction_parser.v(16) " "Inferred latch for \"imm\[15\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[16\] instruction_parser.v(16) " "Inferred latch for \"imm\[16\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[17\] instruction_parser.v(16) " "Inferred latch for \"imm\[17\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[18\] instruction_parser.v(16) " "Inferred latch for \"imm\[18\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[19\] instruction_parser.v(16) " "Inferred latch for \"imm\[19\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[20\] instruction_parser.v(16) " "Inferred latch for \"imm\[20\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[21\] instruction_parser.v(16) " "Inferred latch for \"imm\[21\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[22\] instruction_parser.v(16) " "Inferred latch for \"imm\[22\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[23\] instruction_parser.v(16) " "Inferred latch for \"imm\[23\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[24\] instruction_parser.v(16) " "Inferred latch for \"imm\[24\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[25\] instruction_parser.v(16) " "Inferred latch for \"imm\[25\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[26\] instruction_parser.v(16) " "Inferred latch for \"imm\[26\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[27\] instruction_parser.v(16) " "Inferred latch for \"imm\[27\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[28\] instruction_parser.v(16) " "Inferred latch for \"imm\[28\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[29\] instruction_parser.v(16) " "Inferred latch for \"imm\[29\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[30\] instruction_parser.v(16) " "Inferred latch for \"imm\[30\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[31\] instruction_parser.v(16) " "Inferred latch for \"imm\[31\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] instruction_parser.v(16) " "Inferred latch for \"rs2\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] instruction_parser.v(16) " "Inferred latch for \"rs2\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] instruction_parser.v(16) " "Inferred latch for \"rs2\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] instruction_parser.v(16) " "Inferred latch for \"rs2\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] instruction_parser.v(16) " "Inferred latch for \"rs2\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] instruction_parser.v(16) " "Inferred latch for \"rs1\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] instruction_parser.v(16) " "Inferred latch for \"rs1\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] instruction_parser.v(16) " "Inferred latch for \"rs1\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] instruction_parser.v(16) " "Inferred latch for \"rs1\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] instruction_parser.v(16) " "Inferred latch for \"rs1\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] instruction_parser.v(16) " "Inferred latch for \"rd\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] instruction_parser.v(16) " "Inferred latch for \"rd\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] instruction_parser.v(16) " "Inferred latch for \"rd\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] instruction_parser.v(16) " "Inferred latch for \"rd\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] instruction_parser.v(16) " "Inferred latch for \"rd\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676111765693 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[31\] " "Net \"ALU_result\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[31\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[30\] " "Net \"ALU_result\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[30\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[29\] " "Net \"ALU_result\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[29\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[28\] " "Net \"ALU_result\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[28\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[27\] " "Net \"ALU_result\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[27\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[26\] " "Net \"ALU_result\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[26\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[25\] " "Net \"ALU_result\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[25\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[24\] " "Net \"ALU_result\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[24\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[23\] " "Net \"ALU_result\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[23\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[22\] " "Net \"ALU_result\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[22\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[21\] " "Net \"ALU_result\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[21\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[20\] " "Net \"ALU_result\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[20\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[19\] " "Net \"ALU_result\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[19\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[18\] " "Net \"ALU_result\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[18\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[17\] " "Net \"ALU_result\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[17\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[16\] " "Net \"ALU_result\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[16\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[15\] " "Net \"ALU_result\[15\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[15\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[14\] " "Net \"ALU_result\[14\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[14\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[13\] " "Net \"ALU_result\[13\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[13\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[12\] " "Net \"ALU_result\[12\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[12\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[11\] " "Net \"ALU_result\[11\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[11\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[10\] " "Net \"ALU_result\[10\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[10\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[9\] " "Net \"ALU_result\[9\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[9\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[8\] " "Net \"ALU_result\[8\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[8\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[7\] " "Net \"ALU_result\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[7\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[6\] " "Net \"ALU_result\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[6\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[5\] " "Net \"ALU_result\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[5\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[4\] " "Net \"ALU_result\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[4\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[3\] " "Net \"ALU_result\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[3\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[2\] " "Net \"ALU_result\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[2\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[1\] " "Net \"ALU_result\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[1\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[0\] " "Net \"ALU_result\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[0\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765788 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[31\] " "Net \"ALU_result\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[31\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[30\] " "Net \"ALU_result\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[30\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[29\] " "Net \"ALU_result\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[29\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[28\] " "Net \"ALU_result\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[28\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[27\] " "Net \"ALU_result\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[27\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[26\] " "Net \"ALU_result\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[26\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[25\] " "Net \"ALU_result\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[25\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[24\] " "Net \"ALU_result\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[24\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[23\] " "Net \"ALU_result\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[23\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[22\] " "Net \"ALU_result\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[22\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[21\] " "Net \"ALU_result\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[21\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[20\] " "Net \"ALU_result\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[20\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[19\] " "Net \"ALU_result\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[19\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[18\] " "Net \"ALU_result\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[18\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[17\] " "Net \"ALU_result\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[17\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[16\] " "Net \"ALU_result\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[16\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[15\] " "Net \"ALU_result\[15\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[15\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[14\] " "Net \"ALU_result\[14\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[14\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[13\] " "Net \"ALU_result\[13\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[13\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[12\] " "Net \"ALU_result\[12\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[12\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[11\] " "Net \"ALU_result\[11\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[11\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[10\] " "Net \"ALU_result\[10\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[10\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[9\] " "Net \"ALU_result\[9\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[9\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[8\] " "Net \"ALU_result\[8\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[8\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[7\] " "Net \"ALU_result\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[7\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[6\] " "Net \"ALU_result\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[6\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[5\] " "Net \"ALU_result\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[5\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[4\] " "Net \"ALU_result\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[4\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[3\] " "Net \"ALU_result\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[3\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[2\] " "Net \"ALU_result\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[2\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[1\] " "Net \"ALU_result\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[1\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[0\] " "Net \"ALU_result\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[0\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[31\] " "Net \"ALU_result\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[31\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[30\] " "Net \"ALU_result\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[30\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[29\] " "Net \"ALU_result\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[29\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[28\] " "Net \"ALU_result\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[28\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[27\] " "Net \"ALU_result\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[27\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[26\] " "Net \"ALU_result\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[26\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[25\] " "Net \"ALU_result\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[25\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[24\] " "Net \"ALU_result\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[24\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[23\] " "Net \"ALU_result\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[23\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[22\] " "Net \"ALU_result\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[22\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[21\] " "Net \"ALU_result\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[21\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[20\] " "Net \"ALU_result\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[20\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[19\] " "Net \"ALU_result\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[19\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[18\] " "Net \"ALU_result\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[18\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[17\] " "Net \"ALU_result\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[17\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[16\] " "Net \"ALU_result\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[16\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[15\] " "Net \"ALU_result\[15\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[15\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[14\] " "Net \"ALU_result\[14\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[14\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[13\] " "Net \"ALU_result\[13\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[13\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[12\] " "Net \"ALU_result\[12\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[12\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[11\] " "Net \"ALU_result\[11\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[11\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[10\] " "Net \"ALU_result\[10\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[10\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[9\] " "Net \"ALU_result\[9\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[9\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[8\] " "Net \"ALU_result\[8\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[8\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[7\] " "Net \"ALU_result\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[7\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[6\] " "Net \"ALU_result\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[6\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[5\] " "Net \"ALU_result\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[5\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[4\] " "Net \"ALU_result\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[4\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[3\] " "Net \"ALU_result\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[3\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[2\] " "Net \"ALU_result\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[2\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[1\] " "Net \"ALU_result\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[1\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[0\] " "Net \"ALU_result\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[0\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[31\] " "Net \"ALU_result\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[31\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[30\] " "Net \"ALU_result\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[30\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[29\] " "Net \"ALU_result\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[29\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[28\] " "Net \"ALU_result\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[28\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[27\] " "Net \"ALU_result\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[27\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[26\] " "Net \"ALU_result\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[26\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[25\] " "Net \"ALU_result\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[25\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[24\] " "Net \"ALU_result\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[24\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[23\] " "Net \"ALU_result\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[23\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[22\] " "Net \"ALU_result\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[22\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[21\] " "Net \"ALU_result\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[21\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[20\] " "Net \"ALU_result\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[20\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[19\] " "Net \"ALU_result\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[19\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[18\] " "Net \"ALU_result\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[18\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[17\] " "Net \"ALU_result\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[17\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[16\] " "Net \"ALU_result\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[16\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[15\] " "Net \"ALU_result\[15\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[15\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[14\] " "Net \"ALU_result\[14\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[14\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[13\] " "Net \"ALU_result\[13\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[13\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[12\] " "Net \"ALU_result\[12\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[12\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[11\] " "Net \"ALU_result\[11\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[11\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[10\] " "Net \"ALU_result\[10\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[10\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[9\] " "Net \"ALU_result\[9\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[9\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[8\] " "Net \"ALU_result\[8\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[8\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[7\] " "Net \"ALU_result\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[7\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[6\] " "Net \"ALU_result\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[6\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[5\] " "Net \"ALU_result\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[5\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[4\] " "Net \"ALU_result\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[4\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[3\] " "Net \"ALU_result\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[3\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[2\] " "Net \"ALU_result\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[2\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[1\] " "Net \"ALU_result\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[1\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_result\[0\] " "Net \"ALU_result\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "ALU_result\[0\]" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676111765798 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1676111766030 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_indicator GND " "Pin \"led_indicator\" is stuck at GND" {  } { { "main.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676111766048 "|main|led_indicator"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1676111766048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/output_files/RiscvProcessor.map.smsg " "Generated suppressed messages file D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/output_files/RiscvProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676111766078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676111766137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676111766137 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "main.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676111766157 "|main|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "main.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676111766157 "|main|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1676111766157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676111766157 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676111766157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676111766157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676111766177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 16:06:06 2023 " "Processing ended: Sat Feb 11 16:06:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676111766177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676111766177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676111766177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676111766177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676111767544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676111767544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 16:06:07 2023 " "Processing started: Sat Feb 11 16:06:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676111767544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676111767544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676111767544 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676111767617 ""}
{ "Info" "0" "" "Project  = Project1" {  } {  } 0 0 "Project  = Project1" 0 0 "Fitter" 0 0 1676111767617 ""}
{ "Info" "0" "" "Revision = RiscvProcessor" {  } {  } 0 0 "Revision = RiscvProcessor" 0 0 "Fitter" 0 0 1676111767617 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1676111767656 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RiscvProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RiscvProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676111767656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676111767692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676111767692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676111767692 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676111767763 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676111767773 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676111768144 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676111768144 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676111768144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676111768144 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676111768144 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676111768144 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "main.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676111769237 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "main.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676111769237 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_indicator " "Pin led_indicator not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_indicator } } } { "main.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/main.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_indicator } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676111769237 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1676111769237 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RiscvProcessor.sdc " "Synopsys Design Constraints File file not found: 'RiscvProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676111769449 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676111769449 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1676111769449 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1676111769449 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676111769449 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1676111769449 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676111769449 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676111769449 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676111769449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676111769449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676111769457 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676111769457 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676111769457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676111769457 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676111769457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676111769457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1676111769457 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676111769457 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1676111769459 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1676111769459 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1676111769459 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676111769459 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676111769459 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676111769459 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676111769459 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676111769459 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676111769459 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676111769459 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676111769459 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1676111769459 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1676111769459 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676111769459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676111772744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676111772876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676111772876 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676111773273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676111773273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676111773438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1676111775143 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676111775143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676111775296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1676111775296 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1676111775296 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676111775296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1676111775306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676111775343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676111775577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676111775615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676111775828 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676111776040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/output_files/RiscvProcessor.fit.smsg " "Generated suppressed messages file D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/output_files/RiscvProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676111776895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5068 " "Peak virtual memory: 5068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676111777064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 16:06:17 2023 " "Processing ended: Sat Feb 11 16:06:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676111777064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676111777064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676111777064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676111777064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676111778287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676111778287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 16:06:18 2023 " "Processing started: Sat Feb 11 16:06:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676111778287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676111778287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676111778287 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676111780756 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676111780845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676111781787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 16:06:21 2023 " "Processing ended: Sat Feb 11 16:06:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676111781787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676111781787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676111781787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676111781787 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676111782346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676111783145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676111783145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 16:06:22 2023 " "Processing started: Sat Feb 11 16:06:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676111783145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676111783145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project1 -c RiscvProcessor " "Command: quartus_sta Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676111783145 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1676111783226 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676111783336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676111783336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676111783379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676111783379 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RiscvProcessor.sdc " "Synopsys Design Constraints File file not found: 'RiscvProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1676111783570 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676111783570 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1676111783570 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1676111783570 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1676111783570 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1676111783580 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1676111783580 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1676111783580 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1676111783580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111783580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111783580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111783590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111783590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111783590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111783590 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676111783590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1676111783610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1676111784183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676111784193 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1676111784193 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1676111784193 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1676111784193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784203 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676111784213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676111784293 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1676111784293 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1676111784293 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1676111784293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676111784303 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676111784513 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676111784513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676111784533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 16:06:24 2023 " "Processing ended: Sat Feb 11 16:06:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676111784533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676111784533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676111784533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676111784533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676111785777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676111785777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 16:06:25 2023 " "Processing started: Sat Feb 11 16:06:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676111785777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676111785777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676111785777 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_85c_slow.vho D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_85c_slow.vho in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676111786097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_0c_slow.vho D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_0c_slow.vho in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676111786110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_min_1200mv_0c_fast.vho D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_min_1200mv_0c_fast.vho in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676111786120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor.vho D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor.vho in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676111786130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_85c_vhd_slow.sdo D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_85c_vhd_slow.sdo in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676111786148 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_0c_vhd_slow.sdo D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_0c_vhd_slow.sdo in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676111786158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_min_1200mv_0c_vhd_fast.sdo D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_min_1200mv_0c_vhd_fast.sdo in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676111786169 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_vhd.sdo D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_vhd.sdo in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676111786179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676111786199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 16:06:26 2023 " "Processing ended: Sat Feb 11 16:06:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676111786199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676111786199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676111786199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676111786199 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 189 s " "Quartus II Full Compilation was successful. 0 errors, 189 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676111786769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676111794113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676111794118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 16:06:34 2023 " "Processing started: Sat Feb 11 16:06:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676111794118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1676111794118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Project1 -c RiscvProcessor --netlist_type=sgate " "Command: quartus_npp Project1 -c RiscvProcessor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1676111794118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4447 " "Peak virtual memory: 4447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676111794272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 16:06:34 2023 " "Processing ended: Sat Feb 11 16:06:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676111794272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676111794272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676111794272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1676111794272 ""}
