module UD_COUNTER_TB;
    reg clk, rst, sel;
    wire [3:0] count;

    UD_COUNTER dut (.clk(clk), .rst(rst), .sel(sel), .count(count));

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        rst = 1;
        sel = 1;
        #10
        rst = 0;
        #150;
        rst=1;
        #10
        rst=0;
        sel = 0;
        #190;
        $finish;
    end
endmodule
