// Seed: 2075255954
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri1 id_4,
    output wire id_5,
    input uwire id_6,
    input wand id_7,
    input wire id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    input supply1 id_12,
    input wire id_13,
    input wor id_14,
    output wor id_15,
    input wire id_16,
    input tri id_17,
    input supply0 id_18,
    input tri0 id_19,
    output tri id_20,
    output wire id_21,
    input uwire id_22,
    input wand id_23
);
  bit   id_25;
  wire  id_26;
  logic id_27 = 1;
  logic id_28 = -1;
  always begin : LABEL_0
    id_25 <= id_25;
  end
  assign id_15 = -1 && -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd9,
    parameter id_16 = 32'd54,
    parameter id_8  = 32'd14
) (
    input supply0 id_0,
    input tri id_1,
    output wire id_2,
    output supply1 id_3
    , id_18,
    input wire id_4,
    input wor id_5,
    input tri1 id_6,
    input wor id_7,
    output supply0 _id_8,
    output uwire id_9,
    input wand _id_10[(  1  ==  -1  ) : id_16  ==  -1],
    output tri id_11,
    output wire id_12,
    input wand id_13[id_10 : {  id_8  ,  1  ,  id_10  ,  -1  }],
    input tri id_14,
    input wor id_15,
    input wire _id_16
);
  logic [7:0][-1] id_19, id_20 = -1;
  assign id_2 = 1;
  logic id_21;
  module_0 modCall_1 (
      id_3,
      id_19,
      id_5,
      id_20,
      id_20,
      id_19,
      id_5,
      id_6,
      id_5,
      id_4,
      id_4,
      id_19,
      id_15,
      id_13,
      id_0,
      id_12,
      id_1,
      id_1,
      id_7,
      id_13,
      id_9,
      id_11,
      id_0,
      id_13
  );
  assign id_11.id_19 = -1 - id_7 < id_13;
  wire [1 : {  1  {  -1 'b0 }  }] id_22;
endmodule
