##################
#READ FILE#####
##############
read_file -format sverilog {./MazeRunner.sv ./rst_synch.sv ./IR_intf.sv ./A2D_intf.sv ./SPI_mstr16.sv ./err_compute.sv ./err_compute_DP.sv ./err_compute_SM.sv ./PID.sv ./I_term.sv ./D_term.sv ./cmd_proc.sv ./UART_wrapper.sv ./UART_rcv.sv ./UART_tx.sv ./UART.v ./mtr_drv.sv ./PWM11.sv}

##set current design
set current_design MazeRunner

##create clock and set dont touch
create_clock -name "clk" -period 350 -waveform {0 250} {clk}
set_dont_touch_network [find port clk]

##create collection without clk and without clk and rst_n
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
set prim_in_no_rst [remove_from_collection [copy_collection $prim_inputs] [find port rst_n]]

##set input delay and set drive strength
set_input_delay -clock clk .5 [copy_collection $prim_inputs]
set_driving_cell -lib_cell NAND2X2_RVT  -library saed32rvt_tt0p85v25c [copy_collection $prim_in_no_rst]

##set output delay
set_output_delay -clock clk .5 [all_outputs]

##defines load on outputs
set_load 0.1 [all_outputs]

##set max transition time
set_max_transition 0.15 [current_design]

##emplys the synopsys 32 nm wire load model for a block of size 16000 sq microns
set_wire_load_model -name 16000 -library saed32rvt_tt0p85v25c

##compile flatten and compile
compile -map_effort high
ungroup –all -flatten
compile -map_effort high

##report timing delay max, min, and report area
report_timing -delay max
report_timing -delay min
report_area


##writes out the gate level verilog netlist and SDC file
write -format verilog MazeRunner -output MazeRunner.vg
write_sdc MazeRunner.sdc