INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GINGINEERING/EECS31/FA/FA.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GINGINEERING/EECS31/FA/FA.srcs/sim_1/new/FA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FA
