/**
 *
   Airgo Networks, Inc proprietary.
   All Rights Reserved, Copyright 2005
   This program is the confidential and proprietary product of Airgo Networks Inc.
   Any Unauthorized use, reproduction or transfer of this program is strictly prohibited.


   testNovaRegs.c: complete nova register list with strings associated with register addresses, useful for testing.
   Author:  Mark Nelson
   Date:    5/9/05

   History -
   Date        Modified by              Modification Information
  --------------------------------------------------------------------------

 */
#include "ani_assert.h"
#include <string.h>
#include "sys_api.h"
#include "testNovaRegs.h"





#ifdef ANI_PHY_DEBUG
const tRegDumpType regDumpList[NUM_ALL_REGS] =
{
    { "AGC_TH_D0_A_REG",                                                      AGC_TH_D0_A_REG                                                           },
    { "AGC_TH_D0_A_LOW_REG",                                                  AGC_TH_D0_A_LOW_REG                                                       },
    { "AGC_TH_D0_B_REG",                                                      AGC_TH_D0_B_REG                                                           },
    { "AGC_D_UNSATURATED_REG",                                                AGC_D_UNSATURATED_REG                                                     },
    { "AGC_D_SATURATED_REG",                                                  AGC_D_SATURATED_REG                                                       },
    { "AGC_D_FIRANDCAL_REG",                                                  AGC_D_FIRANDCAL_REG                                                       },
    { "AGC_D_AGC_A_REG",                                                      AGC_D_AGC_A_REG                                                           },
    { "AGC_D_AGC_B_REG",                                                      AGC_D_AGC_B_REG                                                           },
    { "AGC_INIT_GAIN_REG",                                                    AGC_INIT_GAIN_REG                                                         },
    { "AGC_TH_NO_SIGNAL_REG",                                                 AGC_TH_NO_SIGNAL_REG                                                      },
    { "AGC_COARSE_STEP_REG",                                                  AGC_COARSE_STEP_REG                                                       },
    { "AGC_SIFS_TIME_A_REG",                                                  AGC_SIFS_TIME_A_REG                                                       },
#ifdef FIXME_GEN5
    { "AGC_SIFS_TIME_TITAN40_REG",                                            AGC_SIFS_TIME_TITAN40_REG                                                 },
#endif
    { "AGC_SIFS_TIME_B_REG",                                                  AGC_SIFS_TIME_B_REG                                                       },
    { "AGC_CW_DETECT_REG",                                                    AGC_CW_DETECT_REG                                                         },
    { "AGC_TARGET_BO_ACTIVE_REG",                                             AGC_TARGET_BO_ACTIVE_REG                                                  },
    { "AGC_TARGET_BO_INACTIVE_REG",                                           AGC_TARGET_BO_INACTIVE_REG                                                },
    { "AGC_DIS_MODE_REG",                                                     AGC_DIS_MODE_REG                                                          },
    { "AGC_N_LISTEN_REG",                                                     AGC_N_LISTEN_REG                                                          },
    { "AGC_N_ACTIVE_REG",                                                     AGC_N_ACTIVE_REG                                                          },
    { "AGC_N_MEASURE_REG",                                                    AGC_N_MEASURE_REG                                                         },
    { "AGC_N_CAPTURE_REG",                                                    AGC_N_CAPTURE_REG                                                         },
    { "AGC_TH_CAP_A_REG",                                                     AGC_TH_CAP_A_REG                                                          },
    { "AGC_TH_CAP_B_REG",                                                     AGC_TH_CAP_B_REG                                                          },
    { "AGC_TH_CAP_RXA_REG",                                                   AGC_TH_CAP_RXA_REG                                                        },
    { "AGC_TH_CAP_RXB_REG",                                                   AGC_TH_CAP_RXB_REG                                                        },
    { "AGC_TH_EOP_LVL_DROP_REG",                                              AGC_TH_EOP_LVL_DROP_REG                                                   },
    { "AGC_TH_PIP_PWR_JUMP_REG",                                              AGC_TH_PIP_PWR_JUMP_REG                                                   },
    { "AGC_GAINSET0_REG",                                                     AGC_GAINSET0_REG                                                          },
    { "AGC_GAINSET1_REG",                                                     AGC_GAINSET1_REG                                                          },
    { "AGC_GAINSET2_REG",                                                     AGC_GAINSET2_REG                                                          },
    { "AGC_MAX_RX_TIME_A_REG",                                                AGC_MAX_RX_TIME_A_REG                                                     },
    { "AGC_MAX_RX_TIME_B_REG",                                                AGC_MAX_RX_TIME_B_REG                                                     },
    { "AGC_CORR_TIME_REG",                                                    AGC_CORR_TIME_REG                                                         },
    { "AGC_AGC_RESET_REG",                                                    AGC_AGC_RESET_REG                                                         },
    { "AGC_CHANNEL_FREQ_REG",                                                 AGC_CHANNEL_FREQ_REG                                                      },
#ifdef FIXME_GEN5    
    { "AGC_RSSI0_REG",                                                        AGC_RSSI0_REG                                                             },
    { "AGC_RSSI1_REG",                                                        AGC_RSSI1_REG                                                             },
    { "AGC_RSSI2_REG",                                                        AGC_RSSI2_REG                                                             },
#endif    
    { "AGC_TH_SIGNAL_HIGH_REG",                                               AGC_TH_SIGNAL_HIGH_REG                                                    },
    { "AGC_TH_SIGNAL_LOW_REG",                                                AGC_TH_SIGNAL_LOW_REG                                                     },
    { "AGC_TH_CORR_DROP_REG",                                                 AGC_TH_CORR_DROP_REG                                                      },
    { "AGC_TH_CD_REG",                                                        AGC_TH_CD_REG                                                             },
    { "AGC_TH_CS_REG",                                                        AGC_TH_CS_REG                                                             },
    { "AGC_TH_EDET_REG",                                                      AGC_TH_EDET_REG                                                           },
    { "AGC_CCA_MODE_REG",                                                     AGC_CCA_MODE_REG                                                          },
    { "AGC_MAX_POWER_DIFF_REG",                                               AGC_MAX_POWER_DIFF_REG                                                    },
    { "AGC_SAMPLE_ADC_I0_REG",                                                AGC_SAMPLE_ADC_I0_REG                                                     },
    { "AGC_SAMPLE_ADC_Q0_REG",                                                AGC_SAMPLE_ADC_Q0_REG                                                     },
    { "AGC_SAMPLE_ADC_I1_REG",                                                AGC_SAMPLE_ADC_I1_REG                                                     },
    { "AGC_SAMPLE_ADC_Q1_REG",                                                AGC_SAMPLE_ADC_Q1_REG                                                     },
    { "AGC_SAMPLE_ADC_I2_REG",                                                AGC_SAMPLE_ADC_I2_REG                                                     },
    { "AGC_SAMPLE_ADC_Q2_REG",                                                AGC_SAMPLE_ADC_Q2_REG                                                     },
    { "AGC_TRANSITION_COUNT0_EN_REG",                                         AGC_TRANSITION_COUNT0_EN_REG                                              },
    { "AGC_TRANSITION_COUNT1_EN_REG",                                         AGC_TRANSITION_COUNT1_EN_REG                                              },
    { "AGC_TRANSITION_COUNT2_EN_REG",                                         AGC_TRANSITION_COUNT2_EN_REG                                              },
    { "AGC_TRANSITION_COUNT3_EN_REG",                                         AGC_TRANSITION_COUNT3_EN_REG                                              },
    { "AGC_TRANSITION_COUNT4_EN_REG",                                         AGC_TRANSITION_COUNT4_EN_REG                                              },
    { "AGC_TRANSITION_COUNT5_EN_REG",                                         AGC_TRANSITION_COUNT5_EN_REG                                              },
    { "AGC_TRANSITION_COUNT6_EN_REG",                                         AGC_TRANSITION_COUNT6_EN_REG                                              },
    { "AGC_TRANSITION_COUNT7_EN_REG",                                         AGC_TRANSITION_COUNT7_EN_REG                                              },
    { "AGC_TRANSITION_COUNT0_REG",                                            AGC_TRANSITION_COUNT0_REG                                                 },
    { "AGC_TRANSITION_COUNT1_REG",                                            AGC_TRANSITION_COUNT1_REG                                                 },
    { "AGC_TRANSITION_COUNT2_REG",                                            AGC_TRANSITION_COUNT2_REG                                                 },
    { "AGC_TRANSITION_COUNT3_REG",                                            AGC_TRANSITION_COUNT3_REG                                                 },
    { "AGC_TRANSITION_COUNT4_REG",                                            AGC_TRANSITION_COUNT4_REG                                                 },
    { "AGC_TRANSITION_COUNT5_REG",                                            AGC_TRANSITION_COUNT5_REG                                                 },
    { "AGC_TRANSITION_COUNT6_REG",                                            AGC_TRANSITION_COUNT6_REG                                                 },
    { "AGC_TRANSITION_COUNT7_REG",                                            AGC_TRANSITION_COUNT7_REG                                                 },
    { "AGC_TESTBUS_REG",                                                      AGC_TESTBUS_REG                                                           },
    { "AGC_CONFIG_XBAR_REG",                                                  AGC_CONFIG_XBAR_REG                                                       },
#ifdef FIXME_GEN5    
    { "AGC_ANTCONFIG_REG",                                                    AGC_ANTCONFIG_REG                                                         },
#endif    
    { "AGC_PHY_VERSION_REG",                                                  AGC_PHY_VERSION_REG                                                       },
    { "AGC_TH_JUMP_REG",                                                      AGC_TH_JUMP_REG                                                           },
    { "AGC_TH_POWER_REG",                                                     AGC_TH_POWER_REG                                                          },
    { "AGC_TH_POWER_CLIP_REG",                                                AGC_TH_POWER_CLIP_REG                                                     },
    { "AGC_FORCE_GCCLK_REG",                                                  AGC_FORCE_GCCLK_REG                                                       },
    { "AGC_GAINSET_WRITE_REG",                                                AGC_GAINSET_WRITE_REG                                                     },
    { "AGC_TH_D0_B_TF_EST_REG",                                               AGC_TH_D0_B_TF_EST_REG                                                    },
#ifdef FIXME_GEN5    
    { "AGC_TH_RXB_PWR_LOW_REG",                                               AGC_TH_RXB_PWR_LOW_REG                                                    },
#endif    
    { "AGC_RX_EADAC_MODE_REG",                                                AGC_RX_EADAC_MODE_REG                                                     },
    { "AGC_RDET_RSSI_THRESHOLD_REG",                                          AGC_RDET_RSSI_THRESHOLD_REG                                               },
    { "AGC_RDET_MIN_IAT_WRITE_REG",                                           AGC_RDET_MIN_IAT_WRITE_REG                                                },
    { "AGC_RDET_MAX_IAT_WRITE_REG",                                           AGC_RDET_MAX_IAT_WRITE_REG                                                },
    { "AGC_RDET_PULSE_WIDTH_MARGIN_WRITE_REG",                                AGC_RDET_PULSE_WIDTH_MARGIN_WRITE_REG                                     },
    { "AGC_RDET_MIN_PULSE_TRAIN_COUNT1_WRITE_REG",                            AGC_RDET_MIN_PULSE_TRAIN_COUNT1_WRITE_REG                                 },
    { "AGC_RDET_MIN_PULSE_TRAIN_COUNT2_WRITE_REG",                            AGC_RDET_MIN_PULSE_TRAIN_COUNT2_WRITE_REG                                 },
    { "AGC_RDET_MIN_PULSE_TRAIN_COUNT3_WRITE_REG",                            AGC_RDET_MIN_PULSE_TRAIN_COUNT3_WRITE_REG                                 },
    { "AGC_RDET_MIN_PULSE_TRAIN_COUNT4_WRITE_REG",                            AGC_RDET_MIN_PULSE_TRAIN_COUNT4_WRITE_REG                                 },
    { "AGC_RDET_MIN_RADAR_PULSE_WIDTH_WRITE_REG",                             AGC_RDET_MIN_RADAR_PULSE_WIDTH_WRITE_REG                                  },
    { "AGC_RDET_MAX_RADAR_PULSE_WIDTH_WRITE_REG",                             AGC_RDET_MAX_RADAR_PULSE_WIDTH_WRITE_REG                                  },
    { "AGC_RDET_MIN_IAT_READ_REG",                                            AGC_RDET_MIN_IAT_READ_REG                                                 },
    { "AGC_RDET_MAX_IAT_READ_REG",                                            AGC_RDET_MAX_IAT_READ_REG                                                 },
    { "AGC_RDET_PULSE_WIDTH_MARGIN_READ_REG",                                 AGC_RDET_PULSE_WIDTH_MARGIN_READ_REG                                      },
    { "AGC_RDET_MIN_PULSE_TRAIN_COUNT1_READ_REG",                             AGC_RDET_MIN_PULSE_TRAIN_COUNT1_READ_REG                                  },
    { "AGC_RDET_MIN_PULSE_TRAIN_COUNT2_READ_REG",                             AGC_RDET_MIN_PULSE_TRAIN_COUNT2_READ_REG                                  },
    { "AGC_RDET_MIN_PULSE_TRAIN_COUNT3_READ_REG",                             AGC_RDET_MIN_PULSE_TRAIN_COUNT3_READ_REG                                  },
    { "AGC_RDET_MIN_PULSE_TRAIN_COUNT4_READ_REG",                             AGC_RDET_MIN_PULSE_TRAIN_COUNT4_READ_REG                                  },
    { "AGC_RDET_MIN_RADAR_PULSE_WIDTH_READ_REG",                              AGC_RDET_MIN_RADAR_PULSE_WIDTH_READ_REG                                   },
    { "AGC_RDET_MAX_RADAR_PULSE_WIDTH_READ_REG",                              AGC_RDET_MAX_RADAR_PULSE_WIDTH_READ_REG                                   },
    { "AGC_RDET_RESET_REG",                                                   AGC_RDET_RESET_REG                                                        },
    { "AGC_RDET_RADAR_DETECTED_REG",                                          AGC_RDET_RADAR_DETECTED_REG                                               },
    { "AGC_RDET_PULSEWIDTH_REG",                                              AGC_RDET_PULSEWIDTH_REG                                                   },
    { "AGC_RDET_NUM_DETECTED_REG",                                            AGC_RDET_NUM_DETECTED_REG                                                 },
    { "AGC_RDET_MEASUREMENT_DELAY_REG",                                       AGC_RDET_MEASUREMENT_DELAY_REG                                            },
    { "AGC_RDET_FLAG_RESET_REG",                                              AGC_RDET_FLAG_RESET_REG                                                   },
    { "AGC_RX_OVERRIDE_REG",                                                  AGC_RX_OVERRIDE_REG                                                       },
    { "AGC_AGC_WATCHDOG_TIMEOUT_IDLE_REG",                                    AGC_AGC_WATCHDOG_TIMEOUT_IDLE_REG                                         },
    { "AGC_AGC_WATCHDOG_TIMEOUT_GAIN_SETTLE_REG",                             AGC_AGC_WATCHDOG_TIMEOUT_GAIN_SETTLE_REG                                  },
    { "AGC_AGC_WATCHDOG_TIMEOUT_FIRCAL_DELAY_REG",                            AGC_AGC_WATCHDOG_TIMEOUT_FIRCAL_DELAY_REG                                 },
    { "AGC_AGC_WATCHDOG_TIMEOUT_CORR_REG",                                    AGC_AGC_WATCHDOG_TIMEOUT_CORR_REG                                         },
    { "AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_A_REG",                              AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_A_REG                                   },
    { "AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_B_REG",                              AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_B_REG                                   },
#ifdef FIXME_GEN5    
    { "AGC_AGC_WATCHDOG_TIMEOUT_2NDSTS_MEAS_REG",                             AGC_AGC_WATCHDOG_TIMEOUT_2NDSTS_MEAS_REG                                  },
#endif
    { "AGC_AGC_WATCHDOG_TIMEOUT_TF_EST_REG",                                  AGC_AGC_WATCHDOG_TIMEOUT_TF_EST_REG                                       },
    { "AGC_AGC_WATCHDOG_TIMEOUT_WAIT_A_REG",                                  AGC_AGC_WATCHDOG_TIMEOUT_WAIT_A_REG                                       },
    { "AGC_AGC_WATCHDOG_TIMEOUT_WAIT_B_REG",                                  AGC_AGC_WATCHDOG_TIMEOUT_WAIT_B_REG                                       },
#ifdef FIXME_GEN5    
    { "AGC_AGC_WATCHDOG_TIMEOUT_RX_A_REG",                                    AGC_AGC_WATCHDOG_TIMEOUT_RX_A_REG                                         },
    { "AGC_AGC_WATCHDOG_TIMEOUT_RX_B_REG",                                    AGC_AGC_WATCHDOG_TIMEOUT_RX_B_REG                                         },
#endif    
    { "AGC_AGC_WATCHDOG_TIMEOUT_WAIT_SIFS_REG",                               AGC_AGC_WATCHDOG_TIMEOUT_WAIT_SIFS_REG                                    },
    { "AGC_AGC_WATCHDOG_TIMEOUT_CAP_A_REG",                                   AGC_AGC_WATCHDOG_TIMEOUT_CAP_A_REG                                        },
    { "AGC_AGC_WATCHDOG_TIMEOUT_CAP_B_REG",                                   AGC_AGC_WATCHDOG_TIMEOUT_CAP_B_REG                                        },
    { "AGC_AGC_WATCHDOG_TIMEOUT_WAIT_EOP_REG",                                AGC_AGC_WATCHDOG_TIMEOUT_WAIT_EOP_REG                                     },
    { "AGC_TH_CW_LOW_REG",                                                    AGC_TH_CW_LOW_REG                                                         },
    { "AGC_TH_CW_HIGH_REG",                                                   AGC_TH_CW_HIGH_REG                                                        },
    { "AGC_TH_CW_RSSI_REG",                                                   AGC_TH_CW_RSSI_REG                                                        },
    { "AGC_CW_NOTCH_TIMEOUT_REG",                                             AGC_CW_NOTCH_TIMEOUT_REG                                                  },
#ifdef FIXME_GEN5    
    { "AGC_TH_D0_DBL_REG",                                                    AGC_TH_D0_DBL_REG                                                         },
    { "AGC_TH_D0_DBL_LOW_REG",                                                AGC_TH_D0_DBL_LOW_REG                                                     },
#endif    
    { "AGC_BANDWIDTH_CONFIG_REG",                                             AGC_BANDWIDTH_CONFIG_REG                                                  },
    { "AGC_CLIP_COUNT_REG",                                                   AGC_CLIP_COUNT_REG                                                        },
    { "AGC_TIMEOUT_STATE_REG",                                                AGC_TIMEOUT_STATE_REG                                                     },
    { "AGC_WATCHDOG_MASK_REG",                                                AGC_WATCHDOG_MASK_REG                                                     },
    { "AGC_ADC_RSSI0_REG",                                                    AGC_ADC_RSSI0_REG                                                         },
    { "AGC_ADC_RSSI1_REG",                                                    AGC_ADC_RSSI1_REG                                                         },
    { "AGC_ADC_RSSI2_REG",                                                    AGC_ADC_RSSI2_REG                                                         },
    { "AGC_TH_MAXCORAB_REG",                                                  AGC_TH_MAXCORAB_REG                                                       },
    { "AGC_GAIN_LUT_PROGRAM_REG",                                             AGC_GAIN_LUT_PROGRAM_REG                                                  },
    { "AGC_SAT_STEP_REG",                                                     AGC_SAT_STEP_REG                                                          },
    { "AGC_MAX_GAIN_REG",                                                     AGC_MAX_GAIN_REG                                                          },
    { "AGC_TRIGGER_DELAY_REG",                                                AGC_TRIGGER_DELAY_REG                                                     },
    { "AGC_SAT_DELAY_REG",                                                    AGC_SAT_DELAY_REG                                                         },
    { "AGC_TH_CLIP_HIGH_REG",                                                 AGC_TH_CLIP_HIGH_REG                                                      },
    { "AGC_TH_CLIP_LOW_REG",                                                  AGC_TH_CLIP_LOW_REG                                                       },
    { "AGC_SAT_COUNT_REG",                                                    AGC_SAT_COUNT_REG                                                         },
    { "AGC_PWR_NOTCH_ALPHA1_REG",                                             AGC_PWR_NOTCH_ALPHA1_REG                                                  },
    { "AGC_PWR_NOTCH_ALPHA2_REG",                                             AGC_PWR_NOTCH_ALPHA2_REG                                                  },
    { "AGC_PWR_NOTCH_T_ALPHA_REG",                                            AGC_PWR_NOTCH_T_ALPHA_REG                                                 },
    { "AGC_TH_D0_11N_REG",                                                    AGC_TH_D0_11N_REG                                                         },
    { "AGC_C11B_REG",                                                         AGC_C11B_REG                                                              },
#ifdef FIXME_GEN5    
    { "AGC_TH_MAXCORDBL_REG",                                                 AGC_TH_MAXCORDBL_REG                                                      },
    { "AGC_TH_MAXCORDBLN_REG",                                                AGC_TH_MAXCORDBLN_REG                                                     },
#endif    
    { "AGC_TH_MAXCORA_REG",                                                   AGC_TH_MAXCORA_REG                                                        },
    { "AGC_TH_MAXCORBA_REG",                                                  AGC_TH_MAXCORBA_REG                                                       },
    { "AGC_TH_MAXCOR11N40_REG",                                               AGC_TH_MAXCOR11N40_REG                                                    },
    { "AGC_TH_MAXCORN_REG",                                                   AGC_TH_MAXCORN_REG                                                        },
    { "AGC_C11BP_REG",                                                        AGC_C11BP_REG                                                             },
    { "AGC_TH_D0_11N_LOW_REG",                                                AGC_TH_D0_11N_LOW_REG                                                     },
#ifdef FIXME_GEN5    
    { "AGC_TH_MAXCORDBLB_REG",                                                AGC_TH_MAXCORDBLB_REG                                                     },
#endif    
    { "AGC_STS2_MODE_REG",                                                    AGC_STS2_MODE_REG                                                         },
    { "AGC_D_MEAS1_REG",                                                      AGC_D_MEAS1_REG                                                           },
    { "AGC_D_MEAS2_REG",                                                      AGC_D_MEAS2_REG                                                           },
    { "AGC_ALL_RX_ON_TIME_REG",                                               AGC_ALL_RX_ON_TIME_REG                                                    },
    { "AGC_CW_MODE_DELAY_REG",                                                AGC_CW_MODE_DELAY_REG                                                     },
    { "AGC_RSSI_THRESHOLD_CLIPPED_REG",                                       AGC_RSSI_THRESHOLD_CLIPPED_REG                                            },
    { "AGC_MAX_GAIN_REF_REG",                                                 AGC_MAX_GAIN_REF_REG                                                      },
    { "AGC_GAIN_OFFSET0_REG",                                                 AGC_GAIN_OFFSET0_REG                                                      },
    { "AGC_GAIN_OFFSET1_REG",                                                 AGC_GAIN_OFFSET1_REG                                                      },
    { "AGC_GAIN_OFFSET2_REG",                                                 AGC_GAIN_OFFSET2_REG                                                      },
    { "AGC_ACI_DETECT_TH_REG",                                                AGC_ACI_DETECT_TH_REG                                                     },
    { "AGC_CW_PULSE_WIDTH_REG",                                               AGC_CW_PULSE_WIDTH_REG                                                    },
    { "AGC_CW_RADAR_REG",                                                     AGC_CW_RADAR_REG                                                          },
    { "AGC_CCA_PKTDET40_REG",                                                 AGC_CCA_PKTDET40_REG                                                      },
    { "AGC_CCA_PKTDET20_REG",                                                 AGC_CCA_PKTDET20_REG                                                      },
    { "AGC_GAINLUTRAM_MREG",                                                  AGC_GAINLUTRAM_MREG                                                       },
    { "BMU_CONTROL_REG",                                                      BMU_CONTROL_REG                                                           },
    { "BMU_ERR_INTR_STATUS_REG",                                              BMU_ERR_INTR_STATUS_REG                                                   },
    { "BMU_ERR_INTR_ENABLE_REG",                                              BMU_ERR_INTR_ENABLE_REG                                                   },
    { "BMU_ERR_INT_ADDR_REG",                                                 BMU_ERR_INT_ADDR_REG                                                      },
    { "BMU_ERR_INT_WDATA_REG",                                                BMU_ERR_INT_WDATA_REG                                                     },
    { "BMU_BD_PDU_THRESHOLD0_REG",                                            BMU_BD_PDU_THRESHOLD0_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD1_REG",                                            BMU_BD_PDU_THRESHOLD1_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD2_REG",                                            BMU_BD_PDU_THRESHOLD2_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD3_REG",                                            BMU_BD_PDU_THRESHOLD3_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD4_REG",                                            BMU_BD_PDU_THRESHOLD4_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD5_REG",                                            BMU_BD_PDU_THRESHOLD5_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD6_REG",                                            BMU_BD_PDU_THRESHOLD6_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD7_REG",                                            BMU_BD_PDU_THRESHOLD7_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD8_REG",                                            BMU_BD_PDU_THRESHOLD8_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD9_REG",                                            BMU_BD_PDU_THRESHOLD9_REG                                                 },
    { "BMU_BD_PDU_THRESHOLD10_REG",                                           BMU_BD_PDU_THRESHOLD10_REG                                                },
    { "BMU_BD_PDU_RESERVED0_REG",                                             BMU_BD_PDU_RESERVED0_REG                                                  },
    { "BMU_BD_PDU_RESERVED1_REG",                                             BMU_BD_PDU_RESERVED1_REG                                                  },
    { "BMU_BD_PDU_RESERVED2_REG",                                             BMU_BD_PDU_RESERVED2_REG                                                  },
    { "BMU_BD_PDU_RESERVED3_REG",                                             BMU_BD_PDU_RESERVED3_REG                                                  },
    { "BMU_BD_PDU_RESERVED4_REG",                                             BMU_BD_PDU_RESERVED4_REG                                                  },
    { "BMU_BD_PDU_RESERVED5_REG",                                             BMU_BD_PDU_RESERVED5_REG                                                  },
    { "BMU_BD_PDU_RESERVED6_REG",                                             BMU_BD_PDU_RESERVED6_REG                                                  },
    { "BMU_BD_PDU_RESERVED7_REG",                                             BMU_BD_PDU_RESERVED7_REG                                                  },
    { "BMU_BD_PDU_RESERVED8_REG",                                             BMU_BD_PDU_RESERVED8_REG                                                  },
    { "BMU_BD_PDU_RESERVED9_REG",                                             BMU_BD_PDU_RESERVED9_REG                                                  },
    { "BMU_BD_PDU_RESERVED10_REG",                                            BMU_BD_PDU_RESERVED10_REG                                                 },
    { "BMU_WQ_ENABLE_REG",                                                    BMU_WQ_ENABLE_REG                                                         },
    { "BMU_DPU_WQ_ASSIGNMENT_REG",                                            BMU_DPU_WQ_ASSIGNMENT_REG                                                 },
    { "BMU_TEST_CTRL_REG",                                                    BMU_TEST_CTRL_REG                                                         },
    { "BMU_TEST_OUT_LOW_REG",                                                 BMU_TEST_OUT_LOW_REG                                                      },
    { "BMU_TEST_OUT_HIGH_REG",                                                BMU_TEST_OUT_HIGH_REG                                                     },
    { "BMU_GAS_CONFIGURATION_REG",                                            BMU_GAS_CONFIGURATION_REG                                                 },
    { "BMU_AVAILABLE_BD_PDU_AFTER_RSV_REG",                                   BMU_AVAILABLE_BD_PDU_AFTER_RSV_REG                                        },
    { "BMU_CONTROL2_REG",                                                     BMU_CONTROL2_REG                                                          },
    { "BMU_DISABLE_WQ_DA_REG",                                                BMU_DISABLE_WQ_DA_REG                                                     },
    { "BMU_DISABLE_BD_PDU_AVAIL_REG",                                         BMU_DISABLE_BD_PDU_AVAIL_REG                                              },
    { "BMU_LAST_FOUR_POP_TRACE_CONTROL_REG",                                  BMU_LAST_FOUR_POP_TRACE_CONTROL_REG                                       },
    { "BMU_POP_CMD_TRACE_BD_INDEX0_REG",                                      BMU_POP_CMD_TRACE_BD_INDEX0_REG                                           },
    { "BMU_POP_CMD_TRACE_BD_INDEX1_REG",                                      BMU_POP_CMD_TRACE_BD_INDEX1_REG                                           },
    { "BMU_POP_CMD_TRACE_BD_INDEX2_REG",                                      BMU_POP_CMD_TRACE_BD_INDEX2_REG                                           },
    { "BMU_POP_CMD_TRACE_BD_INDEX3_REG",                                      BMU_POP_CMD_TRACE_BD_INDEX3_REG                                           },
    { "BMU_BMU_DBGC_TRACE_ADDR_REG",                                          BMU_BMU_DBGC_TRACE_ADDR_REG                                               },
    { "BMU_BMU_INTERNAL_MEM_TRACE_ADDR_REG",                                  BMU_BMU_INTERNAL_MEM_TRACE_ADDR_REG                                       },
    { "BMU_RELEASE_ERROR_DETAILS_REG",                                        BMU_RELEASE_ERROR_DETAILS_REG                                             },
    { "BMU_RELEASE_ERROR_DETAILS_LOW_REG",                                    BMU_RELEASE_ERROR_DETAILS_LOW_REG                                         },
    { "BMU_RELEASE_ERROR_DETAILS_HIGH_REG",                                   BMU_RELEASE_ERROR_DETAILS_HIGH_REG                                        },
    { "BMU_RELEASE_FIFO_ENTRIES_REG",                                         BMU_RELEASE_FIFO_ENTRIES_REG                                              },
    { "BMU_LAST_BD_PREFETCH_HEAD_REG",                                        BMU_LAST_BD_PREFETCH_HEAD_REG                                             },
    { "BMU_BD_PREFETCH_HEAD_BD_LINK_REG",                                     BMU_BD_PREFETCH_HEAD_BD_LINK_REG                                          },
    { "BMU_BMU_PUSH_INTEGRITY_ERR_BD_INDEX_REG",                              BMU_BMU_PUSH_INTEGRITY_ERR_BD_INDEX_REG                                   },
    { "BMU_BMU_WATCHDOG_TIMEOUT_TIME_REG",                                    BMU_BMU_WATCHDOG_TIMEOUT_TIME_REG                                         },
    { "BMU_BMU_SM_STATES_ON_ERROR_LOW_REG",                                   BMU_BMU_SM_STATES_ON_ERROR_LOW_REG                                        },
    { "BMU_BMU_SM_STATES_ON_ERROR_HIGH_REG",                                  BMU_BMU_SM_STATES_ON_ERROR_HIGH_REG                                       },
    { "BMU_BMU_PREFETCH_ERROR_DETAILS_REG",                                   BMU_BMU_PREFETCH_ERROR_DETAILS_REG                                        },
    { "BMU_CONTROL3_REG",                                                     BMU_CONTROL3_REG                                                          },
    { "BMU_CONTROL4_REG",                                                     BMU_CONTROL4_REG                                                          },
    { "BMU_DPU_RSV_STATUS_REG",                                               BMU_DPU_RSV_STATUS_REG                                                    },
    { "BMU_RECEIVE_DEBUG_CONTROL_REG",                                        BMU_RECEIVE_DEBUG_CONTROL_REG                                             },
    { "BMU_RESERVED_REG",                                                     BMU_RESERVED_REG                                                          },
    { "BTCF_BTCF_CONFIG_REG",                                                 BTCF_BTCF_CONFIG_REG                                                      },
    { "BTCF_BTCFMIN_REG",                                                     BTCF_BTCFMIN_REG                                                          },
    { "BTCF_PWRMIN_REG",                                                      BTCF_PWRMIN_REG                                                           },
    { "BTCF_OFFSETMIN_REG",                                                   BTCF_OFFSETMIN_REG                                                        },
    { "BTCF_D64MEM_MREG",                                                     BTCF_D64MEM_MREG                                                          },
    { "BTCF_D80CORRMEM_MREG",                                                 BTCF_D80CORRMEM_MREG                                                      },
    { "BTCF_D80PWRMEM_MREG",                                                  BTCF_D80PWRMEM_MREG                                                       },
    { "CAHB_CAHB_RXP_PL_REG",                                                 CAHB_CAHB_RXP_PL_REG                                                      },
    { "CAHB_CAHB_MCPU_PL_REG",                                                CAHB_CAHB_MCPU_PL_REG                                                     },
    { "CAHB_CAHB_DPU_PL_REG",                                                 CAHB_CAHB_DPU_PL_REG                                                      },
    { "CAHB_CAHB_CBRM_PL_REG",                                                CAHB_CAHB_CBRM_PL_REG                                                     },
    { "CAHB_CAHB_DFLT_MST_REG",                                               CAHB_CAHB_DFLT_MST_REG                                                    },
    { "CAHB_CAHB_VERSION_REG",                                                CAHB_CAHB_VERSION_REG                                                     },
    { "CAL_CALMODE_REG",                                                      CAL_CALMODE_REG                                                           },
    { "CAL_MEASURE_REG",                                                      CAL_MEASURE_REG                                                           },
    { "CAL_CHAIN_SEL_REG",                                                    CAL_CHAIN_SEL_REG                                                         },
    { "CAL_LENGTH_REG",                                                       CAL_LENGTH_REG                                                            },
    { "CAL_DCO_THRESHOLD_REG",                                                CAL_DCO_THRESHOLD_REG                                                     },
    { "CAL_DCTIMER1_REG",                                                     CAL_DCTIMER1_REG                                                          },
    { "CAL_DCTIMER2_REG",                                                     CAL_DCTIMER2_REG                                                          },
    { "CAL_DCOFFSET_REG",                                                     CAL_DCOFFSET_REG                                                          },
    { "CAL_CLR_DCOFFSET_REG",                                                 CAL_CLR_DCOFFSET_REG                                                      },
    { "CAL_CHN0_DCO_OVR_REG",                                                 CAL_CHN0_DCO_OVR_REG                                                      },
    { "CAL_CHN1_DCO_OVR_REG",                                                 CAL_CHN1_DCO_OVR_REG                                                      },
    { "CAL_CHN2_DCO_OVR_REG",                                                 CAL_CHN2_DCO_OVR_REG                                                      },
    { "CAL_STATUS_REG",                                                       CAL_STATUS_REG                                                            },
    { "CAL_OVERRIDE_REG",                                                     CAL_OVERRIDE_REG                                                          },
    { "CAL_AIEST_REG",                                                        CAL_AIEST_REG                                                             },
    { "CAL_IQ_CORR_MODE_REG",                                                 CAL_IQ_CORR_MODE_REG                                                      },
    { "CAL_BARAM_MREG",                                                       CAL_BARAM_MREG                                                            },
    { "CAL_IQ_CORR_COEFF_MEM_MREG",                                           CAL_IQ_CORR_COEFF_MEM_MREG                                                },
    { "CHE_SUB_MODULE_OFF_REG",                                               CHE_SUB_MODULE_OFF_REG                                                    },
#ifdef FIXME_GEN5    
    { "CHE_AMIMO_DETECT_CFG_REG",                                             CHE_AMIMO_DETECT_CFG_REG                                                  },
    { "CHE_TRUNC_CFG_1_11N_REG",                                              CHE_TRUNC_CFG_1_11N_REG                                                   },
    { "CHE_TRUNC_CFG_1_AMIMO_REG",                                            CHE_TRUNC_CFG_1_AMIMO_REG                                                 },
    { "CHE_TRUNC_CFG_2_11N_REG",                                              CHE_TRUNC_CFG_2_11N_REG                                                   },
    { "CHE_TRUNC_CFG_2_AMIMO_REG",                                            CHE_TRUNC_CFG_2_AMIMO_REG                                                 },
    { "CHE_TRUNC_CFG_3_11N_REG",                                              CHE_TRUNC_CFG_3_11N_REG                                                   },
    { "CHE_TRUNC_CFG_3_AMIMO_REG",                                            CHE_TRUNC_CFG_3_AMIMO_REG                                                 },
    { "CHE_TRUNC_CFG_4_11N_REG",                                              CHE_TRUNC_CFG_4_11N_REG                                                   },
    { "CHE_TRUNC_CFG_4_AMIMO_REG",                                            CHE_TRUNC_CFG_4_AMIMO_REG                                                 },
#endif    
    { "CHE_BET_CFG_REG",                                                      CHE_BET_CFG_REG                                                           },
    { "CHE_PKT_COUNT_20_REG",                                                 CHE_PKT_COUNT_20_REG                                                      },
#ifdef FIXME_GEN5    
    { "CHE_PKT_COUNT_40_11N_REG",                                             CHE_PKT_COUNT_40_11N_REG                                                  },
    { "CHE_PKT_COUNT_40_TITAN_REG",                                           CHE_PKT_COUNT_40_TITAN_REG                                                },
#endif    
    { "DAHB_DAHB_RXP_PL_REG",                                                 DAHB_DAHB_RXP_PL_REG                                                      },
    { "DAHB_DAHB_TXP_PL_REG",                                                 DAHB_DAHB_TXP_PL_REG                                                      },
    { "DAHB_DAHB_BMUR_PL_REG",                                                DAHB_DAHB_BMUR_PL_REG                                                     },
    { "DAHB_DAHB_BMUW_PL_REG",                                                DAHB_DAHB_BMUW_PL_REG                                                     },
    { "DAHB_DAHB_DPUR_PL_REG",                                                DAHB_DAHB_DPUR_PL_REG                                                     },
    { "DAHB_DAHB_DPUW_PL_REG",                                                DAHB_DAHB_DPUW_PL_REG                                                     },
    { "DAHB_DAHB_DBR_PL_REG",                                                 DAHB_DAHB_DBR_PL_REG                                                      },
    { "DAHB_DAHB_DFLT_MST_REG",                                               DAHB_DAHB_DFLT_MST_REG                                                    },
    { "DAHB_DAHB_VERSION_REG",                                                DAHB_DAHB_VERSION_REG                                                     },
    { "DPU_DPU_TXPKTCOUNT_REG",                                               DPU_DPU_TXPKTCOUNT_REG                                                    },
    { "DPU_DPU_RXPKTCOUNT_REG",                                               DPU_DPU_RXPKTCOUNT_REG                                                    },
    { "DPU_DPU_BD_CHECK_COUNT_REG",                                           DPU_DPU_BD_CHECK_COUNT_REG                                                },
    { "DPU_DPU_BASE_ADDR_REG",                                                DPU_DPU_BASE_ADDR_REG                                                     },
    { "DPU_DPU_KEYBASE_ADDR_REG",                                             DPU_DPU_KEYBASE_ADDR_REG                                                  },
    { "DPU_DPU_MICKEYBASE_ADDR_REG",                                          DPU_DPU_MICKEYBASE_ADDR_REG                                               },
    { "DPU_DPU_RCBASE_ADDR_REG",                                              DPU_DPU_RCBASE_ADDR_REG                                                   },
    { "DPU_DPU_CONTROL_REG",                                                  DPU_DPU_CONTROL_REG                                                       },
    { "DPU_DPU_INTERRUPT_MASK_REG",                                           DPU_DPU_INTERRUPT_MASK_REG                                                },
    { "DPU_DPU_INTERRUPT_STATUS_REG",                                         DPU_DPU_INTERRUPT_STATUS_REG                                              },
    { "DPU_DPU_REPLAY_CNT_THR_MSW_REG",                                       DPU_DPU_REPLAY_CNT_THR_MSW_REG                                            },
    { "DPU_DPU_REPLAY_CNT_THR_LSW_REG",                                       DPU_DPU_REPLAY_CNT_THR_LSW_REG                                            },
#ifdef FIXME_GEN5    
    { "DPU_DPU_PPI_EXPAND_THRESHOLD_REG",                                     DPU_DPU_PPI_EXPAND_THRESHOLD_REG                                          },
    { "DPU_DPU_MAXIMUM_PKT_LEN_REG",                                          DPU_DPU_MAXIMUM_PKT_LEN_REG                                               },
    { "DPU_DPU_COMPRESSION_TYPE_CNT_REG",                                     DPU_DPU_COMPRESSION_TYPE_CNT_REG                                          },
    { "DPU_DPU_COMPRESSION_NUM_PKTS_REG",                                     DPU_DPU_COMPRESSION_NUM_PKTS_REG                                          },
    { "DPU_DPU_DECOMPRESSION_NUM_PKTS_REG",                                   DPU_DPU_DECOMPRESSION_NUM_PKTS_REG                                        },
#endif    
    { "DPU_DPU_WATCHDOG_REG",                                                 DPU_DPU_WATCHDOG_REG                                                      },
    { "DPU_DPU_BD_IN_COUNTS_REG",                                             DPU_DPU_BD_IN_COUNTS_REG                                                  },
    { "DPU_DPU_BD_OUT_COUNTS_REG",                                            DPU_DPU_BD_OUT_COUNTS_REG                                                 },
    { "DPU_DPU_WQ_3_RESERVE_REG",                                             DPU_DPU_WQ_3_RESERVE_REG                                                  },
    { "DPU_DPU_WQ_4_RESERVE_REG",                                             DPU_DPU_WQ_4_RESERVE_REG                                                  },
    { "DPU_DPU_WQ_5_RESERVE_REG",                                             DPU_DPU_WQ_5_RESERVE_REG                                                  },
    { "DPU_DPU_WQ_6_RESERVE_REG",                                             DPU_DPU_WQ_6_RESERVE_REG                                                  },
    { "DPU_DPU_WQ_7_RESERVE_REG",                                             DPU_DPU_WQ_7_RESERVE_REG                                                  },
    { "DPU_DPU_WQ_8_RESERVE_REG",                                             DPU_DPU_WQ_8_RESERVE_REG                                                  },
    { "DPU_DPU_WQ_9_RESERVE_REG",                                             DPU_DPU_WQ_9_RESERVE_REG                                                  },
    { "DPU_DPU_WQ_10_RESERVE_REG",                                            DPU_DPU_WQ_10_RESERVE_REG                                                 },
    { "DPU_DPU_ERROR_WQ_REG",                                                 DPU_DPU_ERROR_WQ_REG                                                      },
    { "DPU_DPU_ERROR_WQ_SELECT_REG",                                          DPU_DPU_ERROR_WQ_SELECT_REG                                               },
    { "DPU_DPU_ERROR_WQ_COUNT_REG",                                           DPU_DPU_ERROR_WQ_COUNT_REG                                                },
    { "DPU_DPU_FRAG_COUNT_REG",                                               DPU_DPU_FRAG_COUNT_REG                                                    },
    { "DPU_DPU_DBG_TESTBUS_HI_REG",                                           DPU_DPU_DBG_TESTBUS_HI_REG                                                },
    { "DPU_DPU_DBG_TESTBUS_LO_REG",                                           DPU_DPU_DBG_TESTBUS_LO_REG                                                },
    { "DPU_DPU_DBG_WQ_AVAIL_REG",                                             DPU_DPU_DBG_WQ_AVAIL_REG                                                  },
    { "DPU_DPU_DBG_WQ_ALLOW_REG",                                             DPU_DPU_DBG_WQ_ALLOW_REG                                                  },
    { "DPU_DPU_DBG_SM_STATE_REG",                                             DPU_DPU_DBG_SM_STATE_REG                                                  },
    { "DPU_DPU_DBG_BUF_FILL_REG",                                             DPU_DPU_DBG_BUF_FILL_REG                                                  },
    { "DPU_DPU_DBG_BD_DPU_WORD0_REG",                                         DPU_DPU_DBG_BD_DPU_WORD0_REG                                              },
    { "DPU_DPU_DBG_BD_DPU_WORD2_REG",                                         DPU_DPU_DBG_BD_DPU_WORD2_REG                                              },
    { "DPU_DPU_DBG_BD_DPU_WORD3_REG",                                         DPU_DPU_DBG_BD_DPU_WORD3_REG                                              },
    { "DPU_DPU_DBG_BD_DPU_WORD4_REG",                                         DPU_DPU_DBG_BD_DPU_WORD4_REG                                              },
    { "DPU_DPU_DBG_BD_DPU_WORD5_REG",                                         DPU_DPU_DBG_BD_DPU_WORD5_REG                                              },
#ifdef FIXME_GEN5    
    { "DPU_DPU_DBG_FRAG_BD_INDEX0_1_REG",                                     DPU_DPU_DBG_FRAG_BD_INDEX0_1_REG                                          },
    { "DPU_DPU_DBG_FRAG_BD_INDEX2_3_REG",                                     DPU_DPU_DBG_FRAG_BD_INDEX2_3_REG                                          },
    { "DPU_DPU_DBG_FRAG_BD_INDEX4_5_REG",                                     DPU_DPU_DBG_FRAG_BD_INDEX4_5_REG                                          },
    { "DPU_DPU_DBG_FRAG_BD_INDEX6_7_REG",                                     DPU_DPU_DBG_FRAG_BD_INDEX6_7_REG                                          },
    { "DPU_DPU_DBG_FRAG_BD_INDEX8_9_REG",                                     DPU_DPU_DBG_FRAG_BD_INDEX8_9_REG                                          },
    { "DPU_DPU_DBG_FRAG_BD_INDEX10_11_REG",                                   DPU_DPU_DBG_FRAG_BD_INDEX10_11_REG                                        },
    { "DPU_DPU_DBG_FRAG_BD_INDEX12_13_REG",                                   DPU_DPU_DBG_FRAG_BD_INDEX12_13_REG                                        },
    { "DPU_DPU_DBG_FRAG_BD_INDEX14_15_REG",                                   DPU_DPU_DBG_FRAG_BD_INDEX14_15_REG                                        },
#endif    
    { "DPU_DPU_DBG_DD_WORD_0_REG",                                            DPU_DPU_DBG_DD_WORD_0_REG                                                 },
    { "DPU_DPU_DBG_DD_WORD_1_REG",                                            DPU_DPU_DBG_DD_WORD_1_REG                                                 },
    { "DPU_DPU_DBG_DD_WORD_2_REG",                                            DPU_DPU_DBG_DD_WORD_2_REG                                                 },
    { "DPU_DPU_DBG_DD_WORD_3_REG",                                            DPU_DPU_DBG_DD_WORD_3_REG                                                 },
    { "DPU_DPU_DBG_DD_WORD_4_REG",                                            DPU_DPU_DBG_DD_WORD_4_REG                                                 },
#ifdef FIXME_GEN5    
    { "DPU_DPU_DBG_PKT_FLOW_REG",                                             DPU_DPU_DBG_PKT_FLOW_REG                                                  },
#endif    
    { "DPU_DPU_BUG_FIX_REG",                                                  DPU_DPU_BUG_FIX_REG                                                       },
    { "DPU_DPU_AES_MASK_REG",                                                 DPU_DPU_AES_MASK_REG                                                      },
    { "DPU_DPU_TKIP_MASK_REG",                                                DPU_DPU_TKIP_MASK_REG                                                     },
    { "DXE_0_DMA_CSR_REG",                                                    DXE_0_DMA_CSR_REG                                                         },
    { "DXE_0_DMA_ENCH_REG",                                                   DXE_0_DMA_ENCH_REG                                                        },
    { "DXE_0_DMA_CH_EN_REG",                                                  DXE_0_DMA_CH_EN_REG                                                       },
    { "DXE_0_DMA_CH_DONE_REG",                                                DXE_0_DMA_CH_DONE_REG                                                     },
    { "DXE_0_DMA_CH_ERR_REG",                                                 DXE_0_DMA_CH_ERR_REG                                                      },
    { "DXE_0_DMA_CH_STOP_REG",                                                DXE_0_DMA_CH_STOP_REG                                                     },
    { "DXE_0_INT_MSK_REG",                                                    DXE_0_INT_MSK_REG                                                         },
    { "DXE_0_INT_SRC_MSKD_REG",                                               DXE_0_INT_SRC_MSKD_REG                                                    },
    { "DXE_0_INT_SRC_RAW_REG",                                                DXE_0_INT_SRC_RAW_REG                                                     },
    { "DXE_0_INT_ED_SRC_REG",                                                 DXE_0_INT_ED_SRC_REG                                                      },
    { "DXE_0_INT_DONE_SRC_REG",                                               DXE_0_INT_DONE_SRC_REG                                                    },
    { "DXE_0_INT_ERR_SRC_REG",                                                DXE_0_INT_ERR_SRC_REG                                                     },
    { "DXE_0_INT_CLR_REG",                                                    DXE_0_INT_CLR_REG                                                         },
    { "DXE_0_INT_ED_CLR_REG",                                                 DXE_0_INT_ED_CLR_REG                                                      },
    { "DXE_0_INT_DONE_CLR_REG",                                               DXE_0_INT_DONE_CLR_REG                                                    },
    { "DXE_0_INT_ERR_CLR_REG",                                                DXE_0_INT_ERR_CLR_REG                                                     },
    { "DXE_0_DMA_CH_PRES_REG",                                                DXE_0_DMA_CH_PRES_REG                                                     },
    { "DXE_0_TSTBUS_CTRL_REG",                                                DXE_0_TSTBUS_CTRL_REG                                                     },
    { "DXE_0_TSTBUS_LOW_REG",                                                 DXE_0_TSTBUS_LOW_REG                                                      },
    { "DXE_0_TSTBUS_HIGH_REG",                                                DXE_0_TSTBUS_HIGH_REG                                                     },
    { "DXE_0_PF_BD_REG",                                                      DXE_0_PF_BD_REG                                                           },
    { "DXE_0_PF_PDU_REG",                                                     DXE_0_PF_PDU_REG                                                          },
    { "DXE_0_REVISION_REG",                                                   DXE_0_REVISION_REG                                                        },
    { "DXE_0_BMU_SB_REG",                                                     DXE_0_BMU_SB_REG                                                          },
    { "DXE_0_STATE_REG",                                                      DXE_0_STATE_REG                                                           },
    { "DXE_0_ARB_CH_MSK_REG",                                                 DXE_0_ARB_CH_MSK_REG                                                      },
    { "DXE_0_UIF_SB_REG",                                                     DXE_0_UIF_SB_REG                                                          },
    { "DXE_0_TIMESTAMP_REG",                                                  DXE_0_TIMESTAMP_REG                                                       },
    { "DXE_0_ARB_CH_MSK_CLR_REG",                                             DXE_0_ARB_CH_MSK_CLR_REG                                                  },
    { "DXE_0_CTR_PRES_REG",                                                   DXE_0_CTR_PRES_REG                                                        },
    { "DXE_0_CTR_CLR_REG",                                                    DXE_0_CTR_CLR_REG                                                         },
    { "DXE_0_COUNTER0_REG",                                                   DXE_0_COUNTER0_REG                                                        },
    { "DXE_0_COUNTER1_REG",                                                   DXE_0_COUNTER1_REG                                                        },
    { "DXE_0_COUNTER2_REG",                                                   DXE_0_COUNTER2_REG                                                        },
    { "DXE_0_COUNTER3_REG",                                                   DXE_0_COUNTER3_REG                                                        },
    { "DXE_0_COUNTER4_REG",                                                   DXE_0_COUNTER4_REG                                                        },
    { "DXE_0_COUNTER5_REG",                                                   DXE_0_COUNTER5_REG                                                        },
    { "DXE_0_COUNTER6_REG",                                                   DXE_0_COUNTER6_REG                                                        },
    { "DXE_0_COUNTER7_REG",                                                   DXE_0_COUNTER7_REG                                                        },
    { "DXE_0_COUNTER8_REG",                                                   DXE_0_COUNTER8_REG                                                        },
    { "DXE_0_COUNTER9_REG",                                                   DXE_0_COUNTER9_REG                                                        },
    { "DXE_0_CH_CTRL_REG",                                                    DXE_0_CH_CTRL_REG                                                         },
    { "DXE_0_CH_STATUS_REG",                                                  DXE_0_CH_STATUS_REG                                                       },
    { "DXE_0_CH_SZ_REG",                                                      DXE_0_CH_SZ_REG                                                           },
    { "DXE_0_CH_SADRL_REG",                                                   DXE_0_CH_SADRL_REG                                                        },
    { "DXE_0_CH_SADRH_REG",                                                   DXE_0_CH_SADRH_REG                                                        },
    { "DXE_0_CH_DADRL_REG",                                                   DXE_0_CH_DADRL_REG                                                        },
    { "DXE_0_CH_DADRH_REG",                                                   DXE_0_CH_DADRH_REG                                                        },
    { "DXE_0_CH_DESCL_REG",                                                   DXE_0_CH_DESCL_REG                                                        },
    { "DXE_0_CH_DESCH_REG",                                                   DXE_0_CH_DESCH_REG                                                        },
    { "DXE_0_CH_LST_DESCL_REG",                                               DXE_0_CH_LST_DESCL_REG                                                    },
    { "DXE_0_CH_LST_DESCH_REG",                                               DXE_0_CH_LST_DESCH_REG                                                    },
    { "DXE_0_CH_BD_REG",                                                      DXE_0_CH_BD_REG                                                           },
    { "DXE_0_CH_HEAD_REG",                                                    DXE_0_CH_HEAD_REG                                                         },
    { "DXE_0_CH_TAIL_REG",                                                    DXE_0_CH_TAIL_REG                                                         },
    { "DXE_0_CH_PDU_REG",                                                     DXE_0_CH_PDU_REG                                                          },
    { "DXE_0_CH_TSTMP_REG",                                                   DXE_0_CH_TSTMP_REG                                                        },
    { "FFT_FFT_RAM_MREG",                                                     FFT_FFT_RAM_MREG                                                          },
    { "FFT_APB_ACCESS_REG",                                                   FFT_APB_ACCESS_REG                                                        },
    { "FPHY_FPHY_DEBUG0_REG",                                                 FPHY_FPHY_DEBUG0_REG                                                      },
    { "FPHY_FPHY_DEBUG1_REG",                                                 FPHY_FPHY_DEBUG1_REG                                                      },
    { "FPHY_FPHY_DEBUG2_REG",                                                 FPHY_FPHY_DEBUG2_REG                                                      },
    { "FPHY_FPHY_DEBUG3_REG",                                                 FPHY_FPHY_DEBUG3_REG                                                      },
    { "FPHY_FPHY_TIMER_LOW_REG",                                              FPHY_FPHY_TIMER_LOW_REG                                                   },
    { "FPHY_FPHY_TIMER_HIGH_REG",                                             FPHY_FPHY_TIMER_HIGH_REG                                                  },
    { "FPHY_FPHY_COUNTER_CLEAR_REG",                                          FPHY_FPHY_COUNTER_CLEAR_REG                                               },
    { "FPHY_FPHY_CURRENT_TX_TRACE_INDEX_REG",                                 FPHY_FPHY_CURRENT_TX_TRACE_INDEX_REG                                      },
    { "FPHY_TX_FRAME_START_CNT_LOW_REG",                                      FPHY_TX_FRAME_START_CNT_LOW_REG                                           },
    { "FPHY_TX_FRAME_START_CNT_HIGH_REG",                                     FPHY_TX_FRAME_START_CNT_HIGH_REG                                          },
    { "FPHY_TX_FRAME_ABORT_CNT_LOW_REG",                                      FPHY_TX_FRAME_ABORT_CNT_LOW_REG                                           },
    { "FPHY_TX_FRAME_ABORT_CNT_HIGH_REG",                                     FPHY_TX_FRAME_ABORT_CNT_HIGH_REG                                          },
    { "FPHY_FPHY_CURRENT_RX_TRACE_INDEX_REG",                                 FPHY_FPHY_CURRENT_RX_TRACE_INDEX_REG                                      },
    { "FPHY_RX_FRAME_START_CNT_LOW_REG",                                      FPHY_RX_FRAME_START_CNT_LOW_REG                                           },
    { "FPHY_RX_FRAME_START_CNT_HIGH_REG",                                     FPHY_RX_FRAME_START_CNT_HIGH_REG                                          },
    { "FPHY_RX_FRAME_ABORT_CNT_LOW_REG",                                      FPHY_RX_FRAME_ABORT_CNT_LOW_REG                                           },
    { "FPHY_RX_FRAME_ABORT_CNT_HIGH_REG",                                     FPHY_RX_FRAME_ABORT_CNT_HIGH_REG                                          },
    { "FPHY_RX_FRAME_PREAMBLE_CNT_LOW_REG",                                   FPHY_RX_FRAME_PREAMBLE_CNT_LOW_REG                                        },
    { "FPHY_RX_FRAME_PREAMBLE_CNT_HIGH_REG",                                  FPHY_RX_FRAME_PREAMBLE_CNT_HIGH_REG                                       },
    { "FPHY_TXP_ABORT_CONTROL_LOW_REG",                                       FPHY_TXP_ABORT_CONTROL_LOW_REG                                            },
    { "FPHY_TXP_ABORT_CONTROL_HIGH_REG",                                      FPHY_TXP_ABORT_CONTROL_HIGH_REG                                           },
    { "FPHY_RXP_ABORT_CONTROL_LOW_REG",                                       FPHY_RXP_ABORT_CONTROL_LOW_REG                                            },
    { "FPHY_RXP_ABORT_CONTROL_HIGH_REG",                                      FPHY_RXP_ABORT_CONTROL_HIGH_REG                                           },
    { "FPHY_TXP_EXTRA_DATA_REQ_CONTROL_LOW_REG",                              FPHY_TXP_EXTRA_DATA_REQ_CONTROL_LOW_REG                                   },
    { "FPHY_TXP_EXTRA_DATA_REQ_CONTROL_HIGH_REG",                             FPHY_TXP_EXTRA_DATA_REQ_CONTROL_HIGH_REG                                  },
    { "FPHY_TXP_MASK_DATA_REQ_CONTROL_LOW_REG",                               FPHY_TXP_MASK_DATA_REQ_CONTROL_LOW_REG                                    },
    { "FPHY_TXP_MASK_DATA_REQ_CONTROL_HIGH_REG",                              FPHY_TXP_MASK_DATA_REQ_CONTROL_HIGH_REG                                   },
    { "FPHY_RXP_EXTRA_DATA_GIVEN_CONTROL_LOW_REG",                            FPHY_RXP_EXTRA_DATA_GIVEN_CONTROL_LOW_REG                                 },
    { "FPHY_RXP_EXTRA_DATA_GIVEN_CONTROL_HIGH_REG",                           FPHY_RXP_EXTRA_DATA_GIVEN_CONTROL_HIGH_REG                                },
    { "FPHY_RXP_MASK_DATA_GIVEN_CONTROL_LOW_REG",                             FPHY_RXP_MASK_DATA_GIVEN_CONTROL_LOW_REG                                  },
    { "FPHY_RXP_MASK_DATA_GIVEN_CONTROL_HIGH_REG",                            FPHY_RXP_MASK_DATA_GIVEN_CONTROL_HIGH_REG                                 },
    { "FPHY_RXP_DATA_CORRUPTION_CONTROL_LOW_REG",                             FPHY_RXP_DATA_CORRUPTION_CONTROL_LOW_REG                                  },
    { "FPHY_RXP_DATA_CORRUPTION_CONTROL_HIGH_REG",                            FPHY_RXP_DATA_CORRUPTION_CONTROL_HIGH_REG                                 },
    { "FPHY_RXP_COMMAND_CORRUPTION_CONTROL_LOW_REG",                          FPHY_RXP_COMMAND_CORRUPTION_CONTROL_LOW_REG                               },
    { "FPHY_RXP_COMMAND_CORRUPTION_CONTROL_HIGH_REG",                         FPHY_RXP_COMMAND_CORRUPTION_CONTROL_HIGH_REG                              },
    { "FPHY_RXP_DATA_CORRUPTION_RANDOMNES_CONTROL_REG",                       FPHY_RXP_DATA_CORRUPTION_RANDOMNES_CONTROL_REG                            },
    { "FPHY_RXP_COMMAND_CORRUPTION_RANDOMNES_CONTROL_REG",                    FPHY_RXP_COMMAND_CORRUPTION_RANDOMNES_CONTROL_REG                         },
    { "FPHY_MISC_CONTROL_REG",                                                FPHY_MISC_CONTROL_REG                                                     },
    { "FPHY_CABLE_INTEGRITY_CHECK_MODE_REG",                                  FPHY_CABLE_INTEGRITY_CHECK_MODE_REG                                       },
    { "FPHY_CABLE_INTEGRITY_CHECK_CONTROL_REG",                               FPHY_CABLE_INTEGRITY_CHECK_CONTROL_REG                                    },
    { "FPHY_CABLE_INTEGRITY_CHECK_RESULT_REG",                                FPHY_CABLE_INTEGRITY_CHECK_RESULT_REG                                     },
    { "FPHY_RADAR1_PULSE_CONTROL_LOW_REG",                                    FPHY_RADAR1_PULSE_CONTROL_LOW_REG                                         },
    { "FPHY_RADAR1_PULSE_CONTROL_HIGH_REG",                                   FPHY_RADAR1_PULSE_CONTROL_HIGH_REG                                        },
    { "FPHY_RADAR2_PULSE_CONTROL_LOW_REG",                                    FPHY_RADAR2_PULSE_CONTROL_LOW_REG                                         },
    { "FPHY_RADAR2_PULSE_CONTROL_HIGH_REG",                                   FPHY_RADAR2_PULSE_CONTROL_HIGH_REG                                        },
    { "FPHY_WARMUP_TIMING_WINDOW_CONTROL_REG",                                FPHY_WARMUP_TIMING_WINDOW_CONTROL_REG                                     },
    { "FPHY_MISSING_WARMUP_COUNT_REG",                                        FPHY_MISSING_WARMUP_COUNT_REG                                             },
    { "FPHY_TOO_SHORT_WARMUP_COUNT_REG",                                      FPHY_TOO_SHORT_WARMUP_COUNT_REG                                           },
    { "FPHY_TOO_LONG_WARMUP_COUNT_REG",                                       FPHY_TOO_LONG_WARMUP_COUNT_REG                                            },
    { "FPHY_WARMUP_DEASSERTION_COUNT_REG",                                    FPHY_WARMUP_DEASSERTION_COUNT_REG                                         },
    { "FPHY_WARMUP_JUST_RIGHT_COUNT_REG",                                     FPHY_WARMUP_JUST_RIGHT_COUNT_REG                                          },
#ifdef FIXME_GEN5    
    { "FPHY_TX_TRACE_BASE_ADDRESS_REG",                                       FPHY_TX_TRACE_BASE_ADDRESS_REG                                            },
    { "FPHY_RX_TRACE_BASE_ADDRESS_REG",                                       FPHY_RX_TRACE_BASE_ADDRESS_REG                                            },    
    { "GPIO_MODE_0_REG",                                                      GPIO_MODE_0_REG                                                           },
    { "GPIO_MODE_1_REG",                                                      GPIO_MODE_1_REG                                                           },
    { "GPIO_INPUT_0_REG",                                                     GPIO_INPUT_0_REG                                                          },
    { "GPIO_INPUT_1_REG",                                                     GPIO_INPUT_1_REG                                                          },
    { "GPIO_OUTPUT_0_REG",                                                    GPIO_OUTPUT_0_REG                                                         },
    { "GPIO_OUTPUT_1_REG",                                                    GPIO_OUTPUT_1_REG                                                         },
    { "GPIO_OECTRL_0_REG",                                                    GPIO_OECTRL_0_REG                                                         },
    { "GPIO_OECTRL_1_REG",                                                    GPIO_OECTRL_1_REG                                                         },
    { "GPIO_LED_REG",                                                         GPIO_LED_REG                                                              },
    { "GPIO_STRAP_0_REG",                                                     GPIO_STRAP_0_REG                                                          },
    { "GPIO_STRAP_1_REG",                                                     GPIO_STRAP_1_REG                                                          },
    { "GPIO_STRAP_OVERRIDE_0_REG",                                            GPIO_STRAP_OVERRIDE_0_REG                                                 },
    { "GPIO_STRAP_OVERRIDE_1_REG",                                            GPIO_STRAP_OVERRIDE_1_REG                                                 },
    { "GPIO_RFCONFIG_REG",                                                    GPIO_RFCONFIG_REG                                                         },
    { "GPIO_RFIF_POLARITY_REG",                                               GPIO_RFIF_POLARITY_REG                                                    },
    { "GPIO_RFIF_EN_REG",                                                     GPIO_RFIF_EN_REG                                                          },
    { "GPIO_FEM_CONTROLS_REG",                                                GPIO_FEM_CONTROLS_REG                                                     },
#endif    
    { "MCPU_CTRL_MCPU_BRANCH_BACK_CTRL_REG",                                  MCPU_CTRL_MCPU_BRANCH_BACK_CTRL_REG                                       },
    { "MCPU_CTRL_NOP1_REG",                                                   MCPU_CTRL_NOP1_REG                                                        },
    { "MCPU_CTRL_NOP2_REG",                                                   MCPU_CTRL_NOP2_REG                                                        },
    { "MCPU_CTRL_NOP3_REG",                                                   MCPU_CTRL_NOP3_REG                                                        },
    { "MCPU_CTRL_MCPU_CONFIGURATION_CTRL_REG",                                MCPU_CTRL_MCPU_CONFIGURATION_CTRL_REG                                     },
    { "MCPU_CTRL_NMI_GPIO_INT_CONTROL_REG",                                   MCPU_CTRL_NMI_GPIO_INT_CONTROL_REG                                        },
    { "MCPU_CTRL_MIF_COHERENCY_SYNC_REG",                                     MCPU_CTRL_MIF_COHERENCY_SYNC_REG                                          },
    { "MCPU_CTRL_MCPU_FPGA_VERSION_REG",                                      MCPU_CTRL_MCPU_FPGA_VERSION_REG                                           },
    { "MCPU_CTRL_INT5_STATUS_REG",                                            MCPU_CTRL_INT5_STATUS_REG                                                 },
    { "MCPU_CTRL_INT5_ENABLE_REG",                                            MCPU_CTRL_INT5_ENABLE_REG                                                 },
    { "MCPU_CTRL_INT5_MASKED_STATUS_REG",                                     MCPU_CTRL_INT5_MASKED_STATUS_REG                                          },
    { "MCPU_CTRL_INT5_CLEAR_REG",                                             MCPU_CTRL_INT5_CLEAR_REG                                                  },
    { "MCPU_CTRL_INT4_STATUS_REG",                                            MCPU_CTRL_INT4_STATUS_REG                                                 },
    { "MCPU_CTRL_INT4_ENABLE_REG",                                            MCPU_CTRL_INT4_ENABLE_REG                                                 },
    { "MCPU_CTRL_INT4_ENABLED_STATUS_REG",                                    MCPU_CTRL_INT4_ENABLED_STATUS_REG                                         },
    { "MCPU_CTRL_INT4_CLEAR_REG",                                             MCPU_CTRL_INT4_CLEAR_REG                                                  },
    { "MCPU_CTRL_INT3_STATUS_REG",                                            MCPU_CTRL_INT3_STATUS_REG                                                 },
    { "MCPU_CTRL_INT3_ENABLE_REG",                                            MCPU_CTRL_INT3_ENABLE_REG                                                 },
    { "MCPU_CTRL_INT3_ENABLED_STATUS_REG",                                    MCPU_CTRL_INT3_ENABLED_STATUS_REG                                         },
    { "MCPU_CTRL_INT3_CLEAR_REG",                                             MCPU_CTRL_INT3_CLEAR_REG                                                  },
    { "MCPU_CTRL_INT2_STATUS_REG",                                            MCPU_CTRL_INT2_STATUS_REG                                                 },
    { "MCPU_CTRL_INT2_ENABLE_REG",                                            MCPU_CTRL_INT2_ENABLE_REG                                                 },
    { "MCPU_CTRL_INT2_ENABLED_STATUS_REG",                                    MCPU_CTRL_INT2_ENABLED_STATUS_REG                                         },
    { "MCPU_CTRL_INT2_CLEAR_REG",                                             MCPU_CTRL_INT2_CLEAR_REG                                                  },
    { "MCPU_CTRL_INT1_STATUS_REG",                                            MCPU_CTRL_INT1_STATUS_REG                                                 },
    { "MCPU_CTRL_INT1_ENABLE_REG",                                            MCPU_CTRL_INT1_ENABLE_REG                                                 },
    { "MCPU_CTRL_INT1_ENABLED_STATUS_REG",                                    MCPU_CTRL_INT1_ENABLED_STATUS_REG                                         },
    { "MCPU_CTRL_INT1_CLEAR_REG",                                             MCPU_CTRL_INT1_CLEAR_REG                                                  },
    { "MCPU_CTRL_INT0_STATUS_REG",                                            MCPU_CTRL_INT0_STATUS_REG                                                 },
    { "MCPU_CTRL_INT0_ENABLE_REG",                                            MCPU_CTRL_INT0_ENABLE_REG                                                 },
    { "MCPU_CTRL_INT0_ENABLED_STATUS_REG",                                    MCPU_CTRL_INT0_ENABLED_STATUS_REG                                         },
    { "MCPU_CTRL_INT0_CLEAR_REG",                                             MCPU_CTRL_INT0_CLEAR_REG                                                  },
    { "MCPU_CTRL_MAC_HW_ERR_INT_STATUS_REG",                                  MCPU_CTRL_MAC_HW_ERR_INT_STATUS_REG                                       },
    { "MCPU_CTRL_MAC_HW_ERROR_INT_ENABLE_REG",                                MCPU_CTRL_MAC_HW_ERROR_INT_ENABLE_REG                                     },
    { "MCPU_CTRL_MAC_HW_ERROR_INT_MASKED_STATUS_REG",                         MCPU_CTRL_MAC_HW_ERROR_INT_MASKED_STATUS_REG                              },
    { "MCPU_CTRL_MAC_HW_ERROR_INT_CLEAR_REG",                                 MCPU_CTRL_MAC_HW_ERROR_INT_CLEAR_REG                                      },
    { "MCPU_CTRL_SYS_HW_ERR_INT_STATUS_REG",                                  MCPU_CTRL_SYS_HW_ERR_INT_STATUS_REG                                       },
    { "MCPU_CTRL_SYS_HW_ERROR_INT_ENABLE_REG",                                MCPU_CTRL_SYS_HW_ERROR_INT_ENABLE_REG                                     },
    { "MCPU_CTRL_SYS_HW_ERROR_INT_MASKED_STATUS_REG",                         MCPU_CTRL_SYS_HW_ERROR_INT_MASKED_STATUS_REG                              },
    { "MCPU_CTRL_SYS_HW_ERROR_INT_CLEAR_REG",                                 MCPU_CTRL_SYS_HW_ERROR_INT_CLEAR_REG                                      },
    { "MCPU_CTRL_MPCU_HW_ERROR_INT_STATUS_REG",                               MCPU_CTRL_MPCU_HW_ERROR_INT_STATUS_REG                                    },
    { "MCPU_CTRL_MCPU_HW_ERROR_INT_ENABLE_REG",                               MCPU_CTRL_MCPU_HW_ERROR_INT_ENABLE_REG                                    },
    { "MCPU_CTRL_MCPU_HW_ERROR_INT_MASKED_STATUS_REG",                        MCPU_CTRL_MCPU_HW_ERROR_INT_MASKED_STATUS_REG                             },
    { "MCPU_CTRL_MCPU_HW_ERROR_INT_CLEAR_REG",                                MCPU_CTRL_MCPU_HW_ERROR_INT_CLEAR_REG                                     },
    { "MCPU_CTRL_MCPU_SW_GEN_INT0_REG_REG",                                   MCPU_CTRL_MCPU_SW_GEN_INT0_REG_REG                                        },
    { "MCPU_CTRL_MCPU_SW_GEN_INT1_REG_REG",                                   MCPU_CTRL_MCPU_SW_GEN_INT1_REG_REG                                        },
    { "MCPU_CTRL_MCPU_SW_GEN_INT2_REG_REG",                                   MCPU_CTRL_MCPU_SW_GEN_INT2_REG_REG                                        },
    { "MCPU_CTRL_MCPU_SW_GEN_INT3_REG_REG",                                   MCPU_CTRL_MCPU_SW_GEN_INT3_REG_REG                                        },
    { "MCPU_CTRL_MCPU_SW_GEN_INT4_REG_REG",                                   MCPU_CTRL_MCPU_SW_GEN_INT4_REG_REG                                        },
    { "MCPU_CTRL_MCPU_CHK_MIF_BUSY_REG",                                      MCPU_CTRL_MCPU_CHK_MIF_BUSY_REG                                           },
    { "MCPU_CTRL_MCPU_RESET_STATUS_REG",                                      MCPU_CTRL_MCPU_RESET_STATUS_REG                                           },
    { "MCPU_CTRL_MCPU_DIAG_DATA1_REG",                                        MCPU_CTRL_MCPU_DIAG_DATA1_REG                                             },
    { "MCPU_CTRL_MCPU_DIAG_DATA2_REG",                                        MCPU_CTRL_MCPU_DIAG_DATA2_REG                                             },
    { "MCU_BD_PDU_BASE_ADDR_REG",                                             MCU_BD_PDU_BASE_ADDR_REG                                                  },
    { "MCU_MLC_CONTROL_REG",                                                  MCU_MLC_CONTROL_REG                                                       },
    { "MCU_CBRM_STATUS_REG",                                                  MCU_CBRM_STATUS_REG                                                       },
    { "MCU_DBR_STATUS_REG",                                                   MCU_DBR_STATUS_REG                                                        },
    { "MCU_MCPU_TO_HOST_MB_INT_STAT_REG",                                     MCU_MCPU_TO_HOST_MB_INT_STAT_REG                                          },
    { "MCU_HOST_TO_MCPU_MB_INT_STAT_REG",                                     MCU_HOST_TO_MCPU_MB_INT_STAT_REG                                          },
    { "MCU_MB0_CONTROL_REG",                                                  MCU_MB0_CONTROL_REG                                                       },
    { "MCU_MB0_CONTROL_COUNTERS_REG",                                         MCU_MB0_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB1_CONTROL_REG",                                                  MCU_MB1_CONTROL_REG                                                       },
    { "MCU_MB1_CONTROL_COUNTERS_REG",                                         MCU_MB1_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB2_CONTROL_REG",                                                  MCU_MB2_CONTROL_REG                                                       },
    { "MCU_MB2_CONTROL_COUNTERS_REG",                                         MCU_MB2_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB3_CONTROL_REG",                                                  MCU_MB3_CONTROL_REG                                                       },
    { "MCU_MB3_CONTROL_COUNTERS_REG",                                         MCU_MB3_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB4_CONTROL_REG",                                                  MCU_MB4_CONTROL_REG                                                       },
    { "MCU_MB4_CONTROL_COUNTERS_REG",                                         MCU_MB4_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB5_CONTROL_REG",                                                  MCU_MB5_CONTROL_REG                                                       },
    { "MCU_MB5_CONTROL_COUNTERS_REG",                                         MCU_MB5_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB6_CONTROL_REG",                                                  MCU_MB6_CONTROL_REG                                                       },
    { "MCU_MB6_CONTROL_COUNTERS_REG",                                         MCU_MB6_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB7_CONTROL_REG",                                                  MCU_MB7_CONTROL_REG                                                       },
    { "MCU_MB7_CONTROL_COUNTERS_REG",                                         MCU_MB7_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB8_CONTROL_REG",                                                  MCU_MB8_CONTROL_REG                                                       },
    { "MCU_MB8_CONTROL_COUNTERS_REG",                                         MCU_MB8_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB9_CONTROL_REG",                                                  MCU_MB9_CONTROL_REG                                                       },
    { "MCU_MB9_CONTROL_COUNTERS_REG",                                         MCU_MB9_CONTROL_COUNTERS_REG                                              },
    { "MCU_MB10_CONTROL_REG",                                                 MCU_MB10_CONTROL_REG                                                      },
    { "MCU_MB10_CONTROL_COUNTERS_REG",                                        MCU_MB10_CONTROL_COUNTERS_REG                                             },
    { "MCU_MB11_CONTROL_REG",                                                 MCU_MB11_CONTROL_REG                                                      },
    { "MCU_MB11_CONTROL_COUNTERS_REG",                                        MCU_MB11_CONTROL_COUNTERS_REG                                             },
    { "MCU_MB12_CONTROL_REG",                                                 MCU_MB12_CONTROL_REG                                                      },
    { "MCU_MB12_CONTROL_COUNTERS_REG",                                        MCU_MB12_CONTROL_COUNTERS_REG                                             },
    { "MCU_MB13_CONTROL_REG",                                                 MCU_MB13_CONTROL_REG                                                      },
    { "MCU_MB13_CONTROL_COUNTERS_REG",                                        MCU_MB13_CONTROL_COUNTERS_REG                                             },
    { "MCU_MB14_CONTROL_REG",                                                 MCU_MB14_CONTROL_REG                                                      },
    { "MCU_MB14_CONTROL_COUNTERS_REG",                                        MCU_MB14_CONTROL_COUNTERS_REG                                             },
    { "MCU_MB15_CONTROL_REG",                                                 MCU_MB15_CONTROL_REG                                                      },
    { "MCU_MB15_CONTROL_COUNTERS_REG",                                        MCU_MB15_CONTROL_COUNTERS_REG                                             },
    { "MCU_MUTEX0_REG",                                                       MCU_MUTEX0_REG                                                            },
    { "MCU_MUTEX1_REG",                                                       MCU_MUTEX1_REG                                                            },
    { "MCU_MUTEX2_REG",                                                       MCU_MUTEX2_REG                                                            },
    { "MCU_MUTEX3_REG",                                                       MCU_MUTEX3_REG                                                            },
    { "MCU_MUTEX4_REG",                                                       MCU_MUTEX4_REG                                                            },
    { "MCU_MUTEX5_REG",                                                       MCU_MUTEX5_REG                                                            },
    { "MCU_MUTEX6_REG",                                                       MCU_MUTEX6_REG                                                            },
    { "MCU_MUTEX7_REG",                                                       MCU_MUTEX7_REG                                                            },
    { "MCU_SOFT_RESET_REG",                                                   MCU_SOFT_RESET_REG                                                        },
    { "MCU_MAC_CLK_GATING_ENABLE_REG",                                        MCU_MAC_CLK_GATING_ENABLE_REG                                             },
    { "MCU_MAC_TESTBUS_CONTROL_REG",                                          MCU_MAC_TESTBUS_CONTROL_REG                                               },
    { "MCU_MAC_FPGA_VERSION_REG",                                             MCU_MAC_FPGA_VERSION_REG                                                  },
    { "MCU_MCPU_RESET_CONTROL_REG",                                           MCU_MCPU_RESET_CONTROL_REG                                                },
    { "MCU_CBRM_GAM_GAS_CONFIG_REG",                                          MCU_CBRM_GAM_GAS_CONFIG_REG                                               },
    { "MCU_DBR_GAM_GAS_CONFIG_REG",                                           MCU_DBR_GAM_GAS_CONFIG_REG                                                },
    { "MCU_MAC_MODULES_ROOT_CLK_ENABLES_REG",                                 MCU_MAC_MODULES_ROOT_CLK_ENABLES_REG                                      },
    { "MCU_MAC_MODULES_GOTO_IDLE_CONTROL_REG",                                MCU_MAC_MODULES_GOTO_IDLE_CONTROL_REG                                     },
    { "MCU_MAC_TESTBUS_LOW_REG",                                              MCU_MAC_TESTBUS_LOW_REG                                                   },
    { "MCU_MAC_TESTBUS_HIGH_REG",                                             MCU_MAC_TESTBUS_HIGH_REG                                                  },
    { "MCU_DBR_TRANSLATION_BASE_ADDR_REG",                                    MCU_DBR_TRANSLATION_BASE_ADDR_REG                                         },
    { "MCU_MCPU_BOOT_ADDR_MAPPING_REG",                                       MCU_MCPU_BOOT_ADDR_MAPPING_REG                                            },
    { "MCU_APB2PHY_STATUS_REG",                                               MCU_APB2PHY_STATUS_REG                                                    },
    { "MCU_MLC_STATUS_REG",                                                   MCU_MLC_STATUS_REG                                                        },
    { "MCU_MCU_RESERVED_REG",                                                 MCU_MCU_RESERVED_REG                                                      },
    { "MCU_CAHB_DEBUG_CONTROL_REG",                                           MCU_CAHB_DEBUG_CONTROL_REG                                                },
    { "MCU_DAHB_DEBUG_CONTROL_SEL_REG",                                       MCU_DAHB_DEBUG_CONTROL_SEL_REG                                            },
    { "MCU_RF_WARMUP_CONTROL_REG",                                            MCU_RF_WARMUP_CONTROL_REG                                                 },
    { "MCU_BTC_REG",                                                          MCU_BTC_REG                                                               },
    { "MCU_RF_ON_OFF_CONTROL_REG",                                            MCU_RF_ON_OFF_CONTROL_REG                                                 },
    { "MCU_SYS_GROUPED_INT_CONTROL_REG",                                      MCU_SYS_GROUPED_INT_CONTROL_REG                                           },
    { "MCU_SYS_GROUPED_MB_INT_ENABLE_REG",                                    MCU_SYS_GROUPED_MB_INT_ENABLE_REG                                         },
    { "MCU_SYS_GROUPED_MB_INT_STATUS_REG",                                    MCU_SYS_GROUPED_MB_INT_STATUS_REG                                         },
    { "MCU_SYS_GROUPED_MB_INT_CLEAR_REG",                                     MCU_SYS_GROUPED_MB_INT_CLEAR_REG                                          },
    { "MCU_SYS_GROUPED_MB_INT_MASKED_STAT_REG",                               MCU_SYS_GROUPED_MB_INT_MASKED_STAT_REG                                    },
    { "MCU_SYS_HIPRIORITY_INT_ENABLE_REG",                                    MCU_SYS_HIPRIORITY_INT_ENABLE_REG                                         },
    { "MCU_SYS_HIPRIORITY_INT_STATUS_REG",                                    MCU_SYS_HIPRIORITY_INT_STATUS_REG                                         },
    { "MCU_SYS_HIPRIORITY_INT_CLR_REG",                                       MCU_SYS_HIPRIORITY_INT_CLR_REG                                            },
    { "MCU_SYS_HIPRIORITY_INT_MSK_STAT_REG",                                  MCU_SYS_HIPRIORITY_INT_MSK_STAT_REG                                       },
    { "MCU_SYS_GROUP_CBR_ERR_INT_ENABLE_REG",                                 MCU_SYS_GROUP_CBR_ERR_INT_ENABLE_REG                                      },
    { "MCU_SYS_GROUP_CBR_INT_STATUS_REG",                                     MCU_SYS_GROUP_CBR_INT_STATUS_REG                                          },
    { "MCU_SYS_GROUP_CBR_ERR_INT_CLEAR_REG",                                  MCU_SYS_GROUP_CBR_ERR_INT_CLEAR_REG                                       },
    { "MCU_SYS_GROUP_CBR_ERR_INT_MSK_STATUS_REG",                             MCU_SYS_GROUP_CBR_ERR_INT_MSK_STATUS_REG                                  },
    { "MCU_SYS_GROUP_0_INT_ENABLE_REG",                                       MCU_SYS_GROUP_0_INT_ENABLE_REG                                            },
    { "MCU_SYS_GROUP_0_INT_STATUS_REG",                                       MCU_SYS_GROUP_0_INT_STATUS_REG                                            },
    { "MCU_SYS_GROUP_0_INT_CLR_REG",                                          MCU_SYS_GROUP_0_INT_CLR_REG                                               },
    { "MCU_SYS_GROUP_0_INT_MSK_STAT_REG",                                     MCU_SYS_GROUP_0_INT_MSK_STAT_REG                                          },
    { "MCU_SYS_GROUP_1_INT_ENABLE_REG",                                       MCU_SYS_GROUP_1_INT_ENABLE_REG                                            },
    { "MCU_SYS_GROUP_1_INT_STATUS_REG",                                       MCU_SYS_GROUP_1_INT_STATUS_REG                                            },
    { "MCU_SYS_GROUP_1_INT_CLR_REG",                                          MCU_SYS_GROUP_1_INT_CLR_REG                                               },
    { "MCU_SYS_GROUP_1_INT_MSK_STAT_REG",                                     MCU_SYS_GROUP_1_INT_MSK_STAT_REG                                          },
    { "MCU_SYS_GROUP_2_INT_ENABLE_REG",                                       MCU_SYS_GROUP_2_INT_ENABLE_REG                                            },
    { "MCU_SYS_GROUP_2_INT_STATUS_REG",                                       MCU_SYS_GROUP_2_INT_STATUS_REG                                            },
    { "MCU_SYS_GROUP_2_INT_CLR_REG",                                          MCU_SYS_GROUP_2_INT_CLR_REG                                               },
    { "MCU_SYS_GROUP_2_INT_MSK_STAT_REG",                                     MCU_SYS_GROUP_2_INT_MSK_STAT_REG                                          },
    { "MCU_SYS_GROUP_3_INT_ENABLE_REG",                                       MCU_SYS_GROUP_3_INT_ENABLE_REG                                            },
    { "MCU_SYS_GROUP_3_INT_STATUS_REG",                                       MCU_SYS_GROUP_3_INT_STATUS_REG                                            },
    { "MCU_SYS_GROUP_3_INT_CLR_REG",                                          MCU_SYS_GROUP_3_INT_CLR_REG                                               },
    { "MCU_SYS_GROUP_3_INT_MSK_STAT_REG",                                     MCU_SYS_GROUP_3_INT_MSK_STAT_REG                                          },
    { "MCU_SYS_GROUP_4_INT_ENABLE_REG",                                       MCU_SYS_GROUP_4_INT_ENABLE_REG                                            },
    { "MCU_SYS_GROUP_4_INT_STAT_REG",                                         MCU_SYS_GROUP_4_INT_STAT_REG                                              },
    { "MCU_SYS_GROUP_4_INT_CLR_REG",                                          MCU_SYS_GROUP_4_INT_CLR_REG                                               },
    { "MCU_SYS_GROUP_4_INT_MSK_STAT_REG",                                     MCU_SYS_GROUP_4_INT_MSK_STAT_REG                                          },
    { "MCU_SDRAM_CLK_CONTROL_SEL_REG",                                        MCU_SDRAM_CLK_CONTROL_SEL_REG                                             },
    { "MCU_DEBUGC_CONTROL_REG",                                               MCU_DEBUGC_CONTROL_REG                                                    },
    { "MCU_SYS_GROUP_MCPU_ERR_INT_ENABLE_REG",                                MCU_SYS_GROUP_MCPU_ERR_INT_ENABLE_REG                                     },
    { "MCU_SYS_GROUP_MCPU_ERR_INT_STATUS_REG",                                MCU_SYS_GROUP_MCPU_ERR_INT_STATUS_REG                                     },
    { "MCU_SYS_GROUP_MCPU_ERR_INT_CLR_REG",                                   MCU_SYS_GROUP_MCPU_ERR_INT_CLR_REG                                        },
    { "MCU_SYS_GROUP_MCPU_ERR_INT_MSK_STAT_REG",                              MCU_SYS_GROUP_MCPU_ERR_INT_MSK_STAT_REG                                   },
    { "MCU_DABH_MIF_PRIORITY_GENERATION_CONTROL_REG",                         MCU_DABH_MIF_PRIORITY_GENERATION_CONTROL_REG                              },
    { "MIF_MEMCTL_SCONR_REG",                                                 MIF_MEMCTL_SCONR_REG                                                      },
    { "MIF_MEMCTL_STMG0R_REG",                                                MIF_MEMCTL_STMG0R_REG                                                     },
    { "MIF_MEMCTL_STMG1R_REG",                                                MIF_MEMCTL_STMG1R_REG                                                     },
    { "MIF_MEMCTL_SCTLR_REG",                                                 MIF_MEMCTL_SCTLR_REG                                                      },
    { "MIF_MEMCTL_SREFR_REG",                                                 MIF_MEMCTL_SREFR_REG                                                      },
    { "MIF_MEMCTL_EXN_MODE_REG_REG",                                          MIF_MEMCTL_EXN_MODE_REG_REG                                               },
    { "MIF_MIF_INT_REG",                                                      MIF_MIF_INT_REG                                                           },
    { "MIF_MIF_INT_EN_REG",                                                   MIF_MIF_INT_EN_REG                                                        },
    { "MIF_MIF_INT_CLR_REG",                                                  MIF_MIF_INT_CLR_REG                                                       },
    { "MIF_MIF_CONTROLLER_STATUS_REG",                                        MIF_MIF_CONTROLLER_STATUS_REG                                             },
    { "MIF_MIF_MEM_CFG_REG",                                                  MIF_MIF_MEM_CFG_REG                                                       },
    { "MIF_MIF_TRANSBLK_CODE_REG",                                            MIF_MIF_TRANSBLK_CODE_REG                                                 },
    { "MIF_MIF_TRANSBLK_START_ADDR_REG",                                      MIF_MIF_TRANSBLK_START_ADDR_REG                                           },
    { "MIF_MIF_TRANSBLK_END_ADDR_REG",                                        MIF_MIF_TRANSBLK_END_ADDR_REG                                             },
    { "MIF_MIF_TRANSBLK_PORT_EN_REG",                                         MIF_MIF_TRANSBLK_PORT_EN_REG                                              },
    { "MIF_MIF_ARB_POLICY_REG",                                               MIF_MIF_ARB_POLICY_REG                                                    },
    { "MIF_MIF_TEST_OUT_SEL_REG",                                             MIF_MIF_TEST_OUT_SEL_REG                                                  },
    { "MPI_WATCHDOG_MAX_COMMAND1_REG",                                        MPI_WATCHDOG_MAX_COMMAND1_REG                                             },
    { "MPI_WATCHDOG_MAX_COMMAND2_REG",                                        MPI_WATCHDOG_MAX_COMMAND2_REG                                             },
    { "MPI_WATCHDOG_MAX_WAIT_REG",                                            MPI_WATCHDOG_MAX_WAIT_REG                                                 },
    { "MPI_WATCHDOG_MAX_TRANSFER_REG",                                        MPI_WATCHDOG_MAX_TRANSFER_REG                                             },
    { "MPI_MAX_REQAORB_REG",                                                  MPI_MAX_REQAORB_REG                                                       },
#ifdef FIXME_GEN5    
    { "MPI_MAX_SMPL_REG",                                                     MPI_MAX_SMPL_REG                                                          },
    { "MPI_MAX_TXENB_REG",                                                    MPI_MAX_TXENB_REG                                                         },
#endif    
    { "MPI_COMMAND2_DELAY_REG",                                               MPI_COMMAND2_DELAY_REG                                                    },
    { "MPI_MPI_ENABLE_REG",                                                   MPI_MPI_ENABLE_REG                                                        },
    { "MPI_TXP_MPI_START_REG",                                                MPI_TXP_MPI_START_REG                                                     },
    { "MPI_MPI_TXP_REQ_REG",                                                  MPI_MPI_TXP_REQ_REG                                                       },
    { "MPI_TXA_MPI_DATA_REQ_REG",                                             MPI_TXA_MPI_DATA_REQ_REG                                                  },
    { "MPI_TXB_MPI_DATA_REQ_REG",                                             MPI_TXB_MPI_DATA_REQ_REG                                                  },
    { "MPI_MPI_TXA_DATA_VAL_REG",                                             MPI_MPI_TXA_DATA_VAL_REG                                                  },
    { "MPI_MPI_TXB_DATA_VAL_REG",                                             MPI_MPI_TXB_DATA_VAL_REG                                                  },
    { "MPI_MPI_TXA_LASTBYTE_REG",                                             MPI_MPI_TXA_LASTBYTE_REG                                                  },
#ifdef FIXME_GEN5    
    { "MPI_MPI_TXB_LASTBYTE_REG",                                             MPI_MPI_TXB_LASTBYTE_REG                                                  },
    { "MPI_TXEN_ALARM_REG",                                                   MPI_TXEN_ALARM_REG                                                        },
    { "MPI_TXBUSY_ALARM_REG",                                                 MPI_TXBUSY_ALARM_REG                                                      },
#endif    
    { "MPI_REQ_ALARM_REG",                                                    MPI_REQ_ALARM_REG                                                         },
    { "MPI_WATCHDOG_ALARM_REG",                                               MPI_WATCHDOG_ALARM_REG                                                    },
    { "MPI_COMMAND_ALARM_REG",                                                MPI_COMMAND_ALARM_REG                                                     },
    { "MPI_TXP_ABORT_REG",                                                    MPI_TXP_ABORT_REG                                                         },
    { "MPI_TXCTL_ABORT_REG",                                                  MPI_TXCTL_ABORT_REG                                                       },
#ifdef FIXME_GEN5    
    { "MPI_COMMAND2_DELAY_TITAN40_REG",                                       MPI_COMMAND2_DELAY_TITAN40_REG                                            },
#endif    
    { "MTU_DIFS_LIMIT_0TO3_REG",                                              MTU_DIFS_LIMIT_0TO3_REG                                                   },
    { "MTU_DIFS_LIMIT_4TO7_REG",                                              MTU_DIFS_LIMIT_4TO7_REG                                                   },
    { "MTU_EIFS_PIFS_SLOT_LIMIT_REG",                                         MTU_EIFS_PIFS_SLOT_LIMIT_REG                                              },
    { "MTU_SW_MTU_BCN_SLOT_USEC_SIFS_LIMIT_REG",                              MTU_SW_MTU_BCN_SLOT_USEC_SIFS_LIMIT_REG                                   },
    { "MTU_SW_MTU_MISC_LIMITS_REG",                                           MTU_SW_MTU_MISC_LIMITS_REG                                                },
    { "MTU_NAV_CNT_REG",                                                      MTU_NAV_CNT_REG                                                           },
    { "MTU_TSF_TIMER_LO_REG",                                                 MTU_TSF_TIMER_LO_REG                                                      },
    { "MTU_TSF_TIMER_HI_REG",                                                 MTU_TSF_TIMER_HI_REG                                                      },
    { "MTU_TIMER_0_REG",                                                      MTU_TIMER_0_REG                                                           },
    { "MTU_TIMER_1_REG",                                                      MTU_TIMER_1_REG                                                           },
    { "MTU_TIMER_2_REG",                                                      MTU_TIMER_2_REG                                                           },
    { "MTU_TIMER_3_REG",                                                      MTU_TIMER_3_REG                                                           },
    { "MTU_TIMER_4_REG",                                                      MTU_TIMER_4_REG                                                           },
    { "MTU_TIMER_5_REG",                                                      MTU_TIMER_5_REG                                                           },
    { "MTU_TIMER_6_REG",                                                      MTU_TIMER_6_REG                                                           },
    { "MTU_TIMER_7_REG",                                                      MTU_TIMER_7_REG                                                           },
    { "MTU_TIMER_CONTROL_REG",                                                MTU_TIMER_CONTROL_REG                                                     },
    { "MTU_BKOF_CNT_0_REG",                                                   MTU_BKOF_CNT_0_REG                                                        },
    { "MTU_BKOF_CNT_1_REG",                                                   MTU_BKOF_CNT_1_REG                                                        },
    { "MTU_BKOF_CNT_2_REG",                                                   MTU_BKOF_CNT_2_REG                                                        },
    { "MTU_BKOF_CNT_3_REG",                                                   MTU_BKOF_CNT_3_REG                                                        },
    { "MTU_BKOF_CNT_4_REG",                                                   MTU_BKOF_CNT_4_REG                                                        },
    { "MTU_BKOF_CNT_5_REG",                                                   MTU_BKOF_CNT_5_REG                                                        },
    { "MTU_BKOF_CNT_6_REG",                                                   MTU_BKOF_CNT_6_REG                                                        },
    { "MTU_BKOF_CNT_7_REG",                                                   MTU_BKOF_CNT_7_REG                                                        },
    { "MTU_BKOF_CONTROL_REG",                                                 MTU_BKOF_CONTROL_REG                                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_0_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_0_REG                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_1_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_1_REG                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_2_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_2_REG                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_3_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_3_REG                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_4_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_4_REG                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_5_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_5_REG                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_6_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_6_REG                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_7_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_7_REG                                      },
    { "MTU_MTU_INTERRUPT_STATUS_REG",                                         MTU_MTU_INTERRUPT_STATUS_REG                                              },
    { "MTU_SW_MATCH_REGISTER_0_REG",                                          MTU_SW_MATCH_REGISTER_0_REG                                               },
    { "MTU_SW_MATCH_REGISTER_1_REG",                                          MTU_SW_MATCH_REGISTER_1_REG                                               },
    { "MTU_SW_MATCH_REGISTER_2_REG",                                          MTU_SW_MATCH_REGISTER_2_REG                                               },
    { "MTU_SW_MATCH_REGISTER_3_REG",                                          MTU_SW_MATCH_REGISTER_3_REG                                               },
    { "MTU_SW_MATCH_REGISTER_4_REG",                                          MTU_SW_MATCH_REGISTER_4_REG                                               },
    { "MTU_SW_MATCH_REGISTER_5_REG",                                          MTU_SW_MATCH_REGISTER_5_REG                                               },
    { "MTU_SW_MATCH_REGISTER_6_REG",                                          MTU_SW_MATCH_REGISTER_6_REG                                               },
    { "MTU_SW_MATCH_REGISTER_7_REG",                                          MTU_SW_MATCH_REGISTER_7_REG                                               },
    { "MTU_SW_CW_MIN_CW_MAX_0_REG",                                           MTU_SW_CW_MIN_CW_MAX_0_REG                                                },
    { "MTU_SW_CW_MIN_CW_MAX_1_REG",                                           MTU_SW_CW_MIN_CW_MAX_1_REG                                                },
    { "MTU_SW_CW_MIN_CW_MAX_2_REG",                                           MTU_SW_CW_MIN_CW_MAX_2_REG                                                },
    { "MTU_SW_CW_MIN_CW_MAX_3_REG",                                           MTU_SW_CW_MIN_CW_MAX_3_REG                                                },
    { "MTU_SW_CW_MIN_CW_MAX_4_REG",                                           MTU_SW_CW_MIN_CW_MAX_4_REG                                                },
    { "MTU_SW_CW_MIN_CW_MAX_5_REG",                                           MTU_SW_CW_MIN_CW_MAX_5_REG                                                },
    { "MTU_SW_CW_MIN_CW_MAX_6_REG",                                           MTU_SW_CW_MIN_CW_MAX_6_REG                                                },
    { "MTU_SW_CW_MIN_CW_MAX_7_REG",                                           MTU_SW_CW_MIN_CW_MAX_7_REG                                                },
    { "MTU_CCA_COUNTER0_REG",                                                 MTU_CCA_COUNTER0_REG                                                      },
    { "MTU_CCA_COUNTER1_REG",                                                 MTU_CCA_COUNTER1_REG                                                      },
    { "MTU_CCA_COUNTER2_REG",                                                 MTU_CCA_COUNTER2_REG                                                      },
    { "MTU_WATCH_DOG_TIMER_REG",                                              MTU_WATCH_DOG_TIMER_REG                                                   },
    { "MTU_WATCH_DOG_THR0_REG",                                               MTU_WATCH_DOG_THR0_REG                                                    },
    { "MTU_WATCH_DOG_THR1_REG",                                               MTU_WATCH_DOG_THR1_REG                                                    },
    { "MTU_WATCH_DOG_THR2_REG",                                               MTU_WATCH_DOG_THR2_REG                                                    },
    { "MTU_BKOF_SW_INT_TYPE_REG",                                             MTU_BKOF_SW_INT_TYPE_REG                                                  },
    { "MTU_CCA_CONTROL_REG_REG",                                              MTU_CCA_CONTROL_REG_REG                                                   },
    { "MTU_TIMER_8_REG",                                                      MTU_TIMER_8_REG                                                           },
    { "MTU_TIMER_9_REG",                                                      MTU_TIMER_9_REG                                                           },
    { "MTU_TIMER_10_REG",                                                     MTU_TIMER_10_REG                                                          },
    { "MTU_TIMER_11_REG",                                                     MTU_TIMER_11_REG                                                          },
#ifdef FIXME_GEN5    
    { "MTU_BKOF_CNT_8_REG",                                                   MTU_BKOF_CNT_8_REG                                                        },
    { "MTU_BKOF_CNT_9_REG",                                                   MTU_BKOF_CNT_9_REG                                                        },
    { "MTU_BKOF_CNT_10_REG",                                                  MTU_BKOF_CNT_10_REG                                                       },
    { "MTU_BKOF_CNT_11_REG",                                                  MTU_BKOF_CNT_11_REG                                                       },
#endif    
    { "MTU_SW_MATCH_REGISTER_8_REG",                                          MTU_SW_MATCH_REGISTER_8_REG                                               },
    { "MTU_SW_MATCH_REGISTER_9_REG",                                          MTU_SW_MATCH_REGISTER_9_REG                                               },
    { "MTU_SW_MATCH_REGISTER_10_REG",                                         MTU_SW_MATCH_REGISTER_10_REG                                              },
    { "MTU_SW_MATCH_REGISTER_11_REG",                                         MTU_SW_MATCH_REGISTER_11_REG                                              },
#ifdef FIXME_GEN5    
    { "MTU_DIFS_LIMIT_8TO11_REG",                                             MTU_DIFS_LIMIT_8TO11_REG                                                  },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_8_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_8_REG                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_9_REG",                                 MTU_CW_REG_CONTROL_FOR_BACKOFF_9_REG                                      },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_10_REG",                                MTU_CW_REG_CONTROL_FOR_BACKOFF_10_REG                                     },
    { "MTU_CW_REG_CONTROL_FOR_BACKOFF_11_REG",                                MTU_CW_REG_CONTROL_FOR_BACKOFF_11_REG                                     },
#endif    
    { "MTU_BKOF_CONTROL2_REG",                                                MTU_BKOF_CONTROL2_REG                                                     },
    { "MTU_CCA_CONTROL_REG2_REG",                                             MTU_CCA_CONTROL_REG2_REG                                                  },
#ifdef FIXME_GEN5    
    { "MTU_SW_CW_MIN_CW_MAX_8_REG",                                           MTU_SW_CW_MIN_CW_MAX_8_REG                                                },
    { "MTU_SW_CW_MIN_CW_MAX_9_REG",                                           MTU_SW_CW_MIN_CW_MAX_9_REG                                                },
    { "MTU_SW_CW_MIN_CW_MAX_10_REG",                                          MTU_SW_CW_MIN_CW_MAX_10_REG                                               },
    { "MTU_SW_CW_MIN_CW_MAX_11_REG",                                          MTU_SW_CW_MIN_CW_MAX_11_REG                                               },
#endif    
    { "MTU_TIMER_CONTROL11TO8_REG",                                           MTU_TIMER_CONTROL11TO8_REG                                                },
    { "MTU_MTU_GLOBAL_CONTROL_REG",                                           MTU_MTU_GLOBAL_CONTROL_REG                                                },
    { "MTU_MTU_INTERRUPT_STATUS11TO8_REG",                                    MTU_MTU_INTERRUPT_STATUS11TO8_REG                                         },
    { "MTU_MTU_GLOBAL_CONTROL2_REG",                                          MTU_MTU_GLOBAL_CONTROL2_REG                                               },
    { "MTU_SW_MTU_SHADOW_NAV_CNT_REG",                                        MTU_SW_MTU_SHADOW_NAV_CNT_REG                                             },
    { "MTU_PRIMARY_CCA_HISTOGRAM_LO_REG",                                     MTU_PRIMARY_CCA_HISTOGRAM_LO_REG                                          },
    { "MTU_PRIMARY_CCA_HISTOGRAM_HI_REG",                                     MTU_PRIMARY_CCA_HISTOGRAM_HI_REG                                          },
    { "MTU_SECONDARY_CCA_HISTOGRAM_LO_REG",                                   MTU_SECONDARY_CCA_HISTOGRAM_LO_REG                                        },
    { "MTU_SECONDARY_CCA_HISTOGRAM_HI_REG",                                   MTU_SECONDARY_CCA_HISTOGRAM_HI_REG                                        },
    { "MTU_TIMEOUT_LIMIT_REG",                                                MTU_TIMEOUT_LIMIT_REG                                                     },
    { "MTU_CCA_FINAL_CONTROL_REG_REG",                                        MTU_CCA_FINAL_CONTROL_REG_REG                                             },
#ifdef FIXME_GEN5    
    { "MTU_CCA_FINAL_CONTROL_REG2_REG",                                       MTU_CCA_FINAL_CONTROL_REG2_REG                                            },
#endif    
    { "MTU_EARLY_INTERRUPT_LIMITS_REG",                                       MTU_EARLY_INTERRUPT_LIMITS_REG                                            },
    { "MTU_BTC_CONFIG_REGISTERS_REG",                                         MTU_BTC_CONFIG_REGISTERS_REG                                              },
    { "MTU_MTU_TESTBUS_LOW_REG",                                              MTU_MTU_TESTBUS_LOW_REG                                                   },
    { "MTU_MTU_TESTBUS_HIGH_REG",                                             MTU_MTU_TESTBUS_HIGH_REG                                                  },
    { "NVI_GENERAL_REG",                                                      NVI_GENERAL_REG                                                           },
    { "NVI_CUSTOM_CONTROL_REG",                                               NVI_CUSTOM_CONTROL_REG                                                    },
    { "NVI_CUSTOM_WRITE_REG",                                                 NVI_CUSTOM_WRITE_REG                                                      },
    { "NVI_CUSTOM_READ_REG",                                                  NVI_CUSTOM_READ_REG                                                       },
    { "NVI_CS_0_START_REG",                                                   NVI_CS_0_START_REG                                                        },
    { "NVI_CS_0_BURST_REG",                                                   NVI_CS_0_BURST_REG                                                        },
    { "NVI_CS_0_CONFIG_REG",                                                  NVI_CS_0_CONFIG_REG                                                       },
    { "NVI_CS_1_START_REG",                                                   NVI_CS_1_START_REG                                                        },
    { "NVI_CS_1_BURST_REG",                                                   NVI_CS_1_BURST_REG                                                        },
    { "NVI_CS_1_CONFIG_REG",                                                  NVI_CS_1_CONFIG_REG                                                       },
    { "NVI_CS_2_START_REG",                                                   NVI_CS_2_START_REG                                                        },
    { "NVI_CS_2_BURST_REG",                                                   NVI_CS_2_BURST_REG                                                        },
    { "NVI_CS_2_CONFIG_REG",                                                  NVI_CS_2_CONFIG_REG                                                       },
    { "NVI_CS_3_START_REG",                                                   NVI_CS_3_START_REG                                                        },
    { "NVI_CS_3_BURST_REG",                                                   NVI_CS_3_BURST_REG                                                        },
    { "NVI_CS_3_CONFIG_REG",                                                  NVI_CS_3_CONFIG_REG                                                       },
    { "NVI_CS_X_WREN_REG",                                                    NVI_CS_X_WREN_REG                                                         },
    { "NVI_CS_X_WRDI_REG",                                                    NVI_CS_X_WRDI_REG                                                         },
    { "NVI_CS_X_WRSR_REG",                                                    NVI_CS_X_WRSR_REG                                                         },
    { "NVI_CS_X_RDSR_REG",                                                    NVI_CS_X_RDSR_REG                                                         },
    { "PHYDBG_CFGMODE_REG",                                                   PHYDBG_CFGMODE_REG                                                        },
    { "PHYDBG_SELTRIG_REG",                                                   PHYDBG_SELTRIG_REG                                                        },
    { "PHYDBG_RST0_REG",                                                      PHYDBG_RST0_REG                                                           },
    { "PHYDBG_RST1_REG",                                                      PHYDBG_RST1_REG                                                           },
    { "PHYDBG_START0_REG",                                                    PHYDBG_START0_REG                                                         },
    { "PHYDBG_START1_REG",                                                    PHYDBG_START1_REG                                                         },
    { "PHYDBG_STATUS_REG",                                                    PHYDBG_STATUS_REG                                                         },
    { "PHYDBG_DELAY0_REG",                                                    PHYDBG_DELAY0_REG                                                         },
    { "PHYDBG_TRIGPTR0_REG",                                                  PHYDBG_TRIGPTR0_REG                                                       },
    { "PHYDBG_TMUX_STRBQUAL_REG",                                             PHYDBG_TMUX_STRBQUAL_REG                                                  },
    { "PHYDBG_CAPT_CFG_REG",                                                  PHYDBG_CAPT_CFG_REG                                                       },
    { "PHYDBG_START_TRIGWD0_REG",                                             PHYDBG_START_TRIGWD0_REG                                                  },
    { "PHYDBG_END_TRIGWD0_REG",                                               PHYDBG_END_TRIGWD0_REG                                                    },
    { "PHYDBG_STOP_TRIGWD0_REG",                                              PHYDBG_STOP_TRIGWD0_REG                                                   },
#ifdef FIXME_GEN5    
    { "PHYDBG_MAXADDR0_REG",                                                  PHYDBG_MAXADDR0_REG                                                       },
    { "PHYDBG_MAXADDR1_REG",                                                  PHYDBG_MAXADDR1_REG                                                       },
#endif    
    { "PHYDBG_AGCRST_REG",                                                    PHYDBG_AGCRST_REG                                                         },
    { "PHYDBG_TMUX_STRIG_REG",                                                PHYDBG_TMUX_STRIG_REG                                                     },
    { "PHYDBG_TMUX_ETRIG_REG",                                                PHYDBG_TMUX_ETRIG_REG                                                     },
    { "PHYDBG_PLYBCK_CFG_REG",                                                PHYDBG_PLYBCK_CFG_REG                                                     },
    { "PHYDBG_PRBS_REG",                                                      PHYDBG_PRBS_REG                                                           },
    { "PHYDBG_PRBS_MS_REG",                                                   PHYDBG_PRBS_MS_REG                                                        },
    { "PHYDBG_PRBS_LOAD_REG",                                                 PHYDBG_PRBS_LOAD_REG                                                      },
#ifdef FIXME_GEN5    
    { "PHYDBG_MAXPKTCNT_REG",                                                 PHYDBG_MAXPKTCNT_REG                                                      },
    { "PHYDBG_PKTCNT_REG",                                                    PHYDBG_PKTCNT_REG                                                         },
#endif    
    { "PHYDBG_CAPTCNT_REG",                                                   PHYDBG_CAPTCNT_REG                                                        },
    { "PHYDBG_POSTTRIGCNT_REG",                                               PHYDBG_POSTTRIGCNT_REG                                                    },
    { "PHYINT_STATUS_REG",                                                    PHYINT_STATUS_REG                                                         },
    { "PHYINT_FAST_MASK_REG",                                                 PHYINT_FAST_MASK_REG                                                      },
    { "PHYINT_SLOW_MASK_REG",                                                 PHYINT_SLOW_MASK_REG                                                      },
    { "PHYINT_HOST_MASK_REG",                                                 PHYINT_HOST_MASK_REG                                                      },
    { "PIF_PIF_CFG_VENDOR_DEVICE_ID_REG",                                     PIF_PIF_CFG_VENDOR_DEVICE_ID_REG                                          },
    { "PIF_PIF_CFG_COMMAND_STATUS_REG",                                       PIF_PIF_CFG_COMMAND_STATUS_REG                                            },
    { "PIF_PIF_CFG_REVISION_ID_CLASS_CODE_REG",                               PIF_PIF_CFG_REVISION_ID_CLASS_CODE_REG                                    },
    { "PIF_PIF_CFG_CACHE_LINE_SIZE_BUS_LATENCY_TIMER_REG",                    PIF_PIF_CFG_CACHE_LINE_SIZE_BUS_LATENCY_TIMER_REG                         },
    { "PIF_PIF_CFG_BASE_ADDRESS0_REG",                                        PIF_PIF_CFG_BASE_ADDRESS0_REG                                             },
    { "PIF_PIF_CFG_BASE_ADDRESS1_REG",                                        PIF_PIF_CFG_BASE_ADDRESS1_REG                                             },
    { "PIF_PIF_CFG_BASE_ADDRESS2_REG",                                        PIF_PIF_CFG_BASE_ADDRESS2_REG                                             },
    { "PIF_PIF_CFG_BASE_ADDRESS3_REG",                                        PIF_PIF_CFG_BASE_ADDRESS3_REG                                             },
    { "PIF_PIF_CFG_BASE_ADDRESS4_REG",                                        PIF_PIF_CFG_BASE_ADDRESS4_REG                                             },
    { "PIF_PIF_CFG_BASE_ADDRESS5_REG",                                        PIF_PIF_CFG_BASE_ADDRESS5_REG                                             },
    { "PIF_PIF_CFG_CARDBUS_CIS_POINTER_REG",                                  PIF_PIF_CFG_CARDBUS_CIS_POINTER_REG                                       },
    { "PIF_PIF_CFG_SUBSYSTEM_VENDOR_DEVICE_ID_REG",                           PIF_PIF_CFG_SUBSYSTEM_VENDOR_DEVICE_ID_REG                                },
    { "PIF_PIF_CFG_BIOS_ROM_BAR_REG",                                         PIF_PIF_CFG_BIOS_ROM_BAR_REG                                              },
    { "PIF_PIF_CFG_CAPABILITIES_POINTER_REG",                                 PIF_PIF_CFG_CAPABILITIES_POINTER_REG                                      },
    { "PIF_PIF_CFG_INTERRUPT_GRANT_REG",                                      PIF_PIF_CFG_INTERRUPT_GRANT_REG                                           },
    { "PIF_PIF_CFG_PMC_REG",                                                  PIF_PIF_CFG_PMC_REG                                                       },
    { "PIF_PIF_CFG_PMCSR_REG",                                                PIF_PIF_CFG_PMCSR_REG                                                     },
    { "PIF_PIF_CFG_RETRY_TRDY_COUNT_REG",                                     PIF_PIF_CFG_RETRY_TRDY_COUNT_REG                                          },
    { "PIF_PIF_CFG_CAPABILITY_VPD_REG",                                       PIF_PIF_CFG_CAPABILITY_VPD_REG                                            },
    { "PIF_PIF_CFG_VPD_DATA_REG",                                             PIF_PIF_CFG_VPD_DATA_REG                                                  },
    { "PIF_PIF_CONTROL_REG",                                                  PIF_PIF_CONTROL_REG                                                       },
    { "PIF_PIF_TARGET1_ADDR_TRANSLATE_REG",                                   PIF_PIF_TARGET1_ADDR_TRANSLATE_REG                                        },
    { "PIF_PIF_TARGET2_ADDR_TRANSLATE_REG",                                   PIF_PIF_TARGET2_ADDR_TRANSLATE_REG                                        },
    { "PIF_PIF_CONFIG_ADDR_TRANSLATE_REG",                                    PIF_PIF_CONFIG_ADDR_TRANSLATE_REG                                         },
    { "PIF_PIF_IO_ADDR_TRANSLATE_REG",                                        PIF_PIF_IO_ADDR_TRANSLATE_REG                                             },
    { "PIF_PIF_MEMORY_SP1_ADDR_TRANSLATE_REG",                                PIF_PIF_MEMORY_SP1_ADDR_TRANSLATE_REG                                     },
    { "PIF_PIF_MEMORY_SP2_ADDR_TRANSLATE_REG",                                PIF_PIF_MEMORY_SP2_ADDR_TRANSLATE_REG                                     },
    { "PIF_PIF_GAM_HANG_RELOAD_VALUE_REG",                                    PIF_PIF_GAM_HANG_RELOAD_VALUE_REG                                         },
    { "PIF_PIF_LAST_TGT_ADDR_INFO_REG",                                       PIF_PIF_LAST_TGT_ADDR_INFO_REG                                            },
    { "PIF_PIF_TEST_BUS_LOWER_REG",                                           PIF_PIF_TEST_BUS_LOWER_REG                                                },
    { "PIF_PIF_TEST_BUS_UPPER_REG",                                           PIF_PIF_TEST_BUS_UPPER_REG                                                },
    { "PIF_PIF_ECPU_SPECIAL_INTERRUPT_REG",                                   PIF_PIF_ECPU_SPECIAL_INTERRUPT_REG                                        },
    { "PIF_PIF_AHB_PIF_INT_STATUS_REG",                                       PIF_PIF_AHB_PIF_INT_STATUS_REG                                            },
    { "PIF_PIF_AHB_PIF_INT_MASK_REG",                                         PIF_PIF_AHB_PIF_INT_MASK_REG                                              },
    { "PIF_PIF_AHB_FAST_INT_MASK_REG",                                        PIF_PIF_AHB_FAST_INT_MASK_REG                                             },
    { "PIF_PIF_RST_CLK_CONTROL_REG",                                          PIF_PIF_RST_CLK_CONTROL_REG                                               },
    { "PIF_PCI_INTERRUPT_STATUS_REG",                                         PIF_PCI_PIF_PCI_INTERRUPT_STATUS_REG                                      },
    { "PIF_PCI_INTERRUPT_ENABLE_REG",                                         PIF_PCI_PIF_PCI_INTERRUPT_ENABLE_REG                                      },
    { "PIF_PCI_SPECIAL_INTERRUPT_REG",                                        PIF_PCI_PIF_PCI_SPECIAL_INTERRUPT_REG                                     },
    { "PIF_PCI_BYTE_SWAP_REG",                                                PIF_PCI_PIF_PCI_BYTE_SWAP_REG                                             },
    { "PIF_PCI_INTERNAL_INT_STATUS_REG",                                      PIF_PCI_PIF_PCI_INTERNAL_INT_STATUS_REG                                   },
    { "PIF_PCI_INTERNAL_INT_ENABLE_REG",                                      PIF_PCI_PIF_PCI_INTERNAL_INT_ENABLE_REG                                   },
    { "PIF_PCI_CONTROL_REG",                                                  PIF_PCI_PIF_PCI_CONTROL_REG                                               },
    { "PIF_PCI_TARGET1_ADDR_TRANSLATE_REG",                                   PIF_PCI_PIF_PCI_TARGET1_ADDR_TRANSLATE_REG                                },
    { "PIF_PCI_TARGET2_ADDR_TRANSLATE_REG",                                   PIF_PCI_PIF_PCI_TARGET2_ADDR_TRANSLATE_REG                                },
    { "PIF_PCI_CONFIG_ADDR_TRANSLATE_REG",                                    PIF_PCI_PIF_PCI_CONFIG_ADDR_TRANSLATE_REG                                 },
    { "PIF_PCI_IO_ADDR_TRANSLATE_REG",                                        PIF_PCI_PIF_PCI_IO_ADDR_TRANSLATE_REG                                     },
    { "PIF_PCI_MEMORY_SP1_ADDR_TRANSLATE_REG",                                PIF_PCI_PIF_PCI_MEMORY_SP1_ADDR_TRANSLATE_REG                             },
    { "PIF_PCI_MEMORY_SP2_ADDR_TRANSLATE_REG",                                PIF_PCI_PIF_PCI_MEMORY_SP2_ADDR_TRANSLATE_REG                             },
    { "PIF_PCI_GAM_HANG_RELOAD_VALUE_REG",                                    PIF_PCI_PIF_PCI_GAM_HANG_RELOAD_VALUE_REG                                 },
    { "PIF_PCI_LAST_TGT_ADDR_INFO_REG",                                       PIF_PCI_PIF_PCI_LAST_TGT_ADDR_INFO_REG                                    },
    { "PIF_PCI_TEST_BUS_LOWER_REG",                                           PIF_PCI_PIF_PCI_TEST_BUS_LOWER_REG                                        },
    { "PIF_PCI_TEST_BUS_UPPER_REG",                                           PIF_PCI_PIF_PCI_TEST_BUS_UPPER_REG                                        },
    { "PIF_PCI_CFG_VENDOR_DEVICE_ID_REG",                                     PIF_PCI_CFG_PIF_PCI_CFG_VENDOR_DEVICE_ID_REG                              },
    { "PIF_PCI_CFG_COMMAND_STATUS_REG",                                       PIF_PCI_CFG_PIF_PCI_CFG_COMMAND_STATUS_REG                                },
    { "PIF_PCI_CFG_REVISION_ID_CLASS_CODE_REG",                               PIF_PCI_CFG_PIF_PCI_CFG_REVISION_ID_CLASS_CODE_REG                        },
    { "PIF_PCI_CFG_CACHE_LINE_SIZE_BUS_LATENCY_TIMER_REG",                    PIF_PCI_CFG_PIF_PCI_CFG_CACHE_LINE_SIZE_BUS_LATENCY_TIMER_REG             },
    { "PIF_PCI_CFG_BASE_ADDRESS0_REG",                                        PIF_PCI_CFG_PIF_PCI_CFG_BASE_ADDRESS0_REG                                 },
    { "PIF_PCI_CFG_BASE_ADDRESS1_REG",                                        PIF_PCI_CFG_PIF_PCI_CFG_BASE_ADDRESS1_REG                                 },
    { "PIF_PCI_CFG_BASE_ADDRESS2_REG",                                        PIF_PCI_CFG_PIF_PCI_CFG_BASE_ADDRESS2_REG                                 },
    { "PIF_PCI_CFG_BASE_ADDRESS3_REG",                                        PIF_PCI_CFG_PIF_PCI_CFG_BASE_ADDRESS3_REG                                 },
    { "PIF_PCI_CFG_BASE_ADDRESS4_REG",                                        PIF_PCI_CFG_PIF_PCI_CFG_BASE_ADDRESS4_REG                                 },
    { "PIF_PCI_CFG_BASE_ADDRESS5_REG",                                        PIF_PCI_CFG_PIF_PCI_CFG_BASE_ADDRESS5_REG                                 },
    { "PIF_PCI_CFG_CARDBUS_CIS_POINTER_REG",                                  PIF_PCI_CFG_PIF_PCI_CFG_CARDBUS_CIS_POINTER_REG                           },
    { "PIF_PCI_CFG_SUBSYSTEM_VENDOR_DEVICE_ID_REG",                           PIF_PCI_CFG_PIF_PCI_CFG_SUBSYSTEM_VENDOR_DEVICE_ID_REG                    },
    { "PIF_PCI_CFG_BIOS_ROM_BAR_REG",                                         PIF_PCI_CFG_PIF_PCI_CFG_BIOS_ROM_BAR_REG                                  },
    { "PIF_PCI_CFG_CAPABILITIES_POINTER_REG",                                 PIF_PCI_CFG_PIF_PCI_CFG_CAPABILITIES_POINTER_REG                          },
    { "PIF_PCI_CFG_INTERRUPT_GRANT_REG",                                      PIF_PCI_CFG_PIF_PCI_CFG_INTERRUPT_GRANT_REG                               },
    { "PIF_PCI_CFG_PMC_REG",                                                  PIF_PCI_CFG_PIF_PCI_CFG_PMC_REG                                           },
    { "PIF_PCI_CFG_PMCSR_REG",                                                PIF_PCI_CFG_PIF_PCI_CFG_PMCSR_REG                                         },
    { "PIF_PCI_CFG_RETRY_TRDY_COUNT_REG",                                     PIF_PCI_CFG_PIF_PCI_CFG_RETRY_TRDY_COUNT_REG                              },
    { "PIF_PCI_CFG_CAPABILITY_VPD_REG",                                       PIF_PCI_CFG_PIF_PCI_CFG_CAPABILITY_VPD_REG                                },
    { "PIF_PCI_CFG_VPD_DATA_REG",                                             PIF_PCI_CFG_PIF_PCI_CFG_VPD_DATA_REG                                      },
    { "PMI_PMI_STATE_REG",                                                    PMI_PMI_STATE_REG                                                         },
#ifdef FIXME_GEN5    
    { "PMI_RXA_BURSTS_REG",                                                   PMI_RXA_BURSTS_REG                                                        },
    { "PMI_RXA_SINGLE_PKTS_REG",                                              PMI_RXA_SINGLE_PKTS_REG                                                   },
    { "PMI_RXA_CONCAT_PKTS_REG",                                              PMI_RXA_CONCAT_PKTS_REG                                                   },
#endif    
    { "PMI_RXB_PACKETS_REG",                                                  PMI_RXB_PACKETS_REG                                                       },
    { "PMI_RXA_DATA_VALID_REG",                                               PMI_RXA_DATA_VALID_REG                                                    },
    { "PMI_RXB_DATA_VALID_REG",                                               PMI_RXB_DATA_VALID_REG                                                    },
    { "PMI_RXP_SHUTOFF_REG",                                                  PMI_RXP_SHUTOFF_REG                                                       },
    { "PMI_PHY_STARTS_REG",                                                   PMI_PHY_STARTS_REG                                                        },
    { "PMI_PHY_DATA_VAL_REG",                                                 PMI_PHY_DATA_VAL_REG                                                      },
    { "PMI_PHY_ABORT_REG",                                                    PMI_PHY_ABORT_REG                                                         },
    { "PMI_PHY_INT_REG",                                                      PMI_PHY_INT_REG                                                           },
    { "PMI_WATCHDOG_TIMEOUT_REG",                                             PMI_WATCHDOG_TIMEOUT_REG                                                  },
    { "PMU_SW_PMU_PWR_EN_REG",                                                PMU_SW_PMU_PWR_EN_REG                                                     },
    { "PMU_SW_PMU_OVERRIDE_PWR_EN_REG",                                       PMU_SW_PMU_OVERRIDE_PWR_EN_REG                                            },
#ifdef FIXME_GEN5    
    { "PMU_PMU_ANA_DIFF_DCC_EN_REG",                                          PMU_PMU_ANA_DIFF_DCC_EN_REG                                               },
    { "PMU_PDADC_RXADC_CONTROLS_REG",                                         PMU_PDADC_RXADC_CONTROLS_REG                                              },
    { "PMU_PMU_ANA_PLL1_F_REG",                                               PMU_PMU_ANA_PLL1_F_REG                                                    },
    { "PMU_PMU_ANA_PLL1_R_REG",                                               PMU_PMU_ANA_PLL1_R_REG                                                    },
    { "PMU_PMU_ANA_PLL1_OD_REG",                                              PMU_PMU_ANA_PLL1_OD_REG                                                   },
    { "PMU_TEST_CTRL_PLL1_PLL2X_CLKGEN_REG",                                  PMU_TEST_CTRL_PLL1_PLL2X_CLKGEN_REG                                       },
    { "PMU_PLL1_OUT_SELECTS_REG",                                             PMU_PLL1_OUT_SELECTS_REG                                                  },
    { "PMU_PMU_ANA_PLL1_RANGE_REG",                                           PMU_PMU_ANA_PLL1_RANGE_REG                                                },
    { "PMU_PLL1_PLL2X_LOCK_INDICATOR_REG",                                    PMU_PLL1_PLL2X_LOCK_INDICATOR_REG                                         },
    { "PMU_PMU_ANA_PLL2X_F_REG",                                              PMU_PMU_ANA_PLL2X_F_REG                                                   },
    { "PMU_PMU_ANA_PLL2X_R_REG",                                              PMU_PMU_ANA_PLL2X_R_REG                                                   },
    { "PMU_PMU_ANA_PLL2X_OD_REG",                                             PMU_PMU_ANA_PLL2X_OD_REG                                                  },
    { "PMU_PMU_SPARE1_REG_REG",                                               PMU_PMU_SPARE1_REG_REG                                                    },
    { "PMU_PMU_ANA_PLL2X_RANGE_REG",                                          PMU_PMU_ANA_PLL2X_RANGE_REG                                               },
    { "PMU_PMU_ANA_REG2P9_STDBY_REG_REG",                                     PMU_PMU_ANA_REG2P9_STDBY_REG_REG                                          },
#endif    
    { "PMU_PMU_ANA_OSC_CONTROLS_REG",                                         PMU_PMU_ANA_OSC_CONTROLS_REG                                              },
    { "PMU_PMU_TESTBUS_MUX_SEL_REG",                                          PMU_PMU_TESTBUS_MUX_SEL_REG                                               },
    { "PMU_PWR_UP_HW_MATCH_REG1_REG",                                         PMU_PWR_UP_HW_MATCH_REG1_REG                                              },
    { "PMU_PWR_UP_HW_MATCH_REG2_REG",                                         PMU_PWR_UP_HW_MATCH_REG2_REG                                              },
    { "PMU_PWR_UP_HW_MATCH_REG3_REG",                                         PMU_PWR_UP_HW_MATCH_REG3_REG                                              },
    { "PMU_PWR_UP_SW_MATCH_REG1_REG",                                         PMU_PWR_UP_SW_MATCH_REG1_REG                                              },
    { "PMU_PWR_UP_SW_MATCH_REG2_REG",                                         PMU_PWR_UP_SW_MATCH_REG2_REG                                              },
    { "PMU_SLEEP_MATCH_REG1_REG",                                             PMU_SLEEP_MATCH_REG1_REG                                                  },
    { "PMU_SLEEP_MATCH_REG2_REG",                                             PMU_SLEEP_MATCH_REG2_REG                                                  },
    { "PMU_SLEEP_MATCH_REG3_REG",                                             PMU_SLEEP_MATCH_REG3_REG                                                  },
    { "PMU_SLEEP_MATCH_REG4_REG",                                             PMU_SLEEP_MATCH_REG4_REG                                                  },
    { "PMU_SLEEP_MATCH_REG5_REG",                                             PMU_SLEEP_MATCH_REG5_REG                                                  },
    { "PMU_SLEEP_MATCH_REG6_REG",                                             PMU_SLEEP_MATCH_REG6_REG                                                  },
    { "PMU_SLEEP_EN_REG_REG",                                                 PMU_SLEEP_EN_REG_REG                                                      },
    { "PMU_WOWL_ENABLE_REG_REG",                                              PMU_WOWL_ENABLE_REG_REG                                                   },
    { "PMU_BEACON_PWR_SAVE_REG_REG",                                          PMU_BEACON_PWR_SAVE_REG_REG                                               },
    { "PMU_BEACON_PWR_SAVE_PWR_UP_ST_EVENT_CNT_REG_REG",                      PMU_BEACON_PWR_SAVE_PWR_UP_ST_EVENT_CNT_REG_REG                           },
    { "PMU_GCU_REF_CLK80_MUX_SEL_REG_REG",                                    PMU_PMU_GCU_REF_CLK80_MUX_SEL_REG_REG                                     },
    { "PMU_GCU_SDRAM_WR_CLK_GATE_EN_SEL_REG_REG",                             PMU_PMU_GCU_SDRAM_WR_CLK_GATE_EN_SEL_REG_REG                              },
    { "PMU_RESUME_MISC_STATUS_REG_REG",                                       PMU_PMU_RESUME_MISC_STATUS_REG_REG                                        },
#ifdef FIXME_GEN5    
    { "PMU_SPARE2_REG_REG",                                                   PMU_PMU_SPARE2_REG_REG                                                    },
#endif    
    { "PMU_GCU_RST_INT_FULL_CHIP_SCU_INTERFACE_RST_EVENT_SW_EN_REG",          PMU_PMU_GCU_RST_INT_FULL_CHIP_SCU_INTERFACE_RST_EVENT_SW_EN_REG_REG       },
    { "PMU_RST_SOFT_QUASAR_PMU_GCU_REG_N_REG",                                PMU_RST_SOFT_QUASAR_PMU_GCU_REG_N_REG                                     },
    { "PMU_RING_OSC_CYCLES_PER_CALIB_REG_REG",                                PMU_RING_OSC_CYCLES_PER_CALIB_REG_REG                                     },
    { "PMU_RING_OSC_CALIB_EN_REG_REG",                                        PMU_RING_OSC_CALIB_EN_REG_REG                                             },
    { "PMU_RING_OSC_CALIB_STATUS_REG_REG",                                    PMU_RING_OSC_CALIB_STATUS_REG_REG                                         },
    { "PMU_CNT_CLK80_CYCLES_PER_RING_OSC_CALIB_REG",                          PMU_CNT_CLK80_CYCLES_PER_RING_OSC_CALIB_REG                               },
    { "PMU_PWR_UP_HW_MATCH_REG0_REG",                                         PMU_PWR_UP_HW_MATCH_REG0_REG                                              },
    { "PMU_PWR_UP_SW_MATCH_REG0_REG",                                         PMU_PWR_UP_SW_MATCH_REG0_REG                                              },
    { "QMRC_CONTROL_REG",                                                     QMRC_CONTROL_REG                                                          },
    { "QMRC_PKT_COUNT_REG",                                                   QMRC_PKT_COUNT_REG                                                        },
    { "QMRC_SYM_COUNT_REG",                                                   QMRC_SYM_COUNT_REG                                                        },
    { "QMRC_LMAP_OPSCALE_SIMO_REG",                                           QMRC_LMAP_OPSCALE_SIMO_REG                                                },
    { "QMRC_LMAP_OPSCALE_MIMO_REG",                                           QMRC_LMAP_OPSCALE_MIMO_REG                                                },
    { "RACTL_PTC_LOOP_EN_REG",                                                RACTL_PTC_LOOP_EN_REG                                                     },
    { "RACTL_PTC_LOOP_GAIN_REG",                                              RACTL_PTC_LOOP_GAIN_REG                                                   },
    { "RACTL_PTC_CHAN_FREQ_REG",                                              RACTL_PTC_CHAN_FREQ_REG                                                   },
    { "RACTL_RACTL_TEST_REG",                                                 RACTL_RACTL_TEST_REG                                                      },
    { "RACTL_RXA_ABORT_REG",                                                  RACTL_RXA_ABORT_REG                                                       },
    { "RACTL_RACTL_TOFFSET_REG",                                              RACTL_RACTL_TOFFSET_REG                                                   },
    { "RACTL_RACTL_DELTAT_IN_REG",                                            RACTL_RACTL_DELTAT_IN_REG                                                 },
    { "RACTL_RACTL_DELTAT_OUT_REG",                                           RACTL_RACTL_DELTAT_OUT_REG                                                },
    { "RACTL_RACTL_DELTAF_IN_REG",                                            RACTL_RACTL_DELTAF_IN_REG                                                 },
    { "RACTL_RACTL_DELTAF_OUT_REG",                                           RACTL_RACTL_DELTAF_OUT_REG                                                },
    { "RACTL_PTC_DELTAAMP_TIMINGOFFSET_OUT_REG",                              RACTL_PTC_DELTAAMP_TIMINGOFFSET_OUT_REG                                   },
    { "RACTL_RACTL_TEST_SIG_LEN_REG",                                         RACTL_RACTL_TEST_SIG_LEN_REG                                              },
    { "RACTL_RACTL_TEST_CFG_REG",                                             RACTL_RACTL_TEST_CFG_REG                                                  },
    { "RACTL_TESTMUX_SEL_REG",                                                RACTL_TESTMUX_SEL_REG                                                     },
    { "RACTL_RACTL_PKTCOUNT_REG",                                             RACTL_RACTL_PKTCOUNT_REG                                                  },
    { "RACTL_RACTL_SYMCOUNT_REG",                                             RACTL_RACTL_SYMCOUNT_REG                                                  },
    { "RACTL_FFT_PKTCOUNT_REG",                                               RACTL_FFT_PKTCOUNT_REG                                                    },
    { "RACTL_FFT_SYMCOUNT_REG",                                               RACTL_FFT_SYMCOUNT_REG                                                    },
    { "RACTL_PTC_PKTCOUNT_REG",                                               RACTL_PTC_PKTCOUNT_REG                                                    },
    { "RACTL_PTC_SYMCOUNT_REG",                                               RACTL_PTC_SYMCOUNT_REG                                                    },
    { "RACTL_DINT_PKTCOUNT_REG",                                              RACTL_DINT_PKTCOUNT_REG                                                   },
    { "RACTL_DINT_SYMCOUNT_REG",                                              RACTL_DINT_SYMCOUNT_REG                                                   },
    { "RACTL_DSCR_DVALCNT_REG",                                               RACTL_DSCR_DVALCNT_REG                                                    },
    { "RACTL_FFT_OPSCALE_REG",                                                RACTL_FFT_OPSCALE_REG                                                     },
    { "RACTL_RACTL_STATE_REG",                                                RACTL_RACTL_STATE_REG                                                     },
    { "RACTL_AGC_ABORT_COUNT_REG",                                            RACTL_AGC_ABORT_COUNT_REG                                                 },
    { "RACTL_SIGNAL_INVALID_COUNT_REG",                                       RACTL_SIGNAL_INVALID_COUNT_REG                                            },
    { "RACTL_SERV_INVALID_COUNT_REG",                                         RACTL_SERV_INVALID_COUNT_REG                                              },
    { "RACTL_INTERRUPT_COUNT_REG",                                            RACTL_INTERRUPT_COUNT_REG                                                 },
    { "RACTL_LAST_LS_SIGNAL_REG",                                             RACTL_LAST_LS_SIGNAL_REG                                                  },
    { "RACTL_LAST_MS_SIGNAL_REG",                                             RACTL_LAST_MS_SIGNAL_REG                                                  },
#ifdef FIXME_GEN5    
    { "RACTL_LAST_ESIGNAL0_REG",                                              RACTL_LAST_ESIGNAL0_REG                                                   },
    { "RACTL_LAST_ESIGNAL1_REG",                                              RACTL_LAST_ESIGNAL1_REG                                                   },
    { "RACTL_LAST_ESIGNAL2_REG",                                              RACTL_LAST_ESIGNAL2_REG                                                   },
    { "RACTL_STATISTICS_SELECT_REG",                                          RACTL_STATISTICS_SELECT_REG                                               },
    { "RACTL_INF_REG",                                                        RACTL_INF_REG                                                             },
    { "RACTL_DAGC_TGTBO_REG",                                                 RACTL_DAGC_TGTBO_REG                                                      },
    { "RACTL_RAHDR_REG",                                                      RACTL_RAHDR_REG                                                           },
    { "RACTL_CMDWDFILL_REG",                                                  RACTL_CMDWDFILL_REG                                                       },
    { "RACTL_LAST_HTSIGNAL0_REG",                                             RACTL_LAST_HTSIGNAL0_REG                                                  },
    { "RACTL_LAST_HTSIGNAL1_REG",                                             RACTL_LAST_HTSIGNAL1_REG                                                  },
    { "RACTL_LAST_HTSIGNAL2_REG",                                             RACTL_LAST_HTSIGNAL2_REG                                                  },
    { "RACTL_PTC_PHI_C00_REG",                                                RACTL_PTC_PHI_C00_REG                                                     },
    { "RACTL_PTC_PHI_C01_REG",                                                RACTL_PTC_PHI_C01_REG                                                     },
    { "RACTL_PTC_PHI_C10_REG",                                                RACTL_PTC_PHI_C10_REG                                                     },
    { "RACTL_PTC_PHI_C11_REG",                                                RACTL_PTC_PHI_C11_REG                                                     },
    { "RACTL_PTC_PHI_C20_REG",                                                RACTL_PTC_PHI_C20_REG                                                     },
    { "RACTL_PTC_PHI_C21_REG",                                                RACTL_PTC_PHI_C21_REG                                                     },
    { "RACTL_PTC_PHI_C30_REG",                                                RACTL_PTC_PHI_C30_REG                                                     },
    { "RACTL_PTC_PHI_C31_REG",                                                RACTL_PTC_PHI_C31_REG                                                     },
    { "RACTL_PTC_TH_REG",                                                     RACTL_PTC_TH_REG                                                          },
    { "RACTL_GAIN_INV_TBL_REG",                                               RACTL_GAIN_INV_TBL_REG                                                    },
    { "RACTL_RACTL_TEST1_REG",                                                RACTL_RACTL_TEST1_REG                                                     },
    { "RACTL_RACTL_STATUS_REG",                                               RACTL_RACTL_STATUS_REG                                                    },
    { "RACTL_RACTL_WATCHDOG_REG",                                             RACTL_RACTL_WATCHDOG_REG                                                  },
#endif    
    { "RACTL_STROBE_UNSUPPHTSIG_REG",                                         RACTL_STROBE_UNSUPPHTSIG_REG                                              },
    { "RACTL_NES2_MCSBOUND0_REG",                                             RACTL_NES2_MCSBOUND0_REG                                                  },
    { "RACTL_NES2_MCSBOUND1_REG",                                             RACTL_NES2_MCSBOUND1_REG                                                  },
    { "RACTL_NES2_MCSBOUND2_REG",                                             RACTL_NES2_MCSBOUND2_REG                                                  },
    { "RACTL_NES2_MCSBOUND3_REG",                                             RACTL_NES2_MCSBOUND3_REG                                                  },
    { "RACTL_LSIGLEN_LOWERBOUND_REG",                                         RACTL_LSIGLEN_LOWERBOUND_REG                                              },
    { "RACTL_RACTL_INTR_EN_REG",                                              RACTL_RACTL_INTR_EN_REG                                                   },
    { "RACTL_RACTL_BW40MISMCOUNT_REG",                                        RACTL_RACTL_BW40MISMCOUNT_REG                                             },
    { "RBAPB_CONTROL_RXB_DSCR_REG",                                           RBAPB_CONTROL_RXB_DSCR_REG                                                },
    { "RBAPB_COUNT_SSFD_REG",                                                 RBAPB_COUNT_SSFD_REG                                                      },
    { "RBAPB_COUNT_LSFD_REG",                                                 RBAPB_COUNT_LSFD_REG                                                      },
    { "RBAPB_IGN_ILL_PLCP_REG",                                               RBAPB_IGN_ILL_PLCP_REG                                                    },
    { "RBAPB_COUNT_PLCP_CRC_ERRORS_REG",                                      RBAPB_COUNT_PLCP_CRC_ERRORS_REG                                           },
    { "RBAPB_COUNT_PLCP_SIG_ERRORS_REG",                                      RBAPB_COUNT_PLCP_SIG_ERRORS_REG                                           },
    { "RBAPB_COUNT_PLCP_SVC_ERRORS_REG",                                      RBAPB_COUNT_PLCP_SVC_ERRORS_REG                                           },
    { "RBAPB_COUNT_RX_BYTES_REG",                                             RBAPB_COUNT_RX_BYTES_REG                                                  },
    { "RBAPB_COUNT_MPI_SOF_REG",                                              RBAPB_COUNT_MPI_SOF_REG                                                   },
    { "RBAPB_COUNT_MPI_EOF_REG",                                              RBAPB_COUNT_MPI_EOF_REG                                                   },
    { "RBAPB_SFD_DET_TMO_REG",                                                RBAPB_SFD_DET_TMO_REG                                                     },
    { "RBAPB_COUNT_RXB_START_REG",                                            RBAPB_COUNT_RXB_START_REG                                                 },
    { "RBAPB_COUNT_RXB_ABORT_REG",                                            RBAPB_COUNT_RXB_ABORT_REG                                                 },
    { "RBAPB_RXB_RESET_REG",                                                  RBAPB_RXB_RESET_REG                                                       },
    { "RBAPB_CONTROL_BARKER_TIMING_TRACKING_REG",                             RBAPB_CONTROL_BARKER_TIMING_TRACKING_REG                                  },
#ifdef FIXME_GEN5    
    { "RBCMF_COEFF_A_REG",                                                    RBCMF_COEFF_A_REG                                                         },
    { "RBCMF_COEFF_B_REG",                                                    RBCMF_COEFF_B_REG                                                         },
    { "RBCMF_CHN0TAP0_REG",                                                   RBCMF_CHN0TAP0_REG                                                        },
    { "RBCMF_CHN0TAP1_REG",                                                   RBCMF_CHN0TAP1_REG                                                        },
    { "RBCMF_CHN0TAP2_REG",                                                   RBCMF_CHN0TAP2_REG                                                        },
    { "RBCMF_CHN0TAP3_REG",                                                   RBCMF_CHN0TAP3_REG                                                        },
    { "RBCMF_CHN0TAP4_REG",                                                   RBCMF_CHN0TAP4_REG                                                        },
    { "RBCMF_CHN0TAP5_REG",                                                   RBCMF_CHN0TAP5_REG                                                        },
    { "RBCMF_CHN0TAP6_REG",                                                   RBCMF_CHN0TAP6_REG                                                        },
    { "RBCMF_CHN0TAP7_REG",                                                   RBCMF_CHN0TAP7_REG                                                        },
    { "RBCMF_CHN1TAP0_REG",                                                   RBCMF_CHN1TAP0_REG                                                        },
    { "RBCMF_CHN1TAP1_REG",                                                   RBCMF_CHN1TAP1_REG                                                        },
    { "RBCMF_CHN1TAP2_REG",                                                   RBCMF_CHN1TAP2_REG                                                        },
    { "RBCMF_CHN1TAP3_REG",                                                   RBCMF_CHN1TAP3_REG                                                        },
    { "RBCMF_CHN1TAP4_REG",                                                   RBCMF_CHN1TAP4_REG                                                        },
    { "RBCMF_CHN1TAP5_REG",                                                   RBCMF_CHN1TAP5_REG                                                        },
    { "RBCMF_CHN1TAP6_REG",                                                   RBCMF_CHN1TAP6_REG                                                        },
    { "RBCMF_CHN1TAP7_REG",                                                   RBCMF_CHN1TAP7_REG                                                        },
    { "RBCMF_CHN2TAP0_REG",                                                   RBCMF_CHN2TAP0_REG                                                        },
    { "RBCMF_CHN2TAP1_REG",                                                   RBCMF_CHN2TAP1_REG                                                        },
    { "RBCMF_CHN2TAP2_REG",                                                   RBCMF_CHN2TAP2_REG                                                        },
    { "RBCMF_CHN2TAP3_REG",                                                   RBCMF_CHN2TAP3_REG                                                        },
    { "RBCMF_CHN2TAP4_REG",                                                   RBCMF_CHN2TAP4_REG                                                        },
    { "RBCMF_CHN2TAP5_REG",                                                   RBCMF_CHN2TAP5_REG                                                        },
    { "RBCMF_CHN2TAP6_REG",                                                   RBCMF_CHN2TAP6_REG                                                        },
    { "RBCMF_CHN2TAP7_REG",                                                   RBCMF_CHN2TAP7_REG                                                        },
    { "RBCMF_PHASE_REG",                                                      RBCMF_PHASE_REG                                                           },
    { "RBCMF_DFEST_REG",                                                      RBCMF_DFEST_REG                                                           },
    { "RBCMF_TESTMODE_REG",                                                   RBCMF_TESTMODE_REG                                                        },
    { "RFSPI_CONFIG_REG",                                                     RFSPI_CONFIG_REG                                                          },
    { "RFSPI_WRITE_MSW_REG",                                                  RFSPI_WRITE_MSW_REG                                                       },
    { "RFSPI_WRITE_LSW_REG",                                                  RFSPI_WRITE_LSW_REG                                                       },
    { "RFSPI_CONTROL_REG",                                                    RFSPI_CONTROL_REG                                                         },
    { "RFSPI_READ_MSW_REG",                                                   RFSPI_READ_MSW_REG                                                        },
    { "RFSPI_READ_LSW_REG",                                                   RFSPI_READ_LSW_REG                                                        },
#endif    
    { "RXACLKCTRL_ROOT_CLK_EN_REG",                                           RXACLKCTRL_ROOT_CLK_EN_REG                                                },
    { "RXACLKCTRL_APB_BLOCK_CLK_EN_REG",                                      RXACLKCTRL_APB_BLOCK_CLK_EN_REG                                           },
    { "RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG",                            RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG                                 },
    { "RXCLKCTRL_ROOT_CLK_EN_REG",                                            RXCLKCTRL_ROOT_CLK_EN_REG                                                 },
    { "RXCLKCTRL_APB_BLOCK_CLK_EN_REG",                                       RXCLKCTRL_APB_BLOCK_CLK_EN_REG                                            },
    { "RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG",                             RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG                                  },
    { "RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG",                         RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG                              },
    { "RXP_CONFIG_REG",                                                       RXP_CONFIG_REG                                                            },
    { "RXP_PKT_FILTER_MASK_REG",                                              RXP_PKT_FILTER_MASK_REG                                                   },
    { "RXP_MAX_PKTLEN_REG",                                                   RXP_MAX_PKTLEN_REG                                                        },
    { "RXP_ROUTING_FLAG_REG",                                                 RXP_ROUTING_FLAG_REG                                                      },
    { "RXP_MPDU_HEADER_START_OFFSET_REG",                                     RXP_MPDU_HEADER_START_OFFSET_REG                                          },
    { "RXP_DLM_LEN_REG",                                                      RXP_DLM_LEN_REG                                                           },
    { "RXP_DLM_RESULT_REG",                                                   RXP_DLM_RESULT_REG                                                        },
    { "RXP_DLM_DATA0_REG",                                                    RXP_DLM_DATA0_REG                                                         },
    { "RXP_DLM_DATA1_REG",                                                    RXP_DLM_DATA1_REG                                                         },
    { "RXP_DLM_DATA2_REG",                                                    RXP_DLM_DATA2_REG                                                         },
    { "RXP_DLM_DATA3_REG",                                                    RXP_DLM_DATA3_REG                                                         },
    { "RXP_SEARCH_ADDR1_PTR_REG",                                             RXP_SEARCH_ADDR1_PTR_REG                                                  },
    { "RXP_SEARCH_ADDR2_PTR_REG",                                             RXP_SEARCH_ADDR2_PTR_REG                                                  },
    { "RXP_SEARCH_ADDR3_PTR_REG",                                             RXP_SEARCH_ADDR3_PTR_REG                                                  },
    { "RXP_SEARCH_TABLE_CMD_REG",                                             RXP_SEARCH_TABLE_CMD_REG                                                  },
    { "RXP_SEARCH_TABLE_DATA0_REG",                                           RXP_SEARCH_TABLE_DATA0_REG                                                },
    { "RXP_SEARCH_TABLE_DATA1_REG",                                           RXP_SEARCH_TABLE_DATA1_REG                                                },
    { "RXP_MAX_LEN_AMPDU_REG",                                                RXP_MAX_LEN_AMPDU_REG                                                     },
    { "RXP_MAX_LEN_MPDU_IN_AMPDU_REG",                                        RXP_MAX_LEN_MPDU_IN_AMPDU_REG                                             },
    { "RXP_DMA_MAX_RSV_PDU_REG",                                              RXP_DMA_MAX_RSV_PDU_REG                                                   },
    { "RXP_DMA_BURST_THRESHOLD_REG",                                          RXP_DMA_BURST_THRESHOLD_REG                                               },
    { "RXP_CLEAR_STATS_REG",                                                  RXP_CLEAR_STATS_REG                                                       },
    { "RXP_PHY_MPDU_CNT_REG",                                                 RXP_PHY_MPDU_CNT_REG                                                      },
    { "RXP_PHY_AMPDU_CNT_REG",                                                RXP_PHY_AMPDU_CNT_REG                                                     },
    { "RXP_PHY_APPDU_CNT_REG",                                                RXP_PHY_APPDU_CNT_REG                                                     },
    { "RXP_PHY_ABORT_CNT_REG",                                                RXP_PHY_ABORT_CNT_REG                                                     },
    { "RXP_PHY_SHUTOFF_CNT_REG",                                              RXP_PHY_SHUTOFF_CNT_REG                                                   },
    { "RXP_DLM_FIFO_FULL_CNT_REG",                                            RXP_DLM_FIFO_FULL_CNT_REG                                                 },
    { "RXP_DLM_ERR_CNT_REG",                                                  RXP_DLM_ERR_CNT_REG                                                       },
    { "RXP_FAIL_FILTER_CNT_REG",                                              RXP_FAIL_FILTER_CNT_REG                                                   },
    { "RXP_FAIL_MAX_PKTLEN_CNT_REG",                                          RXP_FAIL_MAX_PKTLEN_CNT_REG                                               },
    { "RXP_FCS_ERR_CNT_REG",                                                  RXP_FCS_ERR_CNT_REG                                                       },
    { "RXP_DMA_SEND_CNT_REG",                                                 RXP_DMA_SEND_CNT_REG                                                      },
    { "RXP_DMA_DROP_CNT_REG",                                                 RXP_DMA_DROP_CNT_REG                                                      },
    { "RXP_DMA_GET_BMU_FAIL_CNT_REG",                                         RXP_DMA_GET_BMU_FAIL_CNT_REG                                              },
    { "RXP_PROTOCOL_VERSION_FILTER_CNT_REG",                                  RXP_PROTOCOL_VERSION_FILTER_CNT_REG                                       },
    { "RXP_TYPE_SUBTYPE_FILTER_CNT_REG",                                      RXP_TYPE_SUBTYPE_FILTER_CNT_REG                                           },
    { "RXP_INCORRECT_LENGTH_FILTER_CNT_REG",                                  RXP_INCORRECT_LENGTH_FILTER_CNT_REG                                       },
    { "RXP_ADDR1_BLOCK_FILTER_CNT_REG",                                       RXP_ADDR1_BLOCK_FILTER_CNT_REG                                            },
    { "RXP_ADDR1_HIT_NO_PASS_CNT_REG",                                        RXP_ADDR1_HIT_NO_PASS_CNT_REG                                             },
    { "RXP_ADDR1_DROP_CNT_REG",                                               RXP_ADDR1_DROP_CNT_REG                                                    },
    { "RXP_ADDR2_HIT_NO_PASS_CNT_REG",                                        RXP_ADDR2_HIT_NO_PASS_CNT_REG                                             },
    { "RXP_ADDR2_DROP_CNT_REG",                                               RXP_ADDR2_DROP_CNT_REG                                                    },
    { "RXP_ADDR3_HIT_NO_PASS_CNT_REG",                                        RXP_ADDR3_HIT_NO_PASS_CNT_REG                                             },
    { "RXP_ADDR3_DROP_CNT_REG",                                               RXP_ADDR3_DROP_CNT_REG                                                    },
    { "RXP_MPDU_IN_AMPDU_CNT_REG",                                            RXP_MPDU_IN_AMPDU_CNT_REG                                                 },
    { "RXP_PHY_ERR_DROP_CNT_REG",                                             RXP_PHY_ERR_DROP_CNT_REG                                                  },
    { "RXP_RADAR_DETECT_STATUS_REG",                                          RXP_RADAR_DETECT_STATUS_REG                                               },
    { "RXP_RADAR_DETECT_CONTROL_REG",                                         RXP_RADAR_DETECT_CONTROL_REG                                              },
    { "RXP_RADAR_DETECT_LLOGS_REG",                                           RXP_RADAR_DETECT_LLOGS_REG                                                },
    { "RXP_RADAR_DETECT_ULOGS_REG",                                           RXP_RADAR_DETECT_ULOGS_REG                                                },
    { "RXP_RADAR_DETECT_LOGS_REG",                                            RXP_RADAR_DETECT_LOGS_REG                                                 },
    { "RXP_SOFT_PMI_ABORT_REG",                                               RXP_SOFT_PMI_ABORT_REG                                                    },
    { "RXP_START_ERR_CNT_REG",                                                RXP_START_ERR_CNT_REG                                                     },
    { "RXP_CCA_AND_EXT_ZLF_FCM_RECEPTION_REG",                                RXP_CCA_AND_EXT_ZLF_FCM_RECEPTION_REG                                     },
    { "RXP_TIMEOUT_ERROR_CNT_REG",                                            RXP_TIMEOUT_ERROR_CNT_REG                                                 },
    { "RXP_STALL_TIMEOUT_CNT_REG",                                            RXP_STALL_TIMEOUT_CNT_REG                                                 },
    { "RXP_CFG_FLT_NAV_CONTROL_RESPONSE_REQ_REG",                             RXP_CFG_FLT_NAV_CONTROL_RESPONSE_REQ_REG                                  },
    { "RXP_CFG_FLT_TYPE_SUBTYPE_RX_DISABLE0_REG",                             RXP_CFG_FLT_TYPE_SUBTYPE_RX_DISABLE0_REG                                  },
    { "RXP_CFG_FLT_TYPE_SUBTYPE_RX_DISABLE1_REG",                             RXP_CFG_FLT_TYPE_SUBTYPE_RX_DISABLE1_REG                                  },
    { "RXP_DIAG_STATUS_REG",                                                  RXP_DIAG_STATUS_REG                                                       },
    { "RXP_DIAG_TESTBUS_SEL_REG",                                             RXP_DIAG_TESTBUS_SEL_REG                                                  },
    { "RXP_FRAME_FILTER_CONFIG_REG",                                          RXP_FRAME_FILTER_CONFIG_REG                                               },
    { "RXP_WARMUP_COUNTER_START_REG",                                         RXP_WARMUP_COUNTER_START_REG                                              },
    { "RXP_STALL_TIMEOUT_REG",                                                RXP_STALL_TIMEOUT_REG                                                     },
    { "RXP_REPONSE_HEADER_INFO1_REG",                                         RXP_REPONSE_HEADER_INFO1_REG                                              },
    { "RXP_REPONSE_HEADER_INFO2_REG",                                         RXP_REPONSE_HEADER_INFO2_REG                                              },
    { "RXP_REPONSE_HEADER_INFO3_REG",                                         RXP_REPONSE_HEADER_INFO3_REG                                              },
    { "RXP_REPONSE_HEADER_INFO4_REG",                                         RXP_REPONSE_HEADER_INFO4_REG                                              },
    { "RXP_REPONSE_HEADER_INFO5_REG",                                         RXP_REPONSE_HEADER_INFO5_REG                                              },
    { "RXP_REPONSE_HEADER_INFO6_REG",                                         RXP_REPONSE_HEADER_INFO6_REG                                              },
    { "RXP_REPONSE_HEADER_INFO7_REG",                                         RXP_REPONSE_HEADER_INFO7_REG                                              },
    { "RXP_SEQUENCE_NUMBER_REG",                                              RXP_SEQUENCE_NUMBER_REG                                                   },
    { "RXP_ENHANCED_SEQUENCE_NUMBER_REG",                                     RXP_ENHANCED_SEQUENCE_NUMBER_REG                                          },
    { "RXP_SEQUENCE_NUMBER_FIFO_OVERFLOW_STATS_REG",                          RXP_SEQUENCE_NUMBER_FIFO_OVERFLOW_STATS_REG                               },
    { "SAHB_SAHB_PIF_PL_REG",                                                 SAHB_SAHB_PIF_PL_REG                                                      },
    { "SAHB_SAHB_XIF_PL_REG",                                                 SAHB_SAHB_XIF_PL_REG                                                      },
    { "SAHB_SAHB_UIF_PL_REG",                                                 SAHB_SAHB_UIF_PL_REG                                                      },
    { "SAHB_SAHB_DXE_PL_REG",                                                 SAHB_SAHB_DXE_PL_REG                                                      },
    { "SAHB_SAHB_SCBR_PL_REG",                                                SAHB_SAHB_SCBR_PL_REG                                                     },
    { "SAHB_SAHB_DFLT_MST_REG",                                               SAHB_SAHB_DFLT_MST_REG                                                    },
    { "SAHB_SAHB_VERSION_REG",                                                SAHB_SAHB_VERSION_REG                                                     },
    { "SCU_TESTBUS_REG",                                                      SCU_TESTBUS_REG                                                           },
    { "SCU_SYS_MIF_MPP_TESTBUS_REG",                                          SCU_SYS_MIF_MPP_TESTBUS_REG                                               },
    { "SCU_SYS_SOFT_RESET_REG",                                               SCU_SYS_SOFT_RESET_REG                                                    },
    { "SCU_SYS_ENABLE_CLK_REG",                                               SCU_SYS_ENABLE_CLK_REG                                                    },
    { "SCU_SYS_DISABLE_CLK_GATING_REG",                                       SCU_SYS_DISABLE_CLK_GATING_REG                                            },
    { "SCU_CBRS_CONTROL_REG",                                                 SCU_CBRS_CONTROL_REG                                                      },
    { "SCU_CBRS_SAHB_GAS_CFG_CONTROL_REG",                                    SCU_CBRS_SAHB_GAS_CFG_CONTROL_REG                                         },
    { "SCU_CBRS_KAHB_GAS_CFG_CONTROL_REG",                                    SCU_CBRS_KAHB_GAS_CFG_CONTROL_REG                                         },
    { "SCU_SYS_FPGA_REG",                                                     SCU_SYS_FPGA_REG                                                          },
    { "SCU_SYS_INTERFACE_STRAPS_REG",                                         SCU_SYS_INTERFACE_STRAPS_REG                                              },
    { "SCU_SYS_TESTBUS_LOWER_REG",                                            SCU_SYS_TESTBUS_LOWER_REG                                                 },
    { "SCU_SYS_TESTBUS_UPPER_REG",                                            SCU_SYS_TESTBUS_UPPER_REG                                                 },
#ifdef FIXME_GEN5    
    { "SGU_CTL_BIST_CONTROL_REG",                                             SGU_CTL_BIST_CONTROL_REG                                                  },
    { "SGU_CTL_BIST_SYS_RESULT_REG",                                          SGU_CTL_BIST_SYS_RESULT_REG                                               },
    { "SGU_CTL_BIST_WMAC_RESULT_REG",                                         SGU_CTL_BIST_WMAC_RESULT_REG                                              },
    { "SGU_CTL_BIST_WMAC_MIF_RESULT_REG",                                     SGU_CTL_BIST_WMAC_MIF_RESULT_REG                                          },
    { "SGU_CTL_BIST_ECPU_RESULT_REG",                                         SGU_CTL_BIST_ECPU_RESULT_REG                                              },
    { "SGU_CTL_BIST_PHY_RESULT_REG",                                          SGU_CTL_BIST_PHY_RESULT_REG                                               },
    { "SGU_CTL_BIST_PHY_RESULT2_REG",                                         SGU_CTL_BIST_PHY_RESULT2_REG                                              },
    { "SGU_UART_RBR_REG",                                                     SGU_UART_RBR_REG                                                          },
    { "SGU_UART_THR_REG",                                                     SGU_UART_THR_REG                                                          },
    { "SGU_UART_DLL_REG",                                                     SGU_UART_DLL_REG                                                          },
    { "SGU_UART_DLH_REG",                                                     SGU_UART_DLH_REG                                                          },
    { "SGU_UART_IER_REG",                                                     SGU_UART_IER_REG                                                          },
    { "SGU_UART_IIR_REG",                                                     SGU_UART_IIR_REG                                                          },
    { "SGU_UART_FCR_REG",                                                     SGU_UART_FCR_REG                                                          },
    { "SGU_UART_LCR_REG",                                                     SGU_UART_LCR_REG                                                          },
    { "SGU_UART_MCR_REG",                                                     SGU_UART_MCR_REG                                                          },
    { "SGU_UART_LSR_REG",                                                     SGU_UART_LSR_REG                                                          },
    { "SGU_UART_MSR_REG",                                                     SGU_UART_MSR_REG                                                          },
    { "SGU_UART_SCRATCH_REG",                                                 SGU_UART_SCRATCH_REG                                                      },
    { "SGU_UART_FAR_REG",                                                     SGU_UART_FAR_REG                                                          },
    { "SGU_UART_USR_REG",                                                     SGU_UART_USR_REG                                                          },
    { "SGU_UART_HTX_REG",                                                     SGU_UART_HTX_REG                                                          },
    { "SGU_UART_DMASA_REG",                                                   SGU_UART_DMASA_REG                                                        },
    { "TACTL_CFG_REG",                                                        TACTL_CFG_REG                                                             },
    { "TACTL_SCR_CONFIG_REG",                                                 TACTL_SCR_CONFIG_REG                                                      },
    { "TACTL_QAM_NSYMS_REG",                                                  TACTL_QAM_NSYMS_REG                                                       },
    { "TACTL_AIRGO_MODES_REG",                                                TACTL_AIRGO_MODES_REG                                                     },
    { "TACTL_FCM_MODE_REG",                                                   TACTL_FCM_MODE_REG                                                        },
    { "TACTL_CTRL_STATE_REG",                                                 TACTL_CTRL_STATE_REG                                                      },
    { "TACTL_TATMUX_CONFIG_REG",                                              TACTL_TATMUX_CONFIG_REG                                                   },
    { "TACTL_TAIFFT_NPKTS_REG",                                               TACTL_TAIFFT_NPKTS_REG                                                    },
    { "TACTL_TAIFFT_NSYMS_REG",                                               TACTL_TAIFFT_NSYMS_REG                                                    },
    { "TACTL_SCR_LFSR_REG",                                                   TACTL_SCR_LFSR_REG                                                        },
    { "TACTL_CYC_DELAY_SIMO_REG",                                             TACTL_CYC_DELAY_SIMO_REG                                                  },
    { "TACTL_CYC_DELAY_AIRGO_MIMO_REG",                                       TACTL_CYC_DELAY_AIRGO_MIMO_REG                                            },
    { "TACTL_CYC_DELAY_11N_MIMO_GF_REG",                                      TACTL_CYC_DELAY_11N_MIMO_GF_REG                                           },
    { "TACTL_CYC_DELAY_11N_MIMO_MM_LEG_REG",                                  TACTL_CYC_DELAY_11N_MIMO_MM_LEG_REG                                       },
    { "TACTL_CYC_DELAY_11N_MIMO_MM_HT_REG",                                   TACTL_CYC_DELAY_11N_MIMO_MM_HT_REG                                        },
    { "TACTL_CYC_DELAY_AIRGO_MIMO_SP_REG",                                    TACTL_CYC_DELAY_AIRGO_MIMO_SP_REG                                         },
    { "TACTL_SCALE_20_REG",                                                   TACTL_SCALE_20_REG                                                        },
    { "TACTL_SCALE_TITAN_40_REG",                                             TACTL_SCALE_TITAN_40_REG                                                  },
    { "TACTL_SCALE_11N_40_REG",                                               TACTL_SCALE_11N_40_REG                                                    },
    { "TACTL_ERROR_MASK0_REG",                                                TACTL_ERROR_MASK0_REG                                                     },
    { "TACTL_ERROR_MASK1_REG",                                                TACTL_ERROR_MASK1_REG                                                     },
    { "TACTL_ERROR_MASK2_REG",                                                TACTL_ERROR_MASK2_REG                                                     },
    { "TACTL_ERROR_MASK_ARM_REG",                                             TACTL_ERROR_MASK_ARM_REG                                                  },
    { "TAQAM_SCALE_BPSK_REG",                                                 TAQAM_SCALE_BPSK_REG                                                      },
    { "TAQAM_SCALE_LP_MIMO_REG",                                              TAQAM_SCALE_LP_MIMO_REG                                                   },
    { "TAQAM_SCALE_QPSK_REG",                                                 TAQAM_SCALE_QPSK_REG                                                      },
    { "TAQAM_SCALE_QAM16_REG",                                                TAQAM_SCALE_QAM16_REG                                                     },
    { "TAQAM_SCALE_QAM64_REG",                                                TAQAM_SCALE_QAM64_REG                                                     },
    { "TAQAM_SCALE_LEGACY_REG",                                               TAQAM_SCALE_LEGACY_REG                                                    },
    { "TAQAM_SCALE_TITAN40_REG",                                              TAQAM_SCALE_TITAN40_REG                                                   },
    { "TAQAM_SCALE_11N_HT20_REG",                                             TAQAM_SCALE_11N_HT20_REG                                                  },
    { "TAQAM_SCALE_11N_HT40_REG",                                             TAQAM_SCALE_11N_HT40_REG                                                  },
    { "TAQAM_SCALE_HT_DUP_LEG_REG",                                           TAQAM_SCALE_HT_DUP_LEG_REG                                                },
    { "TAQAM_PREEQ_ENABLE_REG",                                               TAQAM_PREEQ_ENABLE_REG                                                    },
    { "TAQAM_PREEQ_LUT__MREG",                                                TAQAM_PREEQ_LUT__MREG                                                     },
    { "TBAPB_CRC16_CTRL_REG",                                                 TBAPB_CRC16_CTRL_REG                                                      },
    { "TBAPB_SCRAMBLE_CTRL_REG",                                              TBAPB_SCRAMBLE_CTRL_REG                                                   },
    { "TBAPB_TXB_DEBUG_REG",                                                  TBAPB_TXB_DEBUG_REG                                                       },
    { "TBAPB_LINEAR_DELAY_ANT1_REG",                                          TBAPB_LINEAR_DELAY_ANT1_REG                                               },
    { "TBAPB_ANTENNA1_CTRL_REG",                                              TBAPB_ANTENNA1_CTRL_REG                                                   },
    { "TDC_TDCSYM_IN_REG",                                                    TDC_TDCSYM_IN_REG                                                         },
    { "TDC_TDCSYM_OUT_REG",                                                   TDC_TDCSYM_OUT_REG                                                        },
    { "TDC_TDCPKT_IN_REG",                                                    TDC_TDCPKT_IN_REG                                                         },
    { "TDC_CWDET_COUNT_REG",                                                  TDC_CWDET_COUNT_REG                                                       },
    { "TDC_CWDET_STATUS_REG",                                                 TDC_CWDET_STATUS_REG                                                      },
    { "TDC_CWDET_OVERRIDE_REG",                                               TDC_CWDET_OVERRIDE_REG                                                    },
    { "TDC_CWDET_TRIGGER_REG",                                                TDC_CWDET_TRIGGER_REG                                                     },
    { "TDC_APB_GAIN_THRESH_LLP64_REG",                                        TDC_APB_GAIN_THRESH_LLP64_REG                                             },
    { "TDC_APB_GAIN_THRESH_LLP128_REG",                                       TDC_APB_GAIN_THRESH_LLP128_REG                                            },
    { "TDC_APB_GAIN_THRESH_HTLTF64_REG",                                      TDC_APB_GAIN_THRESH_HTLTF64_REG                                           },
    { "TDC_APB_GAIN_THRESH_HTLTF128_REG",                                     TDC_APB_GAIN_THRESH_HTLTF128_REG                                          },
    { "TDC_RAM_OVERFLOW_REG",                                                 TDC_RAM_OVERFLOW_REG                                                      },
    { "TPC_TXPWR_OVERRIDE_REG",                                               TPC_TXPWR_OVERRIDE_REG                                                    },
    { "TPC_TXPWR_ENABLE_REG",                                                 TPC_TXPWR_ENABLE_REG                                                      },
    { "TPC_ADC_CTRL_GET_ADC_REG",                                             TPC_ADC_CTRL_GET_ADC_REG                                                  },
    { "TPC_ADC_STATUS_REG",                                                   TPC_ADC_STATUS_REG                                                        },
    { "TPC_ADC_DATA0_REG",                                                    TPC_ADC_DATA0_REG                                                         },
    { "TPC_ADC_DATA1_REG",                                                    TPC_ADC_DATA1_REG                                                         },
    { "TPC_MAX_RF_GAIN_REG",                                                  TPC_MAX_RF_GAIN_REG                                                       },
    { "TPC_MAX_DIGITAL_GAIN_REG",                                             TPC_MAX_DIGITAL_GAIN_REG                                                  },
    { "TPC_MID_DIGITAL_GAIN_REG",                                             TPC_MID_DIGITAL_GAIN_REG                                                  },
    { "TPC_MIN_DIGITAL_GAIN_REG",                                             TPC_MIN_DIGITAL_GAIN_REG                                                  },
    { "TPC_RC_DELAY_REG",                                                     TPC_RC_DELAY_REG                                                          },
    { "TPC_SENSED_PWR_REG",                                                   TPC_SENSED_PWR_REG                                                        },
    { "TPC_ADCTIMEOUT_REG",                                                   TPC_ADCTIMEOUT_REG                                                        },
    { "TPC_APBACCESS_REG",                                                    TPC_APBACCESS_REG                                                         },
    { "TPC_PTADC_FSM_RST_REG",                                                TPC_PTADC_FSM_RST_REG                                                     },
    { "TPC_TXGAINSTRB_DISABLE_REG",                                           TPC_TXGAINSTRB_DISABLE_REG                                                },
    { "TPC_POWERDET0_RAM_MREG",                                               TPC_POWERDET0_RAM_MREG                                                    },
    { "TPC_POWERDET1_RAM_MREG",                                               TPC_POWERDET1_RAM_MREG                                                    },
    { "TPC_GAIN_LUT0_MREG",                                                   TPC_GAIN_LUT0_MREG                                                        },
    { "TPC_GAIN_LUT1_MREG",                                                   TPC_GAIN_LUT1_MREG                                                        },
    { "TXCLKCTRL_ROOT_CLK_EN_REG",                                            TXCLKCTRL_ROOT_CLK_EN_REG                                                 },
    { "TXCLKCTRL_APB_BLOCK_CLK_EN_REG",                                       TXCLKCTRL_APB_BLOCK_CLK_EN_REG                                            },
    { "TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG",                             TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG                                  },
    { "TXCTL_FIR_MODE_REG",                                                   TXCTL_FIR_MODE_REG                                                        },
    { "TXCTL_RAMP_UP_REG",                                                    TXCTL_RAMP_UP_REG                                                         },
    { "TXCTL_RAMP_DOWN_REG",                                                  TXCTL_RAMP_DOWN_REG                                                       },
    { "TXCTL_TESTMUX_SELECT_REG",                                             TXCTL_TESTMUX_SELECT_REG                                                  },
    { "TXCTL_DAC_CONTROL_REG",                                                TXCTL_DAC_CONTROL_REG                                                     },
    { "TXCTL_EADAC_MODE_REG",                                                 TXCTL_EADAC_MODE_REG                                                      },
    { "TXCTL_SUBBAND_REG",                                                    TXCTL_SUBBAND_REG                                                         },
    { "TXCTL_SOFTRESET_REG",                                                  TXCTL_SOFTRESET_REG                                                       },
    { "TXCTL_WATCHDOG_START_REG",                                             TXCTL_WATCHDOG_START_REG                                                  },
    { "TXCTL_WATCHDOG_RFWARM_REG",                                            TXCTL_WATCHDOG_RFWARM_REG                                                 },
    { "TXCTL_WATCHDOG_RAMPUP_REG",                                            TXCTL_WATCHDOG_RAMPUP_REG                                                 },
    { "TXCTL_WATCHDOG_TX_REG",                                                TXCTL_WATCHDOG_TX_REG                                                     },
    { "TXCTL_WATCHDOG_SHUTOFF_REG",                                           TXCTL_WATCHDOG_SHUTOFF_REG                                                },
    { "TXCTL_WATCHDOG_TPC_REG",                                               TXCTL_WATCHDOG_TPC_REG                                                    },
    { "TXCTL_WATCHDOG_ALARM_REG",                                             TXCTL_WATCHDOG_ALARM_REG                                                  },
    { "TXCTL_PKT_INVALID_ALARM_REG",                                          TXCTL_PKT_INVALID_ALARM_REG                                               },
    { "TXCTL_TXA_ABORT_ALARM_REG",                                            TXCTL_TXA_ABORT_ALARM_REG                                                 },
    { "TXCTL_LEGACY_PKTS_REG",                                                TXCTL_LEGACY_PKTS_REG                                                     },
    { "TXCTL_AIRGO_SIMO_40_PKTS_REG",                                         TXCTL_AIRGO_SIMO_40_PKTS_REG                                              },
    { "TXCTL_AIRGO_MIMO_20_PKTS_REG",                                         TXCTL_AIRGO_MIMO_20_PKTS_REG                                              },
    { "TXCTL_AIRGO_MIMO_40_PKTS_REG",                                         TXCTL_AIRGO_MIMO_40_PKTS_REG                                              },
    { "TXCTL_EWC_GF_SIMO_20_PKTS_REG",                                        TXCTL_EWC_GF_SIMO_20_PKTS_REG                                             },
    { "TXCTL_EWC_GF_MIMO_20_PKTS_REG",                                        TXCTL_EWC_GF_MIMO_20_PKTS_REG                                             },
    { "TXCTL_EWC_GF_SIMO_40_PKTS_REG",                                        TXCTL_EWC_GF_SIMO_40_PKTS_REG                                             },
    { "TXCTL_EWC_GF_MIMO_40_PKTS_REG",                                        TXCTL_EWC_GF_MIMO_40_PKTS_REG                                             },
    { "TXCTL_EWC_MM_SIMO_20_PKTS_REG",                                        TXCTL_EWC_MM_SIMO_20_PKTS_REG                                             },
    { "TXCTL_EWC_MM_MIMO_20_PKTS_REG",                                        TXCTL_EWC_MM_MIMO_20_PKTS_REG                                             },
    { "TXCTL_EWC_MM_SIMO_40_PKTS_REG",                                        TXCTL_EWC_MM_SIMO_40_PKTS_REG                                             },
    { "TXCTL_EWC_MM_MIMO_40_PKTS_REG",                                        TXCTL_EWC_MM_MIMO_40_PKTS_REG                                             },
    { "TXCTL_TXB_SHORT_PKTS_REG",                                             TXCTL_TXB_SHORT_PKTS_REG                                                  },
    { "TXCTL_TXB_LONG_PKTS_REG",                                              TXCTL_TXB_LONG_PKTS_REG                                                   },
    { "TXFIR_CFG_REG",                                                        TXFIR_CFG_REG                                                             },
    { "TXFIR_LOLEAKAGE_SHIFT0_REG",                                           TXFIR_LOLEAKAGE_SHIFT0_REG                                                },
    { "TXFIR_LOLEAKAGE_SHIFT1_REG",                                           TXFIR_LOLEAKAGE_SHIFT1_REG                                                },
    { "TXFIR_SPATIAL_ROTATION_REG",                                           TXFIR_SPATIAL_ROTATION_REG                                                },
    { "TXFIR_IQCORR_GAIN_REG",                                                TXFIR_IQCORR_GAIN_REG                                                     },
    { "TXFIR_COEFF20_0_REG",                                                  TXFIR_COEFF20_0_REG                                                       },
    { "TXFIR_COEFF20_1_REG",                                                  TXFIR_COEFF20_1_REG                                                       },
    { "TXFIR_COEFF20_2_REG",                                                  TXFIR_COEFF20_2_REG                                                       },
    { "TXFIR_COEFF20_3_REG",                                                  TXFIR_COEFF20_3_REG                                                       },
    { "TXFIR_COEFF20_4_REG",                                                  TXFIR_COEFF20_4_REG                                                       },
    { "TXFIR_COEFF20_5_REG",                                                  TXFIR_COEFF20_5_REG                                                       },
    { "TXFIR_COEFF20_6_REG",                                                  TXFIR_COEFF20_6_REG                                                       },
    { "TXFIR_COEFF20_7_REG",                                                  TXFIR_COEFF20_7_REG                                                       },
    { "TXFIR_COEFF20_8_REG",                                                  TXFIR_COEFF20_8_REG                                                       },
    { "TXFIR_COEFF20_9_REG",                                                  TXFIR_COEFF20_9_REG                                                       },
    { "TXFIR_COEFF20_10_REG",                                                 TXFIR_COEFF20_10_REG                                                      },
    { "TXFIR_COEFF20_11_REG",                                                 TXFIR_COEFF20_11_REG                                                      },
    { "TXFIR_COEFF20_12_REG",                                                 TXFIR_COEFF20_12_REG                                                      },
    { "TXFIR_COEFF20_13_REG",                                                 TXFIR_COEFF20_13_REG                                                      },
    { "TXFIR_COEFF20_14_REG",                                                 TXFIR_COEFF20_14_REG                                                      },
    { "TXFIR_COEFF20_15_REG",                                                 TXFIR_COEFF20_15_REG                                                      },
    { "TXFIR_COEFF20_16_REG",                                                 TXFIR_COEFF20_16_REG                                                      },
    { "TXFIR_COEFF20_17_REG",                                                 TXFIR_COEFF20_17_REG                                                      },
    { "TXFIR_COEFF20_18_REG",                                                 TXFIR_COEFF20_18_REG                                                      },
    { "TXFIR_COEFF20_19_REG",                                                 TXFIR_COEFF20_19_REG                                                      },
    { "TXFIR_COEFF20_20_REG",                                                 TXFIR_COEFF20_20_REG                                                      },
    { "TXFIR_COEFF20_21_REG",                                                 TXFIR_COEFF20_21_REG                                                      },
    { "TXFIR_COEFF20_22_REG",                                                 TXFIR_COEFF20_22_REG                                                      },
    { "TXFIR_COEFF20_23_REG",                                                 TXFIR_COEFF20_23_REG                                                      },
    { "TXFIR_COEFF20_24_REG",                                                 TXFIR_COEFF20_24_REG                                                      },
    { "TXFIR_COEFF20_25_REG",                                                 TXFIR_COEFF20_25_REG                                                      },
    { "TXFIR_COEFF20_26_REG",                                                 TXFIR_COEFF20_26_REG                                                      },
    { "TXFIR_COEFF20_27_REG",                                                 TXFIR_COEFF20_27_REG                                                      },
    { "TXFIR_COEFF20_28_REG",                                                 TXFIR_COEFF20_28_REG                                                      },
    { "TXFIR_COEFF20_29_REG",                                                 TXFIR_COEFF20_29_REG                                                      },
    { "TXFIR_COEFF40_0_REG",                                                  TXFIR_COEFF40_0_REG                                                       },
    { "TXFIR_COEFF40_1_REG",                                                  TXFIR_COEFF40_1_REG                                                       },
    { "TXFIR_COEFF40_2_REG",                                                  TXFIR_COEFF40_2_REG                                                       },
    { "TXFIR_COEFF40_3_REG",                                                  TXFIR_COEFF40_3_REG                                                       },
    { "TXFIR_COEFF40_4_REG",                                                  TXFIR_COEFF40_4_REG                                                       },
    { "TXFIR_COEFF40_5_REG",                                                  TXFIR_COEFF40_5_REG                                                       },
    { "TXFIR_COEFF40_6_REG",                                                  TXFIR_COEFF40_6_REG                                                       },
    { "TXFIR_COEFF40_7_REG",                                                  TXFIR_COEFF40_7_REG                                                       },
    { "TXFIR_COEFF40_8_REG",                                                  TXFIR_COEFF40_8_REG                                                       },
    { "TXFIR_COEFF40_9_REG",                                                  TXFIR_COEFF40_9_REG                                                       },
    { "TXFIR_COEFF40_10_REG",                                                 TXFIR_COEFF40_10_REG                                                      },
    { "TXFIR_COEFF40_11_REG",                                                 TXFIR_COEFF40_11_REG                                                      },
    { "TXFIR_COEFF40_12_REG",                                                 TXFIR_COEFF40_12_REG                                                      },
    { "TXFIR_COEFF40_13_REG",                                                 TXFIR_COEFF40_13_REG                                                      },
    { "TXFIR_COEFF40_14_REG",                                                 TXFIR_COEFF40_14_REG                                                      },
    { "TXFIR_COEFF40_15_REG",                                                 TXFIR_COEFF40_15_REG                                                      },
    { "TXFIR_TXB_COEFF0_REG",                                                 TXFIR_TXB_COEFF0_REG                                                      },
    { "TXFIR_TXB_COEFF1_REG",                                                 TXFIR_TXB_COEFF1_REG                                                      },
    { "TXFIR_TXB_COEFF2_REG",                                                 TXFIR_TXB_COEFF2_REG                                                      },
    { "TXFIR_TXB_COEFF3_REG",                                                 TXFIR_TXB_COEFF3_REG                                                      },
    { "TXFIR_TXB_COEFF4_REG",                                                 TXFIR_TXB_COEFF4_REG                                                      },
    { "TXFIR_TXB_COEFF5_REG",                                                 TXFIR_TXB_COEFF5_REG                                                      },
    { "TXFIR_TXB_COEFF6_REG",                                                 TXFIR_TXB_COEFF6_REG                                                      },
    { "TXFIR_TXB_COEFF7_REG",                                                 TXFIR_TXB_COEFF7_REG                                                      },
    { "TXFIR_TXB_COEFF8_REG",                                                 TXFIR_TXB_COEFF8_REG                                                      },
    { "TXFIR_TXB_COEFF9_REG",                                                 TXFIR_TXB_COEFF9_REG                                                      },
    { "TXFIR_TXB_COEFF10_REG",                                                TXFIR_TXB_COEFF10_REG                                                     },
    { "TXFIR_TXB_COEFF11_REG",                                                TXFIR_TXB_COEFF11_REG                                                     },
    { "TXFIR_TXB_COEFF12_REG",                                                TXFIR_TXB_COEFF12_REG                                                     },
    { "TXFIR_TXB_COEFF13_REG",                                                TXFIR_TXB_COEFF13_REG                                                     },
    { "TXFIR_TXB_COEFF14_REG",                                                TXFIR_TXB_COEFF14_REG                                                     },
    { "TXFIR_TXB_COEFF15_REG",                                                TXFIR_TXB_COEFF15_REG                                                     },
    { "TXFIR_TXB_COEFF16_REG",                                                TXFIR_TXB_COEFF16_REG                                                     },
    { "TXFIR_TXB_COEFF17_REG",                                                TXFIR_TXB_COEFF17_REG                                                     },
    { "TXFIR_TXB_COEFF18_REG",                                                TXFIR_TXB_COEFF18_REG                                                     },
    { "TXFIR_TXB_COEFF19_REG",                                                TXFIR_TXB_COEFF19_REG                                                     },
    { "TXFIR_TXB_COEFF20_REG",                                                TXFIR_TXB_COEFF20_REG                                                     },
    { "TXFIR_TXB_COEFF21_REG",                                                TXFIR_TXB_COEFF21_REG                                                     },
    { "TXFIR_TXB_COEFF22_REG",                                                TXFIR_TXB_COEFF22_REG                                                     },
    { "TXFIR_TXB_COEFF23_REG",                                                TXFIR_TXB_COEFF23_REG                                                     },
    { "TXFIR_TXB_COEFF24_REG",                                                TXFIR_TXB_COEFF24_REG                                                     },
    { "TXFIR_TXB_COEFF25_REG",                                                TXFIR_TXB_COEFF25_REG                                                     },
    { "TXFIR_TXB_COEFF26_REG",                                                TXFIR_TXB_COEFF26_REG                                                     },
    { "TXFIR_TXB_COEFF27_REG",                                                TXFIR_TXB_COEFF27_REG                                                     },
    { "TXFIR_TXB_COEFF28_REG",                                                TXFIR_TXB_COEFF28_REG                                                     },
    { "TXFIR_TXB_COEFF29_REG",                                                TXFIR_TXB_COEFF29_REG                                                     },
    { "TXFIR_TXCAL_MEM_MREG",                                                 TXFIR_TXCAL_MEM_MREG                                                      },
    { "TXP_TXP_CMDF_DIN_REG",                                                 TXP_TXP_CMDF_DIN_REG                                                      },
    { "TXP_TXP_CMDF_CONTROL_REG",                                             TXP_TXP_CMDF_CONTROL_REG                                                  },
    { "TXP_TXP_TIMEOUT_TIMER_REG",                                            TXP_TXP_TIMEOUT_TIMER_REG                                                 },
    { "TXP_TXP_STATUS_REG",                                                   TXP_TXP_STATUS_REG                                                        },
    { "TXP_TXP_BTC_ACTIVE_ABORT_ENABLE_REG",                                  TXP_TXP_BTC_ACTIVE_ABORT_ENABLE_REG                                       },
    { "TXP_TXP_TESTBUS_REG",                                                  TXP_TXP_TESTBUS_REG                                                       },
    { "TXP_RST_STAT_COUNTERS_REG",                                            TXP_RST_STAT_COUNTERS_REG                                                 },
    { "TXP_TXP_NR_PHY_CMDS_REG",                                              TXP_TXP_NR_PHY_CMDS_REG                                                   },
    { "TXP_TXP_NR_WAIT_CYCLES_CMDS_REG",                                      TXP_TXP_NR_WAIT_CYCLES_CMDS_REG                                           },
    { "TXP_TXP_NR_WAIT_MTU_CMDS_REG",                                         TXP_TXP_NR_WAIT_MTU_CMDS_REG                                              },
    { "TXP_TXP_NR_TX_SIZE_CMDS_REG",                                          TXP_TXP_NR_TX_SIZE_CMDS_REG                                               },
    { "TXP_TXP_NR_TX_BD_CMDS_REG",                                            TXP_TXP_NR_TX_BD_CMDS_REG                                                 },
    { "TXP_TXP_NR_TX_SW_CMDS_REG",                                            TXP_TXP_NR_TX_SW_CMDS_REG                                                 },
    { "TXP_TXP_NR_FCS_CMDS_REG",                                              TXP_TXP_NR_FCS_CMDS_REG                                                   },
    { "TXP_TXP_NR_END_XMIT_CMDS_REG",                                         TXP_TXP_NR_END_XMIT_CMDS_REG                                              },
    { "TXP_TXP_TIMER_ANALYSIS_CNT_REG",                                       TXP_TXP_TIMER_ANALYSIS_CNT_REG                                            },
    { "TXP_TXP_TX_INIT_LATE_CNT_REG",                                         TXP_TXP_TX_INIT_LATE_CNT_REG                                              },
    { "TXP_TXP_DEBUG_CLEAR_REG",                                              TXP_TXP_DEBUG_CLEAR_REG                                                   },
    { "TXP_TXP_NR_FRAMES_XMIT_REG",                                           TXP_TXP_NR_FRAMES_XMIT_REG                                                },
    { "TXP_TXP_PHY_ABORTS_REG",                                               TXP_TXP_PHY_ABORTS_REG                                                    },
    { "TXP_TXP_NR_END_INTERRUPTS_REG",                                        TXP_TXP_NR_END_INTERRUPTS_REG                                             },
    { "TXP_TXP_NR_CMDS_REG",                                                  TXP_TXP_NR_CMDS_REG                                                       },
    { "TXP_TXP_NR_CMD_WORDS_WRITTEN_REG",                                     TXP_TXP_NR_CMD_WORDS_WRITTEN_REG                                          },
    { "UIF_CONTROL_REG",                                                      UIF_CONTROL_REG                                                           },
    { "UIF_BYTESWAP_REG",                                                     UIF_BYTESWAP_REG                                                          },
    { "UIF_STATUS_REG",                                                       UIF_STATUS_REG                                                            },
    { "UIF_INTR_REG",                                                         UIF_INTR_REG                                                              },
    { "UIF_INTR_MASK_REG",                                                    UIF_INTR_MASK_REG                                                         },
    { "UIF_CSR_CONTROL_REG",                                                  UIF_CSR_CONTROL_REG                                                       },
    { "UIF_CSR_ERROR_REG",                                                    UIF_CSR_ERROR_REG                                                         },
    { "UIF_CSR_DESCRIPTOR_REG",                                               UIF_CSR_DESCRIPTOR_REG                                                    },
    { "UIF_CSR_STATUS_REG",                                                   UIF_CSR_STATUS_REG                                                        },
    { "UIF_RX_CONTROL_REG",                                                   UIF_RX_CONTROL_REG                                                        },
    { "UIF_RX_ERROR_REG",                                                     UIF_RX_ERROR_REG                                                          },
    { "UIF_RX_STATUS_REG",                                                    UIF_RX_STATUS_REG                                                         },
    { "UIF_TX_CONTROL_REG",                                                   UIF_TX_CONTROL_REG                                                        },
    { "UIF_TX_ERROR_REG",                                                     UIF_TX_ERROR_REG                                                          },
    { "UIF_TX_STATUS_REG",                                                    UIF_TX_STATUS_REG                                                         },
    { "UIF_TD_STATUS_REG",                                                    UIF_TD_STATUS_REG                                                         },
    { "UIF_TM_STATUS_REG",                                                    UIF_TM_STATUS_REG                                                         },
    { "UIF_INTR_CONTROL_REG",                                                 UIF_INTR_CONTROL_REG                                                      },
    { "UIF_INTR_STATUS_REG",                                                  UIF_INTR_STATUS_REG                                                       },
    { "UIF_CONTROL_STATUS_REG",                                               UIF_CONTROL_STATUS_REG                                                    },
    { "UIF_LOCAL_DESCRIPTOR_REG",                                             UIF_LOCAL_DESCRIPTOR_REG                                                  },
    { "UIF_DEBUG_CONTROL_REG",                                                UIF_DEBUG_CONTROL_REG                                                     },
    { "UIF_DEBUG_DATA_REG",                                                   UIF_DEBUG_DATA_REG                                                        },
    { "UIF_USBCORE_CONTROL_REG",                                              UIF_USBCORE_CONTROL_REG                                                   },
    { "VIT_LASTIN_REG",                                                       VIT_LASTIN_REG                                                            },
    { "VIT_NPKTS_REG",                                                        VIT_NPKTS_REG                                                             },
    { "VIT_NISAMP_REG",                                                       VIT_NISAMP_REG                                                            },
    { "VIT_NOBITS_REG",                                                       VIT_NOBITS_REG                                                            },
    { "WFM_WFM_CONTROL_REG",                                                  WFM_WFM_CONTROL_REG                                                       },
    { "WFM_WFM_STATUS_REG",                                                   WFM_WFM_STATUS_REG                                                        },
    { "WFM_WFM_STARTADDR_REG",                                                WFM_WFM_STARTADDR_REG                                                     },
    { "WFM_WFM_ENDADDR_REG",                                                  WFM_WFM_ENDADDR_REG                                                       },
    { "WFM_WFM_MEM_MREG",                                                     WFM_WFM_MEM_MREG                                                          },
    { "XIF_XIF_INTERRUPT_STATUS_REG",                                         XIF_XIF_INTERRUPT_STATUS_REG                                              },
    { "XIF_XIF_INTERRUPT_ENABLE_REG",                                         XIF_XIF_INTERRUPT_ENABLE_REG                                              },
    { "XIF_XIF_BYTE_SWAP_REG",                                                XIF_XIF_BYTE_SWAP_REG                                                     },
    { "XIF_XIF_INTERNAL_INTERRUPT_STATUS_REG",                                XIF_XIF_INTERNAL_INTERRUPT_STATUS_REG                                     },
    { "XIF_XIF_INTERNAL_INTERRUPT_ENABLE_REG",                                XIF_XIF_INTERNAL_INTERRUPT_ENABLE_REG                                     },
    { "XIF_XIF_CONTROL_REG",                                                  XIF_XIF_CONTROL_REG                                                       },
    { "XIF_BAR1_ADDR_XLATE_REG_REG",                                          XIF_BAR1_ADDR_XLATE_REG_REG                                               },
    { "XIF_BAR2_ADDR_XLATE_REG_REG",                                          XIF_BAR2_ADDR_XLATE_REG_REG                                               },
    { "XIF_XIF_MEMORYSP1_ADDR_TRANSLATE_REG",                                 XIF_XIF_MEMORYSP1_ADDR_TRANSLATE_REG                                      },
    { "XIF_XIF_MEMORYSP2_ADDR_TRANSLATE_REG",                                 XIF_XIF_MEMORYSP2_ADDR_TRANSLATE_REG                                      },
    { "XIF_PCIE_XIF_TESTBUS_LOWER_REG",                                       XIF_PCIE_XIF_TESTBUS_LOWER_REG                                            },
    { "XIF_PCIE_XIF_TESTBUS_UPPER_REG",                                       XIF_PCIE_XIF_TESTBUS_UPPER_REG                                            },
    { "XIF_XIF_GASGAM_CONFIG_OPTIONS_REG",                                    XIF_XIF_GASGAM_CONFIG_OPTIONS_REG                                         },
    { "XIF_XIF_ECPU_SPECIAL_INTRPT_REG",                                      XIF_XIF_ECPU_SPECIAL_INTRPT_REG                                           },
    { "XIF_XIF_MEMORYSP1_ADDR_TRANSLATE_UP32_REG",                            XIF_XIF_MEMORYSP1_ADDR_TRANSLATE_UP32_REG                                 },
    { "XIF_XIF_MEMORYSP2_ADDR_TRANSLATE_UP32_REG",                            XIF_XIF_MEMORYSP2_ADDR_TRANSLATE_UP32_REG                                 },
    { "XIF_XIF_HEADER_REG_REG",                                               XIF_XIF_HEADER_REG_REG                                                    },
    { "XIF_XIF_PHY_WRDATA_ADDR_REG_REG",                                      XIF_XIF_PHY_WRDATA_ADDR_REG_REG                                           },
    { "XIF_XIF_PHY_RDDATA_REG_REG",                                           XIF_XIF_PHY_RDDATA_REG_REG                                                },
    { "XIF_XIF_PHY_CMD_REG_REG",                                              XIF_XIF_PHY_CMD_REG_REG                                                   },
    { "XIF_XIF_PHY_ANALOG_CTRL_REG_REG",                                      XIF_XIF_PHY_ANALOG_CTRL_REG_REG                                           },
    { "XIF_BAR4_XIF_BAR4_CONTROL_PCLK_REG",                                   XIF_BAR4_XIF_BAR4_CONTROL_PCLK_REG                                        },
    { "XIF_BAR4_XIF_L0S_L1_ASPM_TIMER_REG",                                   XIF_BAR4_XIF_L0S_L1_ASPM_TIMER_REG                                        }
#endif
};
#endif

/*
 * Second parameter is added to dump either MAC or PHY registers.
 *  range parameter:
 *  value 1 - dumpe MAC registers
 *  value 2 - dump Phy registers
 *  value 0  - dump all registers.
 */
void logDumpAllNovaRegs(tpAniSirGlobal pMac, int range)
{

#ifdef ANI_PHY_DEBUG    
    tANI_U16 reg = 0;
    (void) range;

    while (reg < NUM_ALL_REGS)
    {
        {
            tANI_U32 val;
            if (eHAL_STATUS_SUCCESS == halReadRegister(pMac, regDumpList[reg].regAddr, &val))
            {

                phyLog(pMac, LOGE, "%-60s %08X = \t%08X\n",
                            regDumpList[reg].regName,
                            regDumpList[reg].regAddr,
                            val
                      );
            }
            else
            {
                phyLog(pMac, LOGE, "%-60s %08X FAILED\n",
                            regDumpList[reg].regName,
                            regDumpList[reg].regAddr
                      );
            }
        }

        reg++;
    }
#endif    
}

const char *GetNovaRegName(tANI_U32 regAddr)
{
#ifdef ANI_PHY_DEBUG    
    tANI_U32 i;

    for (i = 0; i < NUM_ALL_REGS; i++)
    {
        if (regDumpList[i].regAddr == regAddr)
        {
            return (&regDumpList[i].regName[0]);
        }
    }
#endif

    return (NULL);
}


/*****************************************************************************
 WATCHLIST - Functions to add registers to a watch list that can be dumped
    To use, just call testLogPhyWatchList from the code where you want to
    investigate reg settings. You can also invoke this through the test commands.

    testAddRegToPhyWatchList can be used to add registers to the watchList
    and also can be invoked through the test interface.
******************************************************************************/

#define MAX_WATCH_REG_LIST_PHY 200

tANI_U32 testWatchList[MAX_WATCH_REG_LIST_PHY] = { 0 };

void logDumpPhyWatchList(tpAniSirGlobal pMac, char *callerString)
{    

#ifdef ANI_PHY_DEBUG
    tANI_U8 regNum;
    phyLog(pMac, LOGE, "\n%s", callerString);

    for (regNum = 0; regNum < MAX_WATCH_REG_LIST_PHY; regNum++)
    {
        if (testWatchList[regNum] != 0)
        {
            //this entry has been used
            tANI_U32 val;
            const char *regStr = GetNovaRegName(testWatchList[regNum]);
            
            if ((eHAL_STATUS_SUCCESS == halReadRegister(pMac, testWatchList[regNum], &val)) && (regStr))
            {
                phyLog(pMac, LOGE, "%d:(%8X):%60s = 0x%08X \n",
                        regNum,
                        testWatchList[regNum],
                        regStr,
                        val
                      );
            }
            else
            {
                phyLog(pMac, LOGE, "%d:(%08X) FAILED\n",
                            regNum,
                            testWatchList[regNum]
                      );
            }
        }
        else
        {
            break;
        }
    }
#endif
}

void testAddRegToPhyWatchList(tpAniSirGlobal pMac, tANI_U32 asicRegAddr)
{

#ifdef ANI_PHY_DEBUG
    tANI_U8 regNum;
    const char *regStr = GetNovaRegName(asicRegAddr);
    for (regNum = 0; regNum < MAX_WATCH_REG_LIST_PHY; regNum++)
    {
        if (testWatchList[regNum] == 0)
        {
            if (regStr)
            {
                //this entry has not been used
                testWatchList[regNum] = asicRegAddr;

                phyLog(pMac, LOG1, "Adding (%08X):%60s to watchlist\n", asicRegAddr, regStr);
                return;
            }
            else
            {
                phyLog(pMac, LOG1, "0x%08X not found in register list\n", asicRegAddr);
                return;
            }
        }
        else if (testWatchList[regNum] == asicRegAddr)
        {
            //already in the list
            return;
        }
    }

    phyLog(pMac, LOGE, "\ntestAddRegToPhyWatchList: NO ROOM TO ADD (0x%08X):%s\n", asicRegAddr, regStr);
#endif
}

void testClearPhyWatchList(tpAniSirGlobal pMac)
{

#ifdef ANI_PHY_DEBUG
    tANI_U8 regNum;
    for (regNum = 0; regNum < MAX_WATCH_REG_LIST_PHY; regNum++)
    {
        testWatchList[regNum] = 0;
    }

    phyLog(pMac, LOG1, "Watchlist Cleared of all registers\n");
#endif
}

void testLogPhyWatchList(tpAniSirGlobal pMac)
{
#ifdef ANI_PHY_DEBUG
    logDumpPhyWatchList(pMac, "EXTERNAL LOGDUMP OF PHY WATCH LIST");
#endif
}


