
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v
# synth_design -part xc7z020clg484-3 -top LUControl -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top LUControl -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 290357 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 27.895 ; free physical = 248005 ; free virtual = 316237
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LUControl' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:187]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:853]
WARNING: [Synth 8-6014] Unused sequential element topWriteCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:819]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay31_reg[4:0]' into 'curReadAddrDelay11_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:959]
INFO: [Synth 8-4471] merging register 'leftWriteAddr_reg[4:0]' into 'curWriteAddr_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:1269]
INFO: [Synth 8-4471] merging register 'leftWriteByteEn_reg[31:0]' into 'curWriteByteEn_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:1270]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:959]
WARNING: [Synth 8-6014] Unused sequential element leftWriteAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:1269]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:1270]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay30_reg[4:0]' into 'curReadAddrDelay10_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:958]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay29_reg[4:0]' into 'curReadAddrDelay9_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:957]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay28_reg[4:0]' into 'curReadAddrDelay8_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:956]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay27_reg[4:0]' into 'curReadAddrDelay7_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:955]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay26_reg[4:0]' into 'curReadAddrDelay6_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:954]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay25_reg[4:0]' into 'curReadAddrDelay5_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:953]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay24_reg[4:0]' into 'curReadAddrDelay4_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:952]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay23_reg[4:0]' into 'curReadAddrDelay3_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:951]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay22_reg[4:0]' into 'curReadAddrDelay2_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:950]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay21_reg[4:0]' into 'curReadAddrDelay1_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:949]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay20_reg[4:0]' into 'curReadAddrDelay0_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:948]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:948]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay21_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:949]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay22_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:950]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay23_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:951]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay24_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:952]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay25_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:953]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:954]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay27_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:955]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:956]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:957]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:958]
INFO: [Synth 8-6155] done synthesizing module 'LUControl' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v:187]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 247969 ; free virtual = 316203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 247919 ; free virtual = 316154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.660 ; free physical = 247916 ; free virtual = 316151
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'LUControl'
INFO: [Synth 8-802] inferred FSM for state register 'currentRowState_reg' in module 'LUControl'
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waitCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i1modkByteEn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               01 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentRowState_reg' using encoding 'sequential' in module 'LUControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0110 |                             0000
                 iSTATE6 |                             1011 |                             0001
                iSTATE11 |                             1010 |                             0110
                 iSTATE8 |                             1101 |                             0111
                iSTATE10 |                             1110 |                             1000
                 iSTATE9 |                             1100 |                             1001
                 iSTATE5 |                             1001 |                             1010
                 iSTATE3 |                             0111 |                             1011
                 iSTATE4 |                             1000 |                             1100
                 iSTATE2 |                             0101 |                             0010
                  iSTATE |                             0000 |                             0011
                iSTATE12 |                             0001 |                             1110
                 iSTATE0 |                             0010 |                             0100
                 iSTATE1 |                             0100 |                             1101
                iSTATE13 |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'LUControl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1587.324 ; gain = 113.688 ; free physical = 247707 ; free virtual = 315944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 38    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 38    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 54    
	                3 Bit    Registers := 35    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 19    
	   3 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	  15 Input      4 Bit        Muxes := 1     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 38    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 38    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 54    
	                3 Bit    Registers := 35    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 19    
	   3 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	  15 Input      4 Bit        Muxes := 1     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[27] )
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[28]' (FD) to 'i1modkByteEn_reg[31]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[29]' (FD) to 'i1modkByteEn_reg[31]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[30]' (FD) to 'i1modkByteEn_reg[31]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[0]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[1]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[2]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[3]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[4]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[5]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[6]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[7]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[8]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[9]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[10]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[11]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[12]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[13]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[14]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[15]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[16]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[17]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[18]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[19]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[20]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[21]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[22]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[23]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[24]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[25]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[26]' (FDS) to 'byteEn_reg[27]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[28]' (FDS) to 'byteEn_reg[31]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[29]' (FDS) to 'byteEn_reg[31]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[30]' (FDS) to 'byteEn_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay31_reg[27] )
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay31_reg[28]' (FD) to 'writeByteEnDelay31_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay31_reg[29]' (FD) to 'writeByteEnDelay31_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay31_reg[30]' (FD) to 'writeByteEnDelay31_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay30_reg[28]' (FD) to 'writeByteEnDelay30_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay30_reg[29]' (FD) to 'writeByteEnDelay30_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay30_reg[30]' (FD) to 'writeByteEnDelay30_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay29_reg[28]' (FD) to 'writeByteEnDelay29_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay29_reg[29]' (FD) to 'writeByteEnDelay29_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay29_reg[30]' (FD) to 'writeByteEnDelay29_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay28_reg[28]' (FD) to 'writeByteEnDelay28_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay28_reg[29]' (FD) to 'writeByteEnDelay28_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay28_reg[30]' (FD) to 'writeByteEnDelay28_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay27_reg[28]' (FD) to 'writeByteEnDelay27_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay27_reg[29]' (FD) to 'writeByteEnDelay27_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay27_reg[30]' (FD) to 'writeByteEnDelay27_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay26_reg[28]' (FD) to 'writeByteEnDelay26_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay26_reg[29]' (FD) to 'writeByteEnDelay26_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay26_reg[30]' (FD) to 'writeByteEnDelay26_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay25_reg[28]' (FD) to 'writeByteEnDelay25_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay25_reg[29]' (FD) to 'writeByteEnDelay25_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay25_reg[30]' (FD) to 'writeByteEnDelay25_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay24_reg[28]' (FD) to 'writeByteEnDelay24_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay24_reg[29]' (FD) to 'writeByteEnDelay24_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay24_reg[30]' (FD) to 'writeByteEnDelay24_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay23_reg[28]' (FD) to 'writeByteEnDelay23_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay23_reg[29]' (FD) to 'writeByteEnDelay23_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay23_reg[30]' (FD) to 'writeByteEnDelay23_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay22_reg[28]' (FD) to 'writeByteEnDelay22_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay22_reg[29]' (FD) to 'writeByteEnDelay22_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay22_reg[30]' (FD) to 'writeByteEnDelay22_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay21_reg[28]' (FD) to 'writeByteEnDelay21_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay21_reg[29]' (FD) to 'writeByteEnDelay21_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay21_reg[30]' (FD) to 'writeByteEnDelay21_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay20_reg[28]' (FD) to 'writeByteEnDelay20_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay20_reg[29]' (FD) to 'writeByteEnDelay20_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay20_reg[30]' (FD) to 'writeByteEnDelay20_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay19_reg[28]' (FD) to 'writeByteEnDelay19_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay19_reg[29]' (FD) to 'writeByteEnDelay19_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay19_reg[30]' (FD) to 'writeByteEnDelay19_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay18_reg[28]' (FD) to 'writeByteEnDelay18_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay18_reg[29]' (FD) to 'writeByteEnDelay18_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay18_reg[30]' (FD) to 'writeByteEnDelay18_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay17_reg[28]' (FD) to 'writeByteEnDelay17_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay17_reg[29]' (FD) to 'writeByteEnDelay17_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay17_reg[30]' (FD) to 'writeByteEnDelay17_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay16_reg[28]' (FD) to 'writeByteEnDelay16_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay16_reg[29]' (FD) to 'writeByteEnDelay16_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay16_reg[30]' (FD) to 'writeByteEnDelay16_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay30_reg[27] )
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay15_reg[28]' (FD) to 'writeByteEnDelay15_reg[29]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay15_reg[29]' (FD) to 'writeByteEnDelay15_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay15_reg[30]' (FD) to 'writeByteEnDelay15_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay14_reg[28]' (FD) to 'writeByteEnDelay14_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay14_reg[29]' (FD) to 'writeByteEnDelay14_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay14_reg[30]' (FD) to 'writeByteEnDelay14_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay13_reg[28]' (FD) to 'writeByteEnDelay13_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay13_reg[29]' (FD) to 'writeByteEnDelay13_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay13_reg[30]' (FD) to 'writeByteEnDelay13_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay12_reg[28]' (FD) to 'writeByteEnDelay12_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay12_reg[29]' (FD) to 'writeByteEnDelay12_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay12_reg[30]' (FD) to 'writeByteEnDelay12_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay11_reg[28]' (FD) to 'writeByteEnDelay11_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay11_reg[29]' (FD) to 'writeByteEnDelay11_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay11_reg[30]' (FD) to 'writeByteEnDelay11_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay10_reg[28]' (FD) to 'writeByteEnDelay10_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay10_reg[29]' (FD) to 'writeByteEnDelay10_reg[30]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay10_reg[30]' (FD) to 'writeByteEnDelay10_reg[31]'
INFO: [Synth 8-3886] merging instance 'writeByteEnDelay9_reg[28]' (FD) to 'writeByteEnDelay9_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\writeByteEnDelay29_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1730.965 ; gain = 257.328 ; free physical = 246968 ; free virtual = 315220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1730.965 ; gain = 257.328 ; free physical = 247013 ; free virtual = 315265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.957 ; gain = 265.320 ; free physical = 247006 ; free virtual = 315258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.961 ; gain = 265.324 ; free physical = 246957 ; free virtual = 315209
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.961 ; gain = 265.324 ; free physical = 246956 ; free virtual = 315208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.961 ; gain = 265.324 ; free physical = 246955 ; free virtual = 315207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.961 ; gain = 265.324 ; free physical = 246954 ; free virtual = 315207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.961 ; gain = 265.324 ; free physical = 246954 ; free virtual = 315206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.961 ; gain = 265.324 ; free physical = 246953 ; free virtual = 315205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LUControl   | start_reg                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | curReadAddrDelay0_reg[4]   | 12     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LUControl   | curWriteAddrDelay16_reg[4] | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LUControl   | curWriteAddrDelay5_reg[4]  | 11     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LUControl   | curWriteAddr_reg[4]        | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LUControl   | writeByteEnDelay16_reg[31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | writeByteEnDelay5_reg[31]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | curWriteByteEn_reg[31]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | curWriteEnDelay_reg[16]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | curWriteEn_reg             | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | curWriteSel_reg            | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | leftWriteEnDelay_reg[16]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | leftWriteEnDelay_reg[5]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | leftWriteEn_reg            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | leftWriteSel_reg           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | topWriteAddrDelay5_reg[7]  | 27     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|LUControl   | topWriteAddr_reg[7]        | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LUControl   | topWriteEnDelay_reg[5]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LUControl   | topWriteEn_reg             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | topWriteSelDelay5_reg[2]   | 27     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|LUControl   | topWriteSel_reg[2]         | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LUControl   | topSourceSel_reg           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | diagEn_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | MOEnDelay_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    20|
|2     |LUT1    |     7|
|3     |LUT2    |    59|
|4     |LUT3    |    41|
|5     |LUT4    |    62|
|6     |LUT5    |   100|
|7     |LUT6    |   153|
|8     |MUXF7   |     1|
|9     |SRL16E  |    46|
|10    |SRLC32E |    12|
|11    |FDRE    |   220|
|12    |FDSE    |     5|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   726|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.961 ; gain = 265.324 ; free physical = 246953 ; free virtual = 315205
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.961 ; gain = 265.324 ; free physical = 246951 ; free virtual = 315204
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.965 ; gain = 265.324 ; free physical = 246959 ; free virtual = 315211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.129 ; gain = 0.000 ; free physical = 246782 ; free virtual = 315035
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
315 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1853.129 ; gain = 379.590 ; free physical = 246835 ; free virtual = 315087
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.785 ; gain = 560.656 ; free physical = 245890 ; free virtual = 314143
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.785 ; gain = 0.000 ; free physical = 245883 ; free virtual = 314135
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.793 ; gain = 0.000 ; free physical = 245888 ; free virtual = 314141
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245790 ; free virtual = 314043

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15f6fe795

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245794 ; free virtual = 314046

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ee3e908f

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245663 ; free virtual = 313916
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ee3e908f

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245665 ; free virtual = 313917
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10de6739a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245662 ; free virtual = 313915
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10de6739a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245659 ; free virtual = 313912
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 130f21337

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245652 ; free virtual = 313904
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 130f21337

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245648 ; free virtual = 313900
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245646 ; free virtual = 313898
Ending Logic Optimization Task | Checksum: 130f21337

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245641 ; free virtual = 313894

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 130f21337

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245607 ; free virtual = 313860

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 130f21337

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245606 ; free virtual = 313859

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245606 ; free virtual = 313859
Ending Netlist Obfuscation Task | Checksum: 130f21337

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245605 ; free virtual = 313857
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.859 ; gain = 0.000 ; free physical = 245604 ; free virtual = 313856
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 130f21337
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module LUControl ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2523.852 ; gain = 0.000 ; free physical = 245477 ; free virtual = 313729
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2523.852 ; gain = 0.000 ; free physical = 245419 ; free virtual = 313671
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.208 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2523.852 ; gain = 0.000 ; free physical = 245407 ; free virtual = 313660
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2722.031 ; gain = 198.180 ; free physical = 245412 ; free virtual = 313666
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2722.031 ; gain = 198.180 ; free physical = 245411 ; free virtual = 313664

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245433 ; free virtual = 313687


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design LUControl ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 18 accepted clusters 18

Number of Slice Registers augmented: 13 newly gated: 6 Total: 225
Number of SRLs augmented: 0  newly gated: 0 Total: 58
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/38 RAMS dropped: 0/0 Clusters dropped: 0/18 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 80424790

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245370 ; free virtual = 313624
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 80424790
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2722.031 ; gain = 214.172 ; free physical = 245435 ; free virtual = 313688
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28560456 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 108968b63

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245475 ; free virtual = 313729
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 108968b63

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245475 ; free virtual = 313729
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 129dcc9a1

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245468 ; free virtual = 313722
INFO: [Opt 31-389] Phase Remap created 4 cells and removed 8 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f2804810

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245469 ; free virtual = 313722
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               4  |               8  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bd960ce6

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245463 ; free virtual = 313716

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245462 ; free virtual = 313715
Ending Netlist Obfuscation Task | Checksum: bd960ce6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313712
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245411 ; free virtual = 313665
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 783557c2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245411 ; free virtual = 313664
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245405 ; free virtual = 313660

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: af77b0a4

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245385 ; free virtual = 313637

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19f0d234b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245343 ; free virtual = 313595

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19f0d234b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245341 ; free virtual = 313594
Phase 1 Placer Initialization | Checksum: 19f0d234b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245341 ; free virtual = 313593

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1443a082d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245321 ; free virtual = 313573

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245236 ; free virtual = 313489

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: c014fe4f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245234 ; free virtual = 313487
Phase 2 Global Placement | Checksum: 149ebe3d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245225 ; free virtual = 313477

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149ebe3d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245240 ; free virtual = 313493

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f6fa24ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245232 ; free virtual = 313485

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a63b715c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245232 ; free virtual = 313484

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fcf7bf6e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245239 ; free virtual = 313492

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1199925f2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245291 ; free virtual = 313543

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d7a2084c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245298 ; free virtual = 313551

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17065da5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245298 ; free virtual = 313551
Phase 3 Detail Placement | Checksum: 17065da5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245298 ; free virtual = 313551

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e06b5ce3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e06b5ce3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245356 ; free virtual = 313609
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.048. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f5a5d3b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245359 ; free virtual = 313612
Phase 4.1 Post Commit Optimization | Checksum: 1f5a5d3b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245357 ; free virtual = 313609

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f5a5d3b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245350 ; free virtual = 313603

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f5a5d3b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245366 ; free virtual = 313618

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245361 ; free virtual = 313614
Phase 4.4 Final Placement Cleanup | Checksum: 1d9eecb35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245358 ; free virtual = 313611
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d9eecb35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245358 ; free virtual = 313611
Ending Placer Task | Checksum: ea0ce020

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245374 ; free virtual = 313627
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245374 ; free virtual = 313627
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245351 ; free virtual = 313604
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245343 ; free virtual = 313595
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 245358 ; free virtual = 313612
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1b470e9a ConstDB: 0 ShapeSum: cec5d186 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "start_in" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_in". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 8dd6b7a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244785 ; free virtual = 313038
Post Restoration Checksum: NetGraph: 88c59431 NumContArr: 5112374 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8dd6b7a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244782 ; free virtual = 313035

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8dd6b7a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244748 ; free virtual = 313001

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8dd6b7a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244747 ; free virtual = 313000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c098041f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244740 ; free virtual = 312993
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.219  | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1dca9ce73

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244748 ; free virtual = 313001

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a4d0be9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244744 ; free virtual = 312997

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.977  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10cb6ba0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244731 ; free virtual = 312984
Phase 4 Rip-up And Reroute | Checksum: 10cb6ba0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244732 ; free virtual = 312985

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10cb6ba0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244732 ; free virtual = 312985

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10cb6ba0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244732 ; free virtual = 312985
Phase 5 Delay and Skew Optimization | Checksum: 10cb6ba0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244732 ; free virtual = 312985

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d4291bcb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244731 ; free virtual = 312984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.977  | TNS=0.000  | WHS=0.130  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d4291bcb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244731 ; free virtual = 312984
Phase 6 Post Hold Fix | Checksum: 1d4291bcb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244731 ; free virtual = 312984

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0578337 %
  Global Horizontal Routing Utilization  = 0.0704023 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12db03773

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244731 ; free virtual = 312984

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12db03773

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244730 ; free virtual = 312983

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13a438225

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244730 ; free virtual = 312983

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.977  | TNS=0.000  | WHS=0.130  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13a438225

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244730 ; free virtual = 312983
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244762 ; free virtual = 313015

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244762 ; free virtual = 313015
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244760 ; free virtual = 313013
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244760 ; free virtual = 313013
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 244754 ; free virtual = 313009
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2738.777 ; gain = 0.000 ; free physical = 245698 ; free virtual = 313950
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:47:42 2022...
