# Memory-Subsystem-Simulator
Memory Management Unit design consisting of a two-level hierarchical conventional TLB, L1 way-halting split cache, L2 cache, and main memory with pure paging as the memory management scheme, and page fault frequency as thrashing mechanism
