// Seed: 811355197
module module_0 (
    input tri id_0
    , id_25,
    input wire id_1,
    input supply0 id_2,
    output supply1 id_3,
    output uwire id_4,
    output wire id_5,
    input tri id_6,
    input uwire id_7,
    output uwire id_8
    , id_26,
    output wor id_9,
    output tri id_10,
    input tri id_11,
    input tri0 id_12,
    input wor id_13,
    input wire id_14,
    output wire id_15,
    input supply1 id_16,
    input tri0 id_17,
    output tri0 id_18,
    output tri0 id_19,
    output tri id_20,
    input tri0 id_21,
    input wor id_22,
    output wand id_23
);
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output tri   id_4
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_4,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4,
      id_4,
      id_4,
      id_1,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_2,
      id_4
  );
  assign id_0 = -1;
  assign id_4 = 1;
  always @(-1 or posedge -1) if ((1)) id_0 <= id_3 - id_1;
endmodule
