{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488773604328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488773604336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 22:13:24 2017 " "Processing started: Sun Mar 05 22:13:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488773604336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773604336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder_Module -c Adder_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder_Module -c Adder_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773604337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488773605151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488773605151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_to_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_to_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_lcd " "Found entity 1: write_to_lcd" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/write_to_lcd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488773625277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488773625280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_module " "Found entity 1: adder_module" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488773625282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488773625284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488773625287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488773625338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:db_unit " "Elaborating entity \"debounce\" for hierarchy \"debounce:db_unit\"" {  } { { "top_module.v" "db_unit" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/top_module.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488773625363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 debounce.v(37) " "Verilog HDL assignment warning at debounce.v(37): truncated value with size 32 to match size of target (19)" {  } { { "debounce.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/debounce.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488773625365 "|top_module|debounce:db_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:lcd_clock_inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:lcd_clock_inst\"" {  } { { "top_module.v" "lcd_clock_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/top_module.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488773625366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clock_divider.v(23) " "Verilog HDL assignment warning at clock_divider.v(23): truncated value with size 32 to match size of target (23)" {  } { { "clock_divider.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/clock_divider.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488773625368 "|top_module|clock_divider:lcd_clock_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_module adder_module:adder_inst " "Elaborating entity \"adder_module\" for hierarchy \"adder_module:adder_inst\"" {  } { { "top_module.v" "adder_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/top_module.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488773625369 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "first_entry adder_module.v(38) " "Verilog HDL Always Construct warning at adder_module.v(38): inferring latch(es) for variable \"first_entry\", which holds its previous value in one or more paths through the always construct" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1488773625371 "|top_module|adder_module:adder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "second_entry adder_module.v(38) " "Verilog HDL Always Construct warning at adder_module.v(38): inferring latch(es) for variable \"second_entry\", which holds its previous value in one or more paths through the always construct" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1488773625372 "|top_module|adder_module:adder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number1_written adder_module.v(38) " "Verilog HDL Always Construct warning at adder_module.v(38): inferring latch(es) for variable \"number1_written\", which holds its previous value in one or more paths through the always construct" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1488773625372 "|top_module|adder_module:adder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number2_written adder_module.v(38) " "Verilog HDL Always Construct warning at adder_module.v(38): inferring latch(es) for variable \"number2_written\", which holds its previous value in one or more paths through the always construct" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1488773625372 "|top_module|adder_module:adder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result adder_module.v(38) " "Verilog HDL Always Construct warning at adder_module.v(38): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1488773625372 "|top_module|adder_module:adder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "show_result adder_module.v(38) " "Verilog HDL Always Construct warning at adder_module.v(38): inferring latch(es) for variable \"show_result\", which holds its previous value in one or more paths through the always construct" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1488773625372 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_result adder_module.v(49) " "Inferred latch for \"show_result\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625372 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] adder_module.v(49) " "Inferred latch for \"result\[0\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] adder_module.v(49) " "Inferred latch for \"result\[1\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] adder_module.v(49) " "Inferred latch for \"result\[2\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] adder_module.v(49) " "Inferred latch for \"result\[3\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] adder_module.v(49) " "Inferred latch for \"result\[4\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] adder_module.v(49) " "Inferred latch for \"result\[5\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] adder_module.v(49) " "Inferred latch for \"result\[6\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] adder_module.v(49) " "Inferred latch for \"result\[7\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] adder_module.v(49) " "Inferred latch for \"result\[8\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] adder_module.v(49) " "Inferred latch for \"result\[9\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] adder_module.v(49) " "Inferred latch for \"result\[10\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625373 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] adder_module.v(49) " "Inferred latch for \"result\[11\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] adder_module.v(49) " "Inferred latch for \"result\[12\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] adder_module.v(49) " "Inferred latch for \"result\[13\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] adder_module.v(49) " "Inferred latch for \"result\[14\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] adder_module.v(49) " "Inferred latch for \"result\[15\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number2_written adder_module.v(49) " "Inferred latch for \"number2_written\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number1_written adder_module.v(49) " "Inferred latch for \"number1_written\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[0\] adder_module.v(49) " "Inferred latch for \"second_entry\[0\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[1\] adder_module.v(49) " "Inferred latch for \"second_entry\[1\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[2\] adder_module.v(49) " "Inferred latch for \"second_entry\[2\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[3\] adder_module.v(49) " "Inferred latch for \"second_entry\[3\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[4\] adder_module.v(49) " "Inferred latch for \"second_entry\[4\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[5\] adder_module.v(49) " "Inferred latch for \"second_entry\[5\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625374 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[6\] adder_module.v(49) " "Inferred latch for \"second_entry\[6\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[7\] adder_module.v(49) " "Inferred latch for \"second_entry\[7\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[8\] adder_module.v(49) " "Inferred latch for \"second_entry\[8\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[9\] adder_module.v(49) " "Inferred latch for \"second_entry\[9\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[10\] adder_module.v(49) " "Inferred latch for \"second_entry\[10\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[11\] adder_module.v(49) " "Inferred latch for \"second_entry\[11\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[12\] adder_module.v(49) " "Inferred latch for \"second_entry\[12\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[13\] adder_module.v(49) " "Inferred latch for \"second_entry\[13\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[14\] adder_module.v(49) " "Inferred latch for \"second_entry\[14\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[15\] adder_module.v(49) " "Inferred latch for \"second_entry\[15\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[0\] adder_module.v(49) " "Inferred latch for \"first_entry\[0\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[1\] adder_module.v(49) " "Inferred latch for \"first_entry\[1\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[2\] adder_module.v(49) " "Inferred latch for \"first_entry\[2\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625375 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[3\] adder_module.v(49) " "Inferred latch for \"first_entry\[3\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[4\] adder_module.v(49) " "Inferred latch for \"first_entry\[4\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[5\] adder_module.v(49) " "Inferred latch for \"first_entry\[5\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[6\] adder_module.v(49) " "Inferred latch for \"first_entry\[6\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[7\] adder_module.v(49) " "Inferred latch for \"first_entry\[7\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[8\] adder_module.v(49) " "Inferred latch for \"first_entry\[8\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[9\] adder_module.v(49) " "Inferred latch for \"first_entry\[9\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[10\] adder_module.v(49) " "Inferred latch for \"first_entry\[10\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[11\] adder_module.v(49) " "Inferred latch for \"first_entry\[11\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[12\] adder_module.v(49) " "Inferred latch for \"first_entry\[12\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[13\] adder_module.v(49) " "Inferred latch for \"first_entry\[13\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625376 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[14\] adder_module.v(49) " "Inferred latch for \"first_entry\[14\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625377 "|top_module|adder_module:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[15\] adder_module.v(49) " "Inferred latch for \"first_entry\[15\]\" at adder_module.v(49)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/adder_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773625377 "|top_module|adder_module:adder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_to_lcd write_to_lcd:write_to_lcd_inst " "Elaborating entity \"write_to_lcd\" for hierarchy \"write_to_lcd:write_to_lcd_inst\"" {  } { { "top_module.v" "write_to_lcd_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/top_module.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488773625378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 write_to_lcd.v(162) " "Verilog HDL assignment warning at write_to_lcd.v(162): truncated value with size 32 to match size of target (5)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/write_to_lcd.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488773625380 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write_to_lcd.v(164) " "Verilog HDL assignment warning at write_to_lcd.v(164): truncated value with size 32 to match size of target (7)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/write_to_lcd.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488773625380 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 write_to_lcd.v(189) " "Verilog HDL assignment warning at write_to_lcd.v(189): truncated value with size 32 to match size of target (5)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/write_to_lcd.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488773625381 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write_to_lcd.v(191) " "Verilog HDL assignment warning at write_to_lcd.v(191): truncated value with size 32 to match size of target (7)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/write_to_lcd.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488773625381 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 write_to_lcd.v(229) " "Verilog HDL assignment warning at write_to_lcd.v(229): truncated value with size 32 to match size of target (5)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/write_to_lcd.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488773625383 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write_to_lcd.v(231) " "Verilog HDL assignment warning at write_to_lcd.v(231): truncated value with size 32 to match size of target (7)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/write_to_lcd.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488773625383 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/top_module.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488773626872 "|top_module|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "on VCC " "Pin \"on\" is stuck at VCC" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488773626872 "|top_module|on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1488773626872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488773627046 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488773628186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488773628485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488773628485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add_button " "No output dependent on input pin \"add_button\"" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/Adder_Module/top_module.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488773628628 "|top_module|add_button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1488773628628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488773628628 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488773628628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488773628628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488773628628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488773628687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 22:13:48 2017 " "Processing ended: Sun Mar 05 22:13:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488773628687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488773628687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488773628687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488773628687 ""}
