#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1765620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17657b0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x174ed50 .functor NOT 1, L_0x17a5180, C4<0>, C4<0>, C4<0>;
L_0x17a4f60 .functor XOR 10, L_0x17a4d60, L_0x17a4e90, C4<0000000000>, C4<0000000000>;
L_0x17a5070 .functor XOR 10, L_0x17a4f60, L_0x17a4fd0, C4<0000000000>, C4<0000000000>;
v0x17a1400_0 .net *"_ivl_11", 9 0, L_0x17a4e90;  1 drivers
v0x17a1500_0 .net *"_ivl_13", 9 0, L_0x17a4f60;  1 drivers
v0x17a15e0_0 .net *"_ivl_15", 9 0, L_0x17a4fd0;  1 drivers
v0x17a16a0_0 .net *"_ivl_17", 9 0, L_0x17a5070;  1 drivers
L_0x7fbae4248018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17a1780_0 .net *"_ivl_5", 0 0, L_0x7fbae4248018;  1 drivers
v0x17a18b0_0 .net *"_ivl_7", 9 0, L_0x17a4cc0;  1 drivers
v0x17a1990_0 .net *"_ivl_9", 9 0, L_0x17a4d60;  1 drivers
v0x17a1a70_0 .var "clk", 0 0;
v0x17a1b10_0 .net "in", 3 0, v0x179ef30_0;  1 drivers
v0x17a1bb0_0 .net "out_any_dut", 3 1, L_0x17a4b80;  1 drivers
v0x17a1c90_0 .net "out_any_ref", 3 1, L_0x174f310;  1 drivers
v0x17a1d50_0 .net "out_both_dut", 2 0, L_0x17a3350;  1 drivers
v0x17a1e20_0 .net "out_both_ref", 2 0, L_0x174f040;  1 drivers
v0x17a1ef0_0 .net "out_different_dut", 3 0, L_0x17a46f0;  1 drivers
v0x17a1fc0_0 .net "out_different_ref", 3 0, L_0x174f560;  1 drivers
v0x17a2090_0 .var/2u "stats1", 287 0;
v0x17a2150_0 .var/2u "strobe", 0 0;
v0x17a2320_0 .net "tb_match", 0 0, L_0x17a5180;  1 drivers
v0x17a23f0_0 .net "tb_mismatch", 0 0, L_0x174ed50;  1 drivers
v0x17a2490_0 .net "wavedrom_enable", 0 0, v0x179f090_0;  1 drivers
v0x17a2560_0 .net "wavedrom_title", 511 0, v0x179f130_0;  1 drivers
E_0x175f300/0 .event negedge, v0x179ee70_0;
E_0x175f300/1 .event posedge, v0x179ee70_0;
E_0x175f300 .event/or E_0x175f300/0, E_0x175f300/1;
L_0x17a4b80 .concat [ 2 1 0 0], L_0x17a3a20, L_0x7fbae4248018;
L_0x17a4cc0 .concat [ 4 3 3 0], L_0x174f560, L_0x174f310, L_0x174f040;
L_0x17a4d60 .concat [ 4 3 3 0], L_0x174f560, L_0x174f310, L_0x174f040;
L_0x17a4e90 .concat [ 4 3 3 0], L_0x17a46f0, L_0x17a4b80, L_0x17a3350;
L_0x17a4fd0 .concat [ 4 3 3 0], L_0x174f560, L_0x174f310, L_0x174f040;
L_0x17a5180 .cmp/eeq 10, L_0x17a4cc0, L_0x17a5070;
S_0x1765940 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x17657b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x174f040 .functor AND 3, L_0x17a2660, L_0x17a2700, C4<111>, C4<111>;
L_0x174f310 .functor OR 3, L_0x17a2890, L_0x17a2930, C4<000>, C4<000>;
L_0x174f560 .functor XOR 4, v0x179ef30_0, L_0x17a2d80, C4<0000>, C4<0000>;
v0x174e540_0 .net *"_ivl_1", 2 0, L_0x17a2660;  1 drivers
v0x174e880_0 .net *"_ivl_13", 0 0, L_0x17a2af0;  1 drivers
v0x174eb50_0 .net *"_ivl_15", 2 0, L_0x17a2ca0;  1 drivers
v0x174ee60_0 .net *"_ivl_16", 3 0, L_0x17a2d80;  1 drivers
v0x174f150_0 .net *"_ivl_3", 2 0, L_0x17a2700;  1 drivers
v0x174f420_0 .net *"_ivl_7", 2 0, L_0x17a2890;  1 drivers
v0x174f630_0 .net *"_ivl_9", 2 0, L_0x17a2930;  1 drivers
v0x179e240_0 .net "in", 3 0, v0x179ef30_0;  alias, 1 drivers
v0x179e320_0 .net "out_any", 3 1, L_0x174f310;  alias, 1 drivers
v0x179e490_0 .net "out_both", 2 0, L_0x174f040;  alias, 1 drivers
v0x179e570_0 .net "out_different", 3 0, L_0x174f560;  alias, 1 drivers
L_0x17a2660 .part v0x179ef30_0, 0, 3;
L_0x17a2700 .part v0x179ef30_0, 1, 3;
L_0x17a2890 .part v0x179ef30_0, 0, 3;
L_0x17a2930 .part v0x179ef30_0, 1, 3;
L_0x17a2af0 .part v0x179ef30_0, 0, 1;
L_0x17a2ca0 .part v0x179ef30_0, 1, 3;
L_0x17a2d80 .concat [ 3 1 0 0], L_0x17a2ca0, L_0x17a2af0;
S_0x179e6d0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x17657b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x179ee70_0 .net "clk", 0 0, v0x17a1a70_0;  1 drivers
v0x179ef30_0 .var "in", 3 0;
v0x179eff0_0 .net "tb_match", 0 0, L_0x17a5180;  alias, 1 drivers
v0x179f090_0 .var "wavedrom_enable", 0 0;
v0x179f130_0 .var "wavedrom_title", 511 0;
E_0x175ee90 .event posedge, v0x179ee70_0;
E_0x175f780 .event negedge, v0x179ee70_0;
S_0x179e970 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x179e6d0;
 .timescale -12 -12;
v0x179eb70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x179ec70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x179e6d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x179f300 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x17657b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 2 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1766580 .functor AND 1, L_0x17a2f60, L_0x17a3000, C4<1>, C4<1>;
L_0x1777070 .functor AND 1, L_0x17a3140, L_0x17a31e0, C4<1>, C4<1>;
L_0x17770e0 .functor AND 1, L_0x17a34e0, L_0x17a35c0, C4<1>, C4<1>;
L_0x17a38e0 .functor OR 1, L_0x17a3750, L_0x17a3840, C4<0>, C4<0>;
L_0x17a3d20 .functor OR 1, L_0x17a3b70, L_0x17a3c10, C4<0>, C4<0>;
L_0x17a3cb0 .functor XOR 1, L_0x17a3e30, L_0x17a3ed0, C4<0>, C4<0>;
L_0x17a42a0 .functor XOR 1, L_0x17a40d0, L_0x17a4170, C4<0>, C4<0>;
L_0x17a4590 .functor XOR 1, L_0x17a43b0, L_0x17a4450, C4<0>, C4<0>;
L_0x17a4a20 .functor XOR 1, L_0x17a48d0, L_0x17a44f0, C4<0>, C4<0>;
v0x179f570_0 .net *"_ivl_11", 0 0, L_0x17a3140;  1 drivers
v0x179f650_0 .net *"_ivl_13", 0 0, L_0x17a31e0;  1 drivers
v0x179f730_0 .net *"_ivl_14", 0 0, L_0x1777070;  1 drivers
v0x179f820_0 .net *"_ivl_20", 0 0, L_0x17a34e0;  1 drivers
v0x179f900_0 .net *"_ivl_22", 0 0, L_0x17a35c0;  1 drivers
v0x179fa30_0 .net *"_ivl_23", 0 0, L_0x17770e0;  1 drivers
v0x179fb10_0 .net *"_ivl_28", 0 0, L_0x17a3750;  1 drivers
v0x179fbf0_0 .net *"_ivl_3", 0 0, L_0x17a2f60;  1 drivers
v0x179fcd0_0 .net *"_ivl_30", 0 0, L_0x17a3840;  1 drivers
v0x179fe40_0 .net *"_ivl_31", 0 0, L_0x17a38e0;  1 drivers
v0x179ff20_0 .net *"_ivl_37", 0 0, L_0x17a3b70;  1 drivers
v0x17a0000_0 .net *"_ivl_39", 0 0, L_0x17a3c10;  1 drivers
v0x17a00e0_0 .net *"_ivl_40", 0 0, L_0x17a3d20;  1 drivers
v0x17a01c0_0 .net *"_ivl_45", 0 0, L_0x17a3e30;  1 drivers
v0x17a02a0_0 .net *"_ivl_47", 0 0, L_0x17a3ed0;  1 drivers
v0x17a0380_0 .net *"_ivl_48", 0 0, L_0x17a3cb0;  1 drivers
v0x17a0460_0 .net *"_ivl_5", 0 0, L_0x17a3000;  1 drivers
v0x17a0540_0 .net *"_ivl_53", 0 0, L_0x17a40d0;  1 drivers
v0x17a0620_0 .net *"_ivl_55", 0 0, L_0x17a4170;  1 drivers
v0x17a0700_0 .net *"_ivl_56", 0 0, L_0x17a42a0;  1 drivers
v0x17a07e0_0 .net *"_ivl_6", 0 0, L_0x1766580;  1 drivers
v0x17a08c0_0 .net *"_ivl_61", 0 0, L_0x17a43b0;  1 drivers
v0x17a09a0_0 .net *"_ivl_63", 0 0, L_0x17a4450;  1 drivers
v0x17a0a80_0 .net *"_ivl_64", 0 0, L_0x17a4590;  1 drivers
v0x17a0b60_0 .net *"_ivl_70", 0 0, L_0x17a48d0;  1 drivers
v0x17a0c40_0 .net *"_ivl_72", 0 0, L_0x17a44f0;  1 drivers
v0x17a0d20_0 .net *"_ivl_73", 0 0, L_0x17a4a20;  1 drivers
v0x17a0e00_0 .net "in", 3 0, v0x179ef30_0;  alias, 1 drivers
v0x17a0ec0_0 .net "out_any", 2 1, L_0x17a3a20;  1 drivers
v0x17a0fa0_0 .net "out_both", 2 0, L_0x17a3350;  alias, 1 drivers
v0x17a1080_0 .net "out_different", 3 0, L_0x17a46f0;  alias, 1 drivers
L_0x17a2f60 .part v0x179ef30_0, 0, 1;
L_0x17a3000 .part v0x179ef30_0, 1, 1;
L_0x17a3140 .part v0x179ef30_0, 1, 1;
L_0x17a31e0 .part v0x179ef30_0, 2, 1;
L_0x17a3350 .concat8 [ 1 1 1 0], L_0x1766580, L_0x1777070, L_0x17770e0;
L_0x17a34e0 .part v0x179ef30_0, 2, 1;
L_0x17a35c0 .part v0x179ef30_0, 3, 1;
L_0x17a3750 .part v0x179ef30_0, 1, 1;
L_0x17a3840 .part v0x179ef30_0, 2, 1;
L_0x17a3a20 .concat8 [ 1 1 0 0], L_0x17a38e0, L_0x17a3d20;
L_0x17a3b70 .part v0x179ef30_0, 2, 1;
L_0x17a3c10 .part v0x179ef30_0, 3, 1;
L_0x17a3e30 .part v0x179ef30_0, 0, 1;
L_0x17a3ed0 .part v0x179ef30_0, 3, 1;
L_0x17a40d0 .part v0x179ef30_0, 1, 1;
L_0x17a4170 .part v0x179ef30_0, 0, 1;
L_0x17a43b0 .part v0x179ef30_0, 2, 1;
L_0x17a4450 .part v0x179ef30_0, 1, 1;
L_0x17a46f0 .concat8 [ 1 1 1 1], L_0x17a3cb0, L_0x17a42a0, L_0x17a4590, L_0x17a4a20;
L_0x17a48d0 .part v0x179ef30_0, 3, 1;
L_0x17a44f0 .part v0x179ef30_0, 2, 1;
S_0x17a11e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x17657b0;
 .timescale -12 -12;
E_0x1747a20 .event anyedge, v0x17a2150_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17a2150_0;
    %nor/r;
    %assign/vec4 v0x17a2150_0, 0;
    %wait E_0x1747a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x179e6d0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x179ef30_0, 0;
    %wait E_0x175f780;
    %wait E_0x175ee90;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x179ef30_0, 0;
    %wait E_0x175ee90;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x179ef30_0, 0;
    %wait E_0x175ee90;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x179ef30_0, 0;
    %wait E_0x175ee90;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x179ef30_0, 0;
    %wait E_0x175ee90;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x179ef30_0, 0;
    %wait E_0x175f780;
    %fork TD_tb.stim1.wavedrom_stop, S_0x179ec70;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x179ef30_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x175f780;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x179ef30_0, 0;
    %wait E_0x175ee90;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x179ef30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17657b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a1a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a2150_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17657b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17a1a70_0;
    %inv;
    %store/vec4 v0x17a1a70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17657b0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x179ee70_0, v0x17a23f0_0, v0x17a1b10_0, v0x17a1e20_0, v0x17a1d50_0, v0x17a1c90_0, v0x17a1bb0_0, v0x17a1fc0_0, v0x17a1ef0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17657b0;
T_7 ;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17657b0;
T_8 ;
    %wait E_0x175f300;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a2090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a2090_0, 4, 32;
    %load/vec4 v0x17a2320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a2090_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a2090_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a2090_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17a1e20_0;
    %load/vec4 v0x17a1e20_0;
    %load/vec4 v0x17a1d50_0;
    %xor;
    %load/vec4 v0x17a1e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a2090_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a2090_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x17a1c90_0;
    %load/vec4 v0x17a1c90_0;
    %load/vec4 v0x17a1bb0_0;
    %xor;
    %load/vec4 v0x17a1c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a2090_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a2090_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x17a1fc0_0;
    %load/vec4 v0x17a1fc0_0;
    %load/vec4 v0x17a1ef0_0;
    %xor;
    %load/vec4 v0x17a1fc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a2090_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x17a2090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a2090_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/gatesv/iter8/response0/top_module.sv";
