Info: Starting: Create simulation model
Info: qsys-generate C:\Users\leban\MTRX3700\assignment_2_convolution\vga.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\leban\MTRX3700\assignment_2_convolution\vga\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading assignment_2_convolution/vga.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding vga_face_0 [vga_face 1.0]
Progress: Parameterizing module vga_face_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vga.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: vga.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: vga.video_scaler_0.avalon_scaler_source/video_vga_controller_0.avalon_vga_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: vga: Generating vga "vga" for SIM_VERILOG
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: vga_face_0: "vga" instantiated vga_face "vga_face_0"
Info: video_pll_0: "vga" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "vga" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "vga" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: "vga" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "vga" instantiated altera_reset_controller "rst_controller"
Info: video_pll: "video_pll_0" instantiated altera_up_altpll "video_pll"
Info: reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: vga: Done "vga" with 10 modules, 16 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\leban\MTRX3700\assignment_2_convolution\vga\vga.spd --output-directory=C:/Users/leban/MTRX3700/assignment_2_convolution/vga/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\leban\MTRX3700\assignment_2_convolution\vga\vga.spd --output-directory=C:/Users/leban/MTRX3700/assignment_2_convolution/vga/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/leban/MTRX3700/assignment_2_convolution/vga/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/leban/MTRX3700/assignment_2_convolution/vga/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/leban/MTRX3700/assignment_2_convolution/vga/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/leban/MTRX3700/assignment_2_convolution/vga/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	9 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/leban/MTRX3700/assignment_2_convolution/vga/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/leban/MTRX3700/assignment_2_convolution/vga/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\leban\MTRX3700\assignment_2_convolution\vga.qsys --block-symbol-file --output-directory=C:\Users\leban\MTRX3700\assignment_2_convolution\vga --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading assignment_2_convolution/vga.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding vga_face_0 [vga_face 1.0]
Progress: Parameterizing module vga_face_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vga.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: vga.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: vga.video_scaler_0.avalon_scaler_source/video_vga_controller_0.avalon_vga_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\leban\MTRX3700\assignment_2_convolution\vga.qsys --synthesis=VERILOG --output-directory=C:\Users\leban\MTRX3700\assignment_2_convolution\vga\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading assignment_2_convolution/vga.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding vga_face_0 [vga_face 1.0]
Progress: Parameterizing module vga_face_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vga.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: vga.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: vga.video_scaler_0.avalon_scaler_source/video_vga_controller_0.avalon_vga_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: vga: Generating vga "vga" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: vga_face_0: "vga" instantiated vga_face "vga_face_0"
Info: video_pll_0: "vga" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "vga" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "vga" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: "vga" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "vga" instantiated altera_reset_controller "rst_controller"
Info: video_pll: "video_pll_0" instantiated altera_up_altpll "video_pll"
Info: reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: vga: Done "vga" with 10 modules, 16 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
