`timescale 1ns / 1ps


module FlipFlop(clk, reset, d, q );

    // input, output, and register initialization
    input        clk, reset;
    input  [7:0] d;
    output [7:0] q;
    
    reg    [7:0] q;
    
    // On the posedge of the clk, if reset q will get 0 for a synchronous reset
    // else q will get the input of d.
    always@(posedge clk) begin
        if(reset)
            q <= 8'b0;
        else
            q <= d;
    end
    
endmodule
