{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 17:12:12 2015 " "Info: Processing started: Wed Nov 18 17:12:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_driver " "Info: Found entity 1: display_driver" {  } { { "display_driver.v" "" { Text "H:/Workspaces/QII/lab6/display_driver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FSM.v(26) " "Critical Warning (10846): Verilog HDL Instantiation warning at FSM.v(26): instance has no name" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FSM.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at FSM.v(27): instance has no name" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FSM.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at FSM.v(28): instance has no name" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FSM.v(29) " "Critical Warning (10846): Verilog HDL Instantiation warning at FSM.v(29): instance has no name" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Info: Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(72) " "Warning (10230): Verilog HDL assignment warning at FSM.v(72): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp1 FSM.v(85) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(85): inferring latch(es) for variable \"temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp2 FSM.v(85) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(85): inferring latch(es) for variable \"temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp3 FSM.v(85) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(85): inferring latch(es) for variable \"temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp4 FSM.v(85) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(85): inferring latch(es) for variable \"temp4\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[0\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[0\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[1\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[1\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[2\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[2\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[3\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[3\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[4\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[4\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[5\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[5\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[6\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[6\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[7\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[7\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[8\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[8\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp4\[9\] FSM.v(85) " "Info (10041): Inferred latch for \"temp4\[9\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[0\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[0\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[1\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[1\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[2\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[2\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[3\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[3\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[4\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[4\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[5\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[5\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[6\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[6\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[7\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[7\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[8\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[8\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[9\] FSM.v(85) " "Info (10041): Inferred latch for \"temp3\[9\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[0\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[0\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[1\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[1\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[2\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[2\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[3\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[3\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[4\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[4\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[5\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[5\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[6\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[6\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[7\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[7\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[8\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[8\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[9\] FSM.v(85) " "Info (10041): Inferred latch for \"temp2\[9\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[0\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[0\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[1\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[1\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[2\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[2\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[3\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[3\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[4\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[4\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[5\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[5\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[6\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[6\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[7\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[7\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[8\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[8\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[9\] FSM.v(85) " "Info (10041): Inferred latch for \"temp1\[9\]\" at FSM.v(85)" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:comb_4 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:comb_4\"" {  } { { "FSM.v" "comb_4" { Text "H:/Workspaces/QII/lab6/FSM.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder.v(19) " "Warning (10230): Verilog HDL assignment warning at decoder.v(19): truncated value with size 32 to match size of target (4)" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 decoder.v(20) " "Warning (10230): Verilog HDL assignment warning at decoder.v(20): truncated value with size 32 to match size of target (10)" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder.v(26) " "Warning (10230): Verilog HDL assignment warning at decoder.v(26): truncated value with size 32 to match size of target (4)" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 decoder.v(27) " "Warning (10230): Verilog HDL assignment warning at decoder.v(27): truncated value with size 32 to match size of target (10)" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 decoder.v(31) " "Warning (10230): Verilog HDL assignment warning at decoder.v(31): truncated value with size 10 to match size of target (4)" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_driver display_driver:comb_5 " "Info: Elaborating entity \"display_driver\" for hierarchy \"display_driver:comb_5\"" {  } { { "FSM.v" "comb_5" { Text "H:/Workspaces/QII/lab6/FSM.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|FSM\|state 8 " "Info: State machine \"\|FSM\|state\" contains 8 states" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|FSM\|state " "Info: Selected Auto state machine encoding method for state machine \"\|FSM\|state\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|FSM\|state " "Info: Encoding result for state machine \"\|FSM\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.STATE_7 " "Info: Encoded state bit \"state.STATE_7\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.READ1 " "Info: Encoded state bit \"state.READ1\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.READ2 " "Info: Encoded state bit \"state.READ2\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.READ3 " "Info: Encoded state bit \"state.READ3\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.READ4 " "Info: Encoded state bit \"state.READ4\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.COMPUTE " "Info: Encoded state bit \"state.COMPUTE\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.STATE_6 " "Info: Encoded state bit \"state.STATE_6\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.IDLE " "Info: Encoded state bit \"state.IDLE\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FSM\|state.IDLE 00000000 " "Info: State \"\|FSM\|state.IDLE\" uses code string \"00000000\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FSM\|state.STATE_6 00000011 " "Info: State \"\|FSM\|state.STATE_6\" uses code string \"00000011\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FSM\|state.COMPUTE 00000101 " "Info: State \"\|FSM\|state.COMPUTE\" uses code string \"00000101\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FSM\|state.READ4 00001001 " "Info: State \"\|FSM\|state.READ4\" uses code string \"00001001\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FSM\|state.READ3 00010001 " "Info: State \"\|FSM\|state.READ3\" uses code string \"00010001\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FSM\|state.READ2 00100001 " "Info: State \"\|FSM\|state.READ2\" uses code string \"00100001\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FSM\|state.READ1 01000001 " "Info: State \"\|FSM\|state.READ1\" uses code string \"01000001\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FSM\|state.STATE_7 10000001 " "Info: State \"\|FSM\|state.STATE_7\" uses code string \"10000001\"" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab6/FSM.v" 8 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:comb_4\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"decoder:comb_4\|lpm_divide:Mod0\"" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Info: Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "H:/Workspaces/QII/lab6/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "H:/Workspaces/QII/lab6/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Info: Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "H:/Workspaces/QII/lab6/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "H:/Workspaces/QII/lab6/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "H:/Workspaces/QII/lab6/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:comb_4\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"decoder:comb_4\|lpm_divide:Mod1\"" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 27 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6m " "Info: Found entity 1: lpm_divide_d6m" {  } { { "db/lpm_divide_d6m.tdf" "" { Text "H:/Workspaces/QII/lab6/db/lpm_divide_d6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Info: Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "H:/Workspaces/QII/lab6/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Info: Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "H:/Workspaces/QII/lab6/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:comb_4\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"decoder:comb_4\|lpm_divide:Div1\"" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aem " "Info: Found entity 1: lpm_divide_aem" {  } { { "db/lpm_divide_aem.tdf" "" { Text "H:/Workspaces/QII/lab6/db/lpm_divide_aem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:comb_4\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"decoder:comb_4\|lpm_divide:Div0\"" {  } { { "decoder.v" "" { Text "H:/Workspaces/QII/lab6/decoder.v" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Info: Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "H:/Workspaces/QII/lab6/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.STATE_6 " "Info: Register \"state.STATE_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.STATE_7 " "Info: Register \"state.STATE_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~8 " "Info: Register \"state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~9 " "Info: Register \"state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "411 " "Info: Implemented 411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "375 " "Info: Implemented 375 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Allocated 191 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 17:12:22 2015 " "Info: Processing ended: Wed Nov 18 17:12:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
