@mastersthesis{Schu15,
  key         ={Schu15},
  author      ={S. Schumb},
  title       ={Hardware Generation for Transport Triggered Architectures},
  editor      ={K. Schneider and A. Bhagyanath},
  howpublished={Bachelor Thesis},
  month       ={March},
  school      ={Department of Computer Science, University of Kaiserslautern, Germany},
  year        ={2015},
  note        ={Bachelor},
  remark      ={rsg}
}

@BOOK{bitonic_ref,
  AUTHOR="K. E. Batcher",
  TITLE="Sorting networks and their applications",
  PUBLISHER="in 1968 Spring Joint Computer Conf., AFIPS Proc., vol. 32, pp. 307-314",
  YEAR="1968",
}
@BOOK{batcher_banyan_ref,
  AUTHOR="Madihally. J. Narasimha",
  TITLE="The Batcher-Banyan Self-Routing Network: Universality and Simplification",
  PUBLISHER="IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 36, NO. 10, OCTOBER 1988",
  YEAR="1988",
}
@BOOK{sorting_network_on_fpgas,
  AUTHOR="Rene Mueller , Jens Teubner, Gustavo Alonso",
  TITLE="Sorting networks on FPGAs",
  PUBLISHER="The VLDB Journal February 2012, Volume 21, Issue 1, pp 1-23",
  YEAR="2012",
}
