<stg><name>attention</name>


<trans_list>

<trans id="817" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="23" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="24" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="25" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="26" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="28" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="32" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="33" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="35" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="54" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="55" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="62" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="63" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln672" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln672" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="64" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="64" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="66" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln681" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln681" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="67" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="67" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="69" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="70" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="71" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="72" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln705" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="73" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln705" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln753" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="79" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln753" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader226.preheader.0:0  call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v270_1), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader226.preheader.0:1  call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v270_0), !map !189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader226.preheader.0:2  call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v268_1), !map !195

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader226.preheader.0:3  call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v268_0), !map !199

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader226.preheader.0:4  call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v266_1), !map !203

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader226.preheader.0:5  call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v266_0), !map !207

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader226.preheader.0:6  call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v264_1), !map !211

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader226.preheader.0:7  call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v264_0), !map !215

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:8  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v263), !map !219

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:9  call void (...)* @_ssdm_op_SpecBitsMap(float %v265) nounwind, !map !224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:10  call void (...)* @_ssdm_op_SpecBitsMap(float %v267) nounwind, !map !230

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:11  call void (...)* @_ssdm_op_SpecBitsMap(float %v269) nounwind, !map !234

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:12  call void (...)* @_ssdm_op_SpecBitsMap(float %v271) nounwind, !map !238

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:13  call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v272), !map !242

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:14  call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v273), !map !249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:15  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v274) nounwind, !map !253

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:16  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v275) nounwind, !map !258

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:17  call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v276), !map !262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:18  call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v277), !map !269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:19  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v278) nounwind, !map !273

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:20  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v279), !map !277

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader226.preheader.0:21  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @attention_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:22  %v271_read = call float @_ssdm_op_Read.ap_auto.float(float %v271)

]]></Node>
<StgValue><ssdm name="v271_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:23  %v269_read = call float @_ssdm_op_Read.ap_auto.float(float %v269)

]]></Node>
<StgValue><ssdm name="v269_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:24  %v267_read = call float @_ssdm_op_Read.ap_auto.float(float %v267)

]]></Node>
<StgValue><ssdm name="v267_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader226.preheader.0:25  %v265_read = call float @_ssdm_op_Read.ap_auto.float(float %v265)

]]></Node>
<StgValue><ssdm name="v265_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:26  %rms_hidden_states_0 = alloca [1536 x float], align 16

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:27  %q_proj_re = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="q_proj_re"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:28  %k_proj_re = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="k_proj_re"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:29  %v_proj_re = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="v_proj_re"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:30  %q_embed_0 = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="q_embed_0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:31  %k_embed_0 = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="k_embed_0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:32  %updated_k_cache = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="updated_k_cache"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:33  %updated_v_cache = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="updated_v_cache"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:34  %attn_weights_0 = alloca [96 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:35  %softmax_attn_weights = alloca [96 x float], align 4

]]></Node>
<StgValue><ssdm name="softmax_attn_weights"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:36  %attn_output_0 = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_output_0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:37  %attn_output_2D = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_output_2D"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
.preheader226.preheader.0:38  %rms_attn_output_0 = alloca [1536 x float], align 16

]]></Node>
<StgValue><ssdm name="rms_attn_output_0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader226.preheader.0:39  br label %.preheader226.0

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader226.0:0  %v283_0_0 = phi i11 [ %add_ln479, %0 ], [ 0, %.preheader226.preheader.0 ]

]]></Node>
<StgValue><ssdm name="v283_0_0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader226.0:1  %icmp_ln479 = icmp eq i11 %v283_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln479"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader226.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader226.0:3  %add_ln479 = add i11 %v283_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln479"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader226.0:4  br i1 %icmp_ln479, label %.preheader223.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln480 = zext i11 %v283_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln480"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_hidden_states_0_1 = getelementptr [1536 x float]* %rms_hidden_states_0, i64 0, i64 %zext_ln480

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %rms_hidden_states_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln480"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader226.0

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader223.preheader:0  call fastcc void @rms_norm([1536 x float]* %v263, [1536 x float]* %v274, [1536 x float]* %rms_hidden_states_0)

]]></Node>
<StgValue><ssdm name="call_ln484"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="131" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader223.preheader:0  call fastcc void @rms_norm([1536 x float]* %v263, [1536 x float]* %v274, [1536 x float]* %rms_hidden_states_0)

]]></Node>
<StgValue><ssdm name="call_ln484"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="132" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader223.preheader:1  %scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta_8)

]]></Node>
<StgValue><ssdm name="scales_0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader223.preheader:1  %scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta_8)

]]></Node>
<StgValue><ssdm name="scales_0"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.preheader223.preheader:2  br label %.preheader222.0

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader222.0:0  %v293_0_0 = phi i11 [ %add_ln500, %1 ], [ 0, %.preheader223.preheader ]

]]></Node>
<StgValue><ssdm name="v293_0_0"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader222.0:1  %icmp_ln500 = icmp eq i11 %v293_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln500"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader222.0:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader222.0:3  %add_ln500 = add i11 %v293_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln500"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader222.0:4  br i1 %icmp_ln500, label %.preheader220.0.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln501 = zext i11 %v293_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %q_proj_re_addr = getelementptr [1536 x float]* %q_proj_re, i64 0, i64 %zext_ln501

]]></Node>
<StgValue><ssdm name="q_proj_re_addr"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %q_proj_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln501"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader222.0

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader220.0.preheader:0  br label %.preheader220.0

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader220.0:0  %v296_0_0 = phi i11 [ %add_ln506, %2 ], [ 0, %.preheader220.0.preheader ]

]]></Node>
<StgValue><ssdm name="v296_0_0"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader220.0:1  %icmp_ln506 = icmp eq i11 %v296_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln506"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader220.0:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader220.0:3  %add_ln506 = add i11 %v296_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln506"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader220.0:4  br i1 %icmp_ln506, label %.preheader218.0.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln507 = zext i11 %v296_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln507"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %k_proj_re_addr = getelementptr [1536 x float]* %k_proj_re, i64 0, i64 %zext_ln507

]]></Node>
<StgValue><ssdm name="k_proj_re_addr"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %k_proj_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln507"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader220.0

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.preheader218.0.preheader:0  br label %.preheader218.0

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader218.0:0  %v299_0_0 = phi i11 [ %add_ln512, %3 ], [ 0, %.preheader218.0.preheader ]

]]></Node>
<StgValue><ssdm name="v299_0_0"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader218.0:1  %icmp_ln512 = icmp eq i11 %v299_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln512"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader218.0:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader218.0:3  %add_ln512 = add i11 %v299_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln512"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader218.0:4  br i1 %icmp_ln512, label %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv, label %3

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln513 = zext i11 %v299_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln513"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v_proj_re_addr = getelementptr [1536 x float]* %v_proj_re, i64 0, i64 %zext_ln513

]]></Node>
<StgValue><ssdm name="v_proj_re_addr"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %v_proj_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln513"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader218.0

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:192  %d_assign_s = fpext float %scales_0 to double

]]></Node>
<StgValue><ssdm name="d_assign_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="165" st_id="9" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:0  %d_assign_5 = fpext float %v265_read to double

]]></Node>
<StgValue><ssdm name="d_assign_5"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:192  %d_assign_s = fpext float %scales_0 to double

]]></Node>
<StgValue><ssdm name="d_assign_s"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:193  %bitcast_ln696_7 = bitcast double %d_assign_s to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_7"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="63" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:194  %trunc_ln557 = trunc i64 %bitcast_ln696_7 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:195  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:196  %p_Result_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:197  %zext_ln461_4 = zext i11 %p_Result_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_4"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:198  %trunc_ln565_4 = trunc i64 %bitcast_ln696_7 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_4"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:199  %tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:200  %zext_ln569 = zext i53 %tmp_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:201  %sub_ln461 = sub i54 0, %zext_ln569

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:202  %select_ln570 = select i1 %tmp_69, i54 %sub_ln461, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:203  %icmp_ln571_4 = icmp eq i63 %trunc_ln557, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_4"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:204  %sub_ln575 = sub i12 1075, %zext_ln461_4

]]></Node>
<StgValue><ssdm name="sub_ln575"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:205  %icmp_ln581_4 = icmp sgt i12 %sub_ln575, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_4"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:206  %add_ln581_4 = add i12 -20, %sub_ln575

]]></Node>
<StgValue><ssdm name="add_ln581_4"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:207  %sub_ln581_4 = sub i12 20, %sub_ln575

]]></Node>
<StgValue><ssdm name="sub_ln581_4"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:208  %select_ln581 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4

]]></Node>
<StgValue><ssdm name="select_ln581"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:210  %icmp_ln582_4 = icmp eq i12 %sub_ln575, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_4"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:211  %trunc_ln583_4 = trunc i54 %select_ln570 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583_4"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:213  %tmp_70 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %select_ln581, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:0  %d_assign_5 = fpext float %v265_read to double

]]></Node>
<StgValue><ssdm name="d_assign_5"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:1  %ireg_V = bitcast double %d_assign_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:2  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:3  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:4  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:5  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:6  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:7  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:8  %p_Result_53 = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:9  %man_V_1 = sub i54 0, %p_Result_53

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:10  %man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_53

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:11  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:12  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:13  %icmp_ln581 = icmp sgt i12 %F2, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:14  %add_ln581 = add i12 -20, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:15  %sub_ln581 = sub i12 20, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:16  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:18  %icmp_ln582 = icmp eq i12 %F2, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:19  %trunc_ln583 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:21  %tmp_38 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:209  %sext_ln581_4 = sext i12 %select_ln581 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_4"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:212  %icmp_ln585_4 = icmp ult i12 %select_ln581, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_4"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:214  %icmp_ln603_4 = icmp eq i7 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_4"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:215  %zext_ln586_4 = zext i32 %sext_ln581_4 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_4"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:216  %ashr_ln586_4 = ashr i54 %select_ln570, %zext_ln586_4

]]></Node>
<StgValue><ssdm name="ashr_ln586_4"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:217  %trunc_ln586_4 = trunc i54 %ashr_ln586_4 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586_4"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:218  %bitcast_ln696_8 = bitcast float %scales_0 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_8"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:219  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:220  %select_ln588_4 = select i1 %tmp_71, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_4"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:222  %xor_ln571_4 = xor i1 %icmp_ln571_4, true

]]></Node>
<StgValue><ssdm name="xor_ln571_4"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:223  %and_ln582_4 = and i1 %icmp_ln582_4, %xor_ln571_4

]]></Node>
<StgValue><ssdm name="and_ln582_4"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:224  %select_ln582 = select i1 %and_ln582_4, i32 %trunc_ln583_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:225  %or_ln582_4 = or i1 %icmp_ln571_4, %icmp_ln582_4

]]></Node>
<StgValue><ssdm name="or_ln582_4"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:226  %xor_ln582_4 = xor i1 %or_ln582_4, true

]]></Node>
<StgValue><ssdm name="xor_ln582_4"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:227  %and_ln581_4 = and i1 %icmp_ln581_4, %xor_ln582_4

]]></Node>
<StgValue><ssdm name="and_ln581_4"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:228  %xor_ln585_4 = xor i1 %icmp_ln585_4, true

]]></Node>
<StgValue><ssdm name="xor_ln585_4"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:229  %and_ln585_8 = and i1 %and_ln581_4, %xor_ln585_4

]]></Node>
<StgValue><ssdm name="and_ln585_8"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:230  %select_ln585 = select i1 %and_ln585_8, i32 %select_ln588_4, i32 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:231  %and_ln585_9 = and i1 %and_ln581_4, %icmp_ln585_4

]]></Node>
<StgValue><ssdm name="and_ln585_9"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:232  %select_ln585_1 = select i1 %and_ln585_9, i32 %trunc_ln586_4, i32 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln585_1"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:233  %or_ln581_4 = or i1 %or_ln582_4, %icmp_ln581_4

]]></Node>
<StgValue><ssdm name="or_ln581_4"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:234  %xor_ln581_4 = xor i1 %or_ln581_4, true

]]></Node>
<StgValue><ssdm name="xor_ln581_4"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:235  %and_ln603_4 = and i1 %icmp_ln603_4, %xor_ln581_4

]]></Node>
<StgValue><ssdm name="and_ln603_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:17  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:20  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:22  %icmp_ln603 = icmp eq i7 %tmp_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="54" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:23  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:24  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:25  %trunc_ln586 = trunc i54 %ashr_ln586 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:26  %bitcast_ln696 = bitcast float %v265_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:27  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:28  %select_ln588 = select i1 %tmp_39, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:29  %shl_ln604 = shl i32 %trunc_ln583, %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:30  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:31  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:32  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:33  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:34  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:35  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:36  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:37  %and_ln585_1 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:38  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:39  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:40  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:41  %select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:42  %or_ln603 = or i1 %and_ln603, %and_ln585_1

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:43  %select_ln603_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln583

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:44  %or_ln603_1 = or i1 %and_ln585, %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_1"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:45  %select_ln603_2 = select i1 %or_ln603, i32 %select_ln603, i32 %select_ln603_1

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:46  %or_ln603_2 = or i1 %or_ln603, %or_ln603_1

]]></Node>
<StgValue><ssdm name="or_ln603_2"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:47  %v300_V = select i1 %or_ln603_2, i32 %select_ln603_2, i32 0

]]></Node>
<StgValue><ssdm name="v300_V"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:48  %d_assign_6 = fpext float %v267_read to double

]]></Node>
<StgValue><ssdm name="d_assign_6"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:96  %d_assign_7 = fpext float %v269_read to double

]]></Node>
<StgValue><ssdm name="d_assign_7"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:221  %shl_ln604_4 = shl i32 %trunc_ln583_4, %sext_ln581_4

]]></Node>
<StgValue><ssdm name="shl_ln604_4"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:236  %scales_fixed_0_V = select i1 %and_ln603_4, i32 %shl_ln604_4, i32 %select_ln585_1

]]></Node>
<StgValue><ssdm name="scales_fixed_0_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="261" st_id="12" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:48  %d_assign_6 = fpext float %v267_read to double

]]></Node>
<StgValue><ssdm name="d_assign_6"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:49  %ireg_V_1 = bitcast double %d_assign_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="63" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:50  %trunc_ln556_1 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_1"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:51  %p_Result_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:52  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:53  %zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:54  %trunc_ln565_1 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:55  %tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:56  %p_Result_55 = zext i53 %tmp_s to i54

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:57  %man_V_4 = sub i54 0, %p_Result_55

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:58  %man_V_5 = select i1 %p_Result_54, i54 %man_V_4, i54 %p_Result_55

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:59  %icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:60  %F2_1 = sub i12 1075, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:61  %icmp_ln581_1 = icmp sgt i12 %F2_1, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:62  %add_ln581_1 = add i12 -20, %F2_1

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:63  %sub_ln581_1 = sub i12 20, %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:64  %sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:66  %icmp_ln582_1 = icmp eq i12 %F2_1, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:67  %trunc_ln583_1 = trunc i54 %man_V_5 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:69  %tmp_41 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:96  %d_assign_7 = fpext float %v269_read to double

]]></Node>
<StgValue><ssdm name="d_assign_7"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:97  %ireg_V_2 = bitcast double %d_assign_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="63" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:98  %trunc_ln556_2 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_2"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:99  %p_Result_56 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:100  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:101  %zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_2"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:102  %trunc_ln565_2 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:103  %tmp_8 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:104  %p_Result_57 = zext i53 %tmp_8 to i54

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:105  %man_V_7 = sub i54 0, %p_Result_57

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:106  %man_V_8 = select i1 %p_Result_56, i54 %man_V_7, i54 %p_Result_57

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:107  %icmp_ln571_2 = icmp eq i63 %trunc_ln556_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:108  %F2_2 = sub i12 1075, %zext_ln461_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:109  %icmp_ln581_2 = icmp sgt i12 %F2_2, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:110  %add_ln581_2 = add i12 -20, %F2_2

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:111  %sub_ln581_2 = sub i12 20, %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:112  %sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:114  %icmp_ln582_2 = icmp eq i12 %F2_2, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:115  %trunc_ln583_2 = trunc i54 %man_V_8 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:117  %tmp_52 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:237  call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v264_0, [294912 x i8]* %v264_1, i32 %v300_V, [1536 x float]* %q_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:65  %sext_ln581_1 = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:68  %icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:70  %icmp_ln603_1 = icmp eq i7 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="54" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:71  %zext_ln586_1 = zext i32 %sext_ln581_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:72  %ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:73  %trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:74  %bitcast_ln696_2 = bitcast float %v267_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_2"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:75  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:76  %select_ln588_1 = select i1 %tmp_42, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:77  %shl_ln604_1 = shl i32 %trunc_ln583_1, %sext_ln581_1

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:78  %xor_ln571_1 = xor i1 %icmp_ln571_1, true

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:79  %and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:80  %or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:81  %xor_ln582_1 = xor i1 %or_ln582_1, true

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:82  %and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:83  %xor_ln585_1 = xor i1 %icmp_ln585_1, true

]]></Node>
<StgValue><ssdm name="xor_ln585_1"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:84  %and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:85  %and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:86  %or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:87  %xor_ln581_1 = xor i1 %or_ln581_1, true

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:88  %and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:89  %select_ln603_4 = select i1 %and_ln603_1, i32 %shl_ln604_1, i32 %trunc_ln586_1

]]></Node>
<StgValue><ssdm name="select_ln603_4"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:90  %or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3

]]></Node>
<StgValue><ssdm name="or_ln603_3"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:91  %select_ln603_5 = select i1 %and_ln585_2, i32 %select_ln588_1, i32 %trunc_ln583_1

]]></Node>
<StgValue><ssdm name="select_ln603_5"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:92  %or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln603_4"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:93  %select_ln603_6 = select i1 %or_ln603_3, i32 %select_ln603_4, i32 %select_ln603_5

]]></Node>
<StgValue><ssdm name="select_ln603_6"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:94  %or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4

]]></Node>
<StgValue><ssdm name="or_ln603_5"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:95  %v302_V = select i1 %or_ln603_5, i32 %select_ln603_6, i32 0

]]></Node>
<StgValue><ssdm name="v302_V"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:113  %sext_ln581_2 = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:116  %icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:118  %icmp_ln603_2 = icmp eq i7 %tmp_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:119  %zext_ln586_2 = zext i32 %sext_ln581_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:120  %ashr_ln586_2 = ashr i54 %man_V_8, %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:121  %trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:122  %bitcast_ln696_4 = bitcast float %v269_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_4"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:123  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:124  %select_ln588_2 = select i1 %tmp_53, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:125  %shl_ln604_2 = shl i32 %trunc_ln583_2, %sext_ln581_2

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:126  %xor_ln571_2 = xor i1 %icmp_ln571_2, true

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:127  %and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:128  %or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:129  %xor_ln582_2 = xor i1 %or_ln582_2, true

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:130  %and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:131  %xor_ln585_2 = xor i1 %icmp_ln585_2, true

]]></Node>
<StgValue><ssdm name="xor_ln585_2"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:132  %and_ln585_4 = and i1 %and_ln581_2, %xor_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_4"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:133  %and_ln585_5 = and i1 %and_ln581_2, %icmp_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_5"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:134  %or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:135  %xor_ln581_2 = xor i1 %or_ln581_2, true

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:136  %and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:137  %select_ln603_8 = select i1 %and_ln603_2, i32 %shl_ln604_2, i32 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="select_ln603_8"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:138  %or_ln603_6 = or i1 %and_ln603_2, %and_ln585_5

]]></Node>
<StgValue><ssdm name="or_ln603_6"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:139  %select_ln603_9 = select i1 %and_ln585_4, i32 %select_ln588_2, i32 %trunc_ln583_2

]]></Node>
<StgValue><ssdm name="select_ln603_9"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:140  %or_ln603_7 = or i1 %and_ln585_4, %and_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln603_7"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:141  %select_ln603_10 = select i1 %or_ln603_6, i32 %select_ln603_8, i32 %select_ln603_9

]]></Node>
<StgValue><ssdm name="select_ln603_10"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:142  %or_ln603_8 = or i1 %or_ln603_6, %or_ln603_7

]]></Node>
<StgValue><ssdm name="or_ln603_8"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:143  %v304_V = select i1 %or_ln603_8, i32 %select_ln603_10, i32 0

]]></Node>
<StgValue><ssdm name="v304_V"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:237  call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v264_0, [294912 x i8]* %v264_1, i32 %v300_V, [1536 x float]* %q_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="359" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:238  call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v266_0, [294912 x i8]* %v266_1, i32 %v302_V, [1536 x float]* %k_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln559"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:239  call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v268_0, [294912 x i8]* %v268_1, i32 %v304_V, [1536 x float]* %v_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln561"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:240  call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln586"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="362" st_id="15" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:144  %d_assign_8 = fpext float %v271_read to double

]]></Node>
<StgValue><ssdm name="d_assign_8"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:238  call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v266_0, [294912 x i8]* %v266_1, i32 %v302_V, [1536 x float]* %k_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln559"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:239  call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v268_0, [294912 x i8]* %v268_1, i32 %v304_V, [1536 x float]* %v_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln561"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:240  call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln586"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="366" st_id="16" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:144  %d_assign_8 = fpext float %v271_read to double

]]></Node>
<StgValue><ssdm name="d_assign_8"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:145  %ireg_V_3 = bitcast double %d_assign_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="63" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:146  %trunc_ln556_3 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_3"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:147  %p_Result_58 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:148  %exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_3"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:149  %zext_ln461_3 = zext i11 %exp_tmp_V_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_3"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:150  %trunc_ln565_3 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:151  %tmp_9 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:152  %p_Result_59 = zext i53 %tmp_9 to i54

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:153  %man_V_10 = sub i54 0, %p_Result_59

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:154  %man_V_11 = select i1 %p_Result_58, i54 %man_V_10, i54 %p_Result_59

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:155  %icmp_ln571_3 = icmp eq i63 %trunc_ln556_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:156  %F2_3 = sub i12 1075, %zext_ln461_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:157  %icmp_ln581_3 = icmp sgt i12 %F2_3, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_3"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:158  %add_ln581_3 = add i12 -20, %F2_3

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:159  %sub_ln581_3 = sub i12 20, %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln581_3"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:160  %sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:162  %icmp_ln582_3 = icmp eq i12 %F2_3, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_3"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:163  %trunc_ln583_3 = trunc i54 %man_V_11 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583_3"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:165  %tmp_57 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:241  call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln587"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:242  call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln588"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:161  %sext_ln581_3 = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_3"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:164  %icmp_ln585_3 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_3"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:166  %icmp_ln603_3 = icmp eq i7 %tmp_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_3"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="54" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:167  %zext_ln586_3 = zext i32 %sext_ln581_3 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:168  %ashr_ln586_3 = ashr i54 %man_V_11, %zext_ln586_3

]]></Node>
<StgValue><ssdm name="ashr_ln586_3"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:169  %trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:170  %bitcast_ln696_6 = bitcast float %v271_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_6"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:171  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:172  %select_ln588_3 = select i1 %tmp_68, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_3"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:173  %shl_ln604_3 = shl i32 %trunc_ln583_3, %sext_ln581_3

]]></Node>
<StgValue><ssdm name="shl_ln604_3"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:174  %xor_ln571_3 = xor i1 %icmp_ln571_3, true

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:175  %and_ln582_3 = and i1 %icmp_ln582_3, %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln582_3"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:176  %or_ln582_3 = or i1 %icmp_ln571_3, %icmp_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln582_3"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:177  %xor_ln582_3 = xor i1 %or_ln582_3, true

]]></Node>
<StgValue><ssdm name="xor_ln582_3"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:178  %and_ln581_3 = and i1 %icmp_ln581_3, %xor_ln582_3

]]></Node>
<StgValue><ssdm name="and_ln581_3"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:179  %xor_ln585_3 = xor i1 %icmp_ln585_3, true

]]></Node>
<StgValue><ssdm name="xor_ln585_3"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:180  %and_ln585_6 = and i1 %and_ln581_3, %xor_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_6"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:181  %and_ln585_7 = and i1 %and_ln581_3, %icmp_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_7"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:182  %or_ln581_3 = or i1 %or_ln582_3, %icmp_ln581_3

]]></Node>
<StgValue><ssdm name="or_ln581_3"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:183  %xor_ln581_3 = xor i1 %or_ln581_3, true

]]></Node>
<StgValue><ssdm name="xor_ln581_3"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:184  %and_ln603_3 = and i1 %icmp_ln603_3, %xor_ln581_3

]]></Node>
<StgValue><ssdm name="and_ln603_3"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:185  %select_ln603_12 = select i1 %and_ln603_3, i32 %shl_ln604_3, i32 %trunc_ln586_3

]]></Node>
<StgValue><ssdm name="select_ln603_12"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:186  %or_ln603_9 = or i1 %and_ln603_3, %and_ln585_7

]]></Node>
<StgValue><ssdm name="or_ln603_9"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:187  %select_ln603_13 = select i1 %and_ln585_6, i32 %select_ln588_3, i32 %trunc_ln583_3

]]></Node>
<StgValue><ssdm name="select_ln603_13"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:188  %or_ln603_10 = or i1 %and_ln585_6, %and_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln603_10"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:189  %select_ln603_14 = select i1 %or_ln603_9, i32 %select_ln603_12, i32 %select_ln603_13

]]></Node>
<StgValue><ssdm name="select_ln603_14"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:190  %or_ln603_11 = or i1 %or_ln603_9, %or_ln603_10

]]></Node>
<StgValue><ssdm name="or_ln603_11"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:191  %v306_V = select i1 %or_ln603_11, i32 %select_ln603_14, i32 0

]]></Node>
<StgValue><ssdm name="v306_V"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:241  call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln587"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:242  call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln588"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv:243  br label %.preheader204.1

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader204.1:0  %v338_0 = phi i5 [ 0, %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv ], [ %v338, %.preheader204.1.loopexit ]

]]></Node>
<StgValue><ssdm name="v338_0"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader204.1:1  %icmp_ln590 = icmp eq i5 %v338_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader204.1:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader204.1:3  %v338 = add i5 %v338_0, 1

]]></Node>
<StgValue><ssdm name="v338"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader204.1:4  br i1 %icmp_ln590, label %.preheader202.preheader, label %.preheader204.preheader

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader204.preheader:0  %tmp_24 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v338_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader204.preheader:1  %tmp_25 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v338_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="10">
<![CDATA[
.preheader204.preheader:2  %zext_ln593 = zext i10 %tmp_25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln593"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader204.preheader:3  %sub_ln593 = sub i12 %tmp_24, %zext_ln593

]]></Node>
<StgValue><ssdm name="sub_ln593"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
.preheader204.preheader:4  br label %.preheader203.0

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
.preheader202.preheader:0  br label %.preheader202

]]></Node>
<StgValue><ssdm name="br_ln598"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader203.0:0  %v340_0_0 = phi i7 [ %add_ln592, %4 ], [ 0, %.preheader204.preheader ]

]]></Node>
<StgValue><ssdm name="v340_0_0"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader203.0:1  %icmp_ln592 = icmp eq i7 %v340_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader203.0:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader203.0:3  %add_ln592 = add i7 %v340_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln592"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader203.0:4  br i1 %icmp_ln592, label %.preheader204.1.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln593_1 = zext i7 %v340_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln593_1"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln593 = add i12 %sub_ln593, %zext_ln593_1

]]></Node>
<StgValue><ssdm name="add_ln593"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln593 = sext i12 %add_ln593 to i64

]]></Node>
<StgValue><ssdm name="sext_ln593"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %q_embed_0_addr = getelementptr [1536 x float]* %q_embed_0, i64 0, i64 %sext_ln593

]]></Node>
<StgValue><ssdm name="q_embed_0_addr"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %q_embed_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln593"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader203.0

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
.preheader204.1.loopexit:0  br label %.preheader204.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader202:0  %v342_0 = phi i5 [ %v342, %.preheader202.loopexit ], [ 0, %.preheader202.preheader ]

]]></Node>
<StgValue><ssdm name="v342_0"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader202:1  %icmp_ln598 = icmp eq i5 %v342_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln598"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader202:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader202:3  %v342 = add i5 %v342_0, 1

]]></Node>
<StgValue><ssdm name="v342"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader202:4  br i1 %icmp_ln598, label %6, label %.preheader201.preheader

]]></Node>
<StgValue><ssdm name="br_ln598"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader201.preheader:0  %tmp_26 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v342_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader201.preheader:1  %tmp_27 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v342_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="10">
<![CDATA[
.preheader201.preheader:2  %zext_ln601 = zext i10 %tmp_27 to i12

]]></Node>
<StgValue><ssdm name="zext_ln601"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader201.preheader:3  %sub_ln601 = sub i12 %tmp_26, %zext_ln601

]]></Node>
<StgValue><ssdm name="sub_ln601"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
.preheader201.preheader:4  br label %.preheader200.0

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @apply_rotary_pos_emb([960 x float]* %v272, [960 x float]* %v273, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0)

]]></Node>
<StgValue><ssdm name="call_ln605"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="453" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader200.0:0  %v344_0_0 = phi i7 [ %add_ln600, %5 ], [ 0, %.preheader201.preheader ]

]]></Node>
<StgValue><ssdm name="v344_0_0"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader200.0:1  %icmp_ln600 = icmp eq i7 %v344_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln600"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader200.0:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader200.0:3  %add_ln600 = add i7 %v344_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln600"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader200.0:4  br i1 %icmp_ln600, label %.preheader202.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln601_1 = zext i7 %v344_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln601_1"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln601 = add i12 %sub_ln601, %zext_ln601_1

]]></Node>
<StgValue><ssdm name="add_ln601"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln601 = sext i12 %add_ln601 to i64

]]></Node>
<StgValue><ssdm name="sext_ln601"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %k_embed_0_addr = getelementptr [1536 x float]* %k_embed_0, i64 0, i64 %sext_ln601

]]></Node>
<StgValue><ssdm name="k_embed_0_addr"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %k_embed_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln601"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader200.0

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
.preheader202.loopexit:0  br label %.preheader202

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="465" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @apply_rotary_pos_emb([960 x float]* %v272, [960 x float]* %v273, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0)

]]></Node>
<StgValue><ssdm name="call_ln605"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln607"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="467" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %v346_0 = phi i5 [ 0, %6 ], [ %v346, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v346_0"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln607 = icmp eq i5 %v346_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln607"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %v346 = add i5 %v346_0, 1

]]></Node>
<StgValue><ssdm name="v346"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln607, label %.preheader197.preheader, label %.preheader199.preheader

]]></Node>
<StgValue><ssdm name="br_ln607"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader199.preheader:0  %tmp_28 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v346_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="8">
<![CDATA[
.preheader199.preheader:1  %zext_ln610 = zext i8 %tmp_28 to i9

]]></Node>
<StgValue><ssdm name="zext_ln610"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader199.preheader:2  %tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v346_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="6">
<![CDATA[
.preheader199.preheader:3  %zext_ln610_1 = zext i6 %tmp_29 to i9

]]></Node>
<StgValue><ssdm name="zext_ln610_1"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader199.preheader:4  %sub_ln610 = sub i9 %zext_ln610, %zext_ln610_1

]]></Node>
<StgValue><ssdm name="sub_ln610"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="9">
<![CDATA[
.preheader199.preheader:5  %sext_ln610 = sext i9 %sub_ln610 to i10

]]></Node>
<StgValue><ssdm name="sext_ln610"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
.preheader199.preheader:6  br label %.preheader199

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
.preheader197.preheader:0  br label %.preheader197

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader199:0  %v347_0 = phi i3 [ 0, %.preheader199.preheader ], [ %v347, %.preheader199.loopexit ]

]]></Node>
<StgValue><ssdm name="v347_0"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader199:1  %icmp_ln608 = icmp eq i3 %v347_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln608"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader199:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader199:3  %v347 = add i3 %v347_0, 1

]]></Node>
<StgValue><ssdm name="v347"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader199:4  br i1 %icmp_ln608, label %.loopexit.loopexit, label %.preheader198.preheader

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="3">
<![CDATA[
.preheader198.preheader:0  %zext_ln610_2 = zext i3 %v347_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln610_2"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader198.preheader:1  %add_ln610 = add i10 %zext_ln610_2, %sext_ln610

]]></Node>
<StgValue><ssdm name="add_ln610"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="10">
<![CDATA[
.preheader198.preheader:2  %trunc_ln610 = trunc i10 %add_ln610 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln610"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader198.preheader:3  %p_shl8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln610, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader198.preheader:4  %p_shl9_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln610, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader198.preheader:5  %sub_ln610_1 = sub i15 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="sub_ln610_1"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
.preheader198.preheader:6  br label %.preheader198

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader198:0  %v348_0 = phi i7 [ %v348, %7 ], [ 0, %.preheader198.preheader ]

]]></Node>
<StgValue><ssdm name="v348_0"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader198:1  %icmp_ln609 = icmp eq i7 %v348_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln609"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader198:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader198:3  %v348 = add i7 %v348_0, 1

]]></Node>
<StgValue><ssdm name="v348"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader198:4  br i1 %icmp_ln609, label %.preheader199.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln610_3 = zext i7 %v348_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln610_3"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln610_1 = add i15 %sub_ln610_1, %zext_ln610_3

]]></Node>
<StgValue><ssdm name="add_ln610_1"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln610_4 = zext i15 %add_ln610_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln610_4"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_k_cache_addr = getelementptr [9216 x float]* %updated_k_cache, i64 0, i64 %zext_ln610_4

]]></Node>
<StgValue><ssdm name="updated_k_cache_addr"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store float 0.000000e+00, float* %updated_k_cache_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln610"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader198

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
.preheader199.loopexit:0  br label %.preheader199

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="505" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader197:0  %v350_0 = phi i5 [ %v350, %.preheader197.loopexit ], [ 0, %.preheader197.preheader ]

]]></Node>
<StgValue><ssdm name="v350_0"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader197:1  %icmp_ln615 = icmp eq i5 %v350_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln615"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader197:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="508" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader197:3  %v350 = add i5 %v350_0, 1

]]></Node>
<StgValue><ssdm name="v350"/></StgValue>
</operation>

<operation id="509" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader197:4  br i1 %icmp_ln615, label %9, label %.preheader196.preheader

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="510" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader196.preheader:0  %tmp_30 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v350_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="8">
<![CDATA[
.preheader196.preheader:1  %zext_ln618 = zext i8 %tmp_30 to i9

]]></Node>
<StgValue><ssdm name="zext_ln618"/></StgValue>
</operation>

<operation id="512" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader196.preheader:2  %tmp_31 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v350_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="513" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="6">
<![CDATA[
.preheader196.preheader:3  %zext_ln618_1 = zext i6 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="zext_ln618_1"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader196.preheader:4  %sub_ln618 = sub i9 %zext_ln618, %zext_ln618_1

]]></Node>
<StgValue><ssdm name="sub_ln618"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="9">
<![CDATA[
.preheader196.preheader:5  %sext_ln618 = sext i9 %sub_ln618 to i10

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
.preheader196.preheader:6  br label %.preheader196

]]></Node>
<StgValue><ssdm name="br_ln616"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:0  call fastcc void @cache_update([7680 x float]* %v276, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache)

]]></Node>
<StgValue><ssdm name="call_ln622"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="518" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader196:0  %v351_0 = phi i3 [ 0, %.preheader196.preheader ], [ %v351, %.preheader196.loopexit ]

]]></Node>
<StgValue><ssdm name="v351_0"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader196:1  %icmp_ln616 = icmp eq i3 %v351_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln616"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader196:2  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader196:3  %v351 = add i3 %v351_0, 1

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader196:4  br i1 %icmp_ln616, label %.preheader197.loopexit, label %.preheader195.preheader

]]></Node>
<StgValue><ssdm name="br_ln616"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="3">
<![CDATA[
.preheader195.preheader:0  %zext_ln618_2 = zext i3 %v351_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln618_2"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader195.preheader:1  %add_ln618 = add i10 %zext_ln618_2, %sext_ln618

]]></Node>
<StgValue><ssdm name="add_ln618"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="10">
<![CDATA[
.preheader195.preheader:2  %trunc_ln618 = trunc i10 %add_ln618 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln618"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader195.preheader:3  %p_shl_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln618, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader195.preheader:4  %p_shl2_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln618, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader195.preheader:5  %sub_ln618_1 = sub i15 %p_shl_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="sub_ln618_1"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
.preheader195.preheader:6  br label %.preheader195

]]></Node>
<StgValue><ssdm name="br_ln617"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
.preheader197.loopexit:0  br label %.preheader197

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="531" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader195:0  %v352_0 = phi i7 [ %v352, %8 ], [ 0, %.preheader195.preheader ]

]]></Node>
<StgValue><ssdm name="v352_0"/></StgValue>
</operation>

<operation id="532" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader195:1  %icmp_ln617 = icmp eq i7 %v352_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="533" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader195:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="534" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader195:3  %v352 = add i7 %v352_0, 1

]]></Node>
<StgValue><ssdm name="v352"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader195:4  br i1 %icmp_ln617, label %.preheader196.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln617"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln618_3 = zext i7 %v352_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln618_3"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln618_1 = add i15 %sub_ln618_1, %zext_ln618_3

]]></Node>
<StgValue><ssdm name="add_ln618_1"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln618_4 = zext i15 %add_ln618_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln618_4"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_v_cache_addr = getelementptr [9216 x float]* %updated_v_cache, i64 0, i64 %zext_ln618_4

]]></Node>
<StgValue><ssdm name="updated_v_cache_addr"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store float 0.000000e+00, float* %updated_v_cache_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln618"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader195

]]></Node>
<StgValue><ssdm name="br_ln617"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
.preheader196.loopexit:0  br label %.preheader196

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="543" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:0  call fastcc void @cache_update([7680 x float]* %v276, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache)

]]></Node>
<StgValue><ssdm name="call_ln622"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="544" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call fastcc void @cache_update([7680 x float]* %v277, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache)

]]></Node>
<StgValue><ssdm name="call_ln623"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed)

]]></Node>
<StgValue><ssdm name="call_ln632"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="546" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call fastcc void @cache_update([7680 x float]* %v277, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache)

]]></Node>
<StgValue><ssdm name="call_ln623"/></StgValue>
</operation>

<operation id="547" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed)

]]></Node>
<StgValue><ssdm name="call_ln632"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader192.1

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="549" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader192.1:0  %v358_0 = phi i5 [ 0, %9 ], [ %v358, %.preheader192.1.loopexit ]

]]></Node>
<StgValue><ssdm name="v358_0"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader192.1:1  %icmp_ln634 = icmp eq i5 %v358_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln634"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader192.1:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader192.1:3  %v358 = add i5 %v358_0, 1

]]></Node>
<StgValue><ssdm name="v358"/></StgValue>
</operation>

<operation id="553" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader192.1:4  br i1 %icmp_ln634, label %11, label %.preheader192.preheader

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="554" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader192.preheader:0  %tmp_32 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v358_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="555" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader192.preheader:1  %tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v358_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="556" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="6">
<![CDATA[
.preheader192.preheader:2  %zext_ln637 = zext i6 %tmp_33 to i8

]]></Node>
<StgValue><ssdm name="zext_ln637"/></StgValue>
</operation>

<operation id="557" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader192.preheader:3  %sub_ln637 = sub i8 %tmp_32, %zext_ln637

]]></Node>
<StgValue><ssdm name="sub_ln637"/></StgValue>
</operation>

<operation id="558" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
.preheader192.preheader:4  br label %.preheader191.0

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>

<operation id="559" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0)

]]></Node>
<StgValue><ssdm name="call_ln641"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="560" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader191.0:0  %v360_0_0 = phi i3 [ %add_ln636, %10 ], [ 0, %.preheader192.preheader ]

]]></Node>
<StgValue><ssdm name="v360_0_0"/></StgValue>
</operation>

<operation id="561" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader191.0:1  %icmp_ln636 = icmp eq i3 %v360_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln636"/></StgValue>
</operation>

<operation id="562" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader191.0:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="563" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader191.0:3  %add_ln636 = add i3 %v360_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln636"/></StgValue>
</operation>

<operation id="564" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader191.0:4  br i1 %icmp_ln636, label %.preheader192.1.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>

<operation id="565" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln637_1 = zext i3 %v360_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln637_1"/></StgValue>
</operation>

<operation id="566" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln637 = add i8 %sub_ln637, %zext_ln637_1

]]></Node>
<StgValue><ssdm name="add_ln637"/></StgValue>
</operation>

<operation id="567" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln637 = sext i8 %add_ln637 to i64

]]></Node>
<StgValue><ssdm name="sext_ln637"/></StgValue>
</operation>

<operation id="568" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_weights_0_addr = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln637

]]></Node>
<StgValue><ssdm name="attn_weights_0_addr"/></StgValue>
</operation>

<operation id="569" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float 0.000000e+00, float* %attn_weights_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln637"/></StgValue>
</operation>

<operation id="570" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader191.0

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>

<operation id="571" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
.preheader192.1.loopexit:0  br label %.preheader192.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="572" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0)

]]></Node>
<StgValue><ssdm name="call_ln641"/></StgValue>
</operation>

<operation id="573" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="574" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i12_0 = phi i5 [ 0, %11 ], [ %i12, %l_S_j_2_j10_end ]

]]></Node>
<StgValue><ssdm name="i12_0"/></StgValue>
</operation>

<operation id="575" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln644 = icmp eq i5 %i12_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln644"/></StgValue>
</operation>

<operation id="576" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="577" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i12 = add i5 %i12_0, 1

]]></Node>
<StgValue><ssdm name="i12"/></StgValue>
</operation>

<operation id="578" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln644, label %.preheader189.preheader.0.preheader, label %l_S_j_2_j10_begin

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>

<operation id="579" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_2_j10_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln644"/></StgValue>
</operation>

<operation id="580" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
l_S_j_2_j10_begin:1  %tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i12_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="581" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
l_S_j_2_j10_begin:2  %tmp_35 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i12_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="582" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="6">
<![CDATA[
l_S_j_2_j10_begin:3  %zext_ln647 = zext i6 %tmp_35 to i8

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="583" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_S_j_2_j10_begin:4  %sub_ln647 = sub i8 %tmp_34, %zext_ln647

]]></Node>
<StgValue><ssdm name="sub_ln647"/></StgValue>
</operation>

<operation id="584" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_2_j10_begin:5  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="585" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_2_j10_begin:6  br label %13

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>

<operation id="586" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
.preheader189.preheader.0.preheader:0  br label %.preheader189.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln661"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="587" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k10_0_0 = phi i3 [ 0, %l_S_j_2_j10_begin ], [ %add_ln646, %14 ]

]]></Node>
<StgValue><ssdm name="k10_0_0"/></StgValue>
</operation>

<operation id="588" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln646 = icmp eq i3 %k10_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln646"/></StgValue>
</operation>

<operation id="589" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="590" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln646 = add i3 %k10_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln646"/></StgValue>
</operation>

<operation id="591" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln646, label %l_S_j_2_j10_end, label %14

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>

<operation id="592" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="3">
<![CDATA[
:1  %zext_ln647_1 = zext i3 %k10_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln647_1"/></StgValue>
</operation>

<operation id="593" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln647 = add i8 %sub_ln647, %zext_ln647_1

]]></Node>
<StgValue><ssdm name="add_ln647"/></StgValue>
</operation>

<operation id="594" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="8">
<![CDATA[
:3  %sext_ln647 = sext i8 %add_ln647 to i64

]]></Node>
<StgValue><ssdm name="sext_ln647"/></StgValue>
</operation>

<operation id="595" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %attn_weights_0_addr_2 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln647

]]></Node>
<StgValue><ssdm name="attn_weights_0_addr_2"/></StgValue>
</operation>

<operation id="596" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="7">
<![CDATA[
:5  %attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_load_1"/></StgValue>
</operation>

<operation id="597" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_2_j10_end:0  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="598" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_2_j10_end:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="599" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="7">
<![CDATA[
:5  %attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_load_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="600" st_id="38" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="601" st_id="39" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="602" st_id="40" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="603" st_id="41" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="604" st_id="42" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="605" st_id="43" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="606" st_id="44" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="607" st_id="45" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="608" st_id="46" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="609" st_id="47" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="610" st_id="48" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="611" st_id="49" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="612" st_id="50" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="613" st_id="51" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="614" st_id="52" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="615" st_id="53" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="616" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str54) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln646"/></StgValue>
</operation>

<operation id="617" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  store float %v, float* %attn_weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="618" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %13

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="619" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader189.preheader.0:0  %h6_0 = phi i5 [ %h6, %15 ], [ 0, %.preheader189.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="h6_0"/></StgValue>
</operation>

<operation id="620" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader189.preheader.0:1  %icmp_ln661 = icmp eq i5 %h6_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln661"/></StgValue>
</operation>

<operation id="621" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader189.preheader.0:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="622" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader189.preheader.0:3  %h6 = add i5 %h6_0, 1

]]></Node>
<StgValue><ssdm name="h6"/></StgValue>
</operation>

<operation id="623" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader189.preheader.0:4  br i1 %icmp_ln661, label %.preheader188.preheader, label %15

]]></Node>
<StgValue><ssdm name="br_ln661"/></StgValue>
</operation>

<operation id="624" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:1  %tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h6_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="625" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2  %tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h6_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="626" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="6">
<![CDATA[
:3  %zext_ln665 = zext i6 %tmp_37 to i8

]]></Node>
<StgValue><ssdm name="zext_ln665"/></StgValue>
</operation>

<operation id="627" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %sub_ln665 = sub i8 %tmp_36, %zext_ln665

]]></Node>
<StgValue><ssdm name="sub_ln665"/></StgValue>
</operation>

<operation id="628" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="8">
<![CDATA[
:5  %sext_ln665 = sext i8 %sub_ln665 to i64

]]></Node>
<StgValue><ssdm name="sext_ln665"/></StgValue>
</operation>

<operation id="629" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %attn_weights_0_addr_1 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln665

]]></Node>
<StgValue><ssdm name="attn_weights_0_addr_1"/></StgValue>
</operation>

<operation id="630" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="7">
<![CDATA[
:7  %attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_load"/></StgValue>
</operation>

<operation id="631" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln661" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
.preheader188.preheader:0  br label %.preheader188

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="632" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="7">
<![CDATA[
:7  %attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="633" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="634" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="635" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="636" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="637" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="638" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str55) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln661"/></StgValue>
</operation>

<operation id="639" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:9  store float %v2, float* %attn_weights_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="640" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader189.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln661"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="641" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader188:0  %v378_0 = phi i5 [ %v378, %.preheader188.loopexit ], [ 0, %.preheader188.preheader ]

]]></Node>
<StgValue><ssdm name="v378_0"/></StgValue>
</operation>

<operation id="642" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader188:1  %icmp_ln672 = icmp eq i5 %v378_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln672"/></StgValue>
</operation>

<operation id="643" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader188:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="644" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader188:3  %v378 = add i5 %v378_0, 1

]]></Node>
<StgValue><ssdm name="v378"/></StgValue>
</operation>

<operation id="645" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader188:4  br i1 %icmp_ln672, label %17, label %.preheader187.preheader

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="646" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader187.preheader:0  %tmp_40 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v378_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="647" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader187.preheader:1  %tmp_43 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v378_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="648" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="6">
<![CDATA[
.preheader187.preheader:2  %zext_ln675 = zext i6 %tmp_43 to i8

]]></Node>
<StgValue><ssdm name="zext_ln675"/></StgValue>
</operation>

<operation id="649" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader187.preheader:3  %sub_ln675 = sub i8 %tmp_40, %zext_ln675

]]></Node>
<StgValue><ssdm name="sub_ln675"/></StgValue>
</operation>

<operation id="650" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
.preheader187.preheader:4  br label %.preheader186.0

]]></Node>
<StgValue><ssdm name="br_ln674"/></StgValue>
</operation>

<operation id="651" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln672" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8" op_10_bw="0">
<![CDATA[
:0  call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights)

]]></Node>
<StgValue><ssdm name="call_ln679"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="652" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader186.0:0  %v380_0_0 = phi i3 [ %add_ln674, %16 ], [ 0, %.preheader187.preheader ]

]]></Node>
<StgValue><ssdm name="v380_0_0"/></StgValue>
</operation>

<operation id="653" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader186.0:1  %icmp_ln674 = icmp eq i3 %v380_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln674"/></StgValue>
</operation>

<operation id="654" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader186.0:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="655" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader186.0:3  %add_ln674 = add i3 %v380_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln674"/></StgValue>
</operation>

<operation id="656" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader186.0:4  br i1 %icmp_ln674, label %.preheader188.loopexit, label %16

]]></Node>
<StgValue><ssdm name="br_ln674"/></StgValue>
</operation>

<operation id="657" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln675_1 = zext i3 %v380_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln675_1"/></StgValue>
</operation>

<operation id="658" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln675 = add i8 %sub_ln675, %zext_ln675_1

]]></Node>
<StgValue><ssdm name="add_ln675"/></StgValue>
</operation>

<operation id="659" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln675 = sext i8 %add_ln675 to i64

]]></Node>
<StgValue><ssdm name="sext_ln675"/></StgValue>
</operation>

<operation id="660" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %softmax_attn_weights_1 = getelementptr [96 x float]* %softmax_attn_weights, i64 0, i64 %sext_ln675

]]></Node>
<StgValue><ssdm name="softmax_attn_weights_1"/></StgValue>
</operation>

<operation id="661" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float 0.000000e+00, float* %softmax_attn_weights_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln675"/></StgValue>
</operation>

<operation id="662" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader186.0

]]></Node>
<StgValue><ssdm name="br_ln674"/></StgValue>
</operation>

<operation id="663" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
.preheader188.loopexit:0  br label %.preheader188

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="664" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8" op_10_bw="0">
<![CDATA[
:0  call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights)

]]></Node>
<StgValue><ssdm name="call_ln679"/></StgValue>
</operation>

<operation id="665" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader185.1

]]></Node>
<StgValue><ssdm name="br_ln681"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="666" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader185.1:0  %v382_0 = phi i5 [ 0, %17 ], [ %v382, %.preheader185.1.loopexit ]

]]></Node>
<StgValue><ssdm name="v382_0"/></StgValue>
</operation>

<operation id="667" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader185.1:1  %icmp_ln681 = icmp eq i5 %v382_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln681"/></StgValue>
</operation>

<operation id="668" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader185.1:2  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="669" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader185.1:3  %v382 = add i5 %v382_0, 1

]]></Node>
<StgValue><ssdm name="v382"/></StgValue>
</operation>

<operation id="670" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader185.1:4  br i1 %icmp_ln681, label %.preheader183.preheader.0, label %.preheader185.preheader

]]></Node>
<StgValue><ssdm name="br_ln681"/></StgValue>
</operation>

<operation id="671" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader185.preheader:0  %tmp_44 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v382_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="672" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader185.preheader:1  %tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v382_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="673" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="10">
<![CDATA[
.preheader185.preheader:2  %zext_ln684 = zext i10 %tmp_45 to i12

]]></Node>
<StgValue><ssdm name="zext_ln684"/></StgValue>
</operation>

<operation id="674" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader185.preheader:3  %sub_ln684 = sub i12 %tmp_44, %zext_ln684

]]></Node>
<StgValue><ssdm name="sub_ln684"/></StgValue>
</operation>

<operation id="675" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
.preheader185.preheader:4  br label %.preheader184.0

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="676" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln681" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader183.preheader.0:0  call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln688"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="677" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader184.0:0  %v384_0_0 = phi i7 [ %add_ln683, %18 ], [ 0, %.preheader185.preheader ]

]]></Node>
<StgValue><ssdm name="v384_0_0"/></StgValue>
</operation>

<operation id="678" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader184.0:1  %icmp_ln683 = icmp eq i7 %v384_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln683"/></StgValue>
</operation>

<operation id="679" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader184.0:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="680" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader184.0:3  %add_ln683 = add i7 %v384_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln683"/></StgValue>
</operation>

<operation id="681" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader184.0:4  br i1 %icmp_ln683, label %.preheader185.1.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="682" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln684_1 = zext i7 %v384_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln684_1"/></StgValue>
</operation>

<operation id="683" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln684 = add i12 %sub_ln684, %zext_ln684_1

]]></Node>
<StgValue><ssdm name="add_ln684"/></StgValue>
</operation>

<operation id="684" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln684 = sext i12 %add_ln684 to i64

]]></Node>
<StgValue><ssdm name="sext_ln684"/></StgValue>
</operation>

<operation id="685" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_addr = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln684

]]></Node>
<StgValue><ssdm name="attn_output_0_addr"/></StgValue>
</operation>

<operation id="686" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %attn_output_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="687" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader184.0

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="688" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
.preheader185.1.loopexit:0  br label %.preheader185.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="689" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader183.preheader.0:0  call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln688"/></StgValue>
</operation>

<operation id="690" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
.preheader183.preheader.0:1  br label %.preheader183.0

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="691" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader183.0:0  %v387_0_0 = phi i11 [ %add_ln691, %19 ], [ 0, %.preheader183.preheader.0 ]

]]></Node>
<StgValue><ssdm name="v387_0_0"/></StgValue>
</operation>

<operation id="692" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader183.0:1  %icmp_ln691 = icmp eq i11 %v387_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln691"/></StgValue>
</operation>

<operation id="693" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader183.0:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="694" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader183.0:3  %add_ln691 = add i11 %v387_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="695" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader183.0:4  br i1 %icmp_ln691, label %l_S_s_8_s4_begin, label %19

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>

<operation id="696" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln692 = zext i11 %v387_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln692"/></StgValue>
</operation>

<operation id="697" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %attn_output_2D_addr = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln692

]]></Node>
<StgValue><ssdm name="attn_output_2D_addr"/></StgValue>
</operation>

<operation id="698" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %attn_output_2D_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="699" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader183.0

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>

<operation id="700" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_s_8_s4_begin:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="701" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_8_s4_begin:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln696"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="702" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %h7_0_0 = phi i5 [ 0, %l_S_s_8_s4_begin ], [ %add_ln696, %l_S_h_8_h7_end ]

]]></Node>
<StgValue><ssdm name="h7_0_0"/></StgValue>
</operation>

<operation id="703" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln696 = icmp eq i5 %h7_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln696"/></StgValue>
</operation>

<operation id="704" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="705" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln696 = add i5 %h7_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln696"/></StgValue>
</operation>

<operation id="706" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln696, label %l_S_s_8_s4_end, label %l_S_h_8_h7_begin

]]></Node>
<StgValue><ssdm name="br_ln696"/></StgValue>
</operation>

<operation id="707" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_h_8_h7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str59) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln696"/></StgValue>
</operation>

<operation id="708" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_h_8_h7_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str59) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="709" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
l_S_h_8_h7_begin:2  %tmp_46 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h7_0_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="710" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_S_h_8_h7_begin:3  %tmp_47 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h7_0_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="711" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="10">
<![CDATA[
l_S_h_8_h7_begin:4  %zext_ln698 = zext i10 %tmp_47 to i12

]]></Node>
<StgValue><ssdm name="zext_ln698"/></StgValue>
</operation>

<operation id="712" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_8_h7_begin:5  %sub_ln698 = sub i12 %tmp_46, %zext_ln698

]]></Node>
<StgValue><ssdm name="sub_ln698"/></StgValue>
</operation>

<operation id="713" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="4" op_0_bw="5">
<![CDATA[
l_S_h_8_h7_begin:6  %trunc_ln699 = trunc i5 %h7_0_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln699"/></StgValue>
</operation>

<operation id="714" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
l_S_h_8_h7_begin:7  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln699, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="715" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="11">
<![CDATA[
l_S_h_8_h7_begin:8  %zext_ln699_1 = zext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln699_1"/></StgValue>
</operation>

<operation id="716" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
l_S_h_8_h7_begin:9  %shl_ln699_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln699, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln699_1"/></StgValue>
</operation>

<operation id="717" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="9">
<![CDATA[
l_S_h_8_h7_begin:10  %zext_ln699_2 = zext i9 %shl_ln699_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln699_2"/></StgValue>
</operation>

<operation id="718" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_8_h7_begin:11  %sub_ln699 = sub i12 %zext_ln699_1, %zext_ln699_2

]]></Node>
<StgValue><ssdm name="sub_ln699"/></StgValue>
</operation>

<operation id="719" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_8_h7_begin:12  br label %21

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>

<operation id="720" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_s_8_s4_end:0  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str58, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="721" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln696" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_8_s4_end:1  br label %.preheader180.0

]]></Node>
<StgValue><ssdm name="br_ln705"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="722" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %d4_0_0 = phi i7 [ 0, %l_S_h_8_h7_begin ], [ %add_ln697, %22 ]

]]></Node>
<StgValue><ssdm name="d4_0_0"/></StgValue>
</operation>

<operation id="723" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="7">
<![CDATA[
:1  %zext_ln697 = zext i7 %d4_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln697"/></StgValue>
</operation>

<operation id="724" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln697 = icmp eq i7 %d4_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln697"/></StgValue>
</operation>

<operation id="725" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="726" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln697 = add i7 %d4_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln697"/></StgValue>
</operation>

<operation id="727" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln697, label %l_S_h_8_h7_end, label %22

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>

<operation id="728" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln698 = add i12 %sub_ln698, %zext_ln697

]]></Node>
<StgValue><ssdm name="add_ln698"/></StgValue>
</operation>

<operation id="729" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln698 = sext i12 %add_ln698 to i64

]]></Node>
<StgValue><ssdm name="sext_ln698"/></StgValue>
</operation>

<operation id="730" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_addr_1 = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln698

]]></Node>
<StgValue><ssdm name="attn_output_0_addr_1"/></StgValue>
</operation>

<operation id="731" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_load = load float* %attn_output_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="732" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %add_ln699 = add i12 %zext_ln697, %sub_ln699

]]></Node>
<StgValue><ssdm name="add_ln699"/></StgValue>
</operation>

<operation id="733" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_h_8_h7_end:0  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str59, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="734" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_8_h7_end:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln696"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="735" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str60) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln697"/></StgValue>
</operation>

<operation id="736" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_load = load float* %attn_output_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="737" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="12">
<![CDATA[
:6  %sext_ln699 = sext i12 %add_ln699 to i32

]]></Node>
<StgValue><ssdm name="sext_ln699"/></StgValue>
</operation>

<operation id="738" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="32">
<![CDATA[
:7  %zext_ln699 = zext i32 %sext_ln699 to i64

]]></Node>
<StgValue><ssdm name="zext_ln699"/></StgValue>
</operation>

<operation id="739" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %attn_output_2D_addr_1 = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln699

]]></Node>
<StgValue><ssdm name="attn_output_2D_addr_1"/></StgValue>
</operation>

<operation id="740" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store float %attn_output_0_load, float* %attn_output_2D_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln699"/></StgValue>
</operation>

<operation id="741" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %21

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="742" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader180.0:0  %v394_0_0 = phi i11 [ %add_ln705, %23 ], [ 0, %l_S_s_8_s4_end ]

]]></Node>
<StgValue><ssdm name="v394_0_0"/></StgValue>
</operation>

<operation id="743" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader180.0:1  %icmp_ln705 = icmp eq i11 %v394_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln705"/></StgValue>
</operation>

<operation id="744" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader180.0:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="745" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader180.0:3  %add_ln705 = add i11 %v394_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln705"/></StgValue>
</operation>

<operation id="746" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader180.0:4  br i1 %icmp_ln705, label %.preheader177.preheader_ifconv, label %23

]]></Node>
<StgValue><ssdm name="br_ln705"/></StgValue>
</operation>

<operation id="747" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln705" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln706 = zext i11 %v394_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln706"/></StgValue>
</operation>

<operation id="748" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln705" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_attn_output_0_a = getelementptr [1536 x float]* %rms_attn_output_0, i64 0, i64 %zext_ln706

]]></Node>
<StgValue><ssdm name="rms_attn_output_0_a"/></StgValue>
</operation>

<operation id="749" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln705" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %rms_attn_output_0_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln706"/></StgValue>
</operation>

<operation id="750" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln705" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader180.0

]]></Node>
<StgValue><ssdm name="br_ln705"/></StgValue>
</operation>

<operation id="751" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln705" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader177.preheader_ifconv:0  call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v275, [1536 x float]* %rms_attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln710"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="752" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader177.preheader_ifconv:0  call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v275, [1536 x float]* %rms_attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln710"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="753" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader177.preheader_ifconv:1  %final_scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp_8)

]]></Node>
<StgValue><ssdm name="final_scales_0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="754" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader177.preheader_ifconv:1  %final_scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp_8)

]]></Node>
<StgValue><ssdm name="final_scales_0"/></StgValue>
</operation>

<operation id="755" st_id="76" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:2  %d_assign = fpext float %final_scales_0 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="756" st_id="77" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:2  %d_assign = fpext float %final_scales_0 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="757" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64">
<![CDATA[
.preheader177.preheader_ifconv:3  %bitcast_ln696_9 = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_9"/></StgValue>
</operation>

<operation id="758" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="63" op_0_bw="64">
<![CDATA[
.preheader177.preheader_ifconv:4  %trunc_ln557_1 = trunc i64 %bitcast_ln696_9 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_1"/></StgValue>
</operation>

<operation id="759" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:5  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="760" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:6  %p_Result_s_97 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_9, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_s_97"/></StgValue>
</operation>

<operation id="761" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="11">
<![CDATA[
.preheader177.preheader_ifconv:7  %zext_ln461_5 = zext i11 %p_Result_s_97 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_5"/></StgValue>
</operation>

<operation id="762" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="52" op_0_bw="64">
<![CDATA[
.preheader177.preheader_ifconv:8  %trunc_ln565_5 = trunc i64 %bitcast_ln696_9 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_5"/></StgValue>
</operation>

<operation id="763" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader177.preheader_ifconv:9  %tmp_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="764" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="54" op_0_bw="53">
<![CDATA[
.preheader177.preheader_ifconv:10  %zext_ln569_1 = zext i53 %tmp_5 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_1"/></StgValue>
</operation>

<operation id="765" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader177.preheader_ifconv:11  %sub_ln461_1 = sub i54 0, %zext_ln569_1

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="766" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader177.preheader_ifconv:12  %select_ln570_1 = select i1 %tmp_72, i54 %sub_ln461_1, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="select_ln570_1"/></StgValue>
</operation>

<operation id="767" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader177.preheader_ifconv:13  %icmp_ln571_5 = icmp eq i63 %trunc_ln557_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_5"/></StgValue>
</operation>

<operation id="768" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader177.preheader_ifconv:14  %sub_ln575_1 = sub i12 1075, %zext_ln461_5

]]></Node>
<StgValue><ssdm name="sub_ln575_1"/></StgValue>
</operation>

<operation id="769" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader177.preheader_ifconv:15  %icmp_ln581_5 = icmp sgt i12 %sub_ln575_1, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_5"/></StgValue>
</operation>

<operation id="770" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader177.preheader_ifconv:16  %add_ln581_5 = add i12 -20, %sub_ln575_1

]]></Node>
<StgValue><ssdm name="add_ln581_5"/></StgValue>
</operation>

<operation id="771" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader177.preheader_ifconv:17  %sub_ln581_5 = sub i12 20, %sub_ln575_1

]]></Node>
<StgValue><ssdm name="sub_ln581_5"/></StgValue>
</operation>

<operation id="772" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader177.preheader_ifconv:18  %select_ln581_1 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5

]]></Node>
<StgValue><ssdm name="select_ln581_1"/></StgValue>
</operation>

<operation id="773" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader177.preheader_ifconv:20  %icmp_ln582_5 = icmp eq i12 %sub_ln575_1, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_5"/></StgValue>
</operation>

<operation id="774" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="54">
<![CDATA[
.preheader177.preheader_ifconv:21  %trunc_ln583_5 = trunc i54 %select_ln570_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583_5"/></StgValue>
</operation>

<operation id="775" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:23  %tmp_73 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %select_ln581_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="776" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="12">
<![CDATA[
.preheader177.preheader_ifconv:19  %sext_ln581_5 = sext i12 %select_ln581_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_5"/></StgValue>
</operation>

<operation id="777" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader177.preheader_ifconv:22  %icmp_ln585_5 = icmp ult i12 %select_ln581_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_5"/></StgValue>
</operation>

<operation id="778" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader177.preheader_ifconv:24  %icmp_ln603_5 = icmp eq i7 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_5"/></StgValue>
</operation>

<operation id="779" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="54" op_0_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:25  %zext_ln586_5 = zext i32 %sext_ln581_5 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_5"/></StgValue>
</operation>

<operation id="780" st_id="78" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader177.preheader_ifconv:26  %ashr_ln586_5 = ashr i54 %select_ln570_1, %zext_ln586_5

]]></Node>
<StgValue><ssdm name="ashr_ln586_5"/></StgValue>
</operation>

<operation id="781" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="54">
<![CDATA[
.preheader177.preheader_ifconv:27  %trunc_ln586_5 = trunc i54 %ashr_ln586_5 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586_5"/></StgValue>
</operation>

<operation id="782" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:28  %bitcast_ln696_10 = bitcast float %final_scales_0 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_10"/></StgValue>
</operation>

<operation id="783" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:29  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="784" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:30  %select_ln588_5 = select i1 %tmp_74, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_5"/></StgValue>
</operation>

<operation id="785" st_id="78" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:31  %shl_ln604_5 = shl i32 %trunc_ln583_5, %sext_ln581_5

]]></Node>
<StgValue><ssdm name="shl_ln604_5"/></StgValue>
</operation>

<operation id="786" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:32  %xor_ln571_5 = xor i1 %icmp_ln571_5, true

]]></Node>
<StgValue><ssdm name="xor_ln571_5"/></StgValue>
</operation>

<operation id="787" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:33  %and_ln582_5 = and i1 %icmp_ln582_5, %xor_ln571_5

]]></Node>
<StgValue><ssdm name="and_ln582_5"/></StgValue>
</operation>

<operation id="788" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:34  %or_ln582_5 = or i1 %icmp_ln571_5, %icmp_ln582_5

]]></Node>
<StgValue><ssdm name="or_ln582_5"/></StgValue>
</operation>

<operation id="789" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:35  %xor_ln582_5 = xor i1 %or_ln582_5, true

]]></Node>
<StgValue><ssdm name="xor_ln582_5"/></StgValue>
</operation>

<operation id="790" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:36  %and_ln581_5 = and i1 %icmp_ln581_5, %xor_ln582_5

]]></Node>
<StgValue><ssdm name="and_ln581_5"/></StgValue>
</operation>

<operation id="791" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:37  %xor_ln585_5 = xor i1 %icmp_ln585_5, true

]]></Node>
<StgValue><ssdm name="xor_ln585_5"/></StgValue>
</operation>

<operation id="792" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:38  %and_ln585_10 = and i1 %and_ln581_5, %xor_ln585_5

]]></Node>
<StgValue><ssdm name="and_ln585_10"/></StgValue>
</operation>

<operation id="793" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:39  %and_ln585_11 = and i1 %and_ln581_5, %icmp_ln585_5

]]></Node>
<StgValue><ssdm name="and_ln585_11"/></StgValue>
</operation>

<operation id="794" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:40  %or_ln581_5 = or i1 %or_ln582_5, %icmp_ln581_5

]]></Node>
<StgValue><ssdm name="or_ln581_5"/></StgValue>
</operation>

<operation id="795" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:41  %xor_ln581_5 = xor i1 %or_ln581_5, true

]]></Node>
<StgValue><ssdm name="xor_ln581_5"/></StgValue>
</operation>

<operation id="796" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:42  %and_ln603_5 = and i1 %icmp_ln603_5, %xor_ln581_5

]]></Node>
<StgValue><ssdm name="and_ln603_5"/></StgValue>
</operation>

<operation id="797" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:43  %select_ln603_17 = select i1 %and_ln603_5, i32 %shl_ln604_5, i32 %trunc_ln586_5

]]></Node>
<StgValue><ssdm name="select_ln603_17"/></StgValue>
</operation>

<operation id="798" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:44  %or_ln603_12 = or i1 %and_ln603_5, %and_ln585_11

]]></Node>
<StgValue><ssdm name="or_ln603_12"/></StgValue>
</operation>

<operation id="799" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:45  %select_ln603_18 = select i1 %and_ln585_10, i32 %select_ln588_5, i32 %trunc_ln583_5

]]></Node>
<StgValue><ssdm name="select_ln603_18"/></StgValue>
</operation>

<operation id="800" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:46  %or_ln603_13 = or i1 %and_ln585_10, %and_ln582_5

]]></Node>
<StgValue><ssdm name="or_ln603_13"/></StgValue>
</operation>

<operation id="801" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:47  %select_ln603_19 = select i1 %or_ln603_12, i32 %select_ln603_17, i32 %select_ln603_18

]]></Node>
<StgValue><ssdm name="select_ln603_19"/></StgValue>
</operation>

<operation id="802" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177.preheader_ifconv:48  %or_ln603_14 = or i1 %or_ln603_12, %or_ln603_13

]]></Node>
<StgValue><ssdm name="or_ln603_14"/></StgValue>
</operation>

<operation id="803" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader177.preheader_ifconv:49  %final_scales_fixed_0 = select i1 %or_ln603_14, i32 %select_ln603_19, i32 0

]]></Node>
<StgValue><ssdm name="final_scales_fixed_0"/></StgValue>
</operation>

<operation id="804" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
.preheader177.preheader_ifconv:50  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln753"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="805" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.0:0  %v417_0_0 = phi i11 [ %add_ln753, %24 ], [ 0, %.preheader177.preheader_ifconv ]

]]></Node>
<StgValue><ssdm name="v417_0_0"/></StgValue>
</operation>

<operation id="806" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:1  %icmp_ln753 = icmp eq i11 %v417_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln753"/></StgValue>
</operation>

<operation id="807" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="808" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:3  %add_ln753 = add i11 %v417_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln753"/></StgValue>
</operation>

<operation id="809" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln753, label %.preheader171.1, label %24

]]></Node>
<StgValue><ssdm name="br_ln753"/></StgValue>
</operation>

<operation id="810" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln753" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln754 = zext i11 %v417_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln754"/></StgValue>
</operation>

<operation id="811" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln753" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v279_addr = getelementptr [1536 x float]* %v279, i64 0, i64 %zext_ln754

]]></Node>
<StgValue><ssdm name="v279_addr"/></StgValue>
</operation>

<operation id="812" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln753" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %v279_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln754"/></StgValue>
</operation>

<operation id="813" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln753" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln753"/></StgValue>
</operation>

<operation id="814" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln753" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32">
<![CDATA[
.preheader171.1:0  call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_final_outp_7, [192 x i8]* @quantized_final_outp_6, [192 x i8]* @quantized_final_outp_5, [192 x i8]* @quantized_final_outp_4, [192 x i8]* @quantized_final_outp_3, [192 x i8]* @quantized_final_outp_2, [192 x i8]* @quantized_final_outp_1, [192 x i8]* @quantized_final_outp, i32 %final_scales_fixed_0, [294912 x i8]* %v270_0, [294912 x i8]* %v270_1, i32 %v306_V, [1536 x float]* %v279)

]]></Node>
<StgValue><ssdm name="call_ln758"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="815" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32">
<![CDATA[
.preheader171.1:0  call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_final_outp_7, [192 x i8]* @quantized_final_outp_6, [192 x i8]* @quantized_final_outp_5, [192 x i8]* @quantized_final_outp_4, [192 x i8]* @quantized_final_outp_3, [192 x i8]* @quantized_final_outp_2, [192 x i8]* @quantized_final_outp_1, [192 x i8]* @quantized_final_outp, i32 %final_scales_fixed_0, [294912 x i8]* %v270_0, [294912 x i8]* %v270_1, i32 %v306_V, [1536 x float]* %v279)

]]></Node>
<StgValue><ssdm name="call_ln758"/></StgValue>
</operation>

<operation id="816" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0">
<![CDATA[
.preheader171.1:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln759"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
