# Digital-System-Design
This is a project for the subject Digital Systems Design of the CEID in University of Patras. We are working with the tools of Synopsys, in order to produce test vectors for combinational and full-scan sequencial circuits and simulate these circuits with faults.
