// SPDX-License-Identifier: GPL-2.0-or-later
/dts-v1/;

#include "rtl931x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>

#define ENABLE_I2C
#define ENABLE_I2C_MUX
#define ENABLE_SFF_SFP
#define ENABLE_SFP_PORTS
#define ENABLE_SFP_PHYS
// #define IN_BAND_STATUS

/ {
	compatible = "plasmacloud,psx28", "plasmacloud,esx28", "rapidmax,psx24", "realtek,rtl838x-soc";
	model = "Plasma Cloud PSX28";

	chosen {
		bootargs = "earlycon loglevel=8 nowait";
	};

	gpio-restart {
		compatible = "gpio-restart";
		gpios = <&gpio0 31 GPIO_ACTIVE_LOW>;
	};

	keys {
		compatible = "gpio-keys-polled";
		poll-interval = <20>;

		mode {
			label = "reset";
			gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	gpio1: rtl8231-gpio {
		compatible = "realtek,rtl8231-gpio";
		#gpio-cells = <2>;
		gpio-controller;
		indirect-access-bus-id = <24>;
	};

	/* i2c of the SFP cage: port 24,25,26,27 */
#if defined(ENABLE_I2C)
	i2c0: i2c-rtl9310 {
		compatible = "realtek,rtl9310-i2c";
		reg = <0x1b001004 0x28>;
		// reg = <0x1b00036c 0x3c>;
		#address-cells = <1>;
		#size-cells = <0>;
		sda-pin = <15>;
		scl-pin = <13>;
		clock-frequency = <100000>;
	};
#endif
#if defined(ENABLE_I2C_MUX)
	i2cmux {
		compatible = "realtek,i2c-mux-rtl9310";
		#address-cells = <1>;
		#size-cells = <0>;
		i2c-parent = <&i2c0>;

		i2c01: i2c-p24 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <15>;
			scl-pin = <13>;
		};

		i2c02: i2c-p25 {
			reg = <2>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <16>;
			scl-pin = <13>;
		};

		i2c03: i2c-p26 {
			reg = <3>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <17>;
			scl-pin = <13>;
		};

		i2c04: i2c-p27 {
			reg = <4>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <18>;
			scl-pin = <13>;
		};
	#if 1
		i2c05: i2c-hwmon {
			reg = <5>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <19>;
			scl-pin = <13>;
			status = "okay";

			adt7476@2e {
				compatible = "adi,adt7476";
				reg = <0x2e>;
			};

		};

		i2c06: i2c-poe {
			reg = <6>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <20>;
			scl-pin = <13>;
		};
	#endif
	};
#endif
#if defined(ENABLE_SFF_SFP)
	sfp0: sfp-p24 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c01>;
		los-gpio = <&gpio0 8 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio0 9 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio0 10 GPIO_ACTIVE_HIGH>;
	};

	sfp1: sfp-p25 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c02>;
		los-gpio = <&gpio0 11 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio0 12 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio0 14 GPIO_ACTIVE_HIGH>;
	};

	sfp2: sfp-p26 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c03>;
		los-gpio = <&gpio0 21 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio0 22 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio0 23 GPIO_ACTIVE_HIGH>;
	};

	sfp3: sfp-p27 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c04>;
		los-gpio = <&gpio0 24 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio0 25 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio0 26 GPIO_ACTIVE_HIGH>;
	};
#endif

	leds {
		compatible = "gpio-leds";

		pinctrl-names = "default";
		pinctrl-0 = <&pinmux_disable_sys_led>;

		led_sys: led-0 {
			label = "green:sys";
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_STATUS;
			gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
		};

		led_alm: led-1 {
			label = "red:alm";
			color = <LED_COLOR_ID_RED>;
			gpios = <&gpio1 27 GPIO_ACTIVE_LOW>;
		};

		led_poemax: led-2 {
			label = "green:poemax";
			color = <LED_COLOR_ID_GREEN>;
			gpios = <&gpio1 28 GPIO_ACTIVE_LOW>;
		};
	};

	led_set: led_set@0 {
		compatible = "realtek,rtl9300-leds";
		active-low;
		num_led_per_port = <2>;
		led_set0 = <0x0000 0xffff 0x0a08 0x0ba0>;
		// led_set0 = <0x0ba0 0x0a08 0xffff 0x0000>;
		led_set1 = <0x0000 0xffff 0x0a20 0x0a01>;
		// led_set1 = <0x0a01 0x0a20 0xffff 0x0000>;
	};
};

#if 0
&gpio0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinmux_disable_jtag &pinmux_enable_gpio11 &pinmux_enable_gpio12 &pinmux_enable_gpio8_9_10>;
};
#endif
&spi0 {
	status = "okay";
	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0xc0000>;
				read-only;
			};
			partition@c0000 {
				label = "u-boot-env";
				reg = <0xc0000 0x10000>;
			};
			partition@d0000 {
				label = "u-boot-env2";
				reg = <0xd0000 0x10000>;
			};
			partition@e0000 {
				label = "reserved";
				reg = <0xe0000 0x500000>;
			};
			partition@5e0000 {
				label = "firmware1";
				reg = <0x5e0000 0xd10000>;
				compatible = "openwrt,uimage", "denx,uimage";
				openwrt,ih-magic = <0x93100000>;
			};
			partition@12f0000 {
				label = "firmware2";
				reg = <0x12f0000 0xd10000>;
				compatible = "openwrt,uimage", "denx,uimage";
				openwrt,ih-magic = <0x93100000>;
			};
		};
	};
};

&ethernet0 {
	mdio: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;

		/* External RTL8224 PHY */
		phy0: ethernet-phy@0 {
			reg = <0>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 0>;
			sds = < 2 >;
		};
		phy1: ethernet-phy@1 {
			reg = <1>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 1>;
			sds = < 2 >;
		};
		phy2: ethernet-phy@4 {
			reg = <4>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 2>;
			sds = < 2 >;
		};
		phy3: ethernet-phy@5 {
			reg = <5>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 3>;
			sds = < 2 >;
		};

		phy4: ethernet-phy@8 {
			reg = <8>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 4>;
			sds = < 3 >;
		};
		phy5: ethernet-phy@9 {
			reg = <9>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 5>;
			sds = < 3 >;
		};
		phy6: ethernet-phy@12 {
			reg = <12>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 6>;
			sds = < 3 >;
		};
		phy7: ethernet-phy@13 {
			reg = <13>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 7>;
			sds = < 3 >;
		};
		phy8: ethernet-phy@16 {
			reg = <16>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 8>;
			sds = < 4 >;
		};
		phy9: ethernet-phy@17 {
			reg = <17>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 9>;
			sds = < 4 >;
		};
		phy10: ethernet-phy@20 {
			reg = <20>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 10>;
			sds = < 4 >;
		};
		phy11: ethernet-phy@21 {
			reg = <21>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 11>;
			sds = < 4 >;
		};
		phy12: ethernet-phy@24 {
			reg = <24>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 12>;
			sds = < 5 >;
		};
		phy13: ethernet-phy@25 {
			reg = <25>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 13>;
			sds = < 5 >;
		};
		phy14: ethernet-phy@28 {
			reg = <28>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 14>;
			sds = < 5 >;
		};
		phy15: ethernet-phy@29 {
			reg = <29>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 15>;
			sds = < 5 >;
		};
		phy16: ethernet-phy@32 {
			reg = <32>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 16>;
			sds = < 6 >;
		};
		phy17: ethernet-phy@33 {
			reg = <33>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 17>;
			sds = < 6 >;
		};
		phy18: ethernet-phy@36 {
			reg = <36>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 18>;
			sds = < 6 >;
		};
		phy19: ethernet-phy@37 {
			reg = <37>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 19>;
			sds = < 6 >;
		};
		phy20: ethernet-phy@40 {
			reg = <40>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 20>;
			sds = < 7 >;
		};
		phy21: ethernet-phy@41 {
			reg = <41>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 21>;
			sds = < 7 >;
		};
		phy22: ethernet-phy@44 {
			reg = <44>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 22>;
			sds = < 7 >;
		};
		phy23: ethernet-phy@45 {
			reg = <45>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 23>;
			sds = < 7 >;
		};

		/* fiber */
	#if defined(ENABLE_SFP_PHYS)
		phy24: ethernet-phy@48 {
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			reg = <48>;
			rtl9300,smi-address = <0 0>;
			sds = <8>;
		};

		phy25: ethernet-phy@50 {
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			reg = <50>;
			rtl9300,smi-addresss = <0 0>;
			sds = <9>;
		};

		phy26: ethernet-phy@52 {
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			reg = <52>;
			rtl9300,smi-address = <0 0>;
			sds = <10>;
		};

		phy27: ethernet-phy@53 {
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			reg = <53>;
			rtl9300,smi-address = <0 0>;
			sds = <11>;
		};
	#endif
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		/* copper ethernet */
		port@0 {
			reg = <0>;
			label = "lan1";
			phy-mode = "usxgmii";
			phy-handle = <&phy0>;
			led-set = <0>;
		};
		port@1 {
			reg = <1>;
			label = "lan2";
			phy-mode = "usxgmii";
			phy-handle = <&phy1>;
			led-set = <0>;
		};
		port@4 {
			reg = <4>;
			label = "lan3";
			phy-mode = "usxgmii";
			phy-handle = <&phy2>;
			led-set = <0>;
		};
		port@5 {
			reg = <5>;
			label = "lan4";
			phy-mode = "usxgmii";
			phy-handle = <&phy3>;
			led-set = <0>;
		};

		port@8 {
			reg = <8>;
			label = "lan5";
			phy-mode = "usxgmii";
			phy-handle = <&phy4>;
			led-set = <0>;
		};
		port@9 {
			reg = <9>;
			label = "lan6";
			phy-mode = "usxgmii";
			phy-handle = <&phy5>;
			led-set = <0>;
		};
		port@12 {
			reg = <12>;
			label = "lan7";
			phy-mode = "usxgmii";
			phy-handle = <&phy6>;
			led-set = <0>;
		};
		port@13 {
			reg = <13>;
			label = "lan8";
			phy-mode = "usxgmii";
			phy-handle = <&phy7>;
			led-set = <0>;
		};
		port@16 {
			reg = <16>;
			label = "lan9";
			phy-mode = "usxgmii";
			phy-handle = <&phy8>;
			led-set = <0>;
		};
		port@17 {
			reg = <17>;
			label = "lan10";
			phy-mode = "usxgmii";
			phy-handle = <&phy9>;
			led-set = <0>;
		};
		port@20 {
			reg = <20>;
			label = "lan11";
			phy-mode = "usxgmii";
			phy-handle = <&phy10>;
			led-set = <0>;
		};
		port@21 {
			reg = <21>;
			label = "lan12";
			phy-mode = "usxgmii";
			phy-handle = <&phy11>;
			led-set = <0>;
		};
		port@24 {
			reg = <24>;
			label = "lan13";
			phy-mode = "usxgmii";
			phy-handle = <&phy12>;
			led-set = <0>;
		};
		port@25 {
			reg = <25>;
			label = "lan14";
			phy-mode = "usxgmii";
			phy-handle = <&phy13>;
			led-set = <0>;
		};
		port@28 {
			reg = <28>;
			label = "lan15";
			phy-mode = "usxgmii";
			phy-handle = <&phy14>;
			led-set = <0>;
		};
		port@29 {
			reg = <29>;
			label = "lan16";
			phy-mode = "usxgmii";
			phy-handle = <&phy15>;
			led-set = <0>;
		};
		port@32 {
			reg = <32>;
			label = "lan17";
			phy-mode = "usxgmii";
			phy-handle = <&phy16>;
			led-set = <0>;
		};
		port@33 {
			reg = <33>;
			label = "lan18";
			phy-mode = "usxgmii";
			phy-handle = <&phy17>;
			led-set = <0>;
		};
		port@36 {
			reg = <36>;
			label = "lan19";
			phy-mode = "usxgmii";
			phy-handle = <&phy18>;
			led-set = <0>;
		};
		port@37 {
			reg = <37>;
			label = "lan20";
			phy-mode = "usxgmii";
			phy-handle = <&phy19>;
			led-set = <0>;
		};
		port@40 {
			reg = <40>;
			label = "lan21";
			phy-mode = "usxgmii";
			phy-handle = <&phy20>;
			led-set = <0>;
		};
		port@41 {
			reg = <41>;
			label = "lan22";
			phy-mode = "usxgmii";
			phy-handle = <&phy21>;
			led-set = <0>;
		};
		port@44 {
			reg = <44>;
			label = "lan23";
			phy-mode = "usxgmii";
			phy-handle = <&phy22>;
			led-set = <0>;
		};
		port@45 {
			reg = <45>;
			label = "lan24";
			phy-mode = "usxgmii";
			phy-handle = <&phy23>;
			led-set = <0>;
		};

		/* Fiber */
	#if defined(ENABLE_SFP_PORTS)
		port@48 {
			reg = <48>;
			label = "lan25";
			phy-handle = <&phy24>;
			sfp = <&sfp0>;
			led-set = <1>;
			phy-mode = "10gbase-r";
		#if defined(IN_BAND_STATUS)
			managed = "in-band-status";
			// managed = "auto";
		#else
			fixed-link {
				speed = <10000>;
				full-duplex;
				pause;
			};
		#endif
		};
		port@50 {
			reg = <50>;
			label = "lan26";
			phy-handle = <&phy25>;
			sfp = <&sfp1>;
			led-set = <1>;
			phy-mode = "10gbase-r";
		#if defined(IN_BAND_STATUS)
			managed = "in-band-status";
			// managed = "auto";
		#else
			fixed-link {
				speed = <10000>;
				full-duplex;
				pause;
			};
		#endif
		};
		port@52 {
			reg = <52>;
			label = "lan27";
			phy-handle = <&phy26>;
			sfp = <&sfp2>;
			led-set = <1>;
			phy-mode = "10gbase-r";
		#if defined(IN_BAND_STATUS)
			managed = "in-band-status";
			// managed = "auto";
		#else
			fixed-link {
				speed = <10000>;
				full-duplex;
				pause;
			};
		#endif
		};
		port@53 {
			reg = <53>;
			label = "lan28";
			phy-handle = <&phy27>;
			sfp = <&sfp3>;
			led-set = <1>;
			phy-mode = "10gbase-r";
		#if defined(IN_BAND_STATUS)
			managed = "in-band-status";
			// managed = "auto";
		#else
			fixed-link {
				speed = <10000>;
				full-duplex;
				pause;
			};
		#endif
		};
	#endif
		/* cpu */
		port@56 {
			ethernet = <&ethernet0>;
			reg = <56>;
			phy-mode = "internal";
			phy-is-integrated;
			fixed-link {
				speed = <1000>;
				full-duplex;
			};
		};
	};
};
