library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.my_components.all;

entity ALU4b is port(
	a: in std_logic_vector(3 downto 0);
	b: in std_logic_vector(3 downto 0);
	x: in std_logic_vector(3 downto 0) );
end ALU4b;

architecture struct of ALU4b is