#pragma once
#include "../../dlc-intrinsics.h"
#include "../../typehint.h"

#ifndef _TANHF_WITHOUT_UNARY_H_X86_
#define _TANHF_WITHOUT_UNARY_H_X86_

inline float8_128 __dlc_tanhf_without_unary(float8_128 a)
{
    float8_128 result0;
    asm (
        "{V0@(pr0)  vr10 = mov.u32 %[input0];}"
        "{"
        "V0@(pr0)	vr11 = mov.u32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 16256;"
        "V0@(pr0)	vr10 = mov.u32 r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr12 = and.u32 vr11, r44;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr12, r51;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S1@(pr0)	r0 = sub.s32 r0, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
        "}"
        "{"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr10 = mov.u32 vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr0 = and.u32 vr10, r44;"
        "V1@(pr0)	vr1 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)	vr2 = mov.u32 r46;"
        "V1@(pr0)	vr3 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)	vr4 = and.u32 vr10, r47;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 29056;"
        "pseudo@0	@pseudo imm_1 = 16177;"
        "V0@(pr0)	vmsk0 = eq.s32 vr4, r47;"
        "V1@(pr0)	vr5 = mov.u32 r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 29056;"
        "pseudo@0	@pseudo imm_1 = 48945;"
        "pseudo@0	@pseudo imm_2 = 63441;"
        "pseudo@0	@pseudo imm_3 = 14103;"
        "V0@(pr0)	vr5 = sel vmsk0 vr5, r44;"
        "V1@(pr0)	vr6 = mov.u32 r45;"
        "}"
        "{"
        "V1@(pr0)	vr5 = sub.f32 vr10, vr5;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 63441;"
        "pseudo@0	@pseudo imm_1 = 46871;"
        "V0@(pr0)	vr6 = sel vmsk0 vr6, r44;"
        "V1@(pr0)	vr7 = mov.u32 r48;"
        "}"
        "{"
        "V0@(pr0)	vr7 = sel vmsk0 vr7, r56;"
        "V1@(pr0)	vr14 = mov.u32 r50;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 43579;"
        "pseudo@0	@pseudo imm_1 = 16312;"
        "V0@(pr0)	vr13 = mul.f32 vr10, r44;"
        "V1@(pr0)	vr14 = sel vmsk0 vr14, r58;"
        "}"
        "{"
        "V1@(pr0)	vr13 = add.f32 vr13, vr14;"
        "}"
        "{"
        "V0@(pr0)	vr14 = cvtftoint.s32 vr13, r56;"
        "}"
        "{"
        "V0@(pr0)	vr13 = cvtinttof.f32 vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 29056;"
        "pseudo@0	@pseudo imm_1 = 16177;"
        "V0@(pr0)	vr15 = mul.f32 vr13, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 63441;"
        "pseudo@0	@pseudo imm_1 = 14103;"
        "V0@(pr0)	vr16 = mul.f32 vr13, r44;"
        "V1@(pr0)	vr15 = sub.f32 vr10, vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 29208;"
        "pseudo@0	@pseudo imm_1 = 16049;"
        "pseudo@0	@pseudo imm_2 = 5522;"
        "pseudo@0	@pseudo imm_3 = 16261;"
        "V0@(pr0)	vmsk0 = gt.s32 vr0, r44;"
        "V1@(pr0)	vmsk1 = ls.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)	vr5 = sel vmsk1 vr15, vr5;"
        "V1@(pr0)	vr6 = sel vmsk1 vr16, vr6;"
        "}"
        "{"
        "V0@(pr0)	vr7 = sel vmsk1 vr14, vr7;"
        "}"
        "{"
        "V0@(pr0)	vr1 = sel vmsk0 vr1, vr5;"
        "V1@(pr0)	vr2 = sel vmsk0 vr2, vr6;"
        "}"
        "{"
        "V0@(pr0)	vr3 = sel vmsk0 vr3, vr7;"
        "V1@(pr0)	vr5 = sub.f32 vr1, vr2;"
        "}"
        "{"
        "V1@(pr0)	vr6 = sub.f32 vr1, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = sel vmsk0 vr10, vr5;"
        "V1@(pr0)	vr6 = sub.f32 vr6, vr2;"
        "}"
        "{"
        "V0@(pr0)	vr13 = mul.f32 vr5, r50;"
        "}"
        "{"
        "V0@(pr0)	vr12 = mul.f32 vr5, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 60859;"
        "pseudo@0	@pseudo imm_1 = 46167;"
        "pseudo@0	@pseudo imm_2 = 32340;"
        "pseudo@0	@pseudo imm_3 = 13958;"
        "V0@(pr0)	vr14 = mul.f32 vr12, r44;"
        "V1@(pr0)	vr14 = add.f32 vr14, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 28877;"
        "pseudo@0	@pseudo imm_3 = 47270;"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr12;"
        "V1@(pr0)	vr14 = add.f32 vr14, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 3329;"
        "pseudo@0	@pseudo imm_3 = 15056;"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr12;"
        "V1@(pr0)	vr14 = add.f32 vr14, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 34953;"
        "pseudo@0	@pseudo imm_3 = 48392;"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr12;"
        "V1@(pr0)	vr14 = add.f32 vr14, r45;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr12;"
        "V1@(pr0)	vr14 = add.f32 vr14, r49;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16448;"
        "V0@(pr0)	vr16 = mul.f32 vr14, vr13;"
        "V1@(pr0)	vr15 = mov.u32 r36;"
        "}"
        "{"
        "V1@(pr0)	vr15 = sub.f32 vr15, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16576;"
        "V0@(pr0)	vr16 = mul.f32 vr5, vr15;"
        "V1@(pr0)	vr7 = mov.u32 r36;"
        "}"
        "{"
        "V1@(pr0)	vr7 = sub.f32 vr7, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 32640;"
        "V0@(pr0)	vr11 = and.u32 vr7, r44;"
        "V1@(pr0)	vmsk1 = eq.s32 vr11, r38;"
        "}"
        "{"
        "V0@(pr0)	vr13 = mul.f32 vr11, r50;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23007;"
        "pseudo@0	@pseudo imm_1 = 24375;"
        "V0@(pr0)	vr16 = mov.u32 r44;"
        "V1@(pr0)	vr11 = shr.u32 vr11, r48;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V0@(pr0)	vr11 = sub.s32 vr16, vr11;"
        "V1@(pr0)	vr28 = mov.u32 r36;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr11, vr11;"
        "V1@(pr0)	vr30 = and.u32 vr7, r47;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr13, vr16;"
        "V1@(pr0)	vr29 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr29, vr11;"
        "V1@(pr0)	vr11 = mov.u32 vr29;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr11, vr11;"
        "V1@(pr0)	vmsk0 = eq.f32 vr7, r46;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr13, vr16;"
        "V1@(pr0)	vr29 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr29, vr11;"
        "V1@(pr0)	vr11 = mov.u32 vr29;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vr16 = mul.f32 vr11, vr11;"
        "V1@(pr0)	vr31 = or.u32 vr30, r36;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr13, vr16;"
        "V1@(pr0)	vr29 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr29, vr11;"
        "V1@(pr0)	vr11 = or.u32 vr30, r46;"
        "}"
        "{"
        "V0@(pr0)	vr13 = mul.f32 vr29, vr29;"
        "V1@(pr0)	vr13 = or.u32 vr30, vr13;"
        "}"
        "{"
        "V0@(pr0)	vr7 = sel vmsk0 vr13, vr31;"
        "V1@(pr0)	vr7 = sel vmsk1 vr7, vr11;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr14, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr16, vr7;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr12, vr7;"
        "}"
        "{"
        "V1@(pr0)	vr14 = sub.f32 vr7, vr6;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr5;"
        "V1@(pr0)	vr14 = sub.f32 vr14, vr6;"
        "}"
        "{"
        "V1@(pr0)	vr14 = sub.f32 vr14, vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23;"
        "pseudo@0	@pseudo imm_1 = 256;"
        "V0@(pr0)	vmsk0 = ls.s32 vr3, r32;"
        "V1@(pr0)	vr15 = mov.u32 r37;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mov.u32 r49;"
        "V1@(pr0)	vr15 = shr.u32 vr15, vr3;"
        "}"
        "{"
        "V0@(pr0)	vr15 = sub.s32 vr16, vr15;"
        "V1@(pr0)	vr16 = sub.f32 vr14, vr5;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23;"
        "V1@(pr0)	vr17 = shl.u32 vr3, r32;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr15, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 127;"
        "V0@(pr0)	vr16 = add.s32 vr16, vr17;"
        "V1@(pr0)	vr15 = mov.u32 r32;"
        "}"
        "{"
        "V0@(pr0)	vr15 = sub.s32 vr15, vr3;"
        "}"
        "{"
        "V1@(pr0)	vr15 = shl.u32 vr15, r32;"
        "}"
        "{"
        "V1@(pr0)	vr15 = add.f32 vr14, vr15;"
        "}"
        "{"
        "V1@(pr0)	vr28 = sub.f32 vr5, vr15;"
        "}"
        "{"
        "V1@(pr0)	vr28 = add.f32 vr28, r49;"
        "}"
        "{"
        "V0@(pr0)	vr28 = add.s32 vr28, vr17;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr28, vr16;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mov.u32 r49;"
        "V1@(pr0)	vr15 = sub.f32 vr14, vr5;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65534;"
        "V0@(pr0)	vmsk0 = gt.s32 vr3, r40;"
        "V1@(pr0)	vr16 = sub.f32 vr16, vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 56;"
        "V0@(pr0)	vr16 = add.s32 vr16, vr17;"
        "V1@(pr0)	vmsk1 = lseq.s32 vr3, r32;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr16, r49;"
        "}"
        "{"
        "V0@(pr0)	vr28 = sel vmsk0 vr16, r46;"
        "V1@(pr0)	vr16 = sel vmsk1 vr16, r46;"
        "}"
        "{"
        "V0@(pr0)	vr16 = add.s32 vr16, vr28;"
        "V1@(pr0)	vr28 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr28, vr13;"
        "V1@(pr0)	vr13 = sel vmsk1 vr28, vr13;"
        "}"
        "{"
        "V0@(pr0)	vr13 = add.s32 vr13, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 48768;"
        "V0@(pr0)	vmsk0 = ls.f32 vr5, r36;"
        "V1@(pr0)	vr16 = add.f32 vr5, r50;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = eq.s32 vr3, r48;"
        "V1@(pr0)	vr16 = sub.f32 vr14, vr16;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr16, r59;"
        "V1@(pr0)	vr28 = sub.f32 vr5, vr14;"
        "}"
        "{"
        "V0@(pr0)	vr28 = mul.f32 vr28, r51;"
        "V1@(pr0)	vr28 = add.f32 vr28, r49;"
        "}"
        "{"
        "V0@(pr0)	vr16 = sel vmsk0 vr28, vr16;"
        "V1@(pr0)	vr13 = sel vmsk1 vr13, vr16;"
        "}"
        "{"
        "V0@(pr0)	vmsk0 = eq.s32 vr3, r56;"
        "V1@(pr0)	vr16 = sub.f32 vr5, vr14;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr16, r50;"
        "V1@(pr0)	vr16 = sub.f32 vr16, r50;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr13, vr16;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr5, vr7;"
        "V1@(pr0)	vmsk0 = eq.s32 vr3, r46;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr16, vr12;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr5, vr16;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr13, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 13056;"
        "V0@(pr0)	vmsk0 = ls.s32 vr0, r36;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr13, vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 29207;"
        "pseudo@0	@pseudo imm_3 = 17073;"
        "V0@(pr0)	vmsk3 = ls.s32 vr10, r46;"
        "V1@(pr0)	vmsk2 = gt.s32 vr10, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 47172;"
        "pseudo@0	@pseudo imm_1 = 16789;"
        "V0@(pr0)	vr12 = sel vmsk3 vr13, r57;"
        "V1@(pr0)	vmsk1 = gteq.s32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk1 vr13, vr12;"
        "V1@(pr0)	vmsk0 = infnan.f32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "pseudo@0	@pseudo imm_1 = 65408;"
        "V0@(pr0)	vr13 = sel vmsk2 vr13, r36;"
        "V1@(pr0)	vmsk1 = eq.s32 vr10, r37;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32704;"
        "V0@(pr0)	vr6 = sel vmsk0 vr6, r36;"
        "V1@(pr0)	vr7 = and.u32 vr10, r47;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vr7 = or.u32 vr6, vr7;"
        "V1@(pr0)	vmsk2 = eq.s32 vr10, r36;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr13, vr7;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk1 vr13, r57;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vr10 = sel vmsk2 vr13, r36;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mov.u32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr10 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr12 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr13 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr16 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr17 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S0@(pr0)	r0 = add.s32 r0, r44;"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mov.u32 r49;"
        "V1@(pr0)	vr14 = add.f32 vr14, r51;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S1@(pr0)	r0 = sub.s32 r0, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
        "}"
        "{"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr10 = mov.u32 vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 32640;"
        "V0@(pr0)	vr0 = and.u32 vr10, r44;"
        "V1@(pr0)	vmsk1 = eq.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)	vr1 = mul.f32 vr0, r50;"
        "V1@(pr0)	vr2 = mov.u32 vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23007;"
        "pseudo@0	@pseudo imm_1 = 24375;"
        "V0@(pr0)	vr3 = mov.u32 r44;"
        "V1@(pr0)	vr2 = shr.u32 vr2, r48;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V0@(pr0)	vr2 = sub.s32 vr3, vr2;"
        "V1@(pr0)	vr4 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32768;"
        "V0@(pr0)	vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)	vr6 = and.u32 vr10, r36;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)	vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)	vr2 = mov.u32 vr5;"
        "}"
        "{"
        "V0@(pr0)	vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)	vmsk0 = eq.f32 vr10, r46;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)	vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)	vr2 = mov.u32 vr5;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 32640;"
        "V0@(pr0)	vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)	vr7 = or.u32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)	vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)	vr2 = or.u32 vr6, r46;"
        "}"
        "{"
        "V0@(pr0)	vr1 = mul.f32 vr5, vr5;"
        "V1@(pr0)	vr1 = or.u32 vr6, vr1;"
        "}"
        "{"
        "V0@(pr0)	vr10 = sel vmsk0 vr1, vr7;"
        "V1@(pr0)	vr10 = sel vmsk1 vr10, vr2;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mov.u32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr10 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr12 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr13 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr16 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr17 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S0@(pr0)	r0 = add.s32 r0, r44;"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, r51;"
        "V1@(pr0)	vr14 = sub.f32 vr16, vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 16816;"
        "V0@(pr0)	vr12 = and.u32 vr11, r44;"
        "V1@(pr0)	vmsk3 = ls.f32 vr12, r45;"
        "}"
        "{"
        "V0@(pr0)	vr10 = sel vmsk3 vr10, vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr12 = and.u32 vr11, r44;"
        "}"
        "{"
        "V0@(pr0)	vr15 = mul.f32 vr12, r51;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mov.u32 r46;"
        "V1@(pr0)	vr15 = sub.f32 vr16, vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S1@(pr0)	r0 = sub.s32 r0, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
        "}"
        "{"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr10 = mov.u32 vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr0 = and.u32 vr10, r44;"
        "V1@(pr0)	vr1 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)	vr2 = mov.u32 r46;"
        "V1@(pr0)	vr3 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)	vr4 = and.u32 vr10, r47;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 29056;"
        "pseudo@0	@pseudo imm_1 = 16177;"
        "V0@(pr0)	vmsk0 = eq.s32 vr4, r47;"
        "V1@(pr0)	vr5 = mov.u32 r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 29056;"
        "pseudo@0	@pseudo imm_1 = 48945;"
        "pseudo@0	@pseudo imm_2 = 63441;"
        "pseudo@0	@pseudo imm_3 = 14103;"
        "V0@(pr0)	vr5 = sel vmsk0 vr5, r44;"
        "V1@(pr0)	vr6 = mov.u32 r45;"
        "}"
        "{"
        "V1@(pr0)	vr5 = sub.f32 vr10, vr5;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 63441;"
        "pseudo@0	@pseudo imm_1 = 46871;"
        "V0@(pr0)	vr6 = sel vmsk0 vr6, r44;"
        "V1@(pr0)	vr7 = mov.u32 r48;"
        "}"
        "{"
        "V0@(pr0)	vr7 = sel vmsk0 vr7, r56;"
        "V1@(pr0)	vr14 = mov.u32 r50;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 43579;"
        "pseudo@0	@pseudo imm_1 = 16312;"
        "V0@(pr0)	vr13 = mul.f32 vr10, r44;"
        "V1@(pr0)	vr14 = sel vmsk0 vr14, r58;"
        "}"
        "{"
        "V1@(pr0)	vr13 = add.f32 vr13, vr14;"
        "}"
        "{"
        "V0@(pr0)	vr14 = cvtftoint.s32 vr13, r56;"
        "}"
        "{"
        "V0@(pr0)	vr13 = cvtinttof.f32 vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 29056;"
        "pseudo@0	@pseudo imm_1 = 16177;"
        "V0@(pr0)	vr15 = mul.f32 vr13, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 63441;"
        "pseudo@0	@pseudo imm_1 = 14103;"
        "V0@(pr0)	vr16 = mul.f32 vr13, r44;"
        "V1@(pr0)	vr15 = sub.f32 vr10, vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 29208;"
        "pseudo@0	@pseudo imm_1 = 16049;"
        "pseudo@0	@pseudo imm_2 = 5522;"
        "pseudo@0	@pseudo imm_3 = 16261;"
        "V0@(pr0)	vmsk0 = gt.s32 vr0, r44;"
        "V1@(pr0)	vmsk1 = ls.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)	vr5 = sel vmsk1 vr15, vr5;"
        "V1@(pr0)	vr6 = sel vmsk1 vr16, vr6;"
        "}"
        "{"
        "V0@(pr0)	vr7 = sel vmsk1 vr14, vr7;"
        "}"
        "{"
        "V0@(pr0)	vr1 = sel vmsk0 vr1, vr5;"
        "V1@(pr0)	vr2 = sel vmsk0 vr2, vr6;"
        "}"
        "{"
        "V0@(pr0)	vr3 = sel vmsk0 vr3, vr7;"
        "V1@(pr0)	vr5 = sub.f32 vr1, vr2;"
        "}"
        "{"
        "V1@(pr0)	vr6 = sub.f32 vr1, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = sel vmsk0 vr10, vr5;"
        "V1@(pr0)	vr6 = sub.f32 vr6, vr2;"
        "}"
        "{"
        "V0@(pr0)	vr13 = mul.f32 vr5, r50;"
        "}"
        "{"
        "V0@(pr0)	vr12 = mul.f32 vr5, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 60859;"
        "pseudo@0	@pseudo imm_1 = 46167;"
        "pseudo@0	@pseudo imm_2 = 32340;"
        "pseudo@0	@pseudo imm_3 = 13958;"
        "V0@(pr0)	vr14 = mul.f32 vr12, r44;"
        "V1@(pr0)	vr14 = add.f32 vr14, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 28877;"
        "pseudo@0	@pseudo imm_3 = 47270;"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr12;"
        "V1@(pr0)	vr14 = add.f32 vr14, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 3329;"
        "pseudo@0	@pseudo imm_3 = 15056;"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr12;"
        "V1@(pr0)	vr14 = add.f32 vr14, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 34953;"
        "pseudo@0	@pseudo imm_3 = 48392;"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr12;"
        "V1@(pr0)	vr14 = add.f32 vr14, r45;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr12;"
        "V1@(pr0)	vr14 = add.f32 vr14, r49;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16448;"
        "V0@(pr0)	vr16 = mul.f32 vr14, vr13;"
        "V1@(pr0)	vr15 = mov.u32 r36;"
        "}"
        "{"
        "V1@(pr0)	vr15 = sub.f32 vr15, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16576;"
        "V0@(pr0)	vr16 = mul.f32 vr5, vr15;"
        "V1@(pr0)	vr7 = mov.u32 r36;"
        "}"
        "{"
        "V1@(pr0)	vr7 = sub.f32 vr7, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 32640;"
        "V0@(pr0)	vr11 = and.u32 vr7, r44;"
        "V1@(pr0)	vmsk1 = eq.s32 vr11, r38;"
        "}"
        "{"
        "V0@(pr0)	vr13 = mul.f32 vr11, r50;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23007;"
        "pseudo@0	@pseudo imm_1 = 24375;"
        "V0@(pr0)	vr16 = mov.u32 r44;"
        "V1@(pr0)	vr11 = shr.u32 vr11, r48;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V0@(pr0)	vr11 = sub.s32 vr16, vr11;"
        "V1@(pr0)	vr28 = mov.u32 r36;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr11, vr11;"
        "V1@(pr0)	vr30 = and.u32 vr7, r47;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr13, vr16;"
        "V1@(pr0)	vr29 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr29, vr11;"
        "V1@(pr0)	vr11 = mov.u32 vr29;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr11, vr11;"
        "V1@(pr0)	vmsk0 = eq.f32 vr7, r46;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr13, vr16;"
        "V1@(pr0)	vr29 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr29, vr11;"
        "V1@(pr0)	vr11 = mov.u32 vr29;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vr16 = mul.f32 vr11, vr11;"
        "V1@(pr0)	vr31 = or.u32 vr30, r36;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr13, vr16;"
        "V1@(pr0)	vr29 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr29, vr11;"
        "V1@(pr0)	vr11 = or.u32 vr30, r46;"
        "}"
        "{"
        "V0@(pr0)	vr13 = mul.f32 vr29, vr29;"
        "V1@(pr0)	vr13 = or.u32 vr30, vr13;"
        "}"
        "{"
        "V0@(pr0)	vr7 = sel vmsk0 vr13, vr31;"
        "V1@(pr0)	vr7 = sel vmsk1 vr7, vr11;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr14, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr16, vr7;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr12, vr7;"
        "}"
        "{"
        "V1@(pr0)	vr14 = sub.f32 vr7, vr6;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr5;"
        "V1@(pr0)	vr14 = sub.f32 vr14, vr6;"
        "}"
        "{"
        "V1@(pr0)	vr14 = sub.f32 vr14, vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23;"
        "pseudo@0	@pseudo imm_1 = 256;"
        "V0@(pr0)	vmsk0 = ls.s32 vr3, r32;"
        "V1@(pr0)	vr15 = mov.u32 r37;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mov.u32 r49;"
        "V1@(pr0)	vr15 = shr.u32 vr15, vr3;"
        "}"
        "{"
        "V0@(pr0)	vr15 = sub.s32 vr16, vr15;"
        "V1@(pr0)	vr16 = sub.f32 vr14, vr5;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23;"
        "V1@(pr0)	vr17 = shl.u32 vr3, r32;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr15, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 127;"
        "V0@(pr0)	vr16 = add.s32 vr16, vr17;"
        "V1@(pr0)	vr15 = mov.u32 r32;"
        "}"
        "{"
        "V0@(pr0)	vr15 = sub.s32 vr15, vr3;"
        "}"
        "{"
        "V1@(pr0)	vr15 = shl.u32 vr15, r32;"
        "}"
        "{"
        "V1@(pr0)	vr15 = add.f32 vr14, vr15;"
        "}"
        "{"
        "V1@(pr0)	vr28 = sub.f32 vr5, vr15;"
        "}"
        "{"
        "V1@(pr0)	vr28 = add.f32 vr28, r49;"
        "}"
        "{"
        "V0@(pr0)	vr28 = add.s32 vr28, vr17;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr28, vr16;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mov.u32 r49;"
        "V1@(pr0)	vr15 = sub.f32 vr14, vr5;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65534;"
        "V0@(pr0)	vmsk0 = gt.s32 vr3, r40;"
        "V1@(pr0)	vr16 = sub.f32 vr16, vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 56;"
        "V0@(pr0)	vr16 = add.s32 vr16, vr17;"
        "V1@(pr0)	vmsk1 = lseq.s32 vr3, r32;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr16, r49;"
        "}"
        "{"
        "V0@(pr0)	vr28 = sel vmsk0 vr16, r46;"
        "V1@(pr0)	vr16 = sel vmsk1 vr16, r46;"
        "}"
        "{"
        "V0@(pr0)	vr16 = add.s32 vr16, vr28;"
        "V1@(pr0)	vr28 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr28, vr13;"
        "V1@(pr0)	vr13 = sel vmsk1 vr28, vr13;"
        "}"
        "{"
        "V0@(pr0)	vr13 = add.s32 vr13, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 48768;"
        "V0@(pr0)	vmsk0 = ls.f32 vr5, r36;"
        "V1@(pr0)	vr16 = add.f32 vr5, r50;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = eq.s32 vr3, r48;"
        "V1@(pr0)	vr16 = sub.f32 vr14, vr16;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr16, r59;"
        "V1@(pr0)	vr28 = sub.f32 vr5, vr14;"
        "}"
        "{"
        "V0@(pr0)	vr28 = mul.f32 vr28, r51;"
        "V1@(pr0)	vr28 = add.f32 vr28, r49;"
        "}"
        "{"
        "V0@(pr0)	vr16 = sel vmsk0 vr28, vr16;"
        "V1@(pr0)	vr13 = sel vmsk1 vr13, vr16;"
        "}"
        "{"
        "V0@(pr0)	vmsk0 = eq.s32 vr3, r56;"
        "V1@(pr0)	vr16 = sub.f32 vr5, vr14;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr16, r50;"
        "V1@(pr0)	vr16 = sub.f32 vr16, r50;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr13, vr16;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mul.f32 vr5, vr7;"
        "V1@(pr0)	vmsk0 = eq.s32 vr3, r46;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr16, vr12;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sub.f32 vr5, vr16;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr13, vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 13056;"
        "V0@(pr0)	vmsk0 = ls.s32 vr0, r36;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr13, vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 29207;"
        "pseudo@0	@pseudo imm_3 = 17073;"
        "V0@(pr0)	vmsk3 = ls.s32 vr10, r46;"
        "V1@(pr0)	vmsk2 = gt.s32 vr10, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 47172;"
        "pseudo@0	@pseudo imm_1 = 16789;"
        "V0@(pr0)	vr12 = sel vmsk3 vr13, r57;"
        "V1@(pr0)	vmsk1 = gteq.s32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk1 vr13, vr12;"
        "V1@(pr0)	vmsk0 = infnan.f32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "pseudo@0	@pseudo imm_1 = 65408;"
        "V0@(pr0)	vr13 = sel vmsk2 vr13, r36;"
        "V1@(pr0)	vmsk1 = eq.s32 vr10, r37;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32704;"
        "V0@(pr0)	vr6 = sel vmsk0 vr6, r36;"
        "V1@(pr0)	vr7 = and.u32 vr10, r47;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vr7 = or.u32 vr6, vr7;"
        "V1@(pr0)	vmsk2 = eq.s32 vr10, r36;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk0 vr13, vr7;"
        "}"
        "{"
        "V0@(pr0)	vr13 = sel vmsk1 vr13, r57;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vr10 = sel vmsk2 vr13, r36;"
        "}"
        "{"
        "V0@(pr0)	vr15 = mov.u32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr10 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr12 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr13 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr16 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr17 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S0@(pr0)	r0 = add.s32 r0, r44;"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr16 = mov.u32 r46;"
        "V1@(pr0)	vr16 = sub.f32 vr16, vr15;"
        "}"
        "{"
        "V1@(pr0)	vr15 = add.f32 vr15, r51;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S1@(pr0)	r0 = sub.s32 r0, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
        "}"
        "{"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr10 = mov.u32 vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 32640;"
        "V0@(pr0)	vr0 = and.u32 vr10, r44;"
        "V1@(pr0)	vmsk1 = eq.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)	vr1 = mul.f32 vr0, r50;"
        "V1@(pr0)	vr2 = mov.u32 vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23007;"
        "pseudo@0	@pseudo imm_1 = 24375;"
        "V0@(pr0)	vr3 = mov.u32 r44;"
        "V1@(pr0)	vr2 = shr.u32 vr2, r48;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V0@(pr0)	vr2 = sub.s32 vr3, vr2;"
        "V1@(pr0)	vr4 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32768;"
        "V0@(pr0)	vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)	vr6 = and.u32 vr10, r36;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)	vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)	vr2 = mov.u32 vr5;"
        "}"
        "{"
        "V0@(pr0)	vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)	vmsk0 = eq.f32 vr10, r46;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)	vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)	vr2 = mov.u32 vr5;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 32640;"
        "V0@(pr0)	vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)	vr7 = or.u32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)	vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)	vr2 = or.u32 vr6, r46;"
        "}"
        "{"
        "V0@(pr0)	vr1 = mul.f32 vr5, vr5;"
        "V1@(pr0)	vr1 = or.u32 vr6, vr1;"
        "}"
        "{"
        "V0@(pr0)	vr10 = sel vmsk0 vr1, vr7;"
        "V1@(pr0)	vr10 = sel vmsk1 vr10, vr2;"
        "}"
        "{"
        "V0@(pr0)	vr15 = mov.u32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr10 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr12 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr13 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr16 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr17 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S0@(pr0)	r0 = add.s32 r0, r44;"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr15 = mul.f32 vr16, vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr12 = and.u32 vr11, r44;"
        "V1@(pr0)	vmsk4 = ls.f32 vr12, r49;"
        "}"
        "{"
        "V0@(pr0)	vr10 = sel vmsk4 vr10, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr17 = mov.u32 r46;"
        "V1@(pr0)	vr17 = sub.f32 vr17, vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr12 = and.u32 vr11, r44;"
        "V1@(pr0)	vmsk6 = gt.f32 vr11, r46;"
        "}"
        "{"
        "V0@(pr0)	vr10 = sel vmsk6 vr17, vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk1 = gt.s32 vr12, r36;"
        "V1@(pr0)	vmsk2 = eq.f32 vr12, r36;"
        "}"
        "{"
        "V0@(pr0)	vr13 = mov.u32 r57;"
        "V1@(pr0)	vr13 = sel vmsk6 vr13, r49;"
        "}"
        "{"
        "V0@(pr0)	vr10 = sel vmsk1 vr10, vr11;"
        "V1@(pr0)	vr10 = sel vmsk2 vr10, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 9216;"
        "V0@(pr0)	vr12 = and.u32 vr11, r44;"
        "V1@(pr0)	vmsk5 = ls.s32 vr12, r45;"
        "}"
        "{"
        "V0@(pr0)	%[res0] = sel vmsk5 vr10, vr11;"
        "}"
        : [res0] "=x" (result0)
        : [input0] "x" (a)
        :"vr4", "vr30", "vr10", "vr6", "vr12", "vr7", "vr15", "vr31", "vr1", "vr5", "vr0", "vr28", "vr13", "vr29", "vr2", "vr17", "vr16", "vr11", "vr14", "vr3", "r1", "r0", "r3", "r9", "vmsk2", "vmsk0", "vmsk5", "vmsk4", "vmsk1", "vmsk3", "vmsk6"
        );
    return result0;
}

#endif // _TANHF_WITHOUT_UNARY_H_
