--
-- VHDL Architecture ece411.Data128Mux.untitled
--
-- Created:
--          by - adalton2.ews (gelib-057-31.ews.illinois.edu)
--          at - 22:56:35 02/13/14
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY Data128Mux IS
   PORT( 
      Data128Out  : OUT    LC3b_oword;
      DataOut0    : IN     LC3b_oword;
      DataOut1    : IN     LC3b_oword;
      TagisEqual0 : IN     std_logic;
      TagisEqual1 : IN     std_logic
   );

-- Declarations

END Data128Mux ;

--
ARCHITECTURE untitled OF Data128Mux IS
BEGIN
  Data128Out <= DataOut1 when TagisEqual0 = '1' and Tag2isEqual = '0' else
                DataOut2 when TagisEqual0 = '0' and Tag2isEqual = '1' else
                (OTHERS => 'X') after delay_MUX2;
END ARCHITECTURE untitled;

