{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 20:33:08 2018 " "Info: Processing started: Mon Apr 16 20:33:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register UnidadeControle:UC\|state.WAIT register Registrador:RegPC\|Saida\[4\] 21.26 MHz 47.026 ns Internal " "Info: Clock \"clock\" has Internal fmax of 21.26 MHz between source register \"UnidadeControle:UC\|state.WAIT\" and destination register \"Registrador:RegPC\|Saida\[4\]\" (period= 47.026 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.308 ns + Longest register register " "Info: + Longest register to register delay is 23.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:UC\|state.WAIT 1 REG LCFF_X41_Y31_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y31_N19; Fanout = 5; REG Node = 'UnidadeControle:UC\|state.WAIT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:UC|state.WAIT } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.398 ns) 0.914 ns UnidadeControle:UC\|WideOr8~2 2 COMB LCCOMB_X41_Y31_N14 3 " "Info: 2: + IC(0.516 ns) + CELL(0.398 ns) = 0.914 ns; Loc. = LCCOMB_X41_Y31_N14; Fanout = 3; COMB Node = 'UnidadeControle:UC\|WideOr8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { UnidadeControle:UC|state.WAIT UnidadeControle:UC|WideOr8~2 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.416 ns) 1.595 ns UnidadeControle:UC\|WideOr8~4 3 COMB LCCOMB_X41_Y31_N24 5 " "Info: 3: + IC(0.265 ns) + CELL(0.416 ns) = 1.595 ns; Loc. = LCCOMB_X41_Y31_N24; Fanout = 5; COMB Node = 'UnidadeControle:UC\|WideOr8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { UnidadeControle:UC|WideOr8~2 UnidadeControle:UC|WideOr8~4 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.150 ns) 2.454 ns Multiplex2bit:MuxSrcB\|Mux30~2 4 COMB LCCOMB_X42_Y31_N6 1 " "Info: 4: + IC(0.709 ns) + CELL(0.150 ns) = 2.454 ns; Loc. = LCCOMB_X42_Y31_N6; Fanout = 1; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux30~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { UnidadeControle:UC|WideOr8~4 Multiplex2bit:MuxSrcB|Mux30~2 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 3.356 ns Ula32:ULA\|Mux62~0 5 COMB LCCOMB_X41_Y31_N20 2 " "Info: 5: + IC(0.464 ns) + CELL(0.438 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y31_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux62~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { Multiplex2bit:MuxSrcB|Mux30~2 Ula32:ULA|Mux62~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.438 ns) 4.486 ns Ula32:ULA\|carry_temp\[1\]~30 6 COMB LCCOMB_X44_Y31_N6 3 " "Info: 6: + IC(0.692 ns) + CELL(0.438 ns) = 4.486 ns; Loc. = LCCOMB_X44_Y31_N6; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { Ula32:ULA|Mux62~0 Ula32:ULA|carry_temp[1]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 4.895 ns Ula32:ULA\|carry_temp\[3\]~31 7 COMB LCCOMB_X44_Y31_N0 1 " "Info: 7: + IC(0.259 ns) + CELL(0.150 ns) = 4.895 ns; Loc. = LCCOMB_X44_Y31_N0; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ULA|carry_temp[1]~30 Ula32:ULA|carry_temp[3]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.297 ns Ula32:ULA\|carry_temp\[3\]~58 8 COMB LCCOMB_X44_Y31_N10 3 " "Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 5.297 ns; Loc. = LCCOMB_X44_Y31_N10; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~58 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 5.711 ns Ula32:ULA\|carry_temp\[5\]~32 9 COMB LCCOMB_X44_Y31_N18 1 " "Info: 9: + IC(0.264 ns) + CELL(0.150 ns) = 5.711 ns; Loc. = LCCOMB_X44_Y31_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[3]~58 Ula32:ULA|carry_temp[5]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 6.104 ns Ula32:ULA\|carry_temp\[5\]~59 10 COMB LCCOMB_X44_Y31_N28 3 " "Info: 10: + IC(0.243 ns) + CELL(0.150 ns) = 6.104 ns; Loc. = LCCOMB_X44_Y31_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~59 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 6.516 ns Ula32:ULA\|carry_temp\[6\]~60 11 COMB LCCOMB_X44_Y31_N14 2 " "Info: 11: + IC(0.262 ns) + CELL(0.150 ns) = 6.516 ns; Loc. = LCCOMB_X44_Y31_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:ULA|carry_temp[5]~59 Ula32:ULA|carry_temp[6]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 7.062 ns Ula32:ULA\|carry_temp\[7\]~34 12 COMB LCCOMB_X44_Y31_N22 3 " "Info: 12: + IC(0.271 ns) + CELL(0.275 ns) = 7.062 ns; Loc. = LCCOMB_X44_Y31_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:ULA|carry_temp[6]~60 Ula32:ULA|carry_temp[7]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.150 ns) 7.955 ns Ula32:ULA\|carry_temp\[8\]~35 13 COMB LCCOMB_X43_Y30_N26 2 " "Info: 13: + IC(0.743 ns) + CELL(0.150 ns) = 7.955 ns; Loc. = LCCOMB_X43_Y30_N26; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Ula32:ULA|carry_temp[7]~34 Ula32:ULA|carry_temp[8]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 8.654 ns Ula32:ULA\|carry_temp\[9\]~36 14 COMB LCCOMB_X43_Y30_N2 3 " "Info: 14: + IC(0.279 ns) + CELL(0.420 ns) = 8.654 ns; Loc. = LCCOMB_X43_Y30_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { Ula32:ULA|carry_temp[8]~35 Ula32:ULA|carry_temp[9]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 9.077 ns Ula32:ULA\|carry_temp\[10\]~62 15 COMB LCCOMB_X43_Y30_N20 2 " "Info: 15: + IC(0.273 ns) + CELL(0.150 ns) = 9.077 ns; Loc. = LCCOMB_X43_Y30_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:ULA|carry_temp[9]~36 Ula32:ULA|carry_temp[10]~62 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 9.614 ns Ula32:ULA\|carry_temp\[11\]~38 16 COMB LCCOMB_X43_Y30_N28 3 " "Info: 16: + IC(0.262 ns) + CELL(0.275 ns) = 9.614 ns; Loc. = LCCOMB_X43_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[10]~62 Ula32:ULA|carry_temp[11]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 10.037 ns Ula32:ULA\|carry_temp\[12\]~63 17 COMB LCCOMB_X43_Y30_N6 2 " "Info: 17: + IC(0.273 ns) + CELL(0.150 ns) = 10.037 ns; Loc. = LCCOMB_X43_Y30_N6; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:ULA|carry_temp[11]~38 Ula32:ULA|carry_temp[12]~63 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.150 ns) 10.920 ns Ula32:ULA\|carry_temp\[13\]~40 18 COMB LCCOMB_X43_Y29_N0 3 " "Info: 18: + IC(0.733 ns) + CELL(0.150 ns) = 10.920 ns; Loc. = LCCOMB_X43_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { Ula32:ULA|carry_temp[12]~63 Ula32:ULA|carry_temp[13]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 11.332 ns Ula32:ULA\|carry_temp\[14\]~64 19 COMB LCCOMB_X43_Y29_N8 2 " "Info: 19: + IC(0.262 ns) + CELL(0.150 ns) = 11.332 ns; Loc. = LCCOMB_X43_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:ULA|carry_temp[13]~40 Ula32:ULA|carry_temp[14]~64 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 11.878 ns Ula32:ULA\|carry_temp\[15\]~42 20 COMB LCCOMB_X43_Y29_N28 3 " "Info: 20: + IC(0.271 ns) + CELL(0.275 ns) = 11.878 ns; Loc. = LCCOMB_X43_Y29_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:ULA|carry_temp[14]~64 Ula32:ULA|carry_temp[15]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 12.284 ns Ula32:ULA\|carry_temp\[16\]~65 21 COMB LCCOMB_X43_Y29_N26 2 " "Info: 21: + IC(0.256 ns) + CELL(0.150 ns) = 12.284 ns; Loc. = LCCOMB_X43_Y29_N26; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[16]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 12.963 ns Ula32:ULA\|carry_temp\[17\]~44 22 COMB LCCOMB_X43_Y29_N18 3 " "Info: 22: + IC(0.259 ns) + CELL(0.420 ns) = 12.963 ns; Loc. = LCCOMB_X43_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Ula32:ULA|carry_temp[16]~65 Ula32:ULA|carry_temp[17]~44 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 13.377 ns Ula32:ULA\|carry_temp\[18\]~66 23 COMB LCCOMB_X43_Y29_N4 2 " "Info: 23: + IC(0.264 ns) + CELL(0.150 ns) = 13.377 ns; Loc. = LCCOMB_X43_Y29_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[17]~44 Ula32:ULA|carry_temp[18]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 13.921 ns Ula32:ULA\|carry_temp\[19\]~46 24 COMB LCCOMB_X43_Y29_N24 3 " "Info: 24: + IC(0.269 ns) + CELL(0.275 ns) = 13.921 ns; Loc. = LCCOMB_X43_Y29_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:ULA|carry_temp[18]~66 Ula32:ULA|carry_temp[19]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 14.459 ns Ula32:ULA\|carry_temp\[20\]~67 25 COMB LCCOMB_X43_Y29_N14 2 " "Info: 25: + IC(0.263 ns) + CELL(0.275 ns) = 14.459 ns; Loc. = LCCOMB_X43_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:ULA|carry_temp[19]~46 Ula32:ULA|carry_temp[20]~67 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 15.002 ns Ula32:ULA\|carry_temp\[21\]~48 26 COMB LCCOMB_X43_Y29_N22 3 " "Info: 26: + IC(0.268 ns) + CELL(0.275 ns) = 15.002 ns; Loc. = LCCOMB_X43_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:ULA|carry_temp[20]~67 Ula32:ULA|carry_temp[21]~48 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.150 ns) 15.618 ns Ula32:ULA\|carry_temp\[22\]~49 27 COMB LCCOMB_X44_Y29_N24 2 " "Info: 27: + IC(0.466 ns) + CELL(0.150 ns) = 15.618 ns; Loc. = LCCOMB_X44_Y29_N24; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Ula32:ULA|carry_temp[21]~48 Ula32:ULA|carry_temp[22]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 16.149 ns Ula32:ULA\|carry_temp\[23\]~50 28 COMB LCCOMB_X44_Y29_N0 3 " "Info: 28: + IC(0.256 ns) + CELL(0.275 ns) = 16.149 ns; Loc. = LCCOMB_X44_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Ula32:ULA|carry_temp[22]~49 Ula32:ULA|carry_temp[23]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 16.568 ns Ula32:ULA\|carry_temp\[24\]~69 29 COMB LCCOMB_X44_Y29_N14 2 " "Info: 29: + IC(0.269 ns) + CELL(0.150 ns) = 16.568 ns; Loc. = LCCOMB_X44_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:ULA|carry_temp[23]~50 Ula32:ULA|carry_temp[24]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.275 ns) 17.118 ns Ula32:ULA\|carry_temp\[25\]~52 30 COMB LCCOMB_X44_Y29_N26 3 " "Info: 30: + IC(0.275 ns) + CELL(0.275 ns) = 17.118 ns; Loc. = LCCOMB_X44_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[25]~52 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 18.020 ns Ula32:ULA\|carry_temp\[26\]~70 31 COMB LCCOMB_X44_Y28_N14 2 " "Info: 31: + IC(0.752 ns) + CELL(0.150 ns) = 18.020 ns; Loc. = LCCOMB_X44_Y28_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { Ula32:ULA|carry_temp[25]~52 Ula32:ULA|carry_temp[26]~70 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 18.554 ns Ula32:ULA\|carry_temp\[27\]~54 32 COMB LCCOMB_X44_Y28_N30 3 " "Info: 32: + IC(0.259 ns) + CELL(0.275 ns) = 18.554 ns; Loc. = LCCOMB_X44_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ULA|carry_temp[26]~70 Ula32:ULA|carry_temp[27]~54 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.150 ns) 19.140 ns Ula32:ULA\|carry_temp\[28\]~71 33 COMB LCCOMB_X43_Y28_N14 2 " "Info: 33: + IC(0.436 ns) + CELL(0.150 ns) = 19.140 ns; Loc. = LCCOMB_X43_Y28_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[28\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Ula32:ULA|carry_temp[27]~54 Ula32:ULA|carry_temp[28]~71 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 19.677 ns Ula32:ULA\|carry_temp\[29\]~56 34 COMB LCCOMB_X43_Y28_N12 2 " "Info: 34: + IC(0.262 ns) + CELL(0.275 ns) = 19.677 ns; Loc. = LCCOMB_X43_Y28_N12; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[28]~71 Ula32:ULA|carry_temp[29]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 20.084 ns Ula32:ULA\|carry_temp\[30\]~57 35 COMB LCCOMB_X43_Y28_N10 1 " "Info: 35: + IC(0.257 ns) + CELL(0.150 ns) = 20.084 ns; Loc. = LCCOMB_X43_Y28_N10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[30\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[29]~56 Ula32:ULA|carry_temp[30]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 20.490 ns Ula32:ULA\|soma_temp\[31\] 36 COMB LCCOMB_X43_Y28_N28 1 " "Info: 36: + IC(0.256 ns) + CELL(0.150 ns) = 20.490 ns; Loc. = LCCOMB_X43_Y28_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:ULA|carry_temp[30]~57 Ula32:ULA|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 20.882 ns Registrador:RegPC\|Saida\[31\]~31 37 COMB LCCOMB_X43_Y28_N22 4 " "Info: 37: + IC(0.242 ns) + CELL(0.150 ns) = 20.882 ns; Loc. = LCCOMB_X43_Y28_N22; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[31\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.150 ns) 21.472 ns g1~2 38 COMB LCCOMB_X44_Y28_N10 2 " "Info: 38: + IC(0.440 ns) + CELL(0.150 ns) = 21.472 ns; Loc. = LCCOMB_X44_Y28_N10; Fanout = 2; COMB Node = 'g1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Registrador:RegPC|Saida[31]~31 g1~2 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 21.877 ns g2 39 COMB LCCOMB_X44_Y28_N26 28 " "Info: 39: + IC(0.255 ns) + CELL(0.150 ns) = 21.877 ns; Loc. = LCCOMB_X44_Y28_N26; Fanout = 28; COMB Node = 'g2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { g1~2 g2 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.660 ns) 23.308 ns Registrador:RegPC\|Saida\[4\] 40 REG LCFF_X45_Y30_N1 3 " "Info: 40: + IC(0.771 ns) + CELL(0.660 ns) = 23.308 ns; Loc. = LCFF_X45_Y30_N1; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { g2 Registrador:RegPC|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.240 ns ( 39.64 % ) " "Info: Total cell delay = 9.240 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.068 ns ( 60.36 % ) " "Info: Total interconnect delay = 14.068 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.308 ns" { UnidadeControle:UC|state.WAIT UnidadeControle:UC|WideOr8~2 UnidadeControle:UC|WideOr8~4 Multiplex2bit:MuxSrcB|Mux30~2 Ula32:ULA|Mux62~0 Ula32:ULA|carry_temp[1]~30 Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~58 Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~59 Ula32:ULA|carry_temp[6]~60 Ula32:ULA|carry_temp[7]~34 Ula32:ULA|carry_temp[8]~35 Ula32:ULA|carry_temp[9]~36 Ula32:ULA|carry_temp[10]~62 Ula32:ULA|carry_temp[11]~38 Ula32:ULA|carry_temp[12]~63 Ula32:ULA|carry_temp[13]~40 Ula32:ULA|carry_temp[14]~64 Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[16]~65 Ula32:ULA|carry_temp[17]~44 Ula32:ULA|carry_temp[18]~66 Ula32:ULA|carry_temp[19]~46 Ula32:ULA|carry_temp[20]~67 Ula32:ULA|carry_temp[21]~48 Ula32:ULA|carry_temp[22]~49 Ula32:ULA|carry_temp[23]~50 Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[25]~52 Ula32:ULA|carry_temp[26]~70 Ula32:ULA|carry_temp[27]~54 Ula32:ULA|carry_temp[28]~71 Ula32:ULA|carry_temp[29]~56 Ula32:ULA|carry_temp[30]~57 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 g1~2 g2 Registrador:RegPC|Saida[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.308 ns" { UnidadeControle:UC|state.WAIT {} UnidadeControle:UC|WideOr8~2 {} UnidadeControle:UC|WideOr8~4 {} Multiplex2bit:MuxSrcB|Mux30~2 {} Ula32:ULA|Mux62~0 {} Ula32:ULA|carry_temp[1]~30 {} Ula32:ULA|carry_temp[3]~31 {} Ula32:ULA|carry_temp[3]~58 {} Ula32:ULA|carry_temp[5]~32 {} Ula32:ULA|carry_temp[5]~59 {} Ula32:ULA|carry_temp[6]~60 {} Ula32:ULA|carry_temp[7]~34 {} Ula32:ULA|carry_temp[8]~35 {} Ula32:ULA|carry_temp[9]~36 {} Ula32:ULA|carry_temp[10]~62 {} Ula32:ULA|carry_temp[11]~38 {} Ula32:ULA|carry_temp[12]~63 {} Ula32:ULA|carry_temp[13]~40 {} Ula32:ULA|carry_temp[14]~64 {} Ula32:ULA|carry_temp[15]~42 {} Ula32:ULA|carry_temp[16]~65 {} Ula32:ULA|carry_temp[17]~44 {} Ula32:ULA|carry_temp[18]~66 {} Ula32:ULA|carry_temp[19]~46 {} Ula32:ULA|carry_temp[20]~67 {} Ula32:ULA|carry_temp[21]~48 {} Ula32:ULA|carry_temp[22]~49 {} Ula32:ULA|carry_temp[23]~50 {} Ula32:ULA|carry_temp[24]~69 {} Ula32:ULA|carry_temp[25]~52 {} Ula32:ULA|carry_temp[26]~70 {} Ula32:ULA|carry_temp[27]~54 {} Ula32:ULA|carry_temp[28]~71 {} Ula32:ULA|carry_temp[29]~56 {} Ula32:ULA|carry_temp[30]~57 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~31 {} g1~2 {} g2 {} Registrador:RegPC|Saida[4] {} } { 0.000ns 0.516ns 0.265ns 0.709ns 0.464ns 0.692ns 0.259ns 0.252ns 0.264ns 0.243ns 0.262ns 0.271ns 0.743ns 0.279ns 0.273ns 0.262ns 0.273ns 0.733ns 0.262ns 0.271ns 0.256ns 0.259ns 0.264ns 0.269ns 0.263ns 0.268ns 0.466ns 0.256ns 0.269ns 0.275ns 0.752ns 0.259ns 0.436ns 0.262ns 0.257ns 0.256ns 0.242ns 0.440ns 0.255ns 0.771ns } { 0.000ns 0.398ns 0.416ns 0.150ns 0.438ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.420ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.420ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.893 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1304 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1304; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.537 ns) 2.893 ns Registrador:RegPC\|Saida\[4\] 3 REG LCFF_X45_Y30_N1 3 " "Info: 3: + IC(1.253 ns) + CELL(0.537 ns) = 2.893 ns; Loc. = LCFF_X45_Y30_N1; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { clock~clkctrl Registrador:RegPC|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.75 % ) " "Info: Total cell delay = 1.526 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 47.25 % ) " "Info: Total interconnect delay = 1.367 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { clock clock~clkctrl Registrador:RegPC|Saida[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[4] {} } { 0.000ns 0.000ns 0.114ns 1.253ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.884 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1304 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1304; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.537 ns) 2.884 ns UnidadeControle:UC\|state.WAIT 3 REG LCFF_X41_Y31_N19 5 " "Info: 3: + IC(1.244 ns) + CELL(0.537 ns) = 2.884 ns; Loc. = LCFF_X41_Y31_N19; Fanout = 5; REG Node = 'UnidadeControle:UC\|state.WAIT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { clock~clkctrl UnidadeControle:UC|state.WAIT } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.91 % ) " "Info: Total cell delay = 1.526 ns ( 52.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.358 ns ( 47.09 % ) " "Info: Total interconnect delay = 1.358 ns ( 47.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clock clock~clkctrl UnidadeControle:UC|state.WAIT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.WAIT {} } { 0.000ns 0.000ns 0.114ns 1.244ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { clock clock~clkctrl Registrador:RegPC|Saida[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[4] {} } { 0.000ns 0.000ns 0.114ns 1.253ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clock clock~clkctrl UnidadeControle:UC|state.WAIT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.WAIT {} } { 0.000ns 0.000ns 0.114ns 1.244ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 29 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.308 ns" { UnidadeControle:UC|state.WAIT UnidadeControle:UC|WideOr8~2 UnidadeControle:UC|WideOr8~4 Multiplex2bit:MuxSrcB|Mux30~2 Ula32:ULA|Mux62~0 Ula32:ULA|carry_temp[1]~30 Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~58 Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~59 Ula32:ULA|carry_temp[6]~60 Ula32:ULA|carry_temp[7]~34 Ula32:ULA|carry_temp[8]~35 Ula32:ULA|carry_temp[9]~36 Ula32:ULA|carry_temp[10]~62 Ula32:ULA|carry_temp[11]~38 Ula32:ULA|carry_temp[12]~63 Ula32:ULA|carry_temp[13]~40 Ula32:ULA|carry_temp[14]~64 Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[16]~65 Ula32:ULA|carry_temp[17]~44 Ula32:ULA|carry_temp[18]~66 Ula32:ULA|carry_temp[19]~46 Ula32:ULA|carry_temp[20]~67 Ula32:ULA|carry_temp[21]~48 Ula32:ULA|carry_temp[22]~49 Ula32:ULA|carry_temp[23]~50 Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[25]~52 Ula32:ULA|carry_temp[26]~70 Ula32:ULA|carry_temp[27]~54 Ula32:ULA|carry_temp[28]~71 Ula32:ULA|carry_temp[29]~56 Ula32:ULA|carry_temp[30]~57 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 g1~2 g2 Registrador:RegPC|Saida[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.308 ns" { UnidadeControle:UC|state.WAIT {} UnidadeControle:UC|WideOr8~2 {} UnidadeControle:UC|WideOr8~4 {} Multiplex2bit:MuxSrcB|Mux30~2 {} Ula32:ULA|Mux62~0 {} Ula32:ULA|carry_temp[1]~30 {} Ula32:ULA|carry_temp[3]~31 {} Ula32:ULA|carry_temp[3]~58 {} Ula32:ULA|carry_temp[5]~32 {} Ula32:ULA|carry_temp[5]~59 {} Ula32:ULA|carry_temp[6]~60 {} Ula32:ULA|carry_temp[7]~34 {} Ula32:ULA|carry_temp[8]~35 {} Ula32:ULA|carry_temp[9]~36 {} Ula32:ULA|carry_temp[10]~62 {} Ula32:ULA|carry_temp[11]~38 {} Ula32:ULA|carry_temp[12]~63 {} Ula32:ULA|carry_temp[13]~40 {} Ula32:ULA|carry_temp[14]~64 {} Ula32:ULA|carry_temp[15]~42 {} Ula32:ULA|carry_temp[16]~65 {} Ula32:ULA|carry_temp[17]~44 {} Ula32:ULA|carry_temp[18]~66 {} Ula32:ULA|carry_temp[19]~46 {} Ula32:ULA|carry_temp[20]~67 {} Ula32:ULA|carry_temp[21]~48 {} Ula32:ULA|carry_temp[22]~49 {} Ula32:ULA|carry_temp[23]~50 {} Ula32:ULA|carry_temp[24]~69 {} Ula32:ULA|carry_temp[25]~52 {} Ula32:ULA|carry_temp[26]~70 {} Ula32:ULA|carry_temp[27]~54 {} Ula32:ULA|carry_temp[28]~71 {} Ula32:ULA|carry_temp[29]~56 {} Ula32:ULA|carry_temp[30]~57 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~31 {} g1~2 {} g2 {} Registrador:RegPC|Saida[4] {} } { 0.000ns 0.516ns 0.265ns 0.709ns 0.464ns 0.692ns 0.259ns 0.252ns 0.264ns 0.243ns 0.262ns 0.271ns 0.743ns 0.279ns 0.273ns 0.262ns 0.273ns 0.733ns 0.262ns 0.271ns 0.256ns 0.259ns 0.264ns 0.269ns 0.263ns 0.268ns 0.466ns 0.256ns 0.269ns 0.275ns 0.752ns 0.259ns 0.436ns 0.262ns 0.257ns 0.256ns 0.242ns 0.440ns 0.255ns 0.771ns } { 0.000ns 0.398ns 0.416ns 0.150ns 0.438ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.420ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.420ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { clock clock~clkctrl Registrador:RegPC|Saida[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[4] {} } { 0.000ns 0.000ns 0.114ns 1.253ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clock clock~clkctrl UnidadeControle:UC|state.WAIT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.WAIT {} } { 0.000ns 0.000ns 0.114ns 1.244ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Alu\[31\] Instr_Reg:RegInstrucao\|Instr25_21\[3\] 34.420 ns register " "Info: tco from clock \"clock\" to destination pin \"Alu\[31\]\" through register \"Instr_Reg:RegInstrucao\|Instr25_21\[3\]\" is 34.420 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.845 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1304 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1304; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.537 ns) 2.845 ns Instr_Reg:RegInstrucao\|Instr25_21\[3\] 3 REG LCFF_X45_Y40_N9 243 " "Info: 3: + IC(1.205 ns) + CELL(0.537 ns) = 2.845 ns; Loc. = LCFF_X45_Y40_N9; Fanout = 243; REG Node = 'Instr_Reg:RegInstrucao\|Instr25_21\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { clock~clkctrl Instr_Reg:RegInstrucao|Instr25_21[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.64 % ) " "Info: Total cell delay = 1.526 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 46.36 % ) " "Info: Total interconnect delay = 1.319 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl Instr_Reg:RegInstrucao|Instr25_21[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:RegInstrucao|Instr25_21[3] {} } { 0.000ns 0.000ns 0.114ns 1.205ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.325 ns + Longest register pin " "Info: + Longest register to pin delay is 31.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:RegInstrucao\|Instr25_21\[3\] 1 REG LCFF_X45_Y40_N9 243 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y40_N9; Fanout = 243; REG Node = 'Instr_Reg:RegInstrucao\|Instr25_21\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:RegInstrucao|Instr25_21[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.150 ns) 2.219 ns Multiplex:MuxSrcA\|f\[2\]~59 2 COMB LCCOMB_X35_Y35_N26 1 " "Info: 2: + IC(2.069 ns) + CELL(0.150 ns) = 2.219 ns; Loc. = LCCOMB_X35_Y35_N26; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[2\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { Instr_Reg:RegInstrucao|Instr25_21[3] Multiplex:MuxSrcA|f[2]~59 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.150 ns) 4.595 ns Multiplex:MuxSrcA\|f\[2\]~60 3 COMB LCCOMB_X43_Y34_N0 1 " "Info: 3: + IC(2.226 ns) + CELL(0.150 ns) = 4.595 ns; Loc. = LCCOMB_X43_Y34_N0; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[2\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { Multiplex:MuxSrcA|f[2]~59 Multiplex:MuxSrcA|f[2]~60 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.150 ns) 5.501 ns Multiplex:MuxSrcA\|f\[2\]~61 4 COMB LCCOMB_X42_Y35_N8 1 " "Info: 4: + IC(0.756 ns) + CELL(0.150 ns) = 5.501 ns; Loc. = LCCOMB_X42_Y35_N8; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[2\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Multiplex:MuxSrcA|f[2]~60 Multiplex:MuxSrcA|f[2]~61 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.271 ns) 6.024 ns Multiplex:MuxSrcA\|f\[2\]~64 5 COMB LCCOMB_X42_Y35_N26 1 " "Info: 5: + IC(0.252 ns) + CELL(0.271 ns) = 6.024 ns; Loc. = LCCOMB_X42_Y35_N26; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[2\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Multiplex:MuxSrcA|f[2]~61 Multiplex:MuxSrcA|f[2]~64 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.275 ns) 7.517 ns Multiplex:MuxSrcA\|f\[2\]~65 6 COMB LCCOMB_X47_Y31_N12 1 " "Info: 6: + IC(1.218 ns) + CELL(0.275 ns) = 7.517 ns; Loc. = LCCOMB_X47_Y31_N12; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[2\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { Multiplex:MuxSrcA|f[2]~64 Multiplex:MuxSrcA|f[2]~65 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.149 ns) 8.353 ns Multiplex:MuxSrcA\|f\[2\]~66 7 COMB LCCOMB_X43_Y31_N24 4 " "Info: 7: + IC(0.687 ns) + CELL(0.149 ns) = 8.353 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 4; COMB Node = 'Multiplex:MuxSrcA\|f\[2\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { Multiplex:MuxSrcA|f[2]~65 Multiplex:MuxSrcA|f[2]~66 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.420 ns) 9.235 ns Ula32:ULA\|carry_temp\[3\]~31 8 COMB LCCOMB_X44_Y31_N0 1 " "Info: 8: + IC(0.462 ns) + CELL(0.420 ns) = 9.235 ns; Loc. = LCCOMB_X44_Y31_N0; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { Multiplex:MuxSrcA|f[2]~66 Ula32:ULA|carry_temp[3]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.637 ns Ula32:ULA\|carry_temp\[3\]~58 9 COMB LCCOMB_X44_Y31_N10 3 " "Info: 9: + IC(0.252 ns) + CELL(0.150 ns) = 9.637 ns; Loc. = LCCOMB_X44_Y31_N10; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~58 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 10.051 ns Ula32:ULA\|carry_temp\[5\]~32 10 COMB LCCOMB_X44_Y31_N18 1 " "Info: 10: + IC(0.264 ns) + CELL(0.150 ns) = 10.051 ns; Loc. = LCCOMB_X44_Y31_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[3]~58 Ula32:ULA|carry_temp[5]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 10.444 ns Ula32:ULA\|carry_temp\[5\]~59 11 COMB LCCOMB_X44_Y31_N28 3 " "Info: 11: + IC(0.243 ns) + CELL(0.150 ns) = 10.444 ns; Loc. = LCCOMB_X44_Y31_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~59 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 10.856 ns Ula32:ULA\|carry_temp\[6\]~60 12 COMB LCCOMB_X44_Y31_N14 2 " "Info: 12: + IC(0.262 ns) + CELL(0.150 ns) = 10.856 ns; Loc. = LCCOMB_X44_Y31_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:ULA|carry_temp[5]~59 Ula32:ULA|carry_temp[6]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 11.402 ns Ula32:ULA\|carry_temp\[7\]~34 13 COMB LCCOMB_X44_Y31_N22 3 " "Info: 13: + IC(0.271 ns) + CELL(0.275 ns) = 11.402 ns; Loc. = LCCOMB_X44_Y31_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:ULA|carry_temp[6]~60 Ula32:ULA|carry_temp[7]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.150 ns) 12.295 ns Ula32:ULA\|carry_temp\[8\]~35 14 COMB LCCOMB_X43_Y30_N26 2 " "Info: 14: + IC(0.743 ns) + CELL(0.150 ns) = 12.295 ns; Loc. = LCCOMB_X43_Y30_N26; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Ula32:ULA|carry_temp[7]~34 Ula32:ULA|carry_temp[8]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 12.994 ns Ula32:ULA\|carry_temp\[9\]~36 15 COMB LCCOMB_X43_Y30_N2 3 " "Info: 15: + IC(0.279 ns) + CELL(0.420 ns) = 12.994 ns; Loc. = LCCOMB_X43_Y30_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { Ula32:ULA|carry_temp[8]~35 Ula32:ULA|carry_temp[9]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 13.417 ns Ula32:ULA\|carry_temp\[10\]~62 16 COMB LCCOMB_X43_Y30_N20 2 " "Info: 16: + IC(0.273 ns) + CELL(0.150 ns) = 13.417 ns; Loc. = LCCOMB_X43_Y30_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:ULA|carry_temp[9]~36 Ula32:ULA|carry_temp[10]~62 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 13.954 ns Ula32:ULA\|carry_temp\[11\]~38 17 COMB LCCOMB_X43_Y30_N28 3 " "Info: 17: + IC(0.262 ns) + CELL(0.275 ns) = 13.954 ns; Loc. = LCCOMB_X43_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[10]~62 Ula32:ULA|carry_temp[11]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 14.377 ns Ula32:ULA\|carry_temp\[12\]~63 18 COMB LCCOMB_X43_Y30_N6 2 " "Info: 18: + IC(0.273 ns) + CELL(0.150 ns) = 14.377 ns; Loc. = LCCOMB_X43_Y30_N6; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:ULA|carry_temp[11]~38 Ula32:ULA|carry_temp[12]~63 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.150 ns) 15.260 ns Ula32:ULA\|carry_temp\[13\]~40 19 COMB LCCOMB_X43_Y29_N0 3 " "Info: 19: + IC(0.733 ns) + CELL(0.150 ns) = 15.260 ns; Loc. = LCCOMB_X43_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { Ula32:ULA|carry_temp[12]~63 Ula32:ULA|carry_temp[13]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 15.672 ns Ula32:ULA\|carry_temp\[14\]~64 20 COMB LCCOMB_X43_Y29_N8 2 " "Info: 20: + IC(0.262 ns) + CELL(0.150 ns) = 15.672 ns; Loc. = LCCOMB_X43_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:ULA|carry_temp[13]~40 Ula32:ULA|carry_temp[14]~64 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 16.218 ns Ula32:ULA\|carry_temp\[15\]~42 21 COMB LCCOMB_X43_Y29_N28 3 " "Info: 21: + IC(0.271 ns) + CELL(0.275 ns) = 16.218 ns; Loc. = LCCOMB_X43_Y29_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:ULA|carry_temp[14]~64 Ula32:ULA|carry_temp[15]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 16.624 ns Ula32:ULA\|carry_temp\[16\]~65 22 COMB LCCOMB_X43_Y29_N26 2 " "Info: 22: + IC(0.256 ns) + CELL(0.150 ns) = 16.624 ns; Loc. = LCCOMB_X43_Y29_N26; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[16]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 17.303 ns Ula32:ULA\|carry_temp\[17\]~44 23 COMB LCCOMB_X43_Y29_N18 3 " "Info: 23: + IC(0.259 ns) + CELL(0.420 ns) = 17.303 ns; Loc. = LCCOMB_X43_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Ula32:ULA|carry_temp[16]~65 Ula32:ULA|carry_temp[17]~44 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 17.717 ns Ula32:ULA\|carry_temp\[18\]~66 24 COMB LCCOMB_X43_Y29_N4 2 " "Info: 24: + IC(0.264 ns) + CELL(0.150 ns) = 17.717 ns; Loc. = LCCOMB_X43_Y29_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[17]~44 Ula32:ULA|carry_temp[18]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 18.261 ns Ula32:ULA\|carry_temp\[19\]~46 25 COMB LCCOMB_X43_Y29_N24 3 " "Info: 25: + IC(0.269 ns) + CELL(0.275 ns) = 18.261 ns; Loc. = LCCOMB_X43_Y29_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:ULA|carry_temp[18]~66 Ula32:ULA|carry_temp[19]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 18.799 ns Ula32:ULA\|carry_temp\[20\]~67 26 COMB LCCOMB_X43_Y29_N14 2 " "Info: 26: + IC(0.263 ns) + CELL(0.275 ns) = 18.799 ns; Loc. = LCCOMB_X43_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:ULA|carry_temp[19]~46 Ula32:ULA|carry_temp[20]~67 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 19.342 ns Ula32:ULA\|carry_temp\[21\]~48 27 COMB LCCOMB_X43_Y29_N22 3 " "Info: 27: + IC(0.268 ns) + CELL(0.275 ns) = 19.342 ns; Loc. = LCCOMB_X43_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:ULA|carry_temp[20]~67 Ula32:ULA|carry_temp[21]~48 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.150 ns) 19.958 ns Ula32:ULA\|carry_temp\[22\]~49 28 COMB LCCOMB_X44_Y29_N24 2 " "Info: 28: + IC(0.466 ns) + CELL(0.150 ns) = 19.958 ns; Loc. = LCCOMB_X44_Y29_N24; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Ula32:ULA|carry_temp[21]~48 Ula32:ULA|carry_temp[22]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 20.489 ns Ula32:ULA\|carry_temp\[23\]~50 29 COMB LCCOMB_X44_Y29_N0 3 " "Info: 29: + IC(0.256 ns) + CELL(0.275 ns) = 20.489 ns; Loc. = LCCOMB_X44_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Ula32:ULA|carry_temp[22]~49 Ula32:ULA|carry_temp[23]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 20.908 ns Ula32:ULA\|carry_temp\[24\]~69 30 COMB LCCOMB_X44_Y29_N14 2 " "Info: 30: + IC(0.269 ns) + CELL(0.150 ns) = 20.908 ns; Loc. = LCCOMB_X44_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:ULA|carry_temp[23]~50 Ula32:ULA|carry_temp[24]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.275 ns) 21.458 ns Ula32:ULA\|carry_temp\[25\]~52 31 COMB LCCOMB_X44_Y29_N26 3 " "Info: 31: + IC(0.275 ns) + CELL(0.275 ns) = 21.458 ns; Loc. = LCCOMB_X44_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[25]~52 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 22.360 ns Ula32:ULA\|carry_temp\[26\]~70 32 COMB LCCOMB_X44_Y28_N14 2 " "Info: 32: + IC(0.752 ns) + CELL(0.150 ns) = 22.360 ns; Loc. = LCCOMB_X44_Y28_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { Ula32:ULA|carry_temp[25]~52 Ula32:ULA|carry_temp[26]~70 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 22.894 ns Ula32:ULA\|carry_temp\[27\]~54 33 COMB LCCOMB_X44_Y28_N30 3 " "Info: 33: + IC(0.259 ns) + CELL(0.275 ns) = 22.894 ns; Loc. = LCCOMB_X44_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ULA|carry_temp[26]~70 Ula32:ULA|carry_temp[27]~54 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.150 ns) 23.480 ns Ula32:ULA\|carry_temp\[28\]~71 34 COMB LCCOMB_X43_Y28_N14 2 " "Info: 34: + IC(0.436 ns) + CELL(0.150 ns) = 23.480 ns; Loc. = LCCOMB_X43_Y28_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[28\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Ula32:ULA|carry_temp[27]~54 Ula32:ULA|carry_temp[28]~71 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 24.017 ns Ula32:ULA\|carry_temp\[29\]~56 35 COMB LCCOMB_X43_Y28_N12 2 " "Info: 35: + IC(0.262 ns) + CELL(0.275 ns) = 24.017 ns; Loc. = LCCOMB_X43_Y28_N12; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[28]~71 Ula32:ULA|carry_temp[29]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 24.424 ns Ula32:ULA\|carry_temp\[30\]~57 36 COMB LCCOMB_X43_Y28_N10 1 " "Info: 36: + IC(0.257 ns) + CELL(0.150 ns) = 24.424 ns; Loc. = LCCOMB_X43_Y28_N10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[30\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[29]~56 Ula32:ULA|carry_temp[30]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 24.830 ns Ula32:ULA\|soma_temp\[31\] 37 COMB LCCOMB_X43_Y28_N28 1 " "Info: 37: + IC(0.256 ns) + CELL(0.150 ns) = 24.830 ns; Loc. = LCCOMB_X43_Y28_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:ULA|carry_temp[30]~57 Ula32:ULA|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 25.222 ns Registrador:RegPC\|Saida\[31\]~31 38 COMB LCCOMB_X43_Y28_N22 4 " "Info: 38: + IC(0.242 ns) + CELL(0.150 ns) = 25.222 ns; Loc. = LCCOMB_X43_Y28_N22; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[31\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(2.788 ns) 31.325 ns Alu\[31\] 39 PIN PIN_AF17 0 " "Info: 39: + IC(3.315 ns) + CELL(2.788 ns) = 31.325 ns; Loc. = PIN_AF17; Fanout = 0; PIN Node = 'Alu\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { Registrador:RegPC|Saida[31]~31 Alu[31] } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.643 ns ( 33.98 % ) " "Info: Total cell delay = 10.643 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.682 ns ( 66.02 % ) " "Info: Total interconnect delay = 20.682 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.325 ns" { Instr_Reg:RegInstrucao|Instr25_21[3] Multiplex:MuxSrcA|f[2]~59 Multiplex:MuxSrcA|f[2]~60 Multiplex:MuxSrcA|f[2]~61 Multiplex:MuxSrcA|f[2]~64 Multiplex:MuxSrcA|f[2]~65 Multiplex:MuxSrcA|f[2]~66 Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~58 Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~59 Ula32:ULA|carry_temp[6]~60 Ula32:ULA|carry_temp[7]~34 Ula32:ULA|carry_temp[8]~35 Ula32:ULA|carry_temp[9]~36 Ula32:ULA|carry_temp[10]~62 Ula32:ULA|carry_temp[11]~38 Ula32:ULA|carry_temp[12]~63 Ula32:ULA|carry_temp[13]~40 Ula32:ULA|carry_temp[14]~64 Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[16]~65 Ula32:ULA|carry_temp[17]~44 Ula32:ULA|carry_temp[18]~66 Ula32:ULA|carry_temp[19]~46 Ula32:ULA|carry_temp[20]~67 Ula32:ULA|carry_temp[21]~48 Ula32:ULA|carry_temp[22]~49 Ula32:ULA|carry_temp[23]~50 Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[25]~52 Ula32:ULA|carry_temp[26]~70 Ula32:ULA|carry_temp[27]~54 Ula32:ULA|carry_temp[28]~71 Ula32:ULA|carry_temp[29]~56 Ula32:ULA|carry_temp[30]~57 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 Alu[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "31.325 ns" { Instr_Reg:RegInstrucao|Instr25_21[3] {} Multiplex:MuxSrcA|f[2]~59 {} Multiplex:MuxSrcA|f[2]~60 {} Multiplex:MuxSrcA|f[2]~61 {} Multiplex:MuxSrcA|f[2]~64 {} Multiplex:MuxSrcA|f[2]~65 {} Multiplex:MuxSrcA|f[2]~66 {} Ula32:ULA|carry_temp[3]~31 {} Ula32:ULA|carry_temp[3]~58 {} Ula32:ULA|carry_temp[5]~32 {} Ula32:ULA|carry_temp[5]~59 {} Ula32:ULA|carry_temp[6]~60 {} Ula32:ULA|carry_temp[7]~34 {} Ula32:ULA|carry_temp[8]~35 {} Ula32:ULA|carry_temp[9]~36 {} Ula32:ULA|carry_temp[10]~62 {} Ula32:ULA|carry_temp[11]~38 {} Ula32:ULA|carry_temp[12]~63 {} Ula32:ULA|carry_temp[13]~40 {} Ula32:ULA|carry_temp[14]~64 {} Ula32:ULA|carry_temp[15]~42 {} Ula32:ULA|carry_temp[16]~65 {} Ula32:ULA|carry_temp[17]~44 {} Ula32:ULA|carry_temp[18]~66 {} Ula32:ULA|carry_temp[19]~46 {} Ula32:ULA|carry_temp[20]~67 {} Ula32:ULA|carry_temp[21]~48 {} Ula32:ULA|carry_temp[22]~49 {} Ula32:ULA|carry_temp[23]~50 {} Ula32:ULA|carry_temp[24]~69 {} Ula32:ULA|carry_temp[25]~52 {} Ula32:ULA|carry_temp[26]~70 {} Ula32:ULA|carry_temp[27]~54 {} Ula32:ULA|carry_temp[28]~71 {} Ula32:ULA|carry_temp[29]~56 {} Ula32:ULA|carry_temp[30]~57 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~31 {} Alu[31] {} } { 0.000ns 2.069ns 2.226ns 0.756ns 0.252ns 1.218ns 0.687ns 0.462ns 0.252ns 0.264ns 0.243ns 0.262ns 0.271ns 0.743ns 0.279ns 0.273ns 0.262ns 0.273ns 0.733ns 0.262ns 0.271ns 0.256ns 0.259ns 0.264ns 0.269ns 0.263ns 0.268ns 0.466ns 0.256ns 0.269ns 0.275ns 0.752ns 0.259ns 0.436ns 0.262ns 0.257ns 0.256ns 0.242ns 3.315ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.149ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.420ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.420ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl Instr_Reg:RegInstrucao|Instr25_21[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:RegInstrucao|Instr25_21[3] {} } { 0.000ns 0.000ns 0.114ns 1.205ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.325 ns" { Instr_Reg:RegInstrucao|Instr25_21[3] Multiplex:MuxSrcA|f[2]~59 Multiplex:MuxSrcA|f[2]~60 Multiplex:MuxSrcA|f[2]~61 Multiplex:MuxSrcA|f[2]~64 Multiplex:MuxSrcA|f[2]~65 Multiplex:MuxSrcA|f[2]~66 Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~58 Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~59 Ula32:ULA|carry_temp[6]~60 Ula32:ULA|carry_temp[7]~34 Ula32:ULA|carry_temp[8]~35 Ula32:ULA|carry_temp[9]~36 Ula32:ULA|carry_temp[10]~62 Ula32:ULA|carry_temp[11]~38 Ula32:ULA|carry_temp[12]~63 Ula32:ULA|carry_temp[13]~40 Ula32:ULA|carry_temp[14]~64 Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[16]~65 Ula32:ULA|carry_temp[17]~44 Ula32:ULA|carry_temp[18]~66 Ula32:ULA|carry_temp[19]~46 Ula32:ULA|carry_temp[20]~67 Ula32:ULA|carry_temp[21]~48 Ula32:ULA|carry_temp[22]~49 Ula32:ULA|carry_temp[23]~50 Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[25]~52 Ula32:ULA|carry_temp[26]~70 Ula32:ULA|carry_temp[27]~54 Ula32:ULA|carry_temp[28]~71 Ula32:ULA|carry_temp[29]~56 Ula32:ULA|carry_temp[30]~57 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 Alu[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "31.325 ns" { Instr_Reg:RegInstrucao|Instr25_21[3] {} Multiplex:MuxSrcA|f[2]~59 {} Multiplex:MuxSrcA|f[2]~60 {} Multiplex:MuxSrcA|f[2]~61 {} Multiplex:MuxSrcA|f[2]~64 {} Multiplex:MuxSrcA|f[2]~65 {} Multiplex:MuxSrcA|f[2]~66 {} Ula32:ULA|carry_temp[3]~31 {} Ula32:ULA|carry_temp[3]~58 {} Ula32:ULA|carry_temp[5]~32 {} Ula32:ULA|carry_temp[5]~59 {} Ula32:ULA|carry_temp[6]~60 {} Ula32:ULA|carry_temp[7]~34 {} Ula32:ULA|carry_temp[8]~35 {} Ula32:ULA|carry_temp[9]~36 {} Ula32:ULA|carry_temp[10]~62 {} Ula32:ULA|carry_temp[11]~38 {} Ula32:ULA|carry_temp[12]~63 {} Ula32:ULA|carry_temp[13]~40 {} Ula32:ULA|carry_temp[14]~64 {} Ula32:ULA|carry_temp[15]~42 {} Ula32:ULA|carry_temp[16]~65 {} Ula32:ULA|carry_temp[17]~44 {} Ula32:ULA|carry_temp[18]~66 {} Ula32:ULA|carry_temp[19]~46 {} Ula32:ULA|carry_temp[20]~67 {} Ula32:ULA|carry_temp[21]~48 {} Ula32:ULA|carry_temp[22]~49 {} Ula32:ULA|carry_temp[23]~50 {} Ula32:ULA|carry_temp[24]~69 {} Ula32:ULA|carry_temp[25]~52 {} Ula32:ULA|carry_temp[26]~70 {} Ula32:ULA|carry_temp[27]~54 {} Ula32:ULA|carry_temp[28]~71 {} Ula32:ULA|carry_temp[29]~56 {} Ula32:ULA|carry_temp[30]~57 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~31 {} Alu[31] {} } { 0.000ns 2.069ns 2.226ns 0.756ns 0.252ns 1.218ns 0.687ns 0.462ns 0.252ns 0.264ns 0.243ns 0.262ns 0.271ns 0.743ns 0.279ns 0.273ns 0.262ns 0.273ns 0.733ns 0.262ns 0.271ns 0.256ns 0.259ns 0.264ns 0.269ns 0.263ns 0.268ns 0.466ns 0.256ns 0.269ns 0.275ns 0.752ns 0.259ns 0.436ns 0.262ns 0.257ns 0.256ns 0.242ns 3.315ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.149ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.420ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.420ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 20:33:09 2018 " "Info: Processing ended: Mon Apr 16 20:33:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
