static T_1 F_1 ( T_2 V_1 )\r\n{\r\nT_2 V_2 = V_1 & V_3 ;\r\nswitch( V_1 & V_4 )\r\n{\r\ncase V_5 : return ( T_1 ) V_2 * 1000000000 ;\r\ncase V_6 : return ( T_1 ) V_2 * 1000000 ;\r\ncase V_7 : return ( T_1 ) V_2 * 1000 ;\r\ncase V_8 : return V_2 ;\r\n}\r\nreturn V_1 ;\r\n}\r\nT_3 F_2 ( T_4 * V_9 , int * V_10 , T_5 * * V_11 )\r\n{\r\nT_5 * V_12 ;\r\nT_6 V_13 ;\r\nT_7 V_14 ;\r\nT_8 * V_15 ;\r\nif ( ( V_13 = F_3 ( V_9 , V_10 ) ) == - 1 )\r\nreturn V_16 ;\r\nV_12 = ( T_5 * ) F_4 ( V_17 ) ;\r\nV_14 = F_5 ( V_13 ) ;\r\nswitch ( ( V_9 -> V_18 = F_6 ( V_9 , V_12 , V_14 ) ) )\r\n{\r\ncase V_19 :\r\nV_9 -> V_20 = V_21 ;\r\nbreak;\r\ncase V_22 :\r\nV_9 -> V_20 = V_23 ;\r\nbreak;\r\ncase V_24 :\r\nV_9 -> V_20 = V_25 ;\r\nF_7 ( V_12 ) ;\r\nV_12 = ( T_5 * ) F_4 ( V_26 ) ;\r\nV_14 = F_8 ( V_13 ) ;\r\nbreak;\r\ncase V_27 :\r\nV_9 -> V_20 = V_28 ;\r\nF_7 ( V_12 ) ;\r\nV_12 = ( T_5 * ) F_4 ( V_26 ) ;\r\nV_14 = F_8 ( V_13 ) ;\r\nbreak;\r\ndefault:\r\nF_7 ( V_12 ) ;\r\nreturn V_16 ;\r\n}\r\nif ( ( F_9 ( V_9 -> V_29 , 0 , V_30 , V_10 ) ) == - 1 )\r\n{\r\nF_7 ( V_12 ) ;\r\nreturn V_31 ;\r\n}\r\nif ( ! F_10 ( V_9 -> V_29 , V_12 , V_14 , V_10 , V_11 ) )\r\n{\r\nF_7 ( V_12 ) ;\r\nif ( * V_10 != V_32 )\r\nreturn V_31 ;\r\nreturn V_16 ;\r\n}\r\nswitch ( V_9 -> V_18 )\r\n{\r\ncase V_19 :\r\nV_9 -> V_33 = V_34 ;\r\nV_9 -> V_35 = V_36 ;\r\nbreak;\r\ncase V_22 :\r\nV_9 -> V_33 = V_37 ;\r\nV_9 -> V_35 = V_38 ;\r\nbreak;\r\ncase V_24 :\r\nV_9 -> V_33 = V_39 ;\r\nV_9 -> V_35 = V_40 ;\r\nbreak;\r\ncase V_27 :\r\nV_9 -> V_33 = V_39 ;\r\nV_9 -> V_35 = V_40 ;\r\nbreak;\r\n}\r\nV_9 -> V_41 = V_42 ;\r\nV_15 = ( T_8 * ) F_4 ( sizeof( T_8 ) ) ;\r\nV_9 -> V_43 = ( void * ) V_15 ;\r\nV_15 -> V_44 = V_12 ;\r\nV_15 -> V_45 = 0 ;\r\nV_15 -> V_46 = V_14 ;\r\nV_15 -> V_47 = 0 ;\r\nV_15 -> V_48 = 0 ;\r\nV_15 -> V_49 = 0 ;\r\nV_15 -> V_50 = 0 ;\r\nV_15 -> V_51 = 0 ;\r\nV_15 -> V_13 = V_13 ;\r\nif ( ( F_11 ( V_9 ) ) == FALSE )\r\n{\r\nif ( ( F_9 ( V_9 -> V_29 , 0 , V_30 , V_10 ) ) == - 1 )\r\n{\r\nF_7 ( V_15 -> V_44 ) ;\r\nF_7 ( V_15 ) ;\r\nreturn V_31 ;\r\n}\r\nif ( ! F_10 ( V_9 -> V_29 , V_12 , V_14 , V_10 , V_11 ) )\r\n{\r\nF_7 ( V_15 -> V_44 ) ;\r\nF_7 ( V_15 ) ;\r\nreturn V_31 ;\r\n}\r\nV_15 -> V_47 = 0 ;\r\n}\r\nV_9 -> V_52 = V_53 ;\r\nV_9 -> V_54 . V_55 . V_56 = V_15 -> V_48 ;\r\nV_9 -> V_54 . V_55 . V_57 = 0 ;\r\n* V_10 = 0 ;\r\nreturn V_58 ;\r\n}\r\nstatic T_2\r\nF_6 ( T_4 * V_9 , T_5 * V_12 , T_7 V_59 )\r\n{\r\nT_5 * V_60 = V_12 ;\r\nint V_61 ;\r\nV_61 = F_12 ( V_60 , V_59 , V_9 -> V_29 ) ;\r\nif ( V_61 == V_59 ) {\r\nfor ( ; V_59 > ( T_7 ) ( F_13 ( sizeof( V_62 ) , sizeof( V_63 ) ) ) ; V_60 ++ , V_59 -- )\r\n{\r\n#define F_14 ((nspr_signature_v10_t*)dp)\r\nif ( ( F_15 ( & F_14 -> V_64 ) == V_65 ) &&\r\n( F_15 ( & F_14 -> V_66 ) <= V_59 ) &&\r\n( ( T_7 ) sizeof( V_62 ) <= V_59 ) &&\r\n( ! F_16 ( F_14 -> V_67 ) ) )\r\nreturn V_19 ;\r\n#undef F_14\r\n#define F_17 ((nspr_signature_v20_t*)dp)\r\nif ( ( F_17 -> V_68 == V_69 ) &&\r\n( F_17 -> V_70 <= V_59 ) &&\r\n( ( T_7 ) sizeof( V_63 ) <= V_59 ) )\r\n{\r\nif ( ! F_18 ( F_17 -> V_67 ) ) {\r\nreturn V_22 ;\r\n} else if ( ! F_19 ( F_17 -> V_67 ) ) {\r\nreturn V_24 ;\r\n} else if ( ! F_20 ( F_17 -> V_67 ) ) {\r\nreturn V_27 ;\r\n}\r\n}\r\n#undef F_17\r\n}\r\n}\r\nreturn V_71 ;\r\n}\r\nstatic T_9 F_11 ( T_4 * V_9 )\r\n{\r\nif ( V_9 -> V_18 == V_19 )\r\nreturn F_21 ( V_9 ) ;\r\nelse if ( V_9 -> V_18 == V_22 )\r\nreturn F_22 ( V_9 ) ;\r\nelse if ( V_9 -> V_18 == V_24 )\r\nreturn F_22 ( V_9 ) ;\r\nreturn FALSE ;\r\n}\r\nstatic T_9 V_34 ( T_4 * V_9 , int * V_10 , T_5 * * V_11 , T_6 * V_72 )\r\n{\r\nT_8 * V_15 = ( T_8 * ) V_9 -> V_43 ;\r\nT_1 V_51 = V_15 -> V_51 ;\r\nT_5 * V_12 = V_15 -> V_44 ;\r\nT_7 V_47 = V_15 -> V_47 ;\r\nT_7 V_46 = V_15 -> V_46 ;\r\nint V_61 ;\r\n* V_10 = 0 ;\r\n* V_11 = NULL ;\r\ndo\r\n{\r\nwhile ( ( V_47 < V_46 ) &&\r\n( ( V_46 - V_47 ) >= ( ( T_7 ) sizeof( ( ( V_73 * ) & V_12 [ V_47 ] ) -> V_74 ) ) ) )\r\n{\r\n#define F_23 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEFULLTX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLTXB_V##ver:\\r\ncase NSPR_PDPKTRACEFULLRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,FULL,full,ver,fp,HEADERVER);\r\n#define F_24 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEPARTTX_V##ver:\\r\ncase NSPR_PDPKTRACEPARTTXB_V##ver:\\r\ncase NSPR_PDPKTRACEPARTRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,PART,part,ver,pp,HEADERVER);\r\nswitch ( F_15 ( & ( ( V_73 * ) & V_12 [ V_47 ] ) -> V_74 ) )\r\n{\r\nF_23 (&wth->phdr, 10 , 100 )\r\nF_24 (&wth->phdr, 10 , 100 )\r\n#undef F_23\r\n#undef F_24\r\ncase V_75 :\r\n{\r\nT_12 * V_76 = ( T_12 * ) & V_12 [ V_47 ] ;\r\nF_25 ( V_15 , F_26 ( ( ( V_77 * ) V_76 ) -> V_78 ) , F_26 ( & ( ( V_77 * ) V_76 ) -> V_79 ) ) ;\r\nV_47 += F_15 ( & V_76 -> V_66 ) ;\r\nbreak;\r\n}\r\ncase V_80 :\r\n{\r\nT_12 * V_76 = ( T_12 * ) & V_12 [ V_47 ] ;\r\nF_27 ( V_15 , F_26 ( ( ( V_77 * ) V_76 ) -> V_79 ) ) ;\r\nV_47 += F_15 ( & V_76 -> V_66 ) ;\r\nbreak;\r\n}\r\ncase V_81 :\r\nV_47 = V_46 ;\r\nbreak;\r\ndefault:\r\n{\r\nT_12 * V_76 = ( T_12 * ) & V_12 [ V_47 ] ;\r\nV_47 += F_15 ( & V_76 -> V_66 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nV_47 = 0 ;\r\nV_15 -> V_45 += V_46 ;\r\nV_46 = F_5 ( ( V_15 -> V_13 - V_15 -> V_45 ) ) ;\r\n}while( ( V_46 > 0 ) && ( V_61 = F_12 ( V_12 , V_46 , V_9 -> V_29 ) ) && ( V_61 == V_46 ) );\r\nreturn FALSE ;\r\n}\r\nstatic T_9 V_37 ( T_4 * V_9 , int * V_10 , T_5 * * V_11 , T_6 * V_72 )\r\n{\r\nT_8 * V_15 = ( T_8 * ) V_9 -> V_43 ;\r\nT_1 V_51 = V_15 -> V_51 ;\r\nT_5 * V_12 = V_15 -> V_44 ;\r\nT_7 V_47 = V_15 -> V_47 ;\r\nT_7 V_46 = V_15 -> V_46 ;\r\nint V_61 ;\r\n* V_10 = 0 ;\r\n* V_11 = NULL ;\r\ndo\r\n{\r\nwhile ( ( V_47 < V_46 ) &&\r\n( ( V_46 - V_47 ) >= ( ( T_7 ) sizeof( ( ( V_82 * ) & V_12 [ V_47 ] ) -> V_83 ) ) ) )\r\n{\r\nswitch ( ( ( V_82 * ) & V_12 [ V_47 ] ) -> V_83 )\r\n{\r\n#define F_23 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEFULLTX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLTXB_V##ver:\\r\ncase NSPR_PDPKTRACEFULLRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,FULL,ver,v##ver##_full,fp,pktracefull_v##ver,HEADERVER);\r\n#define F_28 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEFULLTX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLTXB_V##ver:\\r\ncase NSPR_PDPKTRACEFULLRX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLNEWRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,FULL,ver,v##ver##_full,fp,pktracefull_v##ver,HEADERVER);\r\n#define F_24 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEPARTTX_V##ver:\\r\ncase NSPR_PDPKTRACEPARTTXB_V##ver:\\r\ncase NSPR_PDPKTRACEPARTRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,PART,ver,v##ver##_part,pp,pktracepart_v##ver,HEADERVER);\r\n#define F_29 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEPARTTX_V##ver:\\r\ncase NSPR_PDPKTRACEPARTTXB_V##ver:\\r\ncase NSPR_PDPKTRACEPARTRX_V##ver:\\r\ncase NSPR_PDPKTRACEPARTNEWRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,PART,ver,v##ver##_part,pp,pktracepart_v##ver,HEADERVER);\r\nF_23 ( & V_9 -> V_54 , 20 , 200 ) ;\r\nF_24 ( & V_9 -> V_54 , 20 , 200 ) ;\r\nF_23 ( & V_9 -> V_54 , 21 , 201 ) ;\r\nF_24 ( & V_9 -> V_54 , 21 , 201 ) ;\r\nF_23 ( & V_9 -> V_54 , 22 , 202 ) ;\r\nF_24 ( & V_9 -> V_54 , 22 , 202 ) ;\r\nF_23 ( & V_9 -> V_54 , 23 , 203 ) ;\r\nF_24 ( & V_9 -> V_54 , 23 , 203 ) ;\r\nF_28 ( & V_9 -> V_54 , 24 , 204 ) ;\r\nF_29 ( & V_9 -> V_54 , 24 , 204 ) ;\r\nF_28 ( & V_9 -> V_54 , 25 , 205 ) ;\r\nF_29 ( & V_9 -> V_54 , 25 , 205 ) ;\r\nF_28 ( & V_9 -> V_54 , 26 , 206 ) ;\r\nF_29 ( & V_9 -> V_54 , 26 , 206 ) ;\r\n#undef F_23\r\n#undef F_28\r\n#undef F_24\r\n#undef F_29\r\ncase V_84 :\r\n{\r\nT_13 * V_85 = ( T_13 * ) & V_12 [ V_47 ] ;\r\nV_47 += F_30 ( ( V_82 * ) V_85 ) ;\r\nF_25 ( V_15 , F_26 ( & ( ( V_86 * ) V_85 ) -> V_78 ) , F_15 ( & ( ( V_86 * ) V_85 ) -> V_79 ) ) ;\r\nbreak;\r\n}\r\ncase V_87 :\r\n{\r\nT_13 * V_85 = ( T_13 * ) & V_12 [ V_47 ] ;\r\nF_27 ( V_15 , F_15 ( & ( ( V_86 * ) V_85 ) -> V_79 ) ) ;\r\nV_47 += F_30 ( ( V_82 * ) V_85 ) ;\r\nbreak;\r\n}\r\ncase V_88 :\r\n{\r\nif ( V_47 >= V_17 / 2 )\r\nV_47 = V_46 ;\r\nelse\r\nV_47 = V_17 / 2 ;\r\nbreak;\r\n}\r\ndefault:\r\n{\r\nT_13 * V_85 = ( T_13 * ) & V_12 [ V_47 ] ;\r\nV_47 += F_30 ( ( V_82 * ) V_85 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nV_47 = 0 ;\r\nV_15 -> V_45 += V_46 ;\r\nV_46 = F_5 ( ( V_15 -> V_13 - V_15 -> V_45 ) ) ;\r\n}while( ( V_46 > 0 ) && ( V_61 = F_12 ( V_12 , V_46 , V_9 -> V_29 ) ) && ( V_61 == V_46 ) );\r\nreturn FALSE ;\r\n}\r\nstatic T_9 V_39 ( T_4 * V_9 , int * V_10 , T_5 * * V_11 , T_6 * V_72 )\r\n{\r\nT_8 * V_15 = ( T_8 * ) V_9 -> V_43 ;\r\nT_1 V_51 ;\r\nT_5 * V_12 = V_15 -> V_44 ;\r\nT_7 V_47 = V_15 -> V_47 ;\r\nT_7 V_46 = V_15 -> V_46 ;\r\nT_14 V_89 [ 65536 ] ;\r\nT_2 V_90 = 0 , V_91 = 0 , V_92 = 0 , V_93 = 0 ;\r\nV_82 * V_94 ;\r\nint V_61 = 0 ;\r\n* V_10 = 0 ;\r\n* V_11 = NULL ;\r\nif( V_46 == 0 ) {\r\nreturn FALSE ;\r\n}\r\ndo\r\n{\r\nif ( ! V_12 [ V_47 ] && V_47 <= V_26 ) {\r\nV_47 = V_26 ;\r\n}\r\nif( F_31 ( V_9 -> V_29 ) && V_61 > 0 ) {\r\nmemset ( & V_12 [ V_61 ] , 0 , V_26 - V_61 ) ;\r\n}\r\nwhile ( ( V_47 < V_26 ) &&\r\nV_12 [ V_47 ] )\r\n{\r\nV_94 = ( V_82 * ) & V_12 [ V_47 ] ;\r\nif( F_30 ( V_94 ) == 0 ) {\r\n* V_10 = V_95 ;\r\n* V_11 = F_32 ( L_1 ) ;\r\nreturn FALSE ;\r\n}\r\nswitch ( V_94 -> V_83 )\r\n{\r\n#define F_33 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEFULLTX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLTXB_V##ver:\\r\ncase NSPR_PDPKTRACEFULLRX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLNEWRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,FULL,ver,v##ver##_full,fp,pktracefull_v##ver,HEADERVER);\r\nF_33 ( & V_9 -> V_54 , 30 , 300 ) ;\r\n#undef F_33\r\n#define F_34 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEFULLTX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLTXB_V##ver:\\r\ncase NSPR_PDPKTRACEFULLRX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLNEWRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,FULL,ver,v##ver##_full,fp,pktracefull_v##ver,HEADERVER);\r\nF_34 ( & V_9 -> V_54 , 35 , 350 ) ;\r\n#undef F_34\r\ncase V_84 :\r\n{\r\nV_47 += F_30 ( V_94 ) ;\r\nF_25 ( V_15 , F_26 ( & ( ( V_86 * ) & V_12 [ V_47 ] ) -> V_78 ) , F_15 ( & ( ( V_86 * ) & V_12 [ V_47 ] ) -> V_79 ) ) ;\r\nbreak;\r\n}\r\ncase V_87 :\r\n{\r\nF_27 ( V_15 , F_15 ( & ( ( V_86 * ) & V_12 [ V_47 ] ) -> V_79 ) ) ;\r\nV_47 += F_30 ( V_94 ) ;\r\nbreak;\r\n}\r\ndefault:\r\n{\r\nV_47 += F_30 ( V_94 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nV_47 = 0 ;\r\nV_15 -> V_45 += V_46 ;\r\nV_46 = V_26 ;\r\n} while( ( V_46 > 0 ) && ( V_61 = F_12 ( V_12 , V_46 , V_9 -> V_29 ) ) && ( F_31 ( V_9 -> V_29 ) || V_61 == V_46 ) );\r\nreturn FALSE ;\r\n}\r\nstatic T_9 V_36 ( T_4 * V_9 , T_6 V_96 ,\r\nstruct V_97 * V_54 , T_15 * V_98 , int * V_10 , T_5 * * V_11 )\r\n{\r\nT_16 V_99 ;\r\nT_17 V_100 ;\r\nT_14 * V_101 ;\r\nunsigned int V_102 ;\r\n* V_10 = 0 ;\r\nif ( F_9 ( V_9 -> V_103 , V_96 , V_30 , V_10 ) == - 1 )\r\nreturn FALSE ;\r\nif ( ! F_10 ( V_9 -> V_103 , ( void * ) & V_99 , sizeof V_99 ,\r\nV_10 , V_11 ) )\r\nreturn FALSE ;\r\nV_100 = F_35 ( & V_99 ) ;\r\nF_36 ( V_98 , V_100 ) ;\r\nV_101 = F_37 ( V_98 ) ;\r\nmemcpy ( V_101 , ( void * ) & V_99 , sizeof V_99 ) ;\r\nif ( V_100 > sizeof V_99 ) {\r\nV_102 = ( unsigned int ) ( V_100 - sizeof V_99 ) ;\r\nif ( ! F_10 ( V_9 -> V_103 , V_101 + sizeof V_99 , V_102 ,\r\nV_10 , V_11 ) )\r\nreturn FALSE ;\r\n}\r\n#define F_23 ( V_54 , type , T_11 ) \\r\ncase NSPR_PDPKTRACEFULLTX_V##type:\\r\ncase NSPR_PDPKTRACEFULLTXB_V##type:\\r\ncase NSPR_PDPKTRACEFULLRX_V##type:\\r\nPACKET_DESCRIBE(phdr,FULL,full,type,fp,HEADERVER);\\r\nbreak;\r\n#define F_24 ( V_54 , type , T_11 ) \\r\ncase NSPR_PDPKTRACEPARTTX_V##type:\\r\ncase NSPR_PDPKTRACEPARTTXB_V##type:\\r\ncase NSPR_PDPKTRACEPARTRX_V##type:\\r\nPACKET_DESCRIBE(phdr,PART,part,type,pp,HEADERVER);\\r\nbreak;\r\nswitch ( F_15 ( & ( ( V_73 * ) V_101 ) -> V_74 ) )\r\n{\r\nF_23 (phdr, 10 , 100 )\r\nF_24 (phdr, 10 , 100 )\r\n}\r\n#undef F_23\r\n#undef F_24\r\nreturn TRUE ;\r\n}\r\nstatic T_9 V_38 ( T_4 * V_9 , T_6 V_96 ,\r\nstruct V_97 * V_54 , T_15 * V_98 , int * V_10 , T_5 * * V_11 )\r\n{\r\nV_82 V_99 ;\r\nT_17 V_100 ;\r\nT_17 V_104 ;\r\nT_14 * V_101 ;\r\nunsigned int V_102 ;\r\nT_1 V_51 ;\r\n* V_10 = 0 ;\r\nif ( F_9 ( V_9 -> V_103 , V_96 , V_30 , V_10 ) == - 1 )\r\nreturn FALSE ;\r\nif ( ! F_10 ( V_9 -> V_103 , ( void * ) & V_99 , 2 , V_10 , V_11 ) )\r\nreturn FALSE ;\r\nV_104 = 2 ;\r\nif ( V_99 . V_105 & V_106 ) {\r\nif ( ! F_10 ( V_9 -> V_103 , ( void * ) & V_99 . V_107 , 1 ,\r\nV_10 , V_11 ) )\r\nreturn FALSE ;\r\nV_104 = 3 ;\r\n}\r\nV_100 = F_30 ( & V_99 ) ;\r\nF_36 ( V_98 , V_100 ) ;\r\nV_101 = F_37 ( V_98 ) ;\r\nmemcpy ( V_101 , ( void * ) & V_99 , V_104 ) ;\r\nif ( V_100 > V_104 ) {\r\nV_102 = ( unsigned int ) ( V_100 - V_104 ) ;\r\nif ( ! F_10 ( V_9 -> V_103 , V_101 + V_104 , V_102 ,\r\nV_10 , V_11 ) )\r\nreturn FALSE ;\r\n}\r\n#define F_23 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEFULLTX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLTXB_V##ver:\\r\ncase NSPR_PDPKTRACEFULLRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,FULL,ver,v##ver##_full,fp,pktracefull_v##ver,HEADERVER);\r\n#define F_28 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEFULLTX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLTXB_V##ver:\\r\ncase NSPR_PDPKTRACEFULLRX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLNEWRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,FULL,ver,v##ver##_full,fp,pktracefull_v##ver,HEADERVER);\r\n#define F_24 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEPARTTX_V##ver:\\r\ncase NSPR_PDPKTRACEPARTTXB_V##ver:\\r\ncase NSPR_PDPKTRACEPARTRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,PART,ver,v##ver##_part,pp,pktracepart_v##ver,HEADERVER);\r\n#define F_29 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEPARTTX_V##ver:\\r\ncase NSPR_PDPKTRACEPARTTXB_V##ver:\\r\ncase NSPR_PDPKTRACEPARTRX_V##ver:\\r\ncase NSPR_PDPKTRACEPARTNEWRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,PART,ver,v##ver##_part,pp,pktracepart_v##ver,HEADERVER);\r\nswitch ( ( ( V_82 * ) V_101 ) -> V_83 )\r\n{\r\nF_23 (phdr, 20 , 200 )\r\nF_24 (phdr, 20 , 200 )\r\nF_23 (phdr, 21 , 201 )\r\nF_24 (phdr, 21 , 201 )\r\nF_23 (phdr, 22 , 202 )\r\nF_24 (phdr, 22 , 202 )\r\nF_23 (phdr, 23 , 203 )\r\nF_24 (phdr, 23 , 203 )\r\nF_28 (phdr, 24 , 204 )\r\nF_29 (phdr, 24 , 204 )\r\nF_28 (phdr, 25 , 205 )\r\nF_29 (phdr, 25 , 205 )\r\nF_28 (phdr, 26 , 206 )\r\nF_29 (phdr, 26 , 206 )\r\n}\r\n#undef F_23\r\n#undef F_28\r\n#undef F_24\r\n#undef F_29\r\nreturn TRUE ;\r\n}\r\nstatic T_9 V_40 ( T_4 * V_9 , T_6 V_96 ,\r\nstruct V_97 * V_54 , T_15 * V_98 , int * V_10 , T_5 * * V_11 )\r\n{\r\nV_82 V_99 ;\r\nT_17 V_100 ;\r\nT_17 V_104 ;\r\nT_14 * V_101 ;\r\nunsigned int V_102 ;\r\nT_1 V_51 ;\r\n* V_10 = 0 ;\r\nif ( F_9 ( V_9 -> V_103 , V_96 , V_30 , V_10 ) == - 1 )\r\nreturn FALSE ;\r\nif ( ! F_10 ( V_9 -> V_103 , ( void * ) & V_99 , 2 , V_10 , V_11 ) )\r\nreturn FALSE ;\r\nV_104 = 2 ;\r\nif ( V_99 . V_105 & V_106 ) {\r\nif ( ! F_10 ( V_9 -> V_103 , ( void * ) & V_99 . V_107 , 1 ,\r\nV_10 , V_11 ) )\r\nreturn FALSE ;\r\nV_104 = 3 ;\r\n}\r\nV_100 = F_30 ( & V_99 ) ;\r\nF_36 ( V_98 , V_100 ) ;\r\nV_101 = F_37 ( V_98 ) ;\r\nmemcpy ( V_101 , ( void * ) & V_99 , V_104 ) ;\r\nif ( V_100 > V_104 ) {\r\nV_102 = ( unsigned int ) ( V_100 - V_104 ) ;\r\nif ( ! F_10 ( V_9 -> V_103 , V_101 + V_104 , V_102 ,\r\nV_10 , V_11 ) )\r\nreturn FALSE ;\r\n}\r\n( V_54 ) -> V_108 = ( V_54 ) -> V_59 = V_100 ;\r\n#define F_38 ( V_54 , T_10 , T_11 ) \\r\ncase NSPR_PDPKTRACEFULLTX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLTXB_V##ver:\\r\ncase NSPR_PDPKTRACEFULLRX_V##ver:\\r\ncase NSPR_PDPKTRACEFULLNEWRX_V##ver:\\r\nPACKET_DESCRIBE(phdr,FULL,ver,v##ver##_full,fp,pktracefull_v##ver,HEADERVER);\r\nswitch ( ( ( V_82 * ) V_101 ) -> V_83 )\r\n{\r\nF_38 ( V_54 , 30 , 300 ) ;\r\nF_38 ( V_54 , 35 , 350 ) ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic void V_42 ( T_4 * V_9 )\r\n{\r\nT_8 * V_15 = ( T_8 * ) V_9 -> V_43 ;\r\nF_7 ( V_15 -> V_44 ) ;\r\n}\r\nint F_39 ( int V_109 )\r\n{\r\nif ( V_109 == V_21 )\r\nreturn 0 ;\r\nreturn V_110 ;\r\n}\r\nint F_40 ( int V_109 )\r\n{\r\nif ( V_109 == V_23 )\r\nreturn 0 ;\r\nreturn V_110 ;\r\n}\r\nint F_41 ( int V_109 )\r\n{\r\nif ( V_109 == V_25 )\r\nreturn 0 ;\r\nreturn V_110 ;\r\n}\r\nint F_42 ( int V_109 )\r\n{\r\nif ( V_109 == V_28 )\r\nreturn 0 ;\r\nreturn V_110 ;\r\n}\r\nT_9 F_43 ( T_18 * V_111 , int * V_10 V_112 )\r\n{\r\nT_19 * V_15 ;\r\nV_111 -> V_113 = V_114 ;\r\nV_15 = ( T_19 * ) F_4 ( sizeof( T_19 ) ) ;\r\nV_111 -> V_43 = ( void * ) V_15 ;\r\nV_15 -> V_115 = 0 ;\r\nif ( ( V_111 -> V_18 == V_24 ) ||\r\n( V_111 -> V_18 == V_27 ) )\r\nV_15 -> V_116 = V_26 ;\r\nelse\r\nV_15 -> V_116 = V_17 ;\r\nV_15 -> V_117 = 0 ;\r\nV_15 -> V_118 = TRUE ;\r\nreturn TRUE ;\r\n}\r\nstatic T_9 F_44 ( T_18 * V_111 , int * V_10 )\r\n{\r\nT_19 * V_15 = ( T_19 * ) V_111 -> V_43 ;\r\nif ( V_111 -> V_18 == V_19 )\r\n{\r\nT_20 V_119 ;\r\nT_21 V_120 ;\r\nV_119 = F_45 ( V_65 ) ;\r\nmemcpy ( V_120 . V_121 . V_74 , & V_119 , sizeof V_120 . V_121 . V_74 ) ;\r\nV_119 = F_45 ( V_122 ) ;\r\nmemcpy ( V_120 . V_121 . V_123 , & V_119 , sizeof V_120 . V_121 . V_123 ) ;\r\nmemset ( V_120 . V_67 , 0 , V_124 ) ;\r\nF_46 ( V_120 . V_67 , V_62 , V_124 ) ;\r\nif ( ! F_47 ( V_111 , & V_120 , V_122 ,\r\nV_10 ) )\r\nreturn FALSE ;\r\nV_15 -> V_115 += ( T_20 ) V_122 ;\r\n} else if ( V_111 -> V_18 == V_22 )\r\n{\r\nT_22 V_125 ;\r\nV_125 . V_68 = V_69 ;\r\nV_125 . V_70 = V_126 ;\r\nmemcpy ( V_125 . V_67 , V_63 , sizeof( V_63 ) ) ;\r\nif ( ! F_47 ( V_111 , & V_125 , V_125 . V_70 ,\r\nV_10 ) )\r\nreturn FALSE ;\r\nV_15 -> V_115 += ( T_20 ) V_125 . V_70 ;\r\n} else if ( V_111 -> V_18 == V_24 )\r\n{\r\nT_23 V_127 ;\r\nV_127 . V_68 = V_128 ;\r\nV_127 . V_70 = V_129 ;\r\nmemcpy ( V_127 . V_67 , V_130 , sizeof( V_130 ) ) ;\r\nif ( ! F_47 ( V_111 , & V_127 , V_127 . V_70 ,\r\nV_10 ) )\r\nreturn FALSE ;\r\nV_15 -> V_115 += ( T_20 ) V_127 . V_70 ;\r\n} else if ( V_111 -> V_18 == V_27 )\r\n{\r\nT_24 V_131 ;\r\nV_131 . V_68 = V_132 ;\r\nV_131 . V_70 = V_133 ;\r\nmemcpy ( V_131 . V_67 , V_134 , sizeof( V_134 ) ) ;\r\nif ( ! F_47 ( V_111 , & V_131 , V_131 . V_70 ,\r\nV_10 ) )\r\nreturn FALSE ;\r\nV_15 -> V_115 += ( T_20 ) V_131 . V_70 ;\r\n} else\r\n{\r\nF_48 () ;\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_9\r\nF_49 ( T_18 * V_111 , const struct V_97 * V_54 ,\r\nconst T_14 * V_101 , int * V_10 )\r\n{\r\nT_19 * V_15 = ( T_19 * ) V_111 -> V_43 ;\r\nT_1 V_51 ;\r\nif ( V_111 -> V_18 == V_19 )\r\n{\r\nT_20 V_135 ;\r\nT_2 V_136 ;\r\nT_1 V_137 ;\r\nV_77 V_138 ;\r\nV_135 = F_45 ( V_75 ) ;\r\nmemcpy ( V_138 . V_121 . V_74 , & V_135 , sizeof V_138 . V_121 . V_74 ) ;\r\nV_135 = F_45 ( V_139 ) ;\r\nmemcpy ( V_138 . V_121 . V_123 , & V_135 , sizeof V_138 . V_121 . V_123 ) ;\r\nmemcpy ( & V_136 , ( ( const T_12 * ) V_101 ) -> V_140 , sizeof V_136 ) ;\r\nV_51 = F_1 ( V_136 ) ;\r\nmemset ( V_138 . V_79 , 0 , sizeof V_138 . V_79 ) ;\r\nV_137 = F_50 ( ( T_2 ) V_54 -> V_55 . V_56 - ( T_2 ) ( V_51 / 1000000000 ) ) ;\r\nmemcpy ( V_138 . V_78 , & V_137 , sizeof V_138 . V_78 ) ;\r\nif ( ! F_47 ( V_111 , & V_138 , V_139 , V_10 ) )\r\nreturn FALSE ;\r\nV_15 -> V_115 += V_139 ;\r\n} else if ( ( V_111 -> V_18 == V_22 ) ||\r\n( V_111 -> V_18 == V_24 ) ||\r\n( V_111 -> V_18 == V_27 ) ) {\r\nT_2 V_136 ;\r\nT_1 V_137 ;\r\nV_86 V_141 ;\r\nV_141 . V_142 = V_84 ;\r\nV_141 . V_143 = V_144 ;\r\nmemcpy ( & V_136 , ( ( const T_13 * ) V_101 ) -> V_140 , sizeof V_136 ) ;\r\nV_51 = F_1 ( V_136 ) ;\r\nmemset ( V_141 . V_79 , 0 , sizeof V_141 . V_79 ) ;\r\nV_137 = F_50 ( ( T_2 ) V_54 -> V_55 . V_56 - ( T_2 ) ( V_51 / 1000000000 ) ) ;\r\nmemcpy ( V_141 . V_79 , & V_137 , sizeof V_141 . V_79 ) ;\r\nif ( ! F_47 ( V_111 , & V_141 , V_144 , V_10 ) )\r\nreturn FALSE ;\r\nV_15 -> V_115 += V_144 ;\r\n} else\r\n{\r\nF_48 () ;\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_9 V_114 ( T_18 * V_111 , const struct V_97 * V_54 ,\r\nconst T_14 * V_101 , int * V_10 , T_5 * * V_11 V_112 )\r\n{\r\nT_19 * V_15 = ( T_19 * ) V_111 -> V_43 ;\r\nif ( V_54 -> V_145 != V_146 ) {\r\n* V_10 = V_147 ;\r\nreturn FALSE ;\r\n}\r\nif ( V_15 -> V_118 == TRUE )\r\n{\r\nV_15 -> V_118 = FALSE ;\r\nif ( V_111 -> V_18 == V_19 )\r\n{\r\nif ( ! F_44 ( V_111 , V_10 ) ||\r\n! F_49 ( V_111 , V_54 , V_101 , V_10 ) )\r\nreturn FALSE ;\r\n} else if ( V_111 -> V_18 == V_22 )\r\n{\r\nif ( ! F_44 ( V_111 , V_10 ) ||\r\n! F_49 ( V_111 , V_54 , V_101 , V_10 ) )\r\nreturn FALSE ;\r\n} else if ( V_111 -> V_18 == V_24 ||\r\nV_111 -> V_18 == V_27 )\r\n{\r\nif ( ! F_44 ( V_111 , V_10 ) ||\r\n! F_49 ( V_111 , V_54 , V_101 , V_10 ) )\r\nreturn FALSE ;\r\n} else\r\n{\r\nF_48 () ;\r\nreturn FALSE ;\r\n}\r\n}\r\nswitch ( V_54 -> V_148 . V_149 . V_145 )\r\n{\r\ncase V_150 :\r\nif ( V_111 -> V_18 == V_19 )\r\n{\r\nif ( V_15 -> V_115 + V_54 -> V_108 >= V_15 -> V_116 )\r\n{\r\nif ( F_51 ( V_111 , ( V_15 -> V_116 - V_15 -> V_115 ) , V_151 , V_10 ) == - 1 )\r\nreturn FALSE ;\r\nV_15 -> V_115 = 0 ;\r\nif ( ! F_44 ( V_111 , V_10 ) )\r\nreturn FALSE ;\r\n}\r\nif ( ! F_47 ( V_111 , V_101 , V_54 -> V_108 , V_10 ) )\r\nreturn FALSE ;\r\nV_15 -> V_115 += ( T_20 ) V_54 -> V_108 ;\r\n} else if ( V_111 -> V_18 == V_22 )\r\n{\r\n* V_10 = V_152 ;\r\nreturn FALSE ;\r\n}\r\nbreak;\r\ncase V_153 :\r\ncase V_154 :\r\ncase V_155 :\r\ncase V_156 :\r\ncase V_157 :\r\ncase V_158 :\r\ncase V_159 :\r\nif ( V_111 -> V_18 == V_19 )\r\n{\r\n* V_10 = V_152 ;\r\nreturn FALSE ;\r\n} else if ( V_111 -> V_18 == V_22 )\r\n{\r\nif ( V_15 -> V_115 + V_54 -> V_108 >= V_15 -> V_116 )\r\n{\r\nif ( F_51 ( V_111 , ( V_15 -> V_116 - V_15 -> V_115 ) , V_151 , V_10 ) == - 1 )\r\nreturn FALSE ;\r\nV_15 -> V_115 = 0 ;\r\nif ( ! F_44 ( V_111 , V_10 ) )\r\nreturn FALSE ;\r\n}\r\nif ( ! F_47 ( V_111 , V_101 , V_54 -> V_108 , V_10 ) )\r\nreturn FALSE ;\r\nV_15 -> V_115 += ( T_20 ) V_54 -> V_108 ;\r\n}\r\nbreak;\r\ncase V_160 :\r\ncase V_161 :\r\nif ( V_111 -> V_18 == V_19 )\r\n{\r\n* V_10 = V_152 ;\r\nreturn FALSE ;\r\n} else if ( V_111 -> V_18 == V_22 )\r\n{\r\n* V_10 = V_152 ;\r\nreturn FALSE ;\r\n} else if ( V_111 -> V_18 == V_24 || V_111 -> V_18 == V_27 )\r\n{\r\nif ( V_15 -> V_115 + V_54 -> V_108 >= V_15 -> V_116 )\r\n{\r\nif ( F_51 ( V_111 , ( V_15 -> V_116 - V_15 -> V_115 ) , V_151 , V_10 ) == - 1 )\r\nreturn FALSE ;\r\nV_15 -> V_115 = 0 ;\r\nif ( ! F_44 ( V_111 , V_10 ) )\r\nreturn FALSE ;\r\n}\r\nif ( ! F_47 ( V_111 , V_101 , V_54 -> V_108 , V_10 ) )\r\nreturn FALSE ;\r\nV_15 -> V_115 += ( T_20 ) V_54 -> V_108 ;\r\n} else\r\n{\r\nF_48 () ;\r\nreturn FALSE ;\r\n}\r\nbreak;\r\ndefault:\r\nF_48 () ;\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}
