# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DigEng.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Param_Counter.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_A.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_B.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_C.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_D.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Debouncer.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/new/parameterizable_counter.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/OUTPUT_CTRL.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Single_bit_synchroniser.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd" \
"../../../../DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd" \
"../../../../DE_Project_T2.srcs/sim_1/imports/DigEng_Proj_T2_model/TOP_LEVEL_tb.vhd" \

# Do not sort compile order
nosort
