-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity drive_group_head_phase is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    head_ctx_ref_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    head_ctx_ref_ce0 : OUT STD_LOGIC;
    head_ctx_ref_we0 : OUT STD_LOGIC;
    head_ctx_ref_d0 : OUT STD_LOGIC_VECTOR (65 downto 0);
    head_ctx_ref_q0 : IN STD_LOGIC_VECTOR (65 downto 0);
    group_idx : IN STD_LOGIC_VECTOR (31 downto 0);
    layer_idx : IN STD_LOGIC_VECTOR (31 downto 0);
    start_r : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of drive_group_head_phase is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "drive_group_head_phase_drive_group_head_phase,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.186594,HLS_SYN_LAT=6,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=224,HLS_SYN_LUT=5695,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal start_r_read_reg_203 : STD_LOGIC_VECTOR (0 downto 0);
    signal layer_idx_read_reg_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln217_fu_129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln217_reg_213 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln220_fu_140_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln220_reg_217 : STD_LOGIC_VECTOR (1 downto 0);
    signal head_ctx_ref_addr_reg_222 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln_fu_144_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln_reg_227 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln222_fu_161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_232 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln223_fu_173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln223_reg_236 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_run_single_head_fu_110_ap_start : STD_LOGIC;
    signal grp_run_single_head_fu_110_ap_done : STD_LOGIC;
    signal grp_run_single_head_fu_110_ap_idle : STD_LOGIC;
    signal grp_run_single_head_fu_110_ap_ready : STD_LOGIC;
    signal grp_run_single_head_fu_110_head_ctx_ref_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_run_single_head_fu_110_head_ctx_ref_ce0 : STD_LOGIC;
    signal grp_run_single_head_fu_110_head_ctx_ref_we0 : STD_LOGIC;
    signal grp_run_single_head_fu_110_head_ctx_ref_d0 : STD_LOGIC_VECTOR (65 downto 0);
    signal grp_run_single_head_fu_110_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_phi_fu_102_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_predicate_op38_call_state4 : BOOLEAN;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal grp_run_single_head_fu_110_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal head_ctx_ref_we0_out : STD_LOGIC;
    signal zext_ln220_fu_135_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal head_ctx_ref_ce0_local : STD_LOGIC;
    signal head_ctx_ref_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal head_ctx_ref_we0_local : STD_LOGIC;
    signal or_ln_fu_192_p4 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_fu_119_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln_fu_151_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln223_fu_167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_178_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln223_fu_188_p1 : STD_LOGIC_VECTOR (50 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_condition_97 : BOOLEAN;
    signal ap_condition_101 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component drive_group_head_phase_run_single_head IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        head_ctx_ref_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        head_ctx_ref_ce0 : OUT STD_LOGIC;
        head_ctx_ref_we0 : OUT STD_LOGIC;
        head_ctx_ref_d0 : OUT STD_LOGIC_VECTOR (65 downto 0);
        head_ctx_ref_q0 : IN STD_LOGIC_VECTOR (65 downto 0);
        ctx : IN STD_LOGIC_VECTOR (5 downto 0);
        layer_idx : IN STD_LOGIC_VECTOR (31 downto 0);
        start_r : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_run_single_head_fu_110 : component drive_group_head_phase_run_single_head
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_single_head_fu_110_ap_start,
        ap_done => grp_run_single_head_fu_110_ap_done,
        ap_idle => grp_run_single_head_fu_110_ap_idle,
        ap_ready => grp_run_single_head_fu_110_ap_ready,
        head_ctx_ref_address0 => grp_run_single_head_fu_110_head_ctx_ref_address0,
        head_ctx_ref_ce0 => grp_run_single_head_fu_110_head_ctx_ref_ce0,
        head_ctx_ref_we0 => grp_run_single_head_fu_110_head_ctx_ref_we0,
        head_ctx_ref_d0 => grp_run_single_head_fu_110_head_ctx_ref_d0,
        head_ctx_ref_q0 => head_ctx_ref_q0,
        ctx => shl_ln_reg_227,
        layer_idx => layer_idx_read_reg_208,
        start_r => and_ln223_reg_236,
        ap_return => grp_run_single_head_fu_110_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_run_single_head_fu_110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_single_head_fu_110_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_run_single_head_fu_110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_single_head_fu_110_ap_ready = ap_const_logic_1)) then 
                    grp_run_single_head_fu_110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                and_ln223_reg_236 <= and_ln223_fu_173_p2;
                icmp_ln222_reg_232 <= icmp_ln222_fu_161_p2;
                    shl_ln_reg_227(5 downto 4) <= shl_ln_fu_144_p3(5 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                head_ctx_ref_addr_reg_222 <= zext_ln220_fu_135_p1(2 - 1 downto 0);
                icmp_ln217_reg_213 <= icmp_ln217_fu_129_p2;
                layer_idx_read_reg_208 <= layer_idx;
                start_r_read_reg_203 <= start_r;
                trunc_ln220_reg_217 <= trunc_ln220_fu_140_p1;
            end if;
        end if;
    end process;
    shl_ln_reg_227(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln217_reg_213, ap_CS_fsm_state2, icmp_ln222_fu_161_p2, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((icmp_ln222_fu_161_p2 = ap_const_lv1_1) or (icmp_ln217_reg_213 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    and_ln223_fu_173_p2 <= (start_r_read_reg_203 and icmp_ln223_fu_167_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_run_single_head_fu_110_ap_done, ap_predicate_op38_call_state4)
    begin
                ap_block_state4_on_subcall_done <= ((ap_predicate_op38_call_state4 = ap_const_boolean_1) and (grp_run_single_head_fu_110_ap_done = ap_const_logic_0));
    end process;


    ap_condition_101_assign_proc : process(icmp_ln217_reg_213, icmp_ln222_reg_232, grp_run_single_head_fu_110_ap_return)
    begin
                ap_condition_101 <= ((grp_run_single_head_fu_110_ap_return = ap_const_lv1_0) and (icmp_ln222_reg_232 = ap_const_lv1_0) and (icmp_ln217_reg_213 = ap_const_lv1_0));
    end process;


    ap_condition_97_assign_proc : process(icmp_ln217_reg_213, icmp_ln222_reg_232, grp_run_single_head_fu_110_ap_return)
    begin
                ap_condition_97 <= ((icmp_ln217_reg_213 = ap_const_lv1_1) or ((grp_run_single_head_fu_110_ap_return = ap_const_lv1_1) or (icmp_ln222_reg_232 = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_phi_fu_102_p4_assign_proc : process(ap_CS_fsm_state4, ap_condition_97, ap_condition_101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
            if ((ap_const_boolean_1 = ap_condition_101)) then 
                ap_phi_mux_empty_phi_fu_102_p4 <= ap_const_lv1_0;
            elsif ((ap_const_boolean_1 = ap_condition_97)) then 
                ap_phi_mux_empty_phi_fu_102_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_empty_phi_fu_102_p4 <= "X";
            end if;
        else 
            ap_phi_mux_empty_phi_fu_102_p4 <= "X";
        end if; 
    end process;


    ap_predicate_op38_call_state4_assign_proc : process(icmp_ln217_reg_213, icmp_ln222_reg_232)
    begin
                ap_predicate_op38_call_state4 <= ((icmp_ln222_reg_232 = ap_const_lv1_0) and (icmp_ln217_reg_213 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_phi_mux_empty_phi_fu_102_p4;
    grp_run_single_head_fu_110_ap_start <= grp_run_single_head_fu_110_ap_start_reg;

    head_ctx_ref_address0_assign_proc : process(grp_run_single_head_fu_110_head_ctx_ref_address0, ap_CS_fsm_state4, ap_predicate_op38_call_state4, head_ctx_ref_address0_local)
    begin
        if (((ap_predicate_op38_call_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            head_ctx_ref_address0 <= grp_run_single_head_fu_110_head_ctx_ref_address0;
        else 
            head_ctx_ref_address0 <= head_ctx_ref_address0_local;
        end if; 
    end process;


    head_ctx_ref_address0_local_assign_proc : process(ap_CS_fsm_state1, head_ctx_ref_addr_reg_222, ap_CS_fsm_state2, zext_ln220_fu_135_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            head_ctx_ref_address0_local <= head_ctx_ref_addr_reg_222;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            head_ctx_ref_address0_local <= zext_ln220_fu_135_p1(2 - 1 downto 0);
        else 
            head_ctx_ref_address0_local <= "XX";
        end if; 
    end process;


    head_ctx_ref_ce0_assign_proc : process(grp_run_single_head_fu_110_head_ctx_ref_ce0, ap_CS_fsm_state4, ap_predicate_op38_call_state4, head_ctx_ref_ce0_local)
    begin
        if (((ap_predicate_op38_call_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            head_ctx_ref_ce0 <= grp_run_single_head_fu_110_head_ctx_ref_ce0;
        else 
            head_ctx_ref_ce0 <= head_ctx_ref_ce0_local;
        end if; 
    end process;


    head_ctx_ref_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            head_ctx_ref_ce0_local <= ap_const_logic_1;
        else 
            head_ctx_ref_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    head_ctx_ref_d0_assign_proc : process(grp_run_single_head_fu_110_head_ctx_ref_d0, ap_CS_fsm_state4, ap_predicate_op38_call_state4, or_ln_fu_192_p4)
    begin
        if (((ap_predicate_op38_call_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            head_ctx_ref_d0 <= grp_run_single_head_fu_110_head_ctx_ref_d0;
        else 
            head_ctx_ref_d0 <= or_ln_fu_192_p4;
        end if; 
    end process;


    head_ctx_ref_we0_assign_proc : process(grp_run_single_head_fu_110_head_ctx_ref_we0, ap_CS_fsm_state4, ap_predicate_op38_call_state4, head_ctx_ref_we0_out)
    begin
        if (((ap_predicate_op38_call_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            head_ctx_ref_we0 <= grp_run_single_head_fu_110_head_ctx_ref_we0;
        else 
            head_ctx_ref_we0 <= (head_ctx_ref_we0_out or ap_const_logic_0);
        end if; 
    end process;


    head_ctx_ref_we0_local_assign_proc : process(icmp_ln217_reg_213, ap_CS_fsm_state2, icmp_ln222_fu_161_p2)
    begin
        if (((icmp_ln222_fu_161_p2 = ap_const_lv1_0) and (icmp_ln217_reg_213 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            head_ctx_ref_we0_local <= ap_const_logic_1;
        else 
            head_ctx_ref_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    head_ctx_ref_we0_out <= head_ctx_ref_we0_local;
    icmp_ln217_fu_129_p2 <= "1" when (signed(tmp_fu_119_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln222_fu_161_p2 <= "1" when (trunc_ln_fu_151_p4 = ap_const_lv8_E) else "0";
    icmp_ln223_fu_167_p2 <= "1" when (trunc_ln_fu_151_p4 = ap_const_lv8_0) else "0";
    or_ln_fu_192_p4 <= ((tmp_s_fu_178_p4 & and_ln223_fu_173_p2) & trunc_ln223_fu_188_p1);
    shl_ln_fu_144_p3 <= (trunc_ln220_reg_217 & ap_const_lv4_0);
    tmp_fu_119_p4 <= group_idx(31 downto 2);
    tmp_s_fu_178_p4 <= head_ctx_ref_q0(65 downto 52);
    trunc_ln220_fu_140_p1 <= group_idx(2 - 1 downto 0);
    trunc_ln223_fu_188_p1 <= head_ctx_ref_q0(51 - 1 downto 0);
    trunc_ln_fu_151_p4 <= head_ctx_ref_q0(39 downto 32);
    zext_ln220_fu_135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(group_idx),64));
end behav;
