Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Nov 13 22:30:56 2024
| Host             : WIN-CEKBFN753PE running 64-bit major release  (build 9200)
| Command          : report_power -file system_design_wrapper_power_routed.rpt -pb system_design_wrapper_power_summary_routed.pb -rpx system_design_wrapper_power_routed.rpx
| Design           : system_design_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.908        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.783        |
| Device Static (W)        | 0.125        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.0         |
| Junction Temperature (C) | 47.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        9 |       --- |             --- |
| Slice Logic              |     0.002 |    15133 |       --- |             --- |
|   LUT as Logic           |     0.001 |     4448 |     17600 |           25.27 |
|   CARRY4                 |    <0.001 |      248 |      4400 |            5.64 |
|   Register               |    <0.001 |     8457 |     35200 |           24.03 |
|   F7/F8 Muxes            |    <0.001 |       74 |     17600 |            0.42 |
|   LUT as Shift Register  |    <0.001 |      181 |      6000 |            3.02 |
|   LUT as Distributed RAM |    <0.001 |       58 |      6000 |            0.97 |
|   Others                 |     0.000 |      564 |       --- |             --- |
| Signals                  |     0.002 |    11781 |       --- |             --- |
| Block RAM                |    <0.001 |        2 |        60 |            3.33 |
| MMCM                     |     0.241 |        2 |         2 |          100.00 |
| I/O                      |    <0.001 |        6 |       100 |            6.00 |
| PS7                      |     1.526 |        1 |       --- |             --- |
| Static Power             |     0.125 |          |           |                 |
| Total                    |     1.908 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.016 |      0.008 |
| Vccaux    |       1.800 |     0.142 |       0.133 |      0.009 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.719 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                | Domain                                                            | Constraint (ns) |
+--------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_fpga_0                           | system_design_i/processing_system7_0/inst/FCLK_CLK0               |            20.3 |
| clk_fpga_0                           | system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]  |            20.3 |
| clk_out1_system_design_clk_wiz_0_0_1 | system_design_i/clk_wiz_0/inst/clk_out1_system_design_clk_wiz_0_0 |            54.3 |
| clk_out1_system_design_clk_wiz_1_0   | system_design_i/clk_wiz_1/inst/clk_out1                           |            10.0 |
| clk_out1_system_design_clk_wiz_1_0   | system_design_i/clk_wiz_1/inst/clk_out1_system_design_clk_wiz_1_0 |            10.0 |
| clkfbout_system_design_clk_wiz_0_0_1 | system_design_i/clk_wiz_0/inst/clkfbout_system_design_clk_wiz_0_0 |            50.0 |
| clkfbout_system_design_clk_wiz_1_0   | system_design_i/clk_wiz_1/inst/clkfbout_system_design_clk_wiz_1_0 |            60.8 |
+--------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_design_wrapper    |     1.783 |
|   system_design_i        |     1.783 |
|     audio_formatter_0    |     0.006 |
|       inst               |     0.006 |
|     clk_wiz_0            |     0.132 |
|       inst               |     0.132 |
|     clk_wiz_1            |     0.109 |
|       inst               |     0.109 |
|     i2s_receiver_0       |     0.003 |
|       inst               |     0.003 |
|     i2s_transmitter_0    |     0.003 |
|       inst               |     0.003 |
|     mem_interconnect     |     0.002 |
|     processing_system7_0 |     1.527 |
|       inst               |     1.527 |
|     ps7_0_axi_periph     |     0.002 |
|       s00_couplers       |     0.002 |
+--------------------------+-----------+


