

================================================================
== Vivado HLS Report for 'selu_float_float_relu2_config_struct_s'
================================================================
* Date:           Sun Jul 18 14:03:36 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                       |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance               |         Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |index_p_hls_fptosi_float_i32_fu_355    |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_1_p_hls_fptosi_float_i32_fu_360  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_2_p_hls_fptosi_float_i32_fu_365  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_3_p_hls_fptosi_float_i32_fu_370  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_4_p_hls_fptosi_float_i32_fu_375  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_5_p_hls_fptosi_float_i32_fu_380  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_6_p_hls_fptosi_float_i32_fu_385  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_7_p_hls_fptosi_float_i32_fu_390  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_8_p_hls_fptosi_float_i32_fu_395  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_9_p_hls_fptosi_float_i32_fu_400  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      656|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     60|     3220|     6310|     -|
|Memory               |       10|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      330|     -|
|Register             |        0|      -|     5240|      640|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       10|     60|     8460|     7936|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      1|    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |jedi_fcmp_32ns_32ns_1_2_1_U622           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U623           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U624           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U625           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U626           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U627           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U628           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U629           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U630           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U631           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U602  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U603  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U604  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U605  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U606  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U607  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U608  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U609  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U610  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U611  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U612  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U613  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U614  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U615  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U616  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U617  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U618  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U619  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U620  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U621  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |index_p_hls_fptosi_float_i32_fu_355      |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_1_p_hls_fptosi_float_i32_fu_360    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_2_p_hls_fptosi_float_i32_fu_365    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_3_p_hls_fptosi_float_i32_fu_370    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_4_p_hls_fptosi_float_i32_fu_375    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_5_p_hls_fptosi_float_i32_fu_380    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_6_p_hls_fptosi_float_i32_fu_385    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_7_p_hls_fptosi_float_i32_fu_390    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_8_p_hls_fptosi_float_i32_fu_395    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_9_p_hls_fptosi_float_i32_fu_400    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    +-----------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |Total                                    |                                    |        0|     60| 3220| 6310|    0|
    +-----------------------------------------+------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |selu_table3_U  |selu_float_float_relu2_config_struct_s_selu_table3  |       10|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                    |       10|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |and_ln776_10_fu_793_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_11_fu_834_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_12_fu_875_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_13_fu_916_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_14_fu_957_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_15_fu_998_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_16_fu_1039_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln776_8_fu_711_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln776_9_fu_752_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln776_fu_670_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_803           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln776_16_fu_658_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_17_fu_693_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_18_fu_699_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_19_fu_734_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_20_fu_740_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_21_fu_775_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_22_fu_781_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_23_fu_816_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_24_fu_822_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_25_fu_857_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_26_fu_863_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_27_fu_898_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_28_fu_904_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_29_fu_939_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_30_fu_945_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_31_fu_980_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_32_fu_986_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_33_fu_1021_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_34_fu_1027_p2   |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_fu_652_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln780_10_fu_1143_p2   |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_11_fu_1171_p2   |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_12_fu_1199_p2   |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_13_fu_1227_p2   |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_14_fu_1255_p2   |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_15_fu_1283_p2   |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_16_fu_1311_p2   |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_8_fu_1087_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_9_fu_1115_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_fu_1059_p2      |   icmp   |      0|  0|  20|          22|           1|
    |or_ln776_10_fu_787_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_11_fu_828_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_12_fu_869_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_13_fu_910_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_14_fu_951_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_15_fu_992_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_16_fu_1033_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln776_8_fu_705_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln776_9_fu_746_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln776_fu_664_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln780_1_fu_1093_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_2_fu_1121_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_3_fu_1149_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_4_fu_1177_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_5_fu_1205_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_6_fu_1233_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_7_fu_1261_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_8_fu_1289_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_9_fu_1317_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_fu_1065_p3    |  select  |      0|  0|  10|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 656|         563|          84|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_res_0_write_assign_phi_fu_258_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_1_write_assign_phi_fu_268_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_2_write_assign_phi_fu_278_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_3_write_assign_phi_fu_288_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_4_write_assign_phi_fu_298_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_5_write_assign_phi_fu_308_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_6_write_assign_phi_fu_318_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_7_write_assign_phi_fu_328_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_8_write_assign_phi_fu_338_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_9_write_assign_phi_fu_348_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_0_write_assign_reg_255  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_1_write_assign_reg_265  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_2_write_assign_reg_275  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_3_write_assign_reg_285  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_4_write_assign_reg_295  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_5_write_assign_reg_305  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_6_write_assign_reg_315  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_7_write_assign_reg_325  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_8_write_assign_reg_335  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_9_write_assign_reg_345  |   9|          2|   32|         64|
    |grp_fu_405_p1                                    |  15|          3|   32|         96|
    |grp_fu_411_p1                                    |  15|          3|   32|         96|
    |grp_fu_417_p1                                    |  15|          3|   32|         96|
    |grp_fu_423_p1                                    |  15|          3|   32|         96|
    |grp_fu_429_p1                                    |  15|          3|   32|         96|
    |grp_fu_435_p1                                    |  15|          3|   32|         96|
    |grp_fu_441_p1                                    |  15|          3|   32|         96|
    |grp_fu_447_p1                                    |  15|          3|   32|         96|
    |grp_fu_453_p1                                    |  15|          3|   32|         96|
    |grp_fu_459_p1                                    |  15|          3|   32|         96|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 330|         70|  960|       2240|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |and_ln776_10_reg_1507                            |   1|   0|    1|          0|
    |and_ln776_11_reg_1511                            |   1|   0|    1|          0|
    |and_ln776_12_reg_1515                            |   1|   0|    1|          0|
    |and_ln776_13_reg_1519                            |   1|   0|    1|          0|
    |and_ln776_14_reg_1523                            |   1|   0|    1|          0|
    |and_ln776_15_reg_1527                            |   1|   0|    1|          0|
    |and_ln776_16_reg_1531                            |   1|   0|    1|          0|
    |and_ln776_8_reg_1499                             |   1|   0|    1|          0|
    |and_ln776_9_reg_1503                             |   1|   0|    1|          0|
    |and_ln776_reg_1495                               |   1|   0|    1|          0|
    |ap_CS_fsm                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_res_0_write_assign_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_1_write_assign_reg_265  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_2_write_assign_reg_275  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_3_write_assign_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_4_write_assign_reg_295  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_5_write_assign_reg_305  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_6_write_assign_reg_315  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_7_write_assign_reg_325  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_8_write_assign_reg_335  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_9_write_assign_reg_345  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_0_write_assign_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_1_write_assign_reg_265  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_2_write_assign_reg_275  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_3_write_assign_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_4_write_assign_reg_295  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_5_write_assign_reg_305  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_6_write_assign_reg_315  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_7_write_assign_reg_325  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_8_write_assign_reg_335  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_9_write_assign_reg_345  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_0_write_assign_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_1_write_assign_reg_265  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_2_write_assign_reg_275  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_3_write_assign_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_4_write_assign_reg_295  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_5_write_assign_reg_305  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_6_write_assign_reg_315  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_7_write_assign_reg_325  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_8_write_assign_reg_335  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_9_write_assign_reg_345  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_0_write_assign_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_1_write_assign_reg_265  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_2_write_assign_reg_275  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_3_write_assign_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_4_write_assign_reg_295  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_5_write_assign_reg_305  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_6_write_assign_reg_315  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_7_write_assign_reg_325  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_8_write_assign_reg_335  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_9_write_assign_reg_345  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_0_write_assign_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_1_write_assign_reg_265  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_2_write_assign_reg_275  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_3_write_assign_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_4_write_assign_reg_295  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_5_write_assign_reg_305  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_6_write_assign_reg_315  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_7_write_assign_reg_325  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_8_write_assign_reg_335  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_9_write_assign_reg_345  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_0_write_assign_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_1_write_assign_reg_265  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_2_write_assign_reg_275  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_3_write_assign_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_4_write_assign_reg_295  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_5_write_assign_reg_305  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_6_write_assign_reg_315  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_7_write_assign_reg_325  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_8_write_assign_reg_335  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_9_write_assign_reg_345  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_0_write_assign_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_1_write_assign_reg_265  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_2_write_assign_reg_275  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_3_write_assign_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_4_write_assign_reg_295  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_5_write_assign_reg_305  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_6_write_assign_reg_315  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_7_write_assign_reg_325  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_8_write_assign_reg_335  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_9_write_assign_reg_345  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_0_write_assign_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_1_write_assign_reg_265  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_2_write_assign_reg_275  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_3_write_assign_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_4_write_assign_reg_295  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_5_write_assign_reg_305  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_6_write_assign_reg_315  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_7_write_assign_reg_325  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_8_write_assign_reg_335  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_9_write_assign_reg_345  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_0_write_assign_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_1_write_assign_reg_265  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_2_write_assign_reg_275  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_3_write_assign_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_4_write_assign_reg_295  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_5_write_assign_reg_305  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_6_write_assign_reg_315  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_7_write_assign_reg_325  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_8_write_assign_reg_335  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_9_write_assign_reg_345  |  32|   0|   32|          0|
    |data_0_read_2_reg_1488                           |  32|   0|   32|          0|
    |data_1_read_2_reg_1481                           |  32|   0|   32|          0|
    |data_2_read_2_reg_1474                           |  32|   0|   32|          0|
    |data_3_read_2_reg_1467                           |  32|   0|   32|          0|
    |data_4_read_2_reg_1460                           |  32|   0|   32|          0|
    |data_5_read_2_reg_1453                           |  32|   0|   32|          0|
    |data_6_read_2_reg_1446                           |  32|   0|   32|          0|
    |data_7_read_2_reg_1439                           |  32|   0|   32|          0|
    |data_8_read_1_reg_1432                           |  32|   0|   32|          0|
    |data_9_read_1_reg_1425                           |  32|   0|   32|          0|
    |reg_575                                          |  32|   0|   32|          0|
    |reg_581                                          |  32|   0|   32|          0|
    |reg_587                                          |  32|   0|   32|          0|
    |reg_593                                          |  32|   0|   32|          0|
    |reg_599                                          |  32|   0|   32|          0|
    |reg_605                                          |  32|   0|   32|          0|
    |reg_611                                          |  32|   0|   32|          0|
    |reg_617                                          |  32|   0|   32|          0|
    |reg_623                                          |  32|   0|   32|          0|
    |reg_629                                          |  32|   0|   32|          0|
    |select_ln780_1_reg_1590                          |  10|   0|   10|          0|
    |select_ln780_2_reg_1595                          |  10|   0|   10|          0|
    |select_ln780_3_reg_1600                          |  10|   0|   10|          0|
    |select_ln780_4_reg_1605                          |  10|   0|   10|          0|
    |select_ln780_5_reg_1610                          |  10|   0|   10|          0|
    |select_ln780_6_reg_1615                          |  10|   0|   10|          0|
    |select_ln780_7_reg_1620                          |  10|   0|   10|          0|
    |select_ln780_8_reg_1625                          |  10|   0|   10|          0|
    |select_ln780_9_reg_1630                          |  10|   0|   10|          0|
    |select_ln780_reg_1585                            |  10|   0|   10|          0|
    |tmp_6_1_reg_1540                                 |  32|   0|   32|          0|
    |tmp_6_2_reg_1545                                 |  32|   0|   32|          0|
    |tmp_6_3_reg_1550                                 |  32|   0|   32|          0|
    |tmp_6_4_reg_1555                                 |  32|   0|   32|          0|
    |tmp_6_5_reg_1560                                 |  32|   0|   32|          0|
    |tmp_6_6_reg_1565                                 |  32|   0|   32|          0|
    |tmp_6_7_reg_1570                                 |  32|   0|   32|          0|
    |tmp_6_8_reg_1575                                 |  32|   0|   32|          0|
    |tmp_6_9_reg_1580                                 |  32|   0|   32|          0|
    |tmp_6_reg_1535                                   |  32|   0|   32|          0|
    |and_ln776_10_reg_1507                            |  64|  32|    1|          0|
    |and_ln776_11_reg_1511                            |  64|  32|    1|          0|
    |and_ln776_12_reg_1515                            |  64|  32|    1|          0|
    |and_ln776_13_reg_1519                            |  64|  32|    1|          0|
    |and_ln776_14_reg_1523                            |  64|  32|    1|          0|
    |and_ln776_15_reg_1527                            |  64|  32|    1|          0|
    |and_ln776_16_reg_1531                            |  64|  32|    1|          0|
    |and_ln776_8_reg_1499                             |  64|  32|    1|          0|
    |and_ln776_9_reg_1503                             |  64|  32|    1|          0|
    |and_ln776_reg_1495                               |  64|  32|    1|          0|
    |reg_575                                          |  64|  32|   32|          0|
    |reg_581                                          |  64|  32|   32|          0|
    |reg_587                                          |  64|  32|   32|          0|
    |reg_593                                          |  64|  32|   32|          0|
    |reg_599                                          |  64|  32|   32|          0|
    |reg_605                                          |  64|  32|   32|          0|
    |reg_611                                          |  64|  32|   32|          0|
    |reg_617                                          |  64|  32|   32|          0|
    |reg_623                                          |  64|  32|   32|          0|
    |reg_629                                          |  64|  32|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |5240| 640| 4290|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_done      | out |    1| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_2  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_3  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_4  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_5  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_6  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_7  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_8  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|ap_return_9  | out |   32| ap_ctrl_hs | selu<float, float, relu2_config_struct> | return value |
|data_0_read  |  in |   32|   ap_none  |               data_0_read               |    scalar    |
|data_1_read  |  in |   32|   ap_none  |               data_1_read               |    scalar    |
|data_2_read  |  in |   32|   ap_none  |               data_2_read               |    scalar    |
|data_3_read  |  in |   32|   ap_none  |               data_3_read               |    scalar    |
|data_4_read  |  in |   32|   ap_none  |               data_4_read               |    scalar    |
|data_5_read  |  in |   32|   ap_none  |               data_5_read               |    scalar    |
|data_6_read  |  in |   32|   ap_none  |               data_6_read               |    scalar    |
|data_7_read  |  in |   32|   ap_none  |               data_7_read               |    scalar    |
|data_8_read  |  in |   32|   ap_none  |               data_8_read               |    scalar    |
|data_9_read  |  in |   32|   ap_none  |               data_9_read               |    scalar    |
+-------------+-----+-----+------------+-----------------------------------------+--------------+

