ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB145:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "usbd_cdc_if.h"
  26:Core/Src/main.c **** #include "athena.h"
  27:Core/Src/main.c **** #include "pd.h"
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c ****  #define TPS25751_I2C_ADDR        0x20  // 7-bit I2C Address (HAL will shift to 0x40)
  39:Core/Src/main.c ****   #define LOAD_FULL_FLASH          1     // Set to 1 for full flash, 0 for low region only
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** FDCAN_HandleTypeDef hfdcan2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  55:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** UART_HandleTypeDef huart5;
  58:Core/Src/main.c **** UART_HandleTypeDef huart1;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE BEGIN PV */
  61:Core/Src/main.c ****   HAL_StatusTypeDef i2c_status;
  62:Core/Src/main.c ****   Athena_LED_PinConfig led_pins = {
  63:Core/Src/main.c ****       .port_r = SPU_R_GPIO_Port,
  64:Core/Src/main.c ****       .pin_r = SPU_R_Pin,
  65:Core/Src/main.c ****       .port_g = SPU_G_GPIO_Port,
  66:Core/Src/main.c ****       .pin_g = SPU_G_Pin,
  67:Core/Src/main.c ****       .port_b = SPU_B_GPIO_Port,
  68:Core/Src/main.c ****       .pin_b = SPU_B_Pin
  69:Core/Src/main.c ****   };
  70:Core/Src/main.c **** /* USER CODE END PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  73:Core/Src/main.c **** void SystemClock_Config(void);
  74:Core/Src/main.c **** static void MX_GPIO_Init(void);
  75:Core/Src/main.c **** static void MX_I2C1_Init(void);
  76:Core/Src/main.c **** static void MX_SPI1_Init(void);
  77:Core/Src/main.c **** static void MX_TIM1_Init(void);
  78:Core/Src/main.c **** static void MX_TIM2_Init(void);
  79:Core/Src/main.c **** static void MX_UART5_Init(void);
  80:Core/Src/main.c **** static void MX_FDCAN2_Init(void);
  81:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  82:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* USER CODE END PFP */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  87:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 3


  89:Core/Src/main.c **** /* USER CODE END 0 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /**
  92:Core/Src/main.c ****   * @brief  The application entry point.
  93:Core/Src/main.c ****   * @retval int
  94:Core/Src/main.c ****   */
  95:Core/Src/main.c **** int main(void)
  96:Core/Src/main.c **** {
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END 1 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 105:Core/Src/main.c ****   HAL_Init();
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE END Init */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Configure the system clock */
 112:Core/Src/main.c ****   SystemClock_Config();
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   Athena_Init(&led_pins);
 117:Core/Src/main.c ****   /* USER CODE END SysInit */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* Initialize all configured peripherals */
 120:Core/Src/main.c ****   MX_GPIO_Init();
 121:Core/Src/main.c ****   MX_I2C1_Init();
 122:Core/Src/main.c ****   MX_SPI1_Init();
 123:Core/Src/main.c ****   MX_TIM1_Init();
 124:Core/Src/main.c ****   MX_TIM2_Init();
 125:Core/Src/main.c ****   MX_UART5_Init();
 126:Core/Src/main.c ****   MX_FDCAN2_Init();
 127:Core/Src/main.c ****   MX_USART1_UART_Init();
 128:Core/Src/main.c ****   MX_USB_Device_Init();
 129:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 130:Core/Src/main.c ****   
 131:Core/Src/main.c ****   // TPS25751 I2C Configuration
 132:Core/Src/main.c ****   // I2C Address #1 selected by ADCIN1=#7 and ADCIN2=#5
 133:Core/Src/main.c ****   // Per Table 8-5: Address bits are 0100000x where x is R/W bit
 134:Core/Src/main.c ****   // 7-bit address = 0100000 = 0x20 (HAL functions auto-shift this to 0x40 for 8-bit format)
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   // if (LOAD_FULL_FLASH) {
 137:Core/Src/main.c ****   //   // Load Full Flash firmware (larger, complete firmware image)
 138:Core/Src/main.c ****   //   i2c_status = TPS25751_LoadFirmware(&hi2c1, 
 139:Core/Src/main.c ****   //                                      tps25750x_fullFlash_i2c_array, 
 140:Core/Src/main.c ****   //                                      gSizeFullFlashArray, 
 141:Core/Src/main.c ****   //                                      TPS25751_I2C_ADDR);
 142:Core/Src/main.c ****   //   }
 143:Core/Src/main.c ****   // else {
 144:Core/Src/main.c ****   //   i2c_status = TPS25751_LoadFirmware(&hi2c1, 
 145:Core/Src/main.c ****   //                                      tps25750x_lowRegion_i2c_array, 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 4


 146:Core/Src/main.c ****   //                                      gSizeLowRegionArray, 
 147:Core/Src/main.c ****   //                                      TPS25751_I2C_ADDR);
 148:Core/Src/main.c ****   //   }
 149:Core/Src/main.c ****   
 150:Core/Src/main.c ****   // // Optional: Indicate loading status via LED or UART
 151:Core/Src/main.c ****   // if (i2c_status == HAL_OK)
 152:Core/Src/main.c ****   // {
 153:Core/Src/main.c ****   //   // TPS25751 firmware loaded successfully
 154:Core/Src/main.c ****   //   // You can add LED indication or UART debug message here
 155:Core/Src/main.c ****   //   Set_LED_Color(LED_GREEN);
 156:Core/Src/main.c ****   // }
 157:Core/Src/main.c ****   // else if (i2c_status == HAL_BUSY)
 158:Core/Src/main.c ****   // {
 159:Core/Src/main.c ****   //   // I2C bus is busy
 160:Core/Src/main.c ****   //   // Handle error (blink LED, send UART message, etc.)
 161:Core/Src/main.c ****   //   Set_LED_Color(LED_YELLOW);
 162:Core/Src/main.c ****   // }
 163:Core/Src/main.c ****   // else if (i2c_status == HAL_ERROR)
 164:Core/Src/main.c ****   // {
 165:Core/Src/main.c ****   //   // Failed to load firmware
 166:Core/Src/main.c ****   //   // Handle error (blink LED, send UART message, etc.)
 167:Core/Src/main.c ****   //   Set_LED_Color(LED_RED);
 168:Core/Src/main.c ****     
 169:Core/Src/main.c ****   // } else {
 170:Core/Src/main.c ****   //   Set_LED_Color(LED_MAGENTA);
 171:Core/Src/main.c ****   // }
 172:Core/Src/main.c ****   
 173:Core/Src/main.c ****   
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE END 2 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* Infinite loop */
 178:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 179:Core/Src/main.c ****   while (1)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c **** //      uint8_t cdc_message[] = "Status \r\n";
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** //  CDC_Transmit_FS(cdc_message, sizeof(cdc_message) - 1);
 184:Core/Src/main.c **** //  CDC_Transmit_FS((uint8_t *)&i2c_status, sizeof(i2c_status));
 185:Core/Src/main.c ****     // LED_Test_Sequence();
 186:Core/Src/main.c ****     /* USER CODE END WHILE */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 189:Core/Src/main.c ****   }
 190:Core/Src/main.c ****   /* USER CODE END 3 */
 191:Core/Src/main.c **** }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** /**
 194:Core/Src/main.c ****   * @brief System Clock Configuration
 195:Core/Src/main.c ****   * @retval None
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c **** void SystemClock_Config(void)
 198:Core/Src/main.c **** {
 199:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 200:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 5


 203:Core/Src/main.c ****   */
 204:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 207:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 210:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV9;
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 108;
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 218:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 219:Core/Src/main.c ****   {
 220:Core/Src/main.c ****     Error_Handler();
 221:Core/Src/main.c ****   }
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 226:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 227:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 228:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 229:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 230:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 233:Core/Src/main.c ****   {
 234:Core/Src/main.c ****     Error_Handler();
 235:Core/Src/main.c ****   }
 236:Core/Src/main.c **** }
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** /**
 239:Core/Src/main.c ****   * @brief FDCAN2 Initialization Function
 240:Core/Src/main.c ****   * @param None
 241:Core/Src/main.c ****   * @retval None
 242:Core/Src/main.c ****   */
 243:Core/Src/main.c **** static void MX_FDCAN2_Init(void)
 244:Core/Src/main.c **** {
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN2_Init 0 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   /* USER CODE END FDCAN2_Init 0 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN2_Init 1 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /* USER CODE END FDCAN2_Init 1 */
 253:Core/Src/main.c ****   hfdcan2.Instance = FDCAN2;
 254:Core/Src/main.c ****   hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 255:Core/Src/main.c ****   hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 256:Core/Src/main.c ****   hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 257:Core/Src/main.c ****   hfdcan2.Init.AutoRetransmission = DISABLE;
 258:Core/Src/main.c ****   hfdcan2.Init.TransmitPause = DISABLE;
 259:Core/Src/main.c ****   hfdcan2.Init.ProtocolException = DISABLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 6


 260:Core/Src/main.c ****   hfdcan2.Init.NominalPrescaler = 16;
 261:Core/Src/main.c ****   hfdcan2.Init.NominalSyncJumpWidth = 1;
 262:Core/Src/main.c ****   hfdcan2.Init.NominalTimeSeg1 = 1;
 263:Core/Src/main.c ****   hfdcan2.Init.NominalTimeSeg2 = 1;
 264:Core/Src/main.c ****   hfdcan2.Init.DataPrescaler = 1;
 265:Core/Src/main.c ****   hfdcan2.Init.DataSyncJumpWidth = 1;
 266:Core/Src/main.c ****   hfdcan2.Init.DataTimeSeg1 = 1;
 267:Core/Src/main.c ****   hfdcan2.Init.DataTimeSeg2 = 1;
 268:Core/Src/main.c ****   hfdcan2.Init.StdFiltersNbr = 0;
 269:Core/Src/main.c ****   hfdcan2.Init.ExtFiltersNbr = 0;
 270:Core/Src/main.c ****   hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 271:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 272:Core/Src/main.c ****   {
 273:Core/Src/main.c ****     Error_Handler();
 274:Core/Src/main.c ****   }
 275:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN2_Init 2 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE END FDCAN2_Init 2 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 283:Core/Src/main.c ****   * @param None
 284:Core/Src/main.c ****   * @retval None
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c **** static void MX_I2C1_Init(void)
 287:Core/Src/main.c **** {
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 296:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 297:Core/Src/main.c ****   hi2c1.Init.Timing = 0x60715075;
 298:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 299:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 300:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 301:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 302:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 303:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 304:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 305:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****     Error_Handler();
 308:Core/Src/main.c ****   }
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /** Configure Analogue filter
 311:Core/Src/main.c ****   */
 312:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 313:Core/Src/main.c ****   {
 314:Core/Src/main.c ****     Error_Handler();
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 7


 317:Core/Src/main.c ****   /** Configure Digital filter
 318:Core/Src/main.c ****   */
 319:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 320:Core/Src/main.c ****   {
 321:Core/Src/main.c ****     Error_Handler();
 322:Core/Src/main.c ****   }
 323:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c **** }
 328:Core/Src/main.c **** 
 329:Core/Src/main.c **** /**
 330:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 331:Core/Src/main.c ****   * @param None
 332:Core/Src/main.c ****   * @retval None
 333:Core/Src/main.c ****   */
 334:Core/Src/main.c **** static void MX_SPI1_Init(void)
 335:Core/Src/main.c **** {
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 344:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 345:Core/Src/main.c ****   hspi1.Instance = SPI1;
 346:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
 347:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 348:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 349:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 350:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 351:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 352:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 353:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 354:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 355:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 356:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 357:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 358:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 359:Core/Src/main.c ****   {
 360:Core/Src/main.c ****     Error_Handler();
 361:Core/Src/main.c ****   }
 362:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** }
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** /**
 369:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 370:Core/Src/main.c ****   * @param None
 371:Core/Src/main.c ****   * @retval None
 372:Core/Src/main.c ****   */
 373:Core/Src/main.c **** static void MX_TIM1_Init(void)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 8


 374:Core/Src/main.c **** {
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 381:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 382:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 387:Core/Src/main.c ****   htim1.Instance = TIM1;
 388:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 389:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 390:Core/Src/main.c ****   htim1.Init.Period = 65535;
 391:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 392:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 393:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 394:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 399:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 400:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 401:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 402:Core/Src/main.c ****   {
 403:Core/Src/main.c ****     Error_Handler();
 404:Core/Src/main.c ****   }
 405:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 406:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 407:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 408:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 409:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 410:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 411:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 412:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 413:Core/Src/main.c ****   {
 414:Core/Src/main.c ****     Error_Handler();
 415:Core/Src/main.c ****   }
 416:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 417:Core/Src/main.c ****   {
 418:Core/Src/main.c ****     Error_Handler();
 419:Core/Src/main.c ****   }
 420:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
 423:Core/Src/main.c ****   }
 424:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 425:Core/Src/main.c ****   {
 426:Core/Src/main.c ****     Error_Handler();
 427:Core/Src/main.c ****   }
 428:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 429:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 430:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 9


 431:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 432:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 433:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 434:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 435:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 436:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 437:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 438:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 439:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 440:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 441:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 442:Core/Src/main.c ****   {
 443:Core/Src/main.c ****     Error_Handler();
 444:Core/Src/main.c ****   }
 445:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 448:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 449:Core/Src/main.c **** 
 450:Core/Src/main.c **** }
 451:Core/Src/main.c **** 
 452:Core/Src/main.c **** /**
 453:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 454:Core/Src/main.c ****   * @param None
 455:Core/Src/main.c ****   * @retval None
 456:Core/Src/main.c ****   */
 457:Core/Src/main.c **** static void MX_TIM2_Init(void)
 458:Core/Src/main.c **** {
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 465:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 470:Core/Src/main.c ****   htim2.Instance = TIM2;
 471:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 472:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 473:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 474:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 475:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 476:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 477:Core/Src/main.c ****   {
 478:Core/Src/main.c ****     Error_Handler();
 479:Core/Src/main.c ****   }
 480:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 481:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 482:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 483:Core/Src/main.c ****   {
 484:Core/Src/main.c ****     Error_Handler();
 485:Core/Src/main.c ****   }
 486:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 487:Core/Src/main.c ****   sConfigOC.Pulse = 0;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 10


 488:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 489:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 490:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 491:Core/Src/main.c ****   {
 492:Core/Src/main.c ****     Error_Handler();
 493:Core/Src/main.c ****   }
 494:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 495:Core/Src/main.c ****   {
 496:Core/Src/main.c ****     Error_Handler();
 497:Core/Src/main.c ****   }
 498:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 501:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 502:Core/Src/main.c **** 
 503:Core/Src/main.c **** }
 504:Core/Src/main.c **** 
 505:Core/Src/main.c **** /**
 506:Core/Src/main.c ****   * @brief UART5 Initialization Function
 507:Core/Src/main.c ****   * @param None
 508:Core/Src/main.c ****   * @retval None
 509:Core/Src/main.c ****   */
 510:Core/Src/main.c **** static void MX_UART5_Init(void)
 511:Core/Src/main.c **** {
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 0 */
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   /* USER CODE END UART5_Init 0 */
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 1 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE END UART5_Init 1 */
 520:Core/Src/main.c ****   huart5.Instance = UART5;
 521:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 522:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 523:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 524:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 525:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 526:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 527:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 528:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 529:Core/Src/main.c ****   huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 530:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 531:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart5, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 532:Core/Src/main.c ****   {
 533:Core/Src/main.c ****     Error_Handler();
 534:Core/Src/main.c ****   }
 535:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 536:Core/Src/main.c ****   {
 537:Core/Src/main.c ****     Error_Handler();
 538:Core/Src/main.c ****   }
 539:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 540:Core/Src/main.c ****   {
 541:Core/Src/main.c ****     Error_Handler();
 542:Core/Src/main.c ****   }
 543:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 544:Core/Src/main.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 11


 545:Core/Src/main.c ****     Error_Handler();
 546:Core/Src/main.c ****   }
 547:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 2 */
 548:Core/Src/main.c **** 
 549:Core/Src/main.c ****   /* USER CODE END UART5_Init 2 */
 550:Core/Src/main.c **** 
 551:Core/Src/main.c **** }
 552:Core/Src/main.c **** 
 553:Core/Src/main.c **** /**
 554:Core/Src/main.c ****   * @brief USART1 Initialization Function
 555:Core/Src/main.c ****   * @param None
 556:Core/Src/main.c ****   * @retval None
 557:Core/Src/main.c ****   */
 558:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 559:Core/Src/main.c **** {
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 568:Core/Src/main.c ****   huart1.Instance = USART1;
 569:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 570:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 571:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 572:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 573:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 574:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 575:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 576:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 577:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 578:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 579:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 580:Core/Src/main.c ****   {
 581:Core/Src/main.c ****     Error_Handler();
 582:Core/Src/main.c ****   }
 583:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 584:Core/Src/main.c ****   {
 585:Core/Src/main.c ****     Error_Handler();
 586:Core/Src/main.c ****   }
 587:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 588:Core/Src/main.c ****   {
 589:Core/Src/main.c ****     Error_Handler();
 590:Core/Src/main.c ****   }
 591:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 592:Core/Src/main.c ****   {
 593:Core/Src/main.c ****     Error_Handler();
 594:Core/Src/main.c ****   }
 595:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 598:Core/Src/main.c **** 
 599:Core/Src/main.c **** }
 600:Core/Src/main.c **** 
 601:Core/Src/main.c **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 12


 602:Core/Src/main.c ****   * @brief GPIO Initialization Function
 603:Core/Src/main.c ****   * @param None
 604:Core/Src/main.c ****   * @retval None
 605:Core/Src/main.c ****   */
 606:Core/Src/main.c **** static void MX_GPIO_Init(void)
 607:Core/Src/main.c **** {
  28              		.loc 1 607 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 8AB0     		sub	sp, sp, #40
  41              		.cfi_def_cfa_offset 64
 608:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 608 3 view .LVU1
  43              		.loc 1 608 20 is_stmt 0 view .LVU2
  44 0006 05AD     		add	r5, sp, #20
  45 0008 0024     		movs	r4, #0
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
  49 0010 0894     		str	r4, [sp, #32]
  50 0012 0994     		str	r4, [sp, #36]
 609:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 610:Core/Src/main.c **** 
 611:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 614:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 614 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 614 3 view .LVU4
  54              		.loc 1 614 3 view .LVU5
  55 0014 404B     		ldr	r3, .L3
  56 0016 DA6C     		ldr	r2, [r3, #76]
  57 0018 42F00402 		orr	r2, r2, #4
  58 001c DA64     		str	r2, [r3, #76]
  59              		.loc 1 614 3 view .LVU6
  60 001e DA6C     		ldr	r2, [r3, #76]
  61 0020 02F00402 		and	r2, r2, #4
  62 0024 0092     		str	r2, [sp]
  63              		.loc 1 614 3 view .LVU7
  64 0026 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 614 3 view .LVU8
 615:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  67              		.loc 1 615 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 615 3 view .LVU10
  70              		.loc 1 615 3 view .LVU11
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 13


  71 0028 DA6C     		ldr	r2, [r3, #76]
  72 002a 42F02002 		orr	r2, r2, #32
  73 002e DA64     		str	r2, [r3, #76]
  74              		.loc 1 615 3 view .LVU12
  75 0030 DA6C     		ldr	r2, [r3, #76]
  76 0032 02F02002 		and	r2, r2, #32
  77 0036 0192     		str	r2, [sp, #4]
  78              		.loc 1 615 3 view .LVU13
  79 0038 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 615 3 view .LVU14
 616:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 616 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 616 3 view .LVU16
  85              		.loc 1 616 3 view .LVU17
  86 003a DA6C     		ldr	r2, [r3, #76]
  87 003c 42F00102 		orr	r2, r2, #1
  88 0040 DA64     		str	r2, [r3, #76]
  89              		.loc 1 616 3 view .LVU18
  90 0042 DA6C     		ldr	r2, [r3, #76]
  91 0044 02F00102 		and	r2, r2, #1
  92 0048 0292     		str	r2, [sp, #8]
  93              		.loc 1 616 3 view .LVU19
  94 004a 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 616 3 view .LVU20
 617:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 617 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 617 3 view .LVU22
 100              		.loc 1 617 3 view .LVU23
 101 004c DA6C     		ldr	r2, [r3, #76]
 102 004e 42F00202 		orr	r2, r2, #2
 103 0052 DA64     		str	r2, [r3, #76]
 104              		.loc 1 617 3 view .LVU24
 105 0054 DA6C     		ldr	r2, [r3, #76]
 106 0056 02F00202 		and	r2, r2, #2
 107 005a 0392     		str	r2, [sp, #12]
 108              		.loc 1 617 3 view .LVU25
 109 005c 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 617 3 view .LVU26
 618:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 112              		.loc 1 618 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 618 3 view .LVU28
 115              		.loc 1 618 3 view .LVU29
 116 005e DA6C     		ldr	r2, [r3, #76]
 117 0060 42F00802 		orr	r2, r2, #8
 118 0064 DA64     		str	r2, [r3, #76]
 119              		.loc 1 618 3 view .LVU30
 120 0066 DB6C     		ldr	r3, [r3, #76]
 121 0068 03F00803 		and	r3, r3, #8
 122 006c 0493     		str	r3, [sp, #16]
 123              		.loc 1 618 3 view .LVU31
 124 006e 049B     		ldr	r3, [sp, #16]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 14


 125              	.LBE8:
 126              		.loc 1 618 3 view .LVU32
 619:Core/Src/main.c **** 
 620:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 621:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, PD_IRQ_Pin|SPU_SELECT_Pin|PYRO_3_Pin|PYRO_2_Pin
 127              		.loc 1 621 3 view .LVU33
 128 0070 2246     		mov	r2, r4
 129 0072 4FF4E361 		mov	r1, #1816
 130 0076 4FF09040 		mov	r0, #1207959552
 131 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 132              	.LVL0:
 622:Core/Src/main.c ****                           |PYRO_1_Pin, GPIO_PIN_RESET);
 623:Core/Src/main.c **** 
 624:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 625:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, SERVO1_EN_Pin|SERVO2_EN_Pin|SERVO3_EN_Pin|SERVO4_EN_Pin
 133              		.loc 1 625 3 view .LVU34
 134 007e DFF8A080 		ldr	r8, .L3+8
 135 0082 2246     		mov	r2, r4
 136 0084 4CF29F01 		movw	r1, #49311
 137 0088 4046     		mov	r0, r8
 138 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 139              	.LVL1:
 626:Core/Src/main.c ****                           |SERVO5_EN_Pin|EN_OTG_Pin|CHRG_OK_Pin|SPU_CAN_S_Pin, GPIO_PIN_RESET);
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 629:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, SPU_B_Pin|SPU_G_Pin|SPU_R_Pin|RESET_MPU_Pin, GPIO_PIN_SET);
 140              		.loc 1 629 3 view .LVU35
 141 008e 0122     		movs	r2, #1
 142 0090 4FF46851 		mov	r1, #14848
 143 0094 4046     		mov	r0, r8
 144 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL2:
 630:Core/Src/main.c **** 
 631:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 632:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, SERVO6_EN_Pin|PYRO_6_Pin|PYRO_5_Pin|PYRO_4_Pin
 146              		.loc 1 632 3 view .LVU36
 147 009a 204E     		ldr	r6, .L3+4
 148 009c 2246     		mov	r2, r4
 149 009e 4FF4F861 		mov	r1, #1984
 150 00a2 3046     		mov	r0, r6
 151 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL3:
 633:Core/Src/main.c ****                           |SPU_PROCHOT_Pin, GPIO_PIN_RESET);
 634:Core/Src/main.c **** 
 635:Core/Src/main.c ****   /*Configure GPIO pins : PD_IRQ_Pin SPU_SELECT_Pin PYRO_3_Pin PYRO_2_Pin
 636:Core/Src/main.c ****                            PYRO_1_Pin */
 637:Core/Src/main.c ****   GPIO_InitStruct.Pin = PD_IRQ_Pin|SPU_SELECT_Pin|PYRO_3_Pin|PYRO_2_Pin
 153              		.loc 1 637 3 view .LVU37
 154              		.loc 1 637 23 is_stmt 0 view .LVU38
 155 00a8 4FF4E363 		mov	r3, #1816
 156 00ac 0593     		str	r3, [sp, #20]
 638:Core/Src/main.c ****                           |PYRO_1_Pin;
 639:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 157              		.loc 1 639 3 is_stmt 1 view .LVU39
 158              		.loc 1 639 24 is_stmt 0 view .LVU40
 159 00ae 0127     		movs	r7, #1
 160 00b0 0697     		str	r7, [sp, #24]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 15


 640:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 640 3 is_stmt 1 view .LVU41
 162              		.loc 1 640 24 is_stmt 0 view .LVU42
 163 00b2 0794     		str	r4, [sp, #28]
 641:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 164              		.loc 1 641 3 is_stmt 1 view .LVU43
 165              		.loc 1 641 25 is_stmt 0 view .LVU44
 166 00b4 0894     		str	r4, [sp, #32]
 642:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 167              		.loc 1 642 3 is_stmt 1 view .LVU45
 168 00b6 2946     		mov	r1, r5
 169 00b8 4FF09040 		mov	r0, #1207959552
 170 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL4:
 643:Core/Src/main.c **** 
 644:Core/Src/main.c ****   /*Configure GPIO pins : SERVO1_EN_Pin SERVO2_EN_Pin SERVO3_EN_Pin SPU_B_Pin
 645:Core/Src/main.c ****                            SPU_G_Pin SPU_R_Pin SERVO4_EN_Pin SERVO5_EN_Pin
 646:Core/Src/main.c ****                            EN_OTG_Pin CHRG_OK_Pin SPU_CAN_S_Pin RESET_MPU_Pin */
 647:Core/Src/main.c ****   GPIO_InitStruct.Pin = SERVO1_EN_Pin|SERVO2_EN_Pin|SERVO3_EN_Pin|SPU_B_Pin
 172              		.loc 1 647 3 view .LVU46
 173              		.loc 1 647 23 is_stmt 0 view .LVU47
 174 00c0 4FF69F23 		movw	r3, #64159
 175 00c4 0593     		str	r3, [sp, #20]
 648:Core/Src/main.c ****                           |SPU_G_Pin|SPU_R_Pin|SERVO4_EN_Pin|SERVO5_EN_Pin
 649:Core/Src/main.c ****                           |EN_OTG_Pin|CHRG_OK_Pin|SPU_CAN_S_Pin|RESET_MPU_Pin;
 650:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 176              		.loc 1 650 3 is_stmt 1 view .LVU48
 177              		.loc 1 650 24 is_stmt 0 view .LVU49
 178 00c6 0697     		str	r7, [sp, #24]
 651:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 651 3 is_stmt 1 view .LVU50
 180              		.loc 1 651 24 is_stmt 0 view .LVU51
 181 00c8 0794     		str	r4, [sp, #28]
 652:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 182              		.loc 1 652 3 is_stmt 1 view .LVU52
 183              		.loc 1 652 25 is_stmt 0 view .LVU53
 184 00ca 0894     		str	r4, [sp, #32]
 653:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 185              		.loc 1 653 3 is_stmt 1 view .LVU54
 186 00cc 2946     		mov	r1, r5
 187 00ce 4046     		mov	r0, r8
 188 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL5:
 654:Core/Src/main.c **** 
 655:Core/Src/main.c ****   /*Configure GPIO pins : SERVO6_EN_Pin PYRO_6_Pin PYRO_5_Pin PYRO_4_Pin
 656:Core/Src/main.c ****                            SPU_PROCHOT_Pin */
 657:Core/Src/main.c ****   GPIO_InitStruct.Pin = SERVO6_EN_Pin|PYRO_6_Pin|PYRO_5_Pin|PYRO_4_Pin
 190              		.loc 1 657 3 view .LVU55
 191              		.loc 1 657 23 is_stmt 0 view .LVU56
 192 00d4 4FF4F863 		mov	r3, #1984
 193 00d8 0593     		str	r3, [sp, #20]
 658:Core/Src/main.c ****                           |SPU_PROCHOT_Pin;
 659:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 194              		.loc 1 659 3 is_stmt 1 view .LVU57
 195              		.loc 1 659 24 is_stmt 0 view .LVU58
 196 00da 0697     		str	r7, [sp, #24]
 660:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 16


 197              		.loc 1 660 3 is_stmt 1 view .LVU59
 198              		.loc 1 660 24 is_stmt 0 view .LVU60
 199 00dc 0794     		str	r4, [sp, #28]
 661:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 200              		.loc 1 661 3 is_stmt 1 view .LVU61
 201              		.loc 1 661 25 is_stmt 0 view .LVU62
 202 00de 0894     		str	r4, [sp, #32]
 662:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 203              		.loc 1 662 3 is_stmt 1 view .LVU63
 204 00e0 2946     		mov	r1, r5
 205 00e2 3046     		mov	r0, r6
 206 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL6:
 663:Core/Src/main.c **** 
 664:Core/Src/main.c ****   /*Configure GPIO pin : SPU_PD_IRQ_Pin */
 665:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPU_PD_IRQ_Pin;
 208              		.loc 1 665 3 view .LVU64
 209              		.loc 1 665 23 is_stmt 0 view .LVU65
 210 00e8 4FF40043 		mov	r3, #32768
 211 00ec 0593     		str	r3, [sp, #20]
 666:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 212              		.loc 1 666 3 is_stmt 1 view .LVU66
 213              		.loc 1 666 24 is_stmt 0 view .LVU67
 214 00ee 4FF48813 		mov	r3, #1114112
 215 00f2 0693     		str	r3, [sp, #24]
 667:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 667 3 is_stmt 1 view .LVU68
 217              		.loc 1 667 24 is_stmt 0 view .LVU69
 218 00f4 0794     		str	r4, [sp, #28]
 668:Core/Src/main.c ****   HAL_GPIO_Init(SPU_PD_IRQ_GPIO_Port, &GPIO_InitStruct);
 219              		.loc 1 668 3 is_stmt 1 view .LVU70
 220 00f6 2946     		mov	r1, r5
 221 00f8 4FF09040 		mov	r0, #1207959552
 222 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL7:
 669:Core/Src/main.c **** 
 670:Core/Src/main.c ****   /*Configure GPIO pin : CMPOUT_Pin */
 671:Core/Src/main.c ****   GPIO_InitStruct.Pin = CMPOUT_Pin;
 224              		.loc 1 671 3 view .LVU71
 225              		.loc 1 671 23 is_stmt 0 view .LVU72
 226 0100 4FF40063 		mov	r3, #2048
 227 0104 0593     		str	r3, [sp, #20]
 672:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 228              		.loc 1 672 3 is_stmt 1 view .LVU73
 229              		.loc 1 672 24 is_stmt 0 view .LVU74
 230 0106 0694     		str	r4, [sp, #24]
 673:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 231              		.loc 1 673 3 is_stmt 1 view .LVU75
 232              		.loc 1 673 24 is_stmt 0 view .LVU76
 233 0108 0794     		str	r4, [sp, #28]
 674:Core/Src/main.c ****   HAL_GPIO_Init(CMPOUT_GPIO_Port, &GPIO_InitStruct);
 234              		.loc 1 674 3 is_stmt 1 view .LVU77
 235 010a 2946     		mov	r1, r5
 236 010c 3046     		mov	r0, r6
 237 010e FFF7FEFF 		bl	HAL_GPIO_Init
 238              	.LVL8:
 675:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 17


 676:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 677:Core/Src/main.c **** 
 678:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 679:Core/Src/main.c **** }
 239              		.loc 1 679 1 is_stmt 0 view .LVU78
 240 0112 0AB0     		add	sp, sp, #40
 241              		.cfi_def_cfa_offset 24
 242              		@ sp needed
 243 0114 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 244              	.L4:
 245              		.align	2
 246              	.L3:
 247 0118 00100240 		.word	1073876992
 248 011c 00080048 		.word	1207961600
 249 0120 00040048 		.word	1207960576
 250              		.cfi_endproc
 251              	.LFE145:
 253              		.section	.text.Error_Handler,"ax",%progbits
 254              		.align	1
 255              		.global	Error_Handler
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	Error_Handler:
 261              	.LFB146:
 680:Core/Src/main.c **** 
 681:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 682:Core/Src/main.c **** 
 683:Core/Src/main.c **** /* USER CODE END 4 */
 684:Core/Src/main.c **** 
 685:Core/Src/main.c **** /**
 686:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 687:Core/Src/main.c ****   * @retval None
 688:Core/Src/main.c ****   */
 689:Core/Src/main.c **** void Error_Handler(void)
 690:Core/Src/main.c **** {
 262              		.loc 1 690 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ Volatile: function does not return.
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 691:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 692:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 693:Core/Src/main.c ****   __disable_irq();
 268              		.loc 1 693 3 view .LVU80
 269              	.LBB9:
 270              	.LBI9:
 271              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 18


   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 19


  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 20


 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 21


 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 272              		.loc 2 207 27 view .LVU81
 273              	.LBB10:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 274              		.loc 2 209 3 view .LVU82
 275              		.syntax unified
 276              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 277 0000 72B6     		cpsid i
 278              	@ 0 "" 2
 279              		.thumb
 280              		.syntax unified
 281              	.L6:
 282              	.LBE10:
 283              	.LBE9:
 694:Core/Src/main.c ****   while (1)
 284              		.loc 1 694 3 view .LVU83
 695:Core/Src/main.c ****   {
 696:Core/Src/main.c ****   }
 285              		.loc 1 696 3 view .LVU84
 694:Core/Src/main.c ****   while (1)
 286              		.loc 1 694 9 view .LVU85
 287 0002 FEE7     		b	.L6
 288              		.cfi_endproc
 289              	.LFE146:
 291              		.section	.text.MX_I2C1_Init,"ax",%progbits
 292              		.align	1
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 22


 297              	MX_I2C1_Init:
 298              	.LFB139:
 287:Core/Src/main.c **** 
 299              		.loc 1 287 1 view -0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303 0000 08B5     		push	{r3, lr}
 304              		.cfi_def_cfa_offset 8
 305              		.cfi_offset 3, -8
 306              		.cfi_offset 14, -4
 296:Core/Src/main.c ****   hi2c1.Init.Timing = 0x60715075;
 307              		.loc 1 296 3 view .LVU87
 296:Core/Src/main.c ****   hi2c1.Init.Timing = 0x60715075;
 308              		.loc 1 296 18 is_stmt 0 view .LVU88
 309 0002 1348     		ldr	r0, .L15
 310 0004 134B     		ldr	r3, .L15+4
 311 0006 0360     		str	r3, [r0]
 297:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 312              		.loc 1 297 3 is_stmt 1 view .LVU89
 297:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 313              		.loc 1 297 21 is_stmt 0 view .LVU90
 314 0008 03F10453 		add	r3, r3, #553648128
 315 000c A3F50F03 		sub	r3, r3, #9371648
 316 0010 A3F28B33 		subw	r3, r3, #907
 317 0014 4360     		str	r3, [r0, #4]
 298:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 318              		.loc 1 298 3 is_stmt 1 view .LVU91
 298:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 319              		.loc 1 298 26 is_stmt 0 view .LVU92
 320 0016 0023     		movs	r3, #0
 321 0018 8360     		str	r3, [r0, #8]
 299:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 322              		.loc 1 299 3 is_stmt 1 view .LVU93
 299:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 323              		.loc 1 299 29 is_stmt 0 view .LVU94
 324 001a 0122     		movs	r2, #1
 325 001c C260     		str	r2, [r0, #12]
 300:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 326              		.loc 1 300 3 is_stmt 1 view .LVU95
 300:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 327              		.loc 1 300 30 is_stmt 0 view .LVU96
 328 001e 0361     		str	r3, [r0, #16]
 301:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 329              		.loc 1 301 3 is_stmt 1 view .LVU97
 301:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 330              		.loc 1 301 26 is_stmt 0 view .LVU98
 331 0020 4361     		str	r3, [r0, #20]
 302:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 332              		.loc 1 302 3 is_stmt 1 view .LVU99
 302:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 333              		.loc 1 302 31 is_stmt 0 view .LVU100
 334 0022 8361     		str	r3, [r0, #24]
 303:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 335              		.loc 1 303 3 is_stmt 1 view .LVU101
 303:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 336              		.loc 1 303 30 is_stmt 0 view .LVU102
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 23


 337 0024 C361     		str	r3, [r0, #28]
 304:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 338              		.loc 1 304 3 is_stmt 1 view .LVU103
 304:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 339              		.loc 1 304 28 is_stmt 0 view .LVU104
 340 0026 0362     		str	r3, [r0, #32]
 305:Core/Src/main.c ****   {
 341              		.loc 1 305 3 is_stmt 1 view .LVU105
 305:Core/Src/main.c ****   {
 342              		.loc 1 305 7 is_stmt 0 view .LVU106
 343 0028 FFF7FEFF 		bl	HAL_I2C_Init
 344              	.LVL9:
 305:Core/Src/main.c ****   {
 345              		.loc 1 305 6 discriminator 1 view .LVU107
 346 002c 50B9     		cbnz	r0, .L12
 312:Core/Src/main.c ****   {
 347              		.loc 1 312 3 is_stmt 1 view .LVU108
 312:Core/Src/main.c ****   {
 348              		.loc 1 312 7 is_stmt 0 view .LVU109
 349 002e 0021     		movs	r1, #0
 350 0030 0748     		ldr	r0, .L15
 351 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 352              	.LVL10:
 312:Core/Src/main.c ****   {
 353              		.loc 1 312 6 discriminator 1 view .LVU110
 354 0036 38B9     		cbnz	r0, .L13
 319:Core/Src/main.c ****   {
 355              		.loc 1 319 3 is_stmt 1 view .LVU111
 319:Core/Src/main.c ****   {
 356              		.loc 1 319 7 is_stmt 0 view .LVU112
 357 0038 0021     		movs	r1, #0
 358 003a 0548     		ldr	r0, .L15
 359 003c FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 360              	.LVL11:
 319:Core/Src/main.c ****   {
 361              		.loc 1 319 6 discriminator 1 view .LVU113
 362 0040 20B9     		cbnz	r0, .L14
 327:Core/Src/main.c **** 
 363              		.loc 1 327 1 view .LVU114
 364 0042 08BD     		pop	{r3, pc}
 365              	.L12:
 307:Core/Src/main.c ****   }
 366              		.loc 1 307 5 is_stmt 1 view .LVU115
 367 0044 FFF7FEFF 		bl	Error_Handler
 368              	.LVL12:
 369              	.L13:
 314:Core/Src/main.c ****   }
 370              		.loc 1 314 5 view .LVU116
 371 0048 FFF7FEFF 		bl	Error_Handler
 372              	.LVL13:
 373              	.L14:
 321:Core/Src/main.c ****   }
 374              		.loc 1 321 5 view .LVU117
 375 004c FFF7FEFF 		bl	Error_Handler
 376              	.LVL14:
 377              	.L16:
 378              		.align	2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 24


 379              	.L15:
 380 0050 00000000 		.word	hi2c1
 381 0054 00540040 		.word	1073763328
 382              		.cfi_endproc
 383              	.LFE139:
 385              		.section	.text.MX_SPI1_Init,"ax",%progbits
 386              		.align	1
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 391              	MX_SPI1_Init:
 392              	.LFB140:
 335:Core/Src/main.c **** 
 393              		.loc 1 335 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397 0000 08B5     		push	{r3, lr}
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 3, -8
 400              		.cfi_offset 14, -4
 345:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
 401              		.loc 1 345 3 view .LVU119
 345:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
 402              		.loc 1 345 18 is_stmt 0 view .LVU120
 403 0002 0D48     		ldr	r0, .L21
 404 0004 0D4B     		ldr	r3, .L21+4
 405 0006 0360     		str	r3, [r0]
 346:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 406              		.loc 1 346 3 is_stmt 1 view .LVU121
 346:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 407              		.loc 1 346 19 is_stmt 0 view .LVU122
 408 0008 0023     		movs	r3, #0
 409 000a 4360     		str	r3, [r0, #4]
 347:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 410              		.loc 1 347 3 is_stmt 1 view .LVU123
 347:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 411              		.loc 1 347 24 is_stmt 0 view .LVU124
 412 000c 8360     		str	r3, [r0, #8]
 348:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 413              		.loc 1 348 3 is_stmt 1 view .LVU125
 348:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 414              		.loc 1 348 23 is_stmt 0 view .LVU126
 415 000e 4FF44072 		mov	r2, #768
 416 0012 C260     		str	r2, [r0, #12]
 349:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 417              		.loc 1 349 3 is_stmt 1 view .LVU127
 349:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 418              		.loc 1 349 26 is_stmt 0 view .LVU128
 419 0014 0361     		str	r3, [r0, #16]
 350:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 420              		.loc 1 350 3 is_stmt 1 view .LVU129
 350:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 421              		.loc 1 350 23 is_stmt 0 view .LVU130
 422 0016 4361     		str	r3, [r0, #20]
 351:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 423              		.loc 1 351 3 is_stmt 1 view .LVU131
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 25


 351:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 424              		.loc 1 351 18 is_stmt 0 view .LVU132
 425 0018 4FF40072 		mov	r2, #512
 426 001c 8261     		str	r2, [r0, #24]
 352:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 427              		.loc 1 352 3 is_stmt 1 view .LVU133
 352:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 428              		.loc 1 352 23 is_stmt 0 view .LVU134
 429 001e 0362     		str	r3, [r0, #32]
 353:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 430              		.loc 1 353 3 is_stmt 1 view .LVU135
 353:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 431              		.loc 1 353 21 is_stmt 0 view .LVU136
 432 0020 4362     		str	r3, [r0, #36]
 354:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 433              		.loc 1 354 3 is_stmt 1 view .LVU137
 354:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 434              		.loc 1 354 29 is_stmt 0 view .LVU138
 435 0022 8362     		str	r3, [r0, #40]
 355:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 436              		.loc 1 355 3 is_stmt 1 view .LVU139
 355:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 437              		.loc 1 355 28 is_stmt 0 view .LVU140
 438 0024 0722     		movs	r2, #7
 439 0026 C262     		str	r2, [r0, #44]
 356:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 440              		.loc 1 356 3 is_stmt 1 view .LVU141
 356:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 441              		.loc 1 356 24 is_stmt 0 view .LVU142
 442 0028 0363     		str	r3, [r0, #48]
 357:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 443              		.loc 1 357 3 is_stmt 1 view .LVU143
 357:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 444              		.loc 1 357 23 is_stmt 0 view .LVU144
 445 002a 4363     		str	r3, [r0, #52]
 358:Core/Src/main.c ****   {
 446              		.loc 1 358 3 is_stmt 1 view .LVU145
 358:Core/Src/main.c ****   {
 447              		.loc 1 358 7 is_stmt 0 view .LVU146
 448 002c FFF7FEFF 		bl	HAL_SPI_Init
 449              	.LVL15:
 358:Core/Src/main.c ****   {
 450              		.loc 1 358 6 discriminator 1 view .LVU147
 451 0030 00B9     		cbnz	r0, .L20
 366:Core/Src/main.c **** 
 452              		.loc 1 366 1 view .LVU148
 453 0032 08BD     		pop	{r3, pc}
 454              	.L20:
 360:Core/Src/main.c ****   }
 455              		.loc 1 360 5 is_stmt 1 view .LVU149
 456 0034 FFF7FEFF 		bl	Error_Handler
 457              	.LVL16:
 458              	.L22:
 459              		.align	2
 460              	.L21:
 461 0038 00000000 		.word	hspi1
 462 003c 00300140 		.word	1073819648
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 26


 463              		.cfi_endproc
 464              	.LFE140:
 466              		.section	.text.MX_TIM1_Init,"ax",%progbits
 467              		.align	1
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 472              	MX_TIM1_Init:
 473              	.LFB141:
 374:Core/Src/main.c **** 
 474              		.loc 1 374 1 view -0
 475              		.cfi_startproc
 476              		@ args = 0, pretend = 0, frame = 96
 477              		@ frame_needed = 0, uses_anonymous_args = 0
 478 0000 10B5     		push	{r4, lr}
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 4, -8
 481              		.cfi_offset 14, -4
 482 0002 98B0     		sub	sp, sp, #96
 483              		.cfi_def_cfa_offset 104
 380:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 484              		.loc 1 380 3 view .LVU151
 380:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 485              		.loc 1 380 27 is_stmt 0 view .LVU152
 486 0004 0024     		movs	r4, #0
 487 0006 1594     		str	r4, [sp, #84]
 488 0008 1694     		str	r4, [sp, #88]
 489 000a 1794     		str	r4, [sp, #92]
 381:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 490              		.loc 1 381 3 is_stmt 1 view .LVU153
 381:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 491              		.loc 1 381 22 is_stmt 0 view .LVU154
 492 000c 0E94     		str	r4, [sp, #56]
 493 000e 0F94     		str	r4, [sp, #60]
 494 0010 1094     		str	r4, [sp, #64]
 495 0012 1194     		str	r4, [sp, #68]
 496 0014 1294     		str	r4, [sp, #72]
 497 0016 1394     		str	r4, [sp, #76]
 498 0018 1494     		str	r4, [sp, #80]
 382:Core/Src/main.c **** 
 499              		.loc 1 382 3 is_stmt 1 view .LVU155
 382:Core/Src/main.c **** 
 500              		.loc 1 382 34 is_stmt 0 view .LVU156
 501 001a 3422     		movs	r2, #52
 502 001c 2146     		mov	r1, r4
 503 001e 01A8     		add	r0, sp, #4
 504 0020 FFF7FEFF 		bl	memset
 505              	.LVL17:
 387:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 506              		.loc 1 387 3 is_stmt 1 view .LVU157
 387:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 507              		.loc 1 387 18 is_stmt 0 view .LVU158
 508 0024 3248     		ldr	r0, .L39
 509 0026 334B     		ldr	r3, .L39+4
 510 0028 0360     		str	r3, [r0]
 388:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 511              		.loc 1 388 3 is_stmt 1 view .LVU159
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 27


 388:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 512              		.loc 1 388 24 is_stmt 0 view .LVU160
 513 002a 4460     		str	r4, [r0, #4]
 389:Core/Src/main.c ****   htim1.Init.Period = 65535;
 514              		.loc 1 389 3 is_stmt 1 view .LVU161
 389:Core/Src/main.c ****   htim1.Init.Period = 65535;
 515              		.loc 1 389 26 is_stmt 0 view .LVU162
 516 002c 8460     		str	r4, [r0, #8]
 390:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 517              		.loc 1 390 3 is_stmt 1 view .LVU163
 390:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 518              		.loc 1 390 21 is_stmt 0 view .LVU164
 519 002e 4FF6FF73 		movw	r3, #65535
 520 0032 C360     		str	r3, [r0, #12]
 391:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 521              		.loc 1 391 3 is_stmt 1 view .LVU165
 391:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 522              		.loc 1 391 28 is_stmt 0 view .LVU166
 523 0034 0461     		str	r4, [r0, #16]
 392:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 524              		.loc 1 392 3 is_stmt 1 view .LVU167
 392:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 525              		.loc 1 392 32 is_stmt 0 view .LVU168
 526 0036 4461     		str	r4, [r0, #20]
 393:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 527              		.loc 1 393 3 is_stmt 1 view .LVU169
 393:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 528              		.loc 1 393 32 is_stmt 0 view .LVU170
 529 0038 8461     		str	r4, [r0, #24]
 394:Core/Src/main.c ****   {
 530              		.loc 1 394 3 is_stmt 1 view .LVU171
 394:Core/Src/main.c ****   {
 531              		.loc 1 394 7 is_stmt 0 view .LVU172
 532 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 533              	.LVL18:
 394:Core/Src/main.c ****   {
 534              		.loc 1 394 6 discriminator 1 view .LVU173
 535 003e 0028     		cmp	r0, #0
 536 0040 47D1     		bne	.L32
 398:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 537              		.loc 1 398 3 is_stmt 1 view .LVU174
 398:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 538              		.loc 1 398 37 is_stmt 0 view .LVU175
 539 0042 0023     		movs	r3, #0
 540 0044 1593     		str	r3, [sp, #84]
 399:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 541              		.loc 1 399 3 is_stmt 1 view .LVU176
 399:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 542              		.loc 1 399 38 is_stmt 0 view .LVU177
 543 0046 1693     		str	r3, [sp, #88]
 400:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 544              		.loc 1 400 3 is_stmt 1 view .LVU178
 400:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 545              		.loc 1 400 33 is_stmt 0 view .LVU179
 546 0048 1793     		str	r3, [sp, #92]
 401:Core/Src/main.c ****   {
 547              		.loc 1 401 3 is_stmt 1 view .LVU180
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 28


 401:Core/Src/main.c ****   {
 548              		.loc 1 401 7 is_stmt 0 view .LVU181
 549 004a 15A9     		add	r1, sp, #84
 550 004c 2848     		ldr	r0, .L39
 551 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 552              	.LVL19:
 401:Core/Src/main.c ****   {
 553              		.loc 1 401 6 discriminator 1 view .LVU182
 554 0052 0028     		cmp	r0, #0
 555 0054 3FD1     		bne	.L33
 405:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 556              		.loc 1 405 3 is_stmt 1 view .LVU183
 405:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 557              		.loc 1 405 20 is_stmt 0 view .LVU184
 558 0056 6023     		movs	r3, #96
 559 0058 0E93     		str	r3, [sp, #56]
 406:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 560              		.loc 1 406 3 is_stmt 1 view .LVU185
 406:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 561              		.loc 1 406 19 is_stmt 0 view .LVU186
 562 005a 0022     		movs	r2, #0
 563 005c 0F92     		str	r2, [sp, #60]
 407:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 564              		.loc 1 407 3 is_stmt 1 view .LVU187
 407:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 565              		.loc 1 407 24 is_stmt 0 view .LVU188
 566 005e 1092     		str	r2, [sp, #64]
 408:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 567              		.loc 1 408 3 is_stmt 1 view .LVU189
 408:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 568              		.loc 1 408 25 is_stmt 0 view .LVU190
 569 0060 1192     		str	r2, [sp, #68]
 409:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 570              		.loc 1 409 3 is_stmt 1 view .LVU191
 409:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 571              		.loc 1 409 24 is_stmt 0 view .LVU192
 572 0062 1292     		str	r2, [sp, #72]
 410:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 573              		.loc 1 410 3 is_stmt 1 view .LVU193
 410:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 574              		.loc 1 410 25 is_stmt 0 view .LVU194
 575 0064 1392     		str	r2, [sp, #76]
 411:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 576              		.loc 1 411 3 is_stmt 1 view .LVU195
 411:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 577              		.loc 1 411 26 is_stmt 0 view .LVU196
 578 0066 1492     		str	r2, [sp, #80]
 412:Core/Src/main.c ****   {
 579              		.loc 1 412 3 is_stmt 1 view .LVU197
 412:Core/Src/main.c ****   {
 580              		.loc 1 412 7 is_stmt 0 view .LVU198
 581 0068 0EA9     		add	r1, sp, #56
 582 006a 2148     		ldr	r0, .L39
 583 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 584              	.LVL20:
 412:Core/Src/main.c ****   {
 585              		.loc 1 412 6 discriminator 1 view .LVU199
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 29


 586 0070 0028     		cmp	r0, #0
 587 0072 32D1     		bne	.L34
 416:Core/Src/main.c ****   {
 588              		.loc 1 416 3 is_stmt 1 view .LVU200
 416:Core/Src/main.c ****   {
 589              		.loc 1 416 7 is_stmt 0 view .LVU201
 590 0074 0422     		movs	r2, #4
 591 0076 0EA9     		add	r1, sp, #56
 592 0078 1D48     		ldr	r0, .L39
 593 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 594              	.LVL21:
 416:Core/Src/main.c ****   {
 595              		.loc 1 416 6 discriminator 1 view .LVU202
 596 007e 0028     		cmp	r0, #0
 597 0080 2DD1     		bne	.L35
 420:Core/Src/main.c ****   {
 598              		.loc 1 420 3 is_stmt 1 view .LVU203
 420:Core/Src/main.c ****   {
 599              		.loc 1 420 7 is_stmt 0 view .LVU204
 600 0082 0822     		movs	r2, #8
 601 0084 0EA9     		add	r1, sp, #56
 602 0086 1A48     		ldr	r0, .L39
 603 0088 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 604              	.LVL22:
 420:Core/Src/main.c ****   {
 605              		.loc 1 420 6 discriminator 1 view .LVU205
 606 008c 48BB     		cbnz	r0, .L36
 424:Core/Src/main.c ****   {
 607              		.loc 1 424 3 is_stmt 1 view .LVU206
 424:Core/Src/main.c ****   {
 608              		.loc 1 424 7 is_stmt 0 view .LVU207
 609 008e 0C22     		movs	r2, #12
 610 0090 0EA9     		add	r1, sp, #56
 611 0092 1748     		ldr	r0, .L39
 612 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 613              	.LVL23:
 424:Core/Src/main.c ****   {
 614              		.loc 1 424 6 discriminator 1 view .LVU208
 615 0098 28BB     		cbnz	r0, .L37
 428:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 616              		.loc 1 428 3 is_stmt 1 view .LVU209
 428:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 617              		.loc 1 428 40 is_stmt 0 view .LVU210
 618 009a 0023     		movs	r3, #0
 619 009c 0193     		str	r3, [sp, #4]
 429:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 620              		.loc 1 429 3 is_stmt 1 view .LVU211
 429:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 621              		.loc 1 429 41 is_stmt 0 view .LVU212
 622 009e 0293     		str	r3, [sp, #8]
 430:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 623              		.loc 1 430 3 is_stmt 1 view .LVU213
 430:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 624              		.loc 1 430 34 is_stmt 0 view .LVU214
 625 00a0 0393     		str	r3, [sp, #12]
 431:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 626              		.loc 1 431 3 is_stmt 1 view .LVU215
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 30


 431:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 627              		.loc 1 431 33 is_stmt 0 view .LVU216
 628 00a2 0493     		str	r3, [sp, #16]
 432:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 629              		.loc 1 432 3 is_stmt 1 view .LVU217
 432:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 630              		.loc 1 432 35 is_stmt 0 view .LVU218
 631 00a4 0593     		str	r3, [sp, #20]
 433:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 632              		.loc 1 433 3 is_stmt 1 view .LVU219
 433:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 633              		.loc 1 433 38 is_stmt 0 view .LVU220
 634 00a6 4FF40052 		mov	r2, #8192
 635 00aa 0692     		str	r2, [sp, #24]
 434:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 636              		.loc 1 434 3 is_stmt 1 view .LVU221
 434:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 637              		.loc 1 434 36 is_stmt 0 view .LVU222
 638 00ac 0793     		str	r3, [sp, #28]
 435:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 639              		.loc 1 435 3 is_stmt 1 view .LVU223
 435:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 640              		.loc 1 435 36 is_stmt 0 view .LVU224
 641 00ae 0893     		str	r3, [sp, #32]
 436:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 642              		.loc 1 436 3 is_stmt 1 view .LVU225
 436:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 643              		.loc 1 436 36 is_stmt 0 view .LVU226
 644 00b0 0993     		str	r3, [sp, #36]
 437:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 645              		.loc 1 437 3 is_stmt 1 view .LVU227
 437:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 646              		.loc 1 437 39 is_stmt 0 view .LVU228
 647 00b2 4FF00072 		mov	r2, #33554432
 648 00b6 0A92     		str	r2, [sp, #40]
 438:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 649              		.loc 1 438 3 is_stmt 1 view .LVU229
 438:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 650              		.loc 1 438 37 is_stmt 0 view .LVU230
 651 00b8 0B93     		str	r3, [sp, #44]
 439:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 652              		.loc 1 439 3 is_stmt 1 view .LVU231
 439:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 653              		.loc 1 439 37 is_stmt 0 view .LVU232
 654 00ba 0C93     		str	r3, [sp, #48]
 440:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 655              		.loc 1 440 3 is_stmt 1 view .LVU233
 440:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 656              		.loc 1 440 40 is_stmt 0 view .LVU234
 657 00bc 0D93     		str	r3, [sp, #52]
 441:Core/Src/main.c ****   {
 658              		.loc 1 441 3 is_stmt 1 view .LVU235
 441:Core/Src/main.c ****   {
 659              		.loc 1 441 7 is_stmt 0 view .LVU236
 660 00be 01A9     		add	r1, sp, #4
 661 00c0 0B48     		ldr	r0, .L39
 662 00c2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 31


 663              	.LVL24:
 441:Core/Src/main.c ****   {
 664              		.loc 1 441 6 discriminator 1 view .LVU237
 665 00c6 80B9     		cbnz	r0, .L38
 448:Core/Src/main.c **** 
 666              		.loc 1 448 3 is_stmt 1 view .LVU238
 667 00c8 0948     		ldr	r0, .L39
 668 00ca FFF7FEFF 		bl	HAL_TIM_MspPostInit
 669              	.LVL25:
 450:Core/Src/main.c **** 
 670              		.loc 1 450 1 is_stmt 0 view .LVU239
 671 00ce 18B0     		add	sp, sp, #96
 672              		.cfi_remember_state
 673              		.cfi_def_cfa_offset 8
 674              		@ sp needed
 675 00d0 10BD     		pop	{r4, pc}
 676              	.L32:
 677              		.cfi_restore_state
 396:Core/Src/main.c ****   }
 678              		.loc 1 396 5 is_stmt 1 view .LVU240
 679 00d2 FFF7FEFF 		bl	Error_Handler
 680              	.LVL26:
 681              	.L33:
 403:Core/Src/main.c ****   }
 682              		.loc 1 403 5 view .LVU241
 683 00d6 FFF7FEFF 		bl	Error_Handler
 684              	.LVL27:
 685              	.L34:
 414:Core/Src/main.c ****   }
 686              		.loc 1 414 5 view .LVU242
 687 00da FFF7FEFF 		bl	Error_Handler
 688              	.LVL28:
 689              	.L35:
 418:Core/Src/main.c ****   }
 690              		.loc 1 418 5 view .LVU243
 691 00de FFF7FEFF 		bl	Error_Handler
 692              	.LVL29:
 693              	.L36:
 422:Core/Src/main.c ****   }
 694              		.loc 1 422 5 view .LVU244
 695 00e2 FFF7FEFF 		bl	Error_Handler
 696              	.LVL30:
 697              	.L37:
 426:Core/Src/main.c ****   }
 698              		.loc 1 426 5 view .LVU245
 699 00e6 FFF7FEFF 		bl	Error_Handler
 700              	.LVL31:
 701              	.L38:
 443:Core/Src/main.c ****   }
 702              		.loc 1 443 5 view .LVU246
 703 00ea FFF7FEFF 		bl	Error_Handler
 704              	.LVL32:
 705              	.L40:
 706 00ee 00BF     		.align	2
 707              	.L39:
 708 00f0 00000000 		.word	htim1
 709 00f4 002C0140 		.word	1073818624
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 32


 710              		.cfi_endproc
 711              	.LFE141:
 713              		.section	.text.MX_TIM2_Init,"ax",%progbits
 714              		.align	1
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	MX_TIM2_Init:
 720              	.LFB142:
 458:Core/Src/main.c **** 
 721              		.loc 1 458 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 40
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 725 0000 00B5     		push	{lr}
 726              		.cfi_def_cfa_offset 4
 727              		.cfi_offset 14, -4
 728 0002 8BB0     		sub	sp, sp, #44
 729              		.cfi_def_cfa_offset 48
 464:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 730              		.loc 1 464 3 view .LVU248
 464:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 731              		.loc 1 464 27 is_stmt 0 view .LVU249
 732 0004 0023     		movs	r3, #0
 733 0006 0793     		str	r3, [sp, #28]
 734 0008 0893     		str	r3, [sp, #32]
 735 000a 0993     		str	r3, [sp, #36]
 465:Core/Src/main.c **** 
 736              		.loc 1 465 3 is_stmt 1 view .LVU250
 465:Core/Src/main.c **** 
 737              		.loc 1 465 22 is_stmt 0 view .LVU251
 738 000c 0093     		str	r3, [sp]
 739 000e 0193     		str	r3, [sp, #4]
 740 0010 0293     		str	r3, [sp, #8]
 741 0012 0393     		str	r3, [sp, #12]
 742 0014 0493     		str	r3, [sp, #16]
 743 0016 0593     		str	r3, [sp, #20]
 744 0018 0693     		str	r3, [sp, #24]
 470:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 745              		.loc 1 470 3 is_stmt 1 view .LVU252
 470:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 746              		.loc 1 470 18 is_stmt 0 view .LVU253
 747 001a 1A48     		ldr	r0, .L51
 748 001c 4FF08042 		mov	r2, #1073741824
 749 0020 0260     		str	r2, [r0]
 471:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 750              		.loc 1 471 3 is_stmt 1 view .LVU254
 471:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 751              		.loc 1 471 24 is_stmt 0 view .LVU255
 752 0022 4360     		str	r3, [r0, #4]
 472:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 753              		.loc 1 472 3 is_stmt 1 view .LVU256
 472:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 754              		.loc 1 472 26 is_stmt 0 view .LVU257
 755 0024 8360     		str	r3, [r0, #8]
 473:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 756              		.loc 1 473 3 is_stmt 1 view .LVU258
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 33


 473:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 757              		.loc 1 473 21 is_stmt 0 view .LVU259
 758 0026 4FF0FF32 		mov	r2, #-1
 759 002a C260     		str	r2, [r0, #12]
 474:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 760              		.loc 1 474 3 is_stmt 1 view .LVU260
 474:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 761              		.loc 1 474 28 is_stmt 0 view .LVU261
 762 002c 0361     		str	r3, [r0, #16]
 475:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 763              		.loc 1 475 3 is_stmt 1 view .LVU262
 475:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 764              		.loc 1 475 32 is_stmt 0 view .LVU263
 765 002e 8361     		str	r3, [r0, #24]
 476:Core/Src/main.c ****   {
 766              		.loc 1 476 3 is_stmt 1 view .LVU264
 476:Core/Src/main.c ****   {
 767              		.loc 1 476 7 is_stmt 0 view .LVU265
 768 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 769              	.LVL33:
 476:Core/Src/main.c ****   {
 770              		.loc 1 476 6 discriminator 1 view .LVU266
 771 0034 F0B9     		cbnz	r0, .L47
 480:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 772              		.loc 1 480 3 is_stmt 1 view .LVU267
 480:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 773              		.loc 1 480 37 is_stmt 0 view .LVU268
 774 0036 0023     		movs	r3, #0
 775 0038 0793     		str	r3, [sp, #28]
 481:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 776              		.loc 1 481 3 is_stmt 1 view .LVU269
 481:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 777              		.loc 1 481 33 is_stmt 0 view .LVU270
 778 003a 0993     		str	r3, [sp, #36]
 482:Core/Src/main.c ****   {
 779              		.loc 1 482 3 is_stmt 1 view .LVU271
 482:Core/Src/main.c ****   {
 780              		.loc 1 482 7 is_stmt 0 view .LVU272
 781 003c 07A9     		add	r1, sp, #28
 782 003e 1148     		ldr	r0, .L51
 783 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 784              	.LVL34:
 482:Core/Src/main.c ****   {
 785              		.loc 1 482 6 discriminator 1 view .LVU273
 786 0044 C0B9     		cbnz	r0, .L48
 486:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 787              		.loc 1 486 3 is_stmt 1 view .LVU274
 486:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 788              		.loc 1 486 20 is_stmt 0 view .LVU275
 789 0046 6023     		movs	r3, #96
 790 0048 0093     		str	r3, [sp]
 487:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 791              		.loc 1 487 3 is_stmt 1 view .LVU276
 487:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 792              		.loc 1 487 19 is_stmt 0 view .LVU277
 793 004a 0022     		movs	r2, #0
 794 004c 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 34


 488:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 795              		.loc 1 488 3 is_stmt 1 view .LVU278
 488:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 796              		.loc 1 488 24 is_stmt 0 view .LVU279
 797 004e 0292     		str	r2, [sp, #8]
 489:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 798              		.loc 1 489 3 is_stmt 1 view .LVU280
 489:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 799              		.loc 1 489 24 is_stmt 0 view .LVU281
 800 0050 0492     		str	r2, [sp, #16]
 490:Core/Src/main.c ****   {
 801              		.loc 1 490 3 is_stmt 1 view .LVU282
 490:Core/Src/main.c ****   {
 802              		.loc 1 490 7 is_stmt 0 view .LVU283
 803 0052 6946     		mov	r1, sp
 804 0054 0B48     		ldr	r0, .L51
 805 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 806              	.LVL35:
 490:Core/Src/main.c ****   {
 807              		.loc 1 490 6 discriminator 1 view .LVU284
 808 005a 78B9     		cbnz	r0, .L49
 494:Core/Src/main.c ****   {
 809              		.loc 1 494 3 is_stmt 1 view .LVU285
 494:Core/Src/main.c ****   {
 810              		.loc 1 494 7 is_stmt 0 view .LVU286
 811 005c 0422     		movs	r2, #4
 812 005e 6946     		mov	r1, sp
 813 0060 0848     		ldr	r0, .L51
 814 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 815              	.LVL36:
 494:Core/Src/main.c ****   {
 816              		.loc 1 494 6 discriminator 1 view .LVU287
 817 0066 58B9     		cbnz	r0, .L50
 501:Core/Src/main.c **** 
 818              		.loc 1 501 3 is_stmt 1 view .LVU288
 819 0068 0648     		ldr	r0, .L51
 820 006a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 821              	.LVL37:
 503:Core/Src/main.c **** 
 822              		.loc 1 503 1 is_stmt 0 view .LVU289
 823 006e 0BB0     		add	sp, sp, #44
 824              		.cfi_remember_state
 825              		.cfi_def_cfa_offset 4
 826              		@ sp needed
 827 0070 5DF804FB 		ldr	pc, [sp], #4
 828              	.L47:
 829              		.cfi_restore_state
 478:Core/Src/main.c ****   }
 830              		.loc 1 478 5 is_stmt 1 view .LVU290
 831 0074 FFF7FEFF 		bl	Error_Handler
 832              	.LVL38:
 833              	.L48:
 484:Core/Src/main.c ****   }
 834              		.loc 1 484 5 view .LVU291
 835 0078 FFF7FEFF 		bl	Error_Handler
 836              	.LVL39:
 837              	.L49:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 35


 492:Core/Src/main.c ****   }
 838              		.loc 1 492 5 view .LVU292
 839 007c FFF7FEFF 		bl	Error_Handler
 840              	.LVL40:
 841              	.L50:
 496:Core/Src/main.c ****   }
 842              		.loc 1 496 5 view .LVU293
 843 0080 FFF7FEFF 		bl	Error_Handler
 844              	.LVL41:
 845              	.L52:
 846              		.align	2
 847              	.L51:
 848 0084 00000000 		.word	htim2
 849              		.cfi_endproc
 850              	.LFE142:
 852              		.section	.text.MX_UART5_Init,"ax",%progbits
 853              		.align	1
 854              		.syntax unified
 855              		.thumb
 856              		.thumb_func
 858              	MX_UART5_Init:
 859              	.LFB143:
 511:Core/Src/main.c **** 
 860              		.loc 1 511 1 view -0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864 0000 08B5     		push	{r3, lr}
 865              		.cfi_def_cfa_offset 8
 866              		.cfi_offset 3, -8
 867              		.cfi_offset 14, -4
 520:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 868              		.loc 1 520 3 view .LVU295
 520:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 869              		.loc 1 520 19 is_stmt 0 view .LVU296
 870 0002 1648     		ldr	r0, .L63
 871 0004 164B     		ldr	r3, .L63+4
 872 0006 0360     		str	r3, [r0]
 521:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 873              		.loc 1 521 3 is_stmt 1 view .LVU297
 521:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 874              		.loc 1 521 24 is_stmt 0 view .LVU298
 875 0008 4FF4E133 		mov	r3, #115200
 876 000c 4360     		str	r3, [r0, #4]
 522:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 877              		.loc 1 522 3 is_stmt 1 view .LVU299
 522:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 878              		.loc 1 522 26 is_stmt 0 view .LVU300
 879 000e 0021     		movs	r1, #0
 880 0010 8160     		str	r1, [r0, #8]
 523:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 881              		.loc 1 523 3 is_stmt 1 view .LVU301
 523:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 882              		.loc 1 523 24 is_stmt 0 view .LVU302
 883 0012 C160     		str	r1, [r0, #12]
 524:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 884              		.loc 1 524 3 is_stmt 1 view .LVU303
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 36


 524:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 885              		.loc 1 524 22 is_stmt 0 view .LVU304
 886 0014 0161     		str	r1, [r0, #16]
 525:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 887              		.loc 1 525 3 is_stmt 1 view .LVU305
 525:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 888              		.loc 1 525 20 is_stmt 0 view .LVU306
 889 0016 0C23     		movs	r3, #12
 890 0018 4361     		str	r3, [r0, #20]
 526:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 891              		.loc 1 526 3 is_stmt 1 view .LVU307
 526:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 892              		.loc 1 526 25 is_stmt 0 view .LVU308
 893 001a 8161     		str	r1, [r0, #24]
 527:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 894              		.loc 1 527 3 is_stmt 1 view .LVU309
 527:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 895              		.loc 1 527 28 is_stmt 0 view .LVU310
 896 001c C161     		str	r1, [r0, #28]
 528:Core/Src/main.c ****   huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 897              		.loc 1 528 3 is_stmt 1 view .LVU311
 528:Core/Src/main.c ****   huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 898              		.loc 1 528 30 is_stmt 0 view .LVU312
 899 001e 0162     		str	r1, [r0, #32]
 529:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 900              		.loc 1 529 3 is_stmt 1 view .LVU313
 529:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 901              		.loc 1 529 30 is_stmt 0 view .LVU314
 902 0020 4162     		str	r1, [r0, #36]
 530:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart5, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 903              		.loc 1 530 3 is_stmt 1 view .LVU315
 530:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart5, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 904              		.loc 1 530 38 is_stmt 0 view .LVU316
 905 0022 8162     		str	r1, [r0, #40]
 531:Core/Src/main.c ****   {
 906              		.loc 1 531 3 is_stmt 1 view .LVU317
 531:Core/Src/main.c ****   {
 907              		.loc 1 531 7 is_stmt 0 view .LVU318
 908 0024 0A46     		mov	r2, r1
 909 0026 FFF7FEFF 		bl	HAL_MultiProcessor_Init
 910              	.LVL42:
 531:Core/Src/main.c ****   {
 911              		.loc 1 531 6 discriminator 1 view .LVU319
 912 002a 70B9     		cbnz	r0, .L59
 535:Core/Src/main.c ****   {
 913              		.loc 1 535 3 is_stmt 1 view .LVU320
 535:Core/Src/main.c ****   {
 914              		.loc 1 535 7 is_stmt 0 view .LVU321
 915 002c 0021     		movs	r1, #0
 916 002e 0B48     		ldr	r0, .L63
 917 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 918              	.LVL43:
 535:Core/Src/main.c ****   {
 919              		.loc 1 535 6 discriminator 1 view .LVU322
 920 0034 58B9     		cbnz	r0, .L60
 539:Core/Src/main.c ****   {
 921              		.loc 1 539 3 is_stmt 1 view .LVU323
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 37


 539:Core/Src/main.c ****   {
 922              		.loc 1 539 7 is_stmt 0 view .LVU324
 923 0036 0021     		movs	r1, #0
 924 0038 0848     		ldr	r0, .L63
 925 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 926              	.LVL44:
 539:Core/Src/main.c ****   {
 927              		.loc 1 539 6 discriminator 1 view .LVU325
 928 003e 40B9     		cbnz	r0, .L61
 543:Core/Src/main.c ****   {
 929              		.loc 1 543 3 is_stmt 1 view .LVU326
 543:Core/Src/main.c ****   {
 930              		.loc 1 543 7 is_stmt 0 view .LVU327
 931 0040 0648     		ldr	r0, .L63
 932 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 933              	.LVL45:
 543:Core/Src/main.c ****   {
 934              		.loc 1 543 6 discriminator 1 view .LVU328
 935 0046 30B9     		cbnz	r0, .L62
 551:Core/Src/main.c **** 
 936              		.loc 1 551 1 view .LVU329
 937 0048 08BD     		pop	{r3, pc}
 938              	.L59:
 533:Core/Src/main.c ****   }
 939              		.loc 1 533 5 is_stmt 1 view .LVU330
 940 004a FFF7FEFF 		bl	Error_Handler
 941              	.LVL46:
 942              	.L60:
 537:Core/Src/main.c ****   }
 943              		.loc 1 537 5 view .LVU331
 944 004e FFF7FEFF 		bl	Error_Handler
 945              	.LVL47:
 946              	.L61:
 541:Core/Src/main.c ****   }
 947              		.loc 1 541 5 view .LVU332
 948 0052 FFF7FEFF 		bl	Error_Handler
 949              	.LVL48:
 950              	.L62:
 545:Core/Src/main.c ****   }
 951              		.loc 1 545 5 view .LVU333
 952 0056 FFF7FEFF 		bl	Error_Handler
 953              	.LVL49:
 954              	.L64:
 955 005a 00BF     		.align	2
 956              	.L63:
 957 005c 00000000 		.word	huart5
 958 0060 00500040 		.word	1073762304
 959              		.cfi_endproc
 960              	.LFE143:
 962              		.section	.text.MX_FDCAN2_Init,"ax",%progbits
 963              		.align	1
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 968              	MX_FDCAN2_Init:
 969              	.LFB138:
 244:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 38


 970              		.loc 1 244 1 view -0
 971              		.cfi_startproc
 972              		@ args = 0, pretend = 0, frame = 0
 973              		@ frame_needed = 0, uses_anonymous_args = 0
 974 0000 08B5     		push	{r3, lr}
 975              		.cfi_def_cfa_offset 8
 976              		.cfi_offset 3, -8
 977              		.cfi_offset 14, -4
 253:Core/Src/main.c ****   hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 978              		.loc 1 253 3 view .LVU335
 253:Core/Src/main.c ****   hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 979              		.loc 1 253 20 is_stmt 0 view .LVU336
 980 0002 0E48     		ldr	r0, .L69
 981 0004 0E4B     		ldr	r3, .L69+4
 982 0006 0360     		str	r3, [r0]
 254:Core/Src/main.c ****   hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 983              		.loc 1 254 3 is_stmt 1 view .LVU337
 254:Core/Src/main.c ****   hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 984              		.loc 1 254 29 is_stmt 0 view .LVU338
 985 0008 0023     		movs	r3, #0
 986 000a 4360     		str	r3, [r0, #4]
 255:Core/Src/main.c ****   hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 987              		.loc 1 255 3 is_stmt 1 view .LVU339
 255:Core/Src/main.c ****   hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 988              		.loc 1 255 28 is_stmt 0 view .LVU340
 989 000c 8360     		str	r3, [r0, #8]
 256:Core/Src/main.c ****   hfdcan2.Init.AutoRetransmission = DISABLE;
 990              		.loc 1 256 3 is_stmt 1 view .LVU341
 256:Core/Src/main.c ****   hfdcan2.Init.AutoRetransmission = DISABLE;
 991              		.loc 1 256 21 is_stmt 0 view .LVU342
 992 000e C360     		str	r3, [r0, #12]
 257:Core/Src/main.c ****   hfdcan2.Init.TransmitPause = DISABLE;
 993              		.loc 1 257 3 is_stmt 1 view .LVU343
 257:Core/Src/main.c ****   hfdcan2.Init.TransmitPause = DISABLE;
 994              		.loc 1 257 35 is_stmt 0 view .LVU344
 995 0010 0374     		strb	r3, [r0, #16]
 258:Core/Src/main.c ****   hfdcan2.Init.ProtocolException = DISABLE;
 996              		.loc 1 258 3 is_stmt 1 view .LVU345
 258:Core/Src/main.c ****   hfdcan2.Init.ProtocolException = DISABLE;
 997              		.loc 1 258 30 is_stmt 0 view .LVU346
 998 0012 4374     		strb	r3, [r0, #17]
 259:Core/Src/main.c ****   hfdcan2.Init.NominalPrescaler = 16;
 999              		.loc 1 259 3 is_stmt 1 view .LVU347
 259:Core/Src/main.c ****   hfdcan2.Init.NominalPrescaler = 16;
 1000              		.loc 1 259 34 is_stmt 0 view .LVU348
 1001 0014 8374     		strb	r3, [r0, #18]
 260:Core/Src/main.c ****   hfdcan2.Init.NominalSyncJumpWidth = 1;
 1002              		.loc 1 260 3 is_stmt 1 view .LVU349
 260:Core/Src/main.c ****   hfdcan2.Init.NominalSyncJumpWidth = 1;
 1003              		.loc 1 260 33 is_stmt 0 view .LVU350
 1004 0016 1022     		movs	r2, #16
 1005 0018 4261     		str	r2, [r0, #20]
 261:Core/Src/main.c ****   hfdcan2.Init.NominalTimeSeg1 = 1;
 1006              		.loc 1 261 3 is_stmt 1 view .LVU351
 261:Core/Src/main.c ****   hfdcan2.Init.NominalTimeSeg1 = 1;
 1007              		.loc 1 261 37 is_stmt 0 view .LVU352
 1008 001a 0122     		movs	r2, #1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 39


 1009 001c 8261     		str	r2, [r0, #24]
 262:Core/Src/main.c ****   hfdcan2.Init.NominalTimeSeg2 = 1;
 1010              		.loc 1 262 3 is_stmt 1 view .LVU353
 262:Core/Src/main.c ****   hfdcan2.Init.NominalTimeSeg2 = 1;
 1011              		.loc 1 262 32 is_stmt 0 view .LVU354
 1012 001e C261     		str	r2, [r0, #28]
 263:Core/Src/main.c ****   hfdcan2.Init.DataPrescaler = 1;
 1013              		.loc 1 263 3 is_stmt 1 view .LVU355
 263:Core/Src/main.c ****   hfdcan2.Init.DataPrescaler = 1;
 1014              		.loc 1 263 32 is_stmt 0 view .LVU356
 1015 0020 0262     		str	r2, [r0, #32]
 264:Core/Src/main.c ****   hfdcan2.Init.DataSyncJumpWidth = 1;
 1016              		.loc 1 264 3 is_stmt 1 view .LVU357
 264:Core/Src/main.c ****   hfdcan2.Init.DataSyncJumpWidth = 1;
 1017              		.loc 1 264 30 is_stmt 0 view .LVU358
 1018 0022 4262     		str	r2, [r0, #36]
 265:Core/Src/main.c ****   hfdcan2.Init.DataTimeSeg1 = 1;
 1019              		.loc 1 265 3 is_stmt 1 view .LVU359
 265:Core/Src/main.c ****   hfdcan2.Init.DataTimeSeg1 = 1;
 1020              		.loc 1 265 34 is_stmt 0 view .LVU360
 1021 0024 8262     		str	r2, [r0, #40]
 266:Core/Src/main.c ****   hfdcan2.Init.DataTimeSeg2 = 1;
 1022              		.loc 1 266 3 is_stmt 1 view .LVU361
 266:Core/Src/main.c ****   hfdcan2.Init.DataTimeSeg2 = 1;
 1023              		.loc 1 266 29 is_stmt 0 view .LVU362
 1024 0026 C262     		str	r2, [r0, #44]
 267:Core/Src/main.c ****   hfdcan2.Init.StdFiltersNbr = 0;
 1025              		.loc 1 267 3 is_stmt 1 view .LVU363
 267:Core/Src/main.c ****   hfdcan2.Init.StdFiltersNbr = 0;
 1026              		.loc 1 267 29 is_stmt 0 view .LVU364
 1027 0028 0263     		str	r2, [r0, #48]
 268:Core/Src/main.c ****   hfdcan2.Init.ExtFiltersNbr = 0;
 1028              		.loc 1 268 3 is_stmt 1 view .LVU365
 268:Core/Src/main.c ****   hfdcan2.Init.ExtFiltersNbr = 0;
 1029              		.loc 1 268 30 is_stmt 0 view .LVU366
 1030 002a 4363     		str	r3, [r0, #52]
 269:Core/Src/main.c ****   hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1031              		.loc 1 269 3 is_stmt 1 view .LVU367
 269:Core/Src/main.c ****   hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1032              		.loc 1 269 30 is_stmt 0 view .LVU368
 1033 002c 8363     		str	r3, [r0, #56]
 270:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 1034              		.loc 1 270 3 is_stmt 1 view .LVU369
 270:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 1035              		.loc 1 270 32 is_stmt 0 view .LVU370
 1036 002e C363     		str	r3, [r0, #60]
 271:Core/Src/main.c ****   {
 1037              		.loc 1 271 3 is_stmt 1 view .LVU371
 271:Core/Src/main.c ****   {
 1038              		.loc 1 271 7 is_stmt 0 view .LVU372
 1039 0030 FFF7FEFF 		bl	HAL_FDCAN_Init
 1040              	.LVL50:
 271:Core/Src/main.c ****   {
 1041              		.loc 1 271 6 discriminator 1 view .LVU373
 1042 0034 00B9     		cbnz	r0, .L68
 279:Core/Src/main.c **** 
 1043              		.loc 1 279 1 view .LVU374
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 40


 1044 0036 08BD     		pop	{r3, pc}
 1045              	.L68:
 273:Core/Src/main.c ****   }
 1046              		.loc 1 273 5 is_stmt 1 view .LVU375
 1047 0038 FFF7FEFF 		bl	Error_Handler
 1048              	.LVL51:
 1049              	.L70:
 1050              		.align	2
 1051              	.L69:
 1052 003c 00000000 		.word	hfdcan2
 1053 0040 00680040 		.word	1073768448
 1054              		.cfi_endproc
 1055              	.LFE138:
 1057              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1058              		.align	1
 1059              		.syntax unified
 1060              		.thumb
 1061              		.thumb_func
 1063              	MX_USART1_UART_Init:
 1064              	.LFB144:
 559:Core/Src/main.c **** 
 1065              		.loc 1 559 1 view -0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 0
 1068              		@ frame_needed = 0, uses_anonymous_args = 0
 1069 0000 08B5     		push	{r3, lr}
 1070              		.cfi_def_cfa_offset 8
 1071              		.cfi_offset 3, -8
 1072              		.cfi_offset 14, -4
 568:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1073              		.loc 1 568 3 view .LVU377
 568:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1074              		.loc 1 568 19 is_stmt 0 view .LVU378
 1075 0002 1548     		ldr	r0, .L81
 1076 0004 154B     		ldr	r3, .L81+4
 1077 0006 0360     		str	r3, [r0]
 569:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1078              		.loc 1 569 3 is_stmt 1 view .LVU379
 569:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1079              		.loc 1 569 24 is_stmt 0 view .LVU380
 1080 0008 4FF4E133 		mov	r3, #115200
 1081 000c 4360     		str	r3, [r0, #4]
 570:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1082              		.loc 1 570 3 is_stmt 1 view .LVU381
 570:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1083              		.loc 1 570 26 is_stmt 0 view .LVU382
 1084 000e 0023     		movs	r3, #0
 1085 0010 8360     		str	r3, [r0, #8]
 571:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1086              		.loc 1 571 3 is_stmt 1 view .LVU383
 571:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1087              		.loc 1 571 24 is_stmt 0 view .LVU384
 1088 0012 C360     		str	r3, [r0, #12]
 572:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1089              		.loc 1 572 3 is_stmt 1 view .LVU385
 572:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1090              		.loc 1 572 22 is_stmt 0 view .LVU386
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 41


 1091 0014 0361     		str	r3, [r0, #16]
 573:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1092              		.loc 1 573 3 is_stmt 1 view .LVU387
 573:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1093              		.loc 1 573 20 is_stmt 0 view .LVU388
 1094 0016 0C22     		movs	r2, #12
 1095 0018 4261     		str	r2, [r0, #20]
 574:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1096              		.loc 1 574 3 is_stmt 1 view .LVU389
 574:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1097              		.loc 1 574 25 is_stmt 0 view .LVU390
 1098 001a 8361     		str	r3, [r0, #24]
 575:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1099              		.loc 1 575 3 is_stmt 1 view .LVU391
 575:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1100              		.loc 1 575 28 is_stmt 0 view .LVU392
 1101 001c C361     		str	r3, [r0, #28]
 576:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1102              		.loc 1 576 3 is_stmt 1 view .LVU393
 576:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1103              		.loc 1 576 30 is_stmt 0 view .LVU394
 1104 001e 0362     		str	r3, [r0, #32]
 577:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1105              		.loc 1 577 3 is_stmt 1 view .LVU395
 577:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1106              		.loc 1 577 30 is_stmt 0 view .LVU396
 1107 0020 4362     		str	r3, [r0, #36]
 578:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1108              		.loc 1 578 3 is_stmt 1 view .LVU397
 578:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1109              		.loc 1 578 38 is_stmt 0 view .LVU398
 1110 0022 8362     		str	r3, [r0, #40]
 579:Core/Src/main.c ****   {
 1111              		.loc 1 579 3 is_stmt 1 view .LVU399
 579:Core/Src/main.c ****   {
 1112              		.loc 1 579 7 is_stmt 0 view .LVU400
 1113 0024 FFF7FEFF 		bl	HAL_UART_Init
 1114              	.LVL52:
 579:Core/Src/main.c ****   {
 1115              		.loc 1 579 6 discriminator 1 view .LVU401
 1116 0028 70B9     		cbnz	r0, .L77
 583:Core/Src/main.c ****   {
 1117              		.loc 1 583 3 is_stmt 1 view .LVU402
 583:Core/Src/main.c ****   {
 1118              		.loc 1 583 7 is_stmt 0 view .LVU403
 1119 002a 0021     		movs	r1, #0
 1120 002c 0A48     		ldr	r0, .L81
 1121 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1122              	.LVL53:
 583:Core/Src/main.c ****   {
 1123              		.loc 1 583 6 discriminator 1 view .LVU404
 1124 0032 58B9     		cbnz	r0, .L78
 587:Core/Src/main.c ****   {
 1125              		.loc 1 587 3 is_stmt 1 view .LVU405
 587:Core/Src/main.c ****   {
 1126              		.loc 1 587 7 is_stmt 0 view .LVU406
 1127 0034 0021     		movs	r1, #0
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 42


 1128 0036 0848     		ldr	r0, .L81
 1129 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1130              	.LVL54:
 587:Core/Src/main.c ****   {
 1131              		.loc 1 587 6 discriminator 1 view .LVU407
 1132 003c 40B9     		cbnz	r0, .L79
 591:Core/Src/main.c ****   {
 1133              		.loc 1 591 3 is_stmt 1 view .LVU408
 591:Core/Src/main.c ****   {
 1134              		.loc 1 591 7 is_stmt 0 view .LVU409
 1135 003e 0648     		ldr	r0, .L81
 1136 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1137              	.LVL55:
 591:Core/Src/main.c ****   {
 1138              		.loc 1 591 6 discriminator 1 view .LVU410
 1139 0044 30B9     		cbnz	r0, .L80
 599:Core/Src/main.c **** 
 1140              		.loc 1 599 1 view .LVU411
 1141 0046 08BD     		pop	{r3, pc}
 1142              	.L77:
 581:Core/Src/main.c ****   }
 1143              		.loc 1 581 5 is_stmt 1 view .LVU412
 1144 0048 FFF7FEFF 		bl	Error_Handler
 1145              	.LVL56:
 1146              	.L78:
 585:Core/Src/main.c ****   }
 1147              		.loc 1 585 5 view .LVU413
 1148 004c FFF7FEFF 		bl	Error_Handler
 1149              	.LVL57:
 1150              	.L79:
 589:Core/Src/main.c ****   }
 1151              		.loc 1 589 5 view .LVU414
 1152 0050 FFF7FEFF 		bl	Error_Handler
 1153              	.LVL58:
 1154              	.L80:
 593:Core/Src/main.c ****   }
 1155              		.loc 1 593 5 view .LVU415
 1156 0054 FFF7FEFF 		bl	Error_Handler
 1157              	.LVL59:
 1158              	.L82:
 1159              		.align	2
 1160              	.L81:
 1161 0058 00000000 		.word	huart1
 1162 005c 00380140 		.word	1073821696
 1163              		.cfi_endproc
 1164              	.LFE144:
 1166              		.section	.text.SystemClock_Config,"ax",%progbits
 1167              		.align	1
 1168              		.global	SystemClock_Config
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1173              	SystemClock_Config:
 1174              	.LFB137:
 198:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1175              		.loc 1 198 1 view -0
 1176              		.cfi_startproc
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 43


 1177              		@ args = 0, pretend = 0, frame = 80
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
 1179 0000 10B5     		push	{r4, lr}
 1180              		.cfi_def_cfa_offset 8
 1181              		.cfi_offset 4, -8
 1182              		.cfi_offset 14, -4
 1183 0002 94B0     		sub	sp, sp, #80
 1184              		.cfi_def_cfa_offset 88
 199:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1185              		.loc 1 199 3 view .LVU417
 199:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1186              		.loc 1 199 22 is_stmt 0 view .LVU418
 1187 0004 06AC     		add	r4, sp, #24
 1188 0006 3822     		movs	r2, #56
 1189 0008 0021     		movs	r1, #0
 1190 000a 2046     		mov	r0, r4
 1191 000c FFF7FEFF 		bl	memset
 1192              	.LVL60:
 200:Core/Src/main.c **** 
 1193              		.loc 1 200 3 is_stmt 1 view .LVU419
 200:Core/Src/main.c **** 
 1194              		.loc 1 200 22 is_stmt 0 view .LVU420
 1195 0010 0023     		movs	r3, #0
 1196 0012 0193     		str	r3, [sp, #4]
 1197 0014 0293     		str	r3, [sp, #8]
 1198 0016 0393     		str	r3, [sp, #12]
 1199 0018 0493     		str	r3, [sp, #16]
 1200 001a 0593     		str	r3, [sp, #20]
 204:Core/Src/main.c **** 
 1201              		.loc 1 204 3 is_stmt 1 view .LVU421
 1202 001c 4FF40070 		mov	r0, #512
 1203 0020 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1204              	.LVL61:
 209:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1205              		.loc 1 209 3 view .LVU422
 209:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1206              		.loc 1 209 36 is_stmt 0 view .LVU423
 1207 0024 0123     		movs	r3, #1
 1208 0026 0693     		str	r3, [sp, #24]
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1209              		.loc 1 210 3 is_stmt 1 view .LVU424
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1210              		.loc 1 210 30 is_stmt 0 view .LVU425
 1211 0028 4FF48033 		mov	r3, #65536
 1212 002c 0793     		str	r3, [sp, #28]
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1213              		.loc 1 211 3 is_stmt 1 view .LVU426
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1214              		.loc 1 211 34 is_stmt 0 view .LVU427
 1215 002e 0223     		movs	r3, #2
 1216 0030 0D93     		str	r3, [sp, #52]
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV9;
 1217              		.loc 1 212 3 is_stmt 1 view .LVU428
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV9;
 1218              		.loc 1 212 35 is_stmt 0 view .LVU429
 1219 0032 0322     		movs	r2, #3
 1220 0034 0E92     		str	r2, [sp, #56]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 44


 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 108;
 1221              		.loc 1 213 3 is_stmt 1 view .LVU430
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 108;
 1222              		.loc 1 213 30 is_stmt 0 view .LVU431
 1223 0036 0922     		movs	r2, #9
 1224 0038 0F92     		str	r2, [sp, #60]
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1225              		.loc 1 214 3 is_stmt 1 view .LVU432
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1226              		.loc 1 214 30 is_stmt 0 view .LVU433
 1227 003a 6C22     		movs	r2, #108
 1228 003c 1092     		str	r2, [sp, #64]
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 1229              		.loc 1 215 3 is_stmt 1 view .LVU434
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 1230              		.loc 1 215 30 is_stmt 0 view .LVU435
 1231 003e 1193     		str	r3, [sp, #68]
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1232              		.loc 1 216 3 is_stmt 1 view .LVU436
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1233              		.loc 1 216 30 is_stmt 0 view .LVU437
 1234 0040 0622     		movs	r2, #6
 1235 0042 1292     		str	r2, [sp, #72]
 217:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1236              		.loc 1 217 3 is_stmt 1 view .LVU438
 217:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1237              		.loc 1 217 30 is_stmt 0 view .LVU439
 1238 0044 1393     		str	r3, [sp, #76]
 218:Core/Src/main.c ****   {
 1239              		.loc 1 218 3 is_stmt 1 view .LVU440
 218:Core/Src/main.c ****   {
 1240              		.loc 1 218 7 is_stmt 0 view .LVU441
 1241 0046 2046     		mov	r0, r4
 1242 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1243              	.LVL62:
 218:Core/Src/main.c ****   {
 1244              		.loc 1 218 6 discriminator 1 view .LVU442
 1245 004c 78B9     		cbnz	r0, .L87
 225:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1246              		.loc 1 225 3 is_stmt 1 view .LVU443
 225:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1247              		.loc 1 225 31 is_stmt 0 view .LVU444
 1248 004e 0F23     		movs	r3, #15
 1249 0050 0193     		str	r3, [sp, #4]
 227:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1250              		.loc 1 227 3 is_stmt 1 view .LVU445
 227:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1251              		.loc 1 227 34 is_stmt 0 view .LVU446
 1252 0052 0323     		movs	r3, #3
 1253 0054 0293     		str	r3, [sp, #8]
 228:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1254              		.loc 1 228 3 is_stmt 1 view .LVU447
 228:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1255              		.loc 1 228 35 is_stmt 0 view .LVU448
 1256 0056 0023     		movs	r3, #0
 1257 0058 0393     		str	r3, [sp, #12]
 229:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 45


 1258              		.loc 1 229 3 is_stmt 1 view .LVU449
 229:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1259              		.loc 1 229 36 is_stmt 0 view .LVU450
 1260 005a 0493     		str	r3, [sp, #16]
 230:Core/Src/main.c **** 
 1261              		.loc 1 230 3 is_stmt 1 view .LVU451
 230:Core/Src/main.c **** 
 1262              		.loc 1 230 36 is_stmt 0 view .LVU452
 1263 005c 0593     		str	r3, [sp, #20]
 232:Core/Src/main.c ****   {
 1264              		.loc 1 232 3 is_stmt 1 view .LVU453
 232:Core/Src/main.c ****   {
 1265              		.loc 1 232 7 is_stmt 0 view .LVU454
 1266 005e 0421     		movs	r1, #4
 1267 0060 0DEB0100 		add	r0, sp, r1
 1268 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1269              	.LVL63:
 232:Core/Src/main.c ****   {
 1270              		.loc 1 232 6 discriminator 1 view .LVU455
 1271 0068 18B9     		cbnz	r0, .L88
 236:Core/Src/main.c **** 
 1272              		.loc 1 236 1 view .LVU456
 1273 006a 14B0     		add	sp, sp, #80
 1274              		.cfi_remember_state
 1275              		.cfi_def_cfa_offset 8
 1276              		@ sp needed
 1277 006c 10BD     		pop	{r4, pc}
 1278              	.L87:
 1279              		.cfi_restore_state
 220:Core/Src/main.c ****   }
 1280              		.loc 1 220 5 is_stmt 1 view .LVU457
 1281 006e FFF7FEFF 		bl	Error_Handler
 1282              	.LVL64:
 1283              	.L88:
 234:Core/Src/main.c ****   }
 1284              		.loc 1 234 5 view .LVU458
 1285 0072 FFF7FEFF 		bl	Error_Handler
 1286              	.LVL65:
 1287              		.cfi_endproc
 1288              	.LFE137:
 1290              		.section	.text.main,"ax",%progbits
 1291              		.align	1
 1292              		.global	main
 1293              		.syntax unified
 1294              		.thumb
 1295              		.thumb_func
 1297              	main:
 1298              	.LFB136:
  96:Core/Src/main.c **** 
 1299              		.loc 1 96 1 view -0
 1300              		.cfi_startproc
 1301              		@ Volatile: function does not return.
 1302              		@ args = 0, pretend = 0, frame = 0
 1303              		@ frame_needed = 0, uses_anonymous_args = 0
 1304 0000 08B5     		push	{r3, lr}
 1305              		.cfi_def_cfa_offset 8
 1306              		.cfi_offset 3, -8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 46


 1307              		.cfi_offset 14, -4
 105:Core/Src/main.c **** 
 1308              		.loc 1 105 3 view .LVU460
 1309 0002 FFF7FEFF 		bl	HAL_Init
 1310              	.LVL66:
 112:Core/Src/main.c **** 
 1311              		.loc 1 112 3 view .LVU461
 1312 0006 FFF7FEFF 		bl	SystemClock_Config
 1313              	.LVL67:
 116:Core/Src/main.c ****   /* USER CODE END SysInit */
 1314              		.loc 1 116 3 view .LVU462
 1315 000a 0B48     		ldr	r0, .L92
 1316 000c FFF7FEFF 		bl	Athena_Init
 1317              	.LVL68:
 120:Core/Src/main.c ****   MX_I2C1_Init();
 1318              		.loc 1 120 3 view .LVU463
 1319 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1320              	.LVL69:
 121:Core/Src/main.c ****   MX_SPI1_Init();
 1321              		.loc 1 121 3 view .LVU464
 1322 0014 FFF7FEFF 		bl	MX_I2C1_Init
 1323              	.LVL70:
 122:Core/Src/main.c ****   MX_TIM1_Init();
 1324              		.loc 1 122 3 view .LVU465
 1325 0018 FFF7FEFF 		bl	MX_SPI1_Init
 1326              	.LVL71:
 123:Core/Src/main.c ****   MX_TIM2_Init();
 1327              		.loc 1 123 3 view .LVU466
 1328 001c FFF7FEFF 		bl	MX_TIM1_Init
 1329              	.LVL72:
 124:Core/Src/main.c ****   MX_UART5_Init();
 1330              		.loc 1 124 3 view .LVU467
 1331 0020 FFF7FEFF 		bl	MX_TIM2_Init
 1332              	.LVL73:
 125:Core/Src/main.c ****   MX_FDCAN2_Init();
 1333              		.loc 1 125 3 view .LVU468
 1334 0024 FFF7FEFF 		bl	MX_UART5_Init
 1335              	.LVL74:
 126:Core/Src/main.c ****   MX_USART1_UART_Init();
 1336              		.loc 1 126 3 view .LVU469
 1337 0028 FFF7FEFF 		bl	MX_FDCAN2_Init
 1338              	.LVL75:
 127:Core/Src/main.c ****   MX_USB_Device_Init();
 1339              		.loc 1 127 3 view .LVU470
 1340 002c FFF7FEFF 		bl	MX_USART1_UART_Init
 1341              	.LVL76:
 128:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1342              		.loc 1 128 3 view .LVU471
 1343 0030 FFF7FEFF 		bl	MX_USB_Device_Init
 1344              	.LVL77:
 1345              	.L90:
 179:Core/Src/main.c ****   {
 1346              		.loc 1 179 3 view .LVU472
 189:Core/Src/main.c ****   /* USER CODE END 3 */
 1347              		.loc 1 189 3 view .LVU473
 179:Core/Src/main.c ****   {
 1348              		.loc 1 179 9 view .LVU474
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 47


 1349 0034 FEE7     		b	.L90
 1350              	.L93:
 1351 0036 00BF     		.align	2
 1352              	.L92:
 1353 0038 00000000 		.word	led_pins
 1354              		.cfi_endproc
 1355              	.LFE136:
 1357              		.global	led_pins
 1358              		.section	.data.led_pins,"aw"
 1359              		.align	2
 1362              	led_pins:
 1363 0000 00040048 		.word	1207960576
 1364 0004 0020     		.short	8192
 1365 0006 0000     		.space	2
 1366 0008 00040048 		.word	1207960576
 1367 000c 0010     		.short	4096
 1368 000e 0000     		.space	2
 1369 0010 00040048 		.word	1207960576
 1370 0014 0008     		.short	2048
 1371 0016 0000     		.space	2
 1372              		.global	i2c_status
 1373              		.section	.bss.i2c_status,"aw",%nobits
 1376              	i2c_status:
 1377 0000 00       		.space	1
 1378              		.global	huart1
 1379              		.section	.bss.huart1,"aw",%nobits
 1380              		.align	2
 1383              	huart1:
 1384 0000 00000000 		.space	148
 1384      00000000 
 1384      00000000 
 1384      00000000 
 1384      00000000 
 1385              		.global	huart5
 1386              		.section	.bss.huart5,"aw",%nobits
 1387              		.align	2
 1390              	huart5:
 1391 0000 00000000 		.space	148
 1391      00000000 
 1391      00000000 
 1391      00000000 
 1391      00000000 
 1392              		.global	htim2
 1393              		.section	.bss.htim2,"aw",%nobits
 1394              		.align	2
 1397              	htim2:
 1398 0000 00000000 		.space	76
 1398      00000000 
 1398      00000000 
 1398      00000000 
 1398      00000000 
 1399              		.global	htim1
 1400              		.section	.bss.htim1,"aw",%nobits
 1401              		.align	2
 1404              	htim1:
 1405 0000 00000000 		.space	76
 1405      00000000 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 48


 1405      00000000 
 1405      00000000 
 1405      00000000 
 1406              		.global	hspi1
 1407              		.section	.bss.hspi1,"aw",%nobits
 1408              		.align	2
 1411              	hspi1:
 1412 0000 00000000 		.space	100
 1412      00000000 
 1412      00000000 
 1412      00000000 
 1412      00000000 
 1413              		.global	hi2c1
 1414              		.section	.bss.hi2c1,"aw",%nobits
 1415              		.align	2
 1418              	hi2c1:
 1419 0000 00000000 		.space	84
 1419      00000000 
 1419      00000000 
 1419      00000000 
 1419      00000000 
 1420              		.global	hfdcan2
 1421              		.section	.bss.hfdcan2,"aw",%nobits
 1422              		.align	2
 1425              	hfdcan2:
 1426 0000 00000000 		.space	100
 1426      00000000 
 1426      00000000 
 1426      00000000 
 1426      00000000 
 1427              		.text
 1428              	.Letext0:
 1429              		.file 3 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1430              		.file 4 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1431              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 1432              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 1433              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1434              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 1435              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 1436              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1437              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 1438              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_i2c.h"
 1439              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_spi.h"
 1440              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 1441              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 1442              		.file 16 "../Athena/athena.h"
 1443              		.file 17 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 1444              		.file 18 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 1445              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 1446              		.file 20 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_i2c_ex.h"
 1447              		.file 21 "Core/Inc/main.h"
 1448              		.file 22 "USB_Device/App/usb_device.h"
 1449              		.file 23 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 1450              		.file 24 "<built-in>"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 49


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:247    .text.MX_GPIO_Init:00000118 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:254    .text.Error_Handler:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:260    .text.Error_Handler:00000000 Error_Handler
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:292    .text.MX_I2C1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:297    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:380    .text.MX_I2C1_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1418   .bss.hi2c1:00000000 hi2c1
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:386    .text.MX_SPI1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:391    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:461    .text.MX_SPI1_Init:00000038 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1411   .bss.hspi1:00000000 hspi1
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:467    .text.MX_TIM1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:472    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:708    .text.MX_TIM1_Init:000000f0 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1404   .bss.htim1:00000000 htim1
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:714    .text.MX_TIM2_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:719    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:848    .text.MX_TIM2_Init:00000084 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1397   .bss.htim2:00000000 htim2
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:853    .text.MX_UART5_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:858    .text.MX_UART5_Init:00000000 MX_UART5_Init
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:957    .text.MX_UART5_Init:0000005c $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1390   .bss.huart5:00000000 huart5
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:963    .text.MX_FDCAN2_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:968    .text.MX_FDCAN2_Init:00000000 MX_FDCAN2_Init
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1052   .text.MX_FDCAN2_Init:0000003c $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1425   .bss.hfdcan2:00000000 hfdcan2
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1058   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1063   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1161   .text.MX_USART1_UART_Init:00000058 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1383   .bss.huart1:00000000 huart1
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1167   .text.SystemClock_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1173   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1291   .text.main:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1297   .text.main:00000000 main
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1353   .text.main:00000038 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1362   .data.led_pins:00000000 led_pins
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1359   .data.led_pins:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1376   .bss.i2c_status:00000000 i2c_status
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1377   .bss.i2c_status:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1380   .bss.huart1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1387   .bss.huart5:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1394   .bss.htim2:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1401   .bss.htim1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1408   .bss.hspi1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1415   .bss.hi2c1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s:1422   .bss.hfdcan2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccMJtXxL.s 			page 50


HAL_I2CEx_ConfigDigitalFilter
HAL_SPI_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_MultiProcessor_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_FDCAN_Init
HAL_UART_Init
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
Athena_Init
MX_USB_Device_Init
