INFO: [VRFC 10-163] Analyzing VHDL file "/home/indi/Documents/EDSP/Filters/CIC/CIC.srcs/sim_1/new/mainTop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mainTop_tb'
