<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1683622856911" as="style"/><link rel="stylesheet" href="styles.css?v=1683622856911"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://www.hpcwire.com/2023/05/08/european-processor-designed-for-use-in-space-taped-out/">432-Core RISC-V European Processor Designed for Use in Space Taped Out</a>Â <span class="domain">(<a href="https://www.hpcwire.com">www.hpcwire.com</a>)</span></div><div class="subtext"><span>mepian</span> | <span>13 comments</span></div><br/><div><div id="35870331" class="c"><input type="checkbox" id="c-35870331" checked=""/><div class="controls bullet"><span class="by">monocasa</span><span>|</span><a href="#35871634">next</a><span>|</span><label class="collapse" for="c-35870331">[-]</label><label class="expand" for="c-35870331">[2 more]</label></div><br/><div class="children"><div class="content">More details here:  <a href="https:&#x2F;&#x2F;pulp-platform.org&#x2F;docs&#x2F;STW2022_kgf.pdf" rel="nofollow">https:&#x2F;&#x2F;pulp-platform.org&#x2F;docs&#x2F;STW2022_kgf.pdf</a><p>Here&#x27;s the source for the compute CPU core: <a href="https:&#x2F;&#x2F;github.com&#x2F;pulp-platform&#x2F;snitch">https:&#x2F;&#x2F;github.com&#x2F;pulp-platform&#x2F;snitch</a></div><br/><div id="35871088" class="c"><input type="checkbox" id="c-35871088" checked=""/><div class="controls bullet"><span class="by">pavlov</span><span>|</span><a href="#35870331">parent</a><span>|</span><a href="#35871634">next</a><span>|</span><label class="collapse" for="c-35871088">[-]</label><label class="expand" for="c-35871088">[1 more]</label></div><br/><div class="children"><div class="content">I wonder what the cache coherency story is.<p>At a quick glance, the presentation mentions DMA and local scratchpad memory. Is this similar in approach to the IBM&#x2F;Sony&#x2F;Toshiba Cell processor which also had one general purpose core in charge of a fleet of compute-oriented cores?</div><br/></div></div></div></div><div id="35871634" class="c"><input type="checkbox" id="c-35871634" checked=""/><div class="controls bullet"><span class="by">petra</span><span>|</span><a href="#35870331">prev</a><span>|</span><a href="#35870135">next</a><span>|</span><label class="collapse" for="c-35871634">[-]</label><label class="expand" for="c-35871634">[1 more]</label></div><br/><div class="children"><div class="content">What is a the manufacturing process for this ? How is it radiation hardened ?</div><br/></div></div><div id="35870135" class="c"><input type="checkbox" id="c-35870135" checked=""/><div class="controls bullet"><span class="by">ummonk</span><span>|</span><a href="#35871634">prev</a><span>|</span><a href="#35871546">next</a><span>|</span><label class="collapse" for="c-35870135">[-]</label><label class="expand" for="c-35870135">[6 more]</label></div><br/><div class="children"><div class="content">Do the AI cores use a standardized API? Is it an extension to the RISC-V set? Is the API similar to normal CPU multithreading, or more like GPU kernels or SIMD?</div><br/><div id="35870398" class="c"><input type="checkbox" id="c-35870398" checked=""/><div class="controls bullet"><span class="by">monocasa</span><span>|</span><a href="#35870135">parent</a><span>|</span><a href="#35870847">next</a><span>|</span><label class="collapse" for="c-35870398">[-]</label><label class="expand" for="c-35870398">[3 more]</label></div><br/><div class="children"><div class="content">It&#x27;s RISC-V, both the control core and the compute cores.  Has a few extensions on the compute side for loading the register file from DMA and chaining FPU ops with no core front end babysitting.  Honestly reminds me a lot of GPU architectures, though not quite as wide per compute core (so not as wide compared to a SM or wavefront).  Probably legitimately makes for a very nice HPC chip all else being equal.</div><br/><div id="35871065" class="c"><input type="checkbox" id="c-35871065" checked=""/><div class="controls bullet"><span class="by">dpeckett</span><span>|</span><a href="#35870135">root</a><span>|</span><a href="#35870398">parent</a><span>|</span><a href="#35871368">next</a><span>|</span><label class="collapse" for="c-35871065">[-]</label><label class="expand" for="c-35871065">[1 more]</label></div><br/><div class="children"><div class="content">I hope someone picks up the architecture and brings it to the wider market. Would be great to see some opensource hardware AI accelerator options.<p>Looking more closely at snitch, unfortunately it looks like the two largest contributors have already left the project. Perhaps they can keep momentum but industry poaching remains an issue for ESA.</div><br/></div></div><div id="35871368" class="c"><input type="checkbox" id="c-35871368" checked=""/><div class="controls bullet"><span class="by">fer</span><span>|</span><a href="#35870135">root</a><span>|</span><a href="#35870398">parent</a><span>|</span><a href="#35871065">prev</a><span>|</span><a href="#35870847">next</a><span>|</span><label class="collapse" for="c-35871368">[-]</label><label class="expand" for="c-35871368">[1 more]</label></div><br/><div class="children"><div class="content">It reminds me more of the (now abandoned) Xeon Phi line of processors.</div><br/></div></div></div></div><div id="35870847" class="c"><input type="checkbox" id="c-35870847" checked=""/><div class="controls bullet"><span class="by">sanxiyn</span><span>|</span><a href="#35870135">parent</a><span>|</span><a href="#35870398">prev</a><span>|</span><a href="#35870269">next</a><span>|</span><label class="collapse" for="c-35870847">[-]</label><label class="expand" for="c-35870847">[1 more]</label></div><br/><div class="children"><div class="content">It is a set of extensions to the RISC-V instruction set. Extensions (Xssr, Xfrep, Xdma) are documented here: <a href="https:&#x2F;&#x2F;pulp-platform.github.io&#x2F;snitch&#x2F;rm&#x2F;custom_instructions&#x2F;" rel="nofollow">https:&#x2F;&#x2F;pulp-platform.github.io&#x2F;snitch&#x2F;rm&#x2F;custom_instruction...</a></div><br/></div></div><div id="35870269" class="c"><input type="checkbox" id="c-35870269" checked=""/><div class="controls bullet"><span class="by">sneakerblack</span><span>|</span><a href="#35870135">parent</a><span>|</span><a href="#35870847">prev</a><span>|</span><a href="#35871546">next</a><span>|</span><label class="collapse" for="c-35870269">[-]</label><label class="expand" for="c-35870269">[1 more]</label></div><br/><div class="children"><div class="content">&gt; Occamy has a lightweight 32-bit CPU core that acts more as a control chip, and it is responsible for rerouting tasks to the AI cores, which are extensions to the instruction set architecture.<p>Seems like the latter</div><br/></div></div></div></div><div id="35871546" class="c"><input type="checkbox" id="c-35871546" checked=""/><div class="controls bullet"><span class="by">rkagerer</span><span>|</span><a href="#35870135">prev</a><span>|</span><a href="#35870034">next</a><span>|</span><label class="collapse" for="c-35871546">[-]</label><label class="expand" for="c-35871546">[2 more]</label></div><br/><div class="children"><div class="content">Curious, what sort of applications call for lots of AI horsepower in space?</div><br/><div id="35871627" class="c"><input type="checkbox" id="c-35871627" checked=""/><div class="controls bullet"><span class="by">petra</span><span>|</span><a href="#35871546">parent</a><span>|</span><a href="#35870034">next</a><span>|</span><label class="collapse" for="c-35871627">[-]</label><label class="expand" for="c-35871627">[1 more]</label></div><br/><div class="children"><div class="content">Communication from space is a big constraint.<p>An AI chip could analyze and compress sensor data locally. It&#x27;s also could be used for DSP for the communication algorithm.</div><br/></div></div></div></div></div></div></div></div></div></body></html>