// Seed: 1860147109
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    output uwire id_2
);
  assign id_0 = -1;
  assign module_1.id_16 = 0;
  initial
  fork : SymbolIdentifier
  join_any : SymbolIdentifier
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input uwire id_2,
    input uwire id_3
    , id_30,
    input tri id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8,
    output tri0 id_9,
    output supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    input wire id_13,
    output wor id_14,
    output wire id_15,
    output logic id_16,
    input uwire id_17,
    input supply0 id_18,
    input tri0 id_19,
    input tri0 id_20,
    input tri0 id_21,
    output supply1 id_22,
    output wire id_23,
    input uwire id_24,
    output tri1 id_25,
    input supply1 id_26,
    input supply0 id_27,
    output tri0 id_28
);
  generate
    for (id_31 = id_30 !== id_13; id_6 - id_31; id_16 = 1) begin : LABEL_0
      assign id_10 = -1 ? -1 : id_2;
    end
  endgenerate
  module_0 modCall_1 (
      id_25,
      id_26,
      id_0
  );
endmodule
