Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 23:43:58 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_46/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.471      -13.360                     34                 1137       -0.032       -0.101                      6                 1137        1.725        0.000                       0                  1118  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.471      -13.360                     34                 1137       -0.032       -0.101                      6                 1137        1.725        0.000                       0                  1118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           34  Failing Endpoints,  Worst Slack       -0.471ns,  Total Violation      -13.360ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.032ns,  Total Violation       -0.101ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 genblk1[106].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.952ns (45.973%)  route 2.294ns (54.027%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 6.302 - 4.000 ) 
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.870ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.792ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1117, estimated)     1.900     2.846    genblk1[106].reg_in/clk_IBUF_BUFG
    SLICE_X108Y526       FDRE                                         r  genblk1[106].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y526       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.923 r  genblk1[106].reg_in/reg_out_reg[0]/Q
                         net (fo=6, estimated)        0.160     3.083    conv/mul52/reg_out[8]_i_390[0]
    SLICE_X108Y526       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.287 r  conv/mul52/z__0_carry/O[4]
                         net (fo=2, estimated)        0.215     3.502    conv/add000066/tmp00[52]_12[3]
    SLICE_X109Y526       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.538 r  conv/add000066/reg_out[8]_i_544/O
                         net (fo=1, routed)           0.009     3.547    conv/add000066/reg_out[8]_i_544_n_0
    SLICE_X109Y526       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.780 r  conv/add000066/reg_out_reg[8]_i_382/O[5]
                         net (fo=2, estimated)        0.228     4.008    conv/add000066/reg_out_reg[8]_i_382_n_10
    SLICE_X108Y528       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.047 r  conv/add000066/reg_out[8]_i_383/O
                         net (fo=1, routed)           0.015     4.062    conv/add000066/reg_out[8]_i_383_n_0
    SLICE_X108Y528       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.179 r  conv/add000066/reg_out_reg[8]_i_205/CO[7]
                         net (fo=1, estimated)        0.026     4.205    conv/add000066/reg_out_reg[8]_i_205_n_0
    SLICE_X108Y529       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.261 r  conv/add000066/reg_out_reg[8]_i_342/O[0]
                         net (fo=1, estimated)        0.392     4.653    conv/add000066/reg_out_reg[8]_i_342_n_15
    SLICE_X105Y527       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.689 r  conv/add000066/reg_out[8]_i_175/O
                         net (fo=1, routed)           0.009     4.698    conv/add000066/reg_out[8]_i_175_n_0
    SLICE_X105Y527       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     4.898 r  conv/add000066/reg_out_reg[8]_i_77/O[4]
                         net (fo=2, estimated)        0.210     5.108    conv/add000066/reg_out_reg[8]_i_77_n_11
    SLICE_X104Y526       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.159 r  conv/add000066/reg_out[21]_i_179/O
                         net (fo=1, routed)           0.025     5.184    conv/add000066/reg_out[21]_i_179_n_0
    SLICE_X104Y526       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.368 r  conv/add000066/reg_out_reg[21]_i_92/O[5]
                         net (fo=1, estimated)        0.181     5.549    conv/add000066/reg_out_reg[21]_i_92_n_10
    SLICE_X103Y526       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     5.584 r  conv/add000066/reg_out[16]_i_40/O
                         net (fo=1, routed)           0.008     5.592    conv/add000066/reg_out[16]_i_40_n_0
    SLICE_X103Y526       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.707 r  conv/add000066/reg_out_reg[16]_i_29/CO[7]
                         net (fo=1, estimated)        0.026     5.733    conv/add000066/reg_out_reg[16]_i_29_n_0
    SLICE_X103Y527       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.809 r  conv/add000066/reg_out_reg[21]_i_30/O[1]
                         net (fo=1, estimated)        0.180     5.989    conv/add000066/reg_out_reg[21]_i_30_n_14
    SLICE_X103Y530       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     6.025 r  conv/add000066/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.009     6.034    conv/add000066/reg_out[21]_i_15_n_0
    SLICE_X103Y530       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     6.234 r  conv/add000066/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.222     6.456    conv/add000066/reg_out_reg[21]_i_3_n_11
    SLICE_X104Y530       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     6.493 r  conv/add000066/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     6.518    conv/add000066/reg_out[21]_i_6_n_0
    SLICE_X104Y530       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.702 r  conv/add000066/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.127     6.829    reg_out/a[20]
    SLICE_X105Y529       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.865 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, estimated)       0.227     7.092    reg_out/reg_out[21]_i_1_n_0
    SLICE_X104Y529       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1117, estimated)     1.646     6.302    reg_out/clk_IBUF_BUFG
    SLICE_X104Y529       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.429     6.731    
                         clock uncertainty           -0.035     6.695    
    SLICE_X104Y529       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     6.621    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 -0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 demux/genblk1[121].z_reg[121][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[121].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.652ns (routing 0.792ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.870ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1117, estimated)     1.652     2.308    demux/clk_IBUF_BUFG
    SLICE_X111Y522       FDRE                                         r  demux/genblk1[121].z_reg[121][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y522       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.366 r  demux/genblk1[121].z_reg[121][2]/Q
                         net (fo=1, estimated)        0.073     2.439    genblk1[121].reg_in/D[2]
    SLICE_X109Y522       FDRE                                         r  genblk1[121].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1117, estimated)     1.891     2.837    genblk1[121].reg_in/clk_IBUF_BUFG
    SLICE_X109Y522       FDRE                                         r  genblk1[121].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.429     2.408    
    SLICE_X109Y522       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.470    genblk1[121].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                 -0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X109Y526  genblk1[108].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDSE/C    n/a            0.275         2.000       1.725      SLICE_X109Y514  demux/sel_reg[7]/C



