
*** Running vivado
    with args -log top_final.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_final.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_final.tcl -notrace
Command: synth_design -top top_final -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28500
WARNING: [Synth 8-2611] redeclaration of ansi port Q is not allowed [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/BSDcnt_cas.v:28]
WARNING: [Synth 8-2306] macro FE redefined [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/interface.v:5]
WARNING: [Synth 8-2306] macro PE redefined [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/interface.v:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_final' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_final.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'BSDcnt_cas' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/BSDcnt_cas.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BSDcnt_cas' (1#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/BSDcnt_cas.v:23]
WARNING: [Synth 8-7071] port 'Q' of module 'BSDcnt_cas' is unconnected for instance 'U1' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:30]
WARNING: [Synth 8-7023] instance 'U1' of module 'BSDcnt_cas' has 5 connections declared, but only 4 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:30]
WARNING: [Synth 8-7071] port 'Q' of module 'BSDcnt_cas' is unconnected for instance 'U2' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:31]
WARNING: [Synth 8-7023] instance 'U2' of module 'BSDcnt_cas' has 5 connections declared, but only 4 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:31]
WARNING: [Synth 8-7071] port 'Q' of module 'BSDcnt_cas' is unconnected for instance 'U3' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:32]
WARNING: [Synth 8-7023] instance 'U3' of module 'BSDcnt_cas' has 5 connections declared, but only 4 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:32]
WARNING: [Synth 8-7071] port 'Q' of module 'BSDcnt_cas' is unconnected for instance 'U4' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:33]
WARNING: [Synth 8-7023] instance 'U4' of module 'BSDcnt_cas' has 5 connections declared, but only 4 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:33]
WARNING: [Synth 8-7071] port 'Q' of module 'BSDcnt_cas' is unconnected for instance 'U5' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:34]
WARNING: [Synth 8-7023] instance 'U5' of module 'BSDcnt_cas' has 5 connections declared, but only 4 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:34]
WARNING: [Synth 8-7071] port 'Q' of module 'BSDcnt_cas' is unconnected for instance 'U6' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:35]
WARNING: [Synth 8-7023] instance 'U6' of module 'BSDcnt_cas' has 5 connections declared, but only 4 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:35]
WARNING: [Synth 8-7071] port 'Q' of module 'BSDcnt_cas' is unconnected for instance 'U7' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:36]
WARNING: [Synth 8-7023] instance 'U7' of module 'BSDcnt_cas' has 5 connections declared, but only 4 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:36]
WARNING: [Synth 8-7071] port 'Q' of module 'BSDcnt_cas' is unconnected for instance 'U8' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:37]
WARNING: [Synth 8-7023] instance 'U8' of module 'BSDcnt_cas' has 5 connections declared, but only 4 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:37]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (2#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkdiv.v:23]
WARNING: [Synth 8-7071] port 'clk_100hz' of module 'clkdiv' is unconnected for instance 'X0' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v:29]
WARNING: [Synth 8-7071] port 'clk_10hz' of module 'clkdiv' is unconnected for instance 'X0' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v:29]
WARNING: [Synth 8-7071] port 'clk_1hz' of module 'clkdiv' is unconnected for instance 'X0' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v:29]
WARNING: [Synth 8-7023] instance 'X0' of module 'clkdiv' has 6 connections declared, but only 3 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v:29]
INFO: [Synth 8-6157] synthesizing module 'Sampling' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Sampling.v:23]
INFO: [Synth 8-6157] synthesizing module 'Dflipflop' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Dflipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Dflipflop' (3#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Dflipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sampling' (4#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Sampling.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tpalse' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Tpalse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Tpalse' (5#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Tpalse.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tflipflop' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Tflipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Tflipflop' (6#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Tflipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (7#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_Nbit_2to1' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_2to1.v:24]
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_Nbit_2to1' (8#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_2to1.v:24]
INFO: [Synth 8-6157] synthesizing module 'top_MIPS' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:24]
INFO: [Synth 8-6157] synthesizing module 'MUX_Nbit_3to1' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v:24]
	Parameter N bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_Nbit_3to1' (9#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v:24]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Program_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (10#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Program_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder_Nbit' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Adder_Nbit.v:23]
	Parameter N bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder_Nbit' (11#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Adder_Nbit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory_Unit' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Memory_Unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory_Unit' (12#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Memory_Unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Register' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/IF_ID_Register.v:24]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Register' (13#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/IF_ID_Register.v:24]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ControlUnit.v:23]
	Parameter lw bound to: 6'b100011 
	Parameter sw bound to: 6'b101011 
	Parameter beq bound to: 6'b000100 
	Parameter bne bound to: 6'b000101 
	Parameter jump bound to: 6'b000010 
	Parameter jal bound to: 6'b000011 
	Parameter addi bound to: 6'b001000 
	Parameter subi bound to: 6'b001001 
	Parameter slti bound to: 6'b001010 
	Parameter lui bound to: 6'b001111 
	Parameter R_type bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (14#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-226] default block is never used [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALUControl.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (15#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Registers_Unit' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Registers_Unit' (16#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'Sign_extend' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sign_extend' (17#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Register' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ID_EX_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Register' (18#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ID_EX_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_Nbit_2to1__parameterized0' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_2to1.v:24]
	Parameter N bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_Nbit_2to1__parameterized0' (18#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_2to1.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (19#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_Nbit_3to1__parameterized0' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v:24]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_Nbit_3to1__parameterized0' (19#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v:24]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Register' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/EX_MEM_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Register' (20#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/EX_MEM_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory_Unit' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Unit' (21#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Register' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MEM_WB_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Register' (22#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MEM_WB_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_MIPS' (23#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:24]
INFO: [Synth 8-6157] synthesizing module 'UART_Top_Buffer' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/top2.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clk_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (24#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_char' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/count_char.v:23]
	Parameter INIT bound to: 2'b00 
	Parameter CNT bound to: 2'b01 
	Parameter SIG bound to: 2'b10 
	Parameter COMP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'count_char' (25#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/count_char.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_gen' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/string_gen.v:22]
	Parameter STATE_CHAR bound to: 0 - type: integer 
	Parameter STATE_TAB bound to: 1 - type: integer 
	Parameter STATE_NEW bound to: 2 - type: integer 
	Parameter STATE_MEM bound to: 3 - type: integer 
	Parameter STATE_RESET bound to: 4 - type: integer 
	Parameter MAX_DATA bound to: 32 - type: integer 
	Parameter MAX_LINE bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/string_gen.v:96]
INFO: [Synth 8-6155] done synthesizing module 'string_gen' (26#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/string_gen.v:22]
WARNING: [Synth 8-689] width (1025) of port connection 'registor_in' does not match port width (1024) of module 'string_gen' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/top2.v:60]
WARNING: [Synth 8-689] width (1025) of port connection 'memory_in' does not match port width (1024) of module 'string_gen' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/top2.v:61]
INFO: [Synth 8-6157] synthesizing module 'UART_top' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/UART_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'UART' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/UART.v:21]
	Parameter ADDR_CTRL_STAT bound to: 2'b00 
	Parameter ADDR_DATA_BUF bound to: 2'b01 
	Parameter ADDR_SCALE_LSB bound to: 2'b10 
	Parameter ADDR_SCALE_MSB bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'clkgen' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkgen.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clkgen' (27#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clkgen.v:4]
INFO: [Synth 8-6157] synthesizing module 'receiver' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/receiver.v:4]
	Parameter IDLE bound to: 3'b000 
	Parameter START_DETECT bound to: 3'b001 
	Parameter SKIP_INT bound to: 3'b010 
	Parameter GET_BIT bound to: 3'b011 
	Parameter STOP_BIT bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'receiver' (28#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/receiver.v:4]
INFO: [Synth 8-6157] synthesizing module 'transmit' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/transmit.v:4]
	Parameter IDLE bound to: 2'b00 
	Parameter SENDING bound to: 2'b01 
	Parameter LAST bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'transmit' (29#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/transmit.v:4]
INFO: [Synth 8-226] default block is never used [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/UART.v:104]
INFO: [Synth 8-6155] done synthesizing module 'UART' (30#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/UART.v:21]
INFO: [Synth 8-6157] synthesizing module 'interface' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/interface.v:9]
	Parameter INIT bound to: 3'b000 
	Parameter INIT_2 bound to: 3'b001 
	Parameter INIT_3 bound to: 3'b010 
	Parameter READY bound to: 3'b011 
	Parameter CHECK_STATUS bound to: 3'b100 
	Parameter CHECK_2 bound to: 3'b101 
	Parameter CHECK_3 bound to: 3'b110 
	Parameter CHECK_4 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/interface.v:58]
WARNING: [Synth 8-567] referenced signal 'baud_div_val' should be on the sensitivity list [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/interface.v:47]
INFO: [Synth 8-6155] done synthesizing module 'interface' (31#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/interface.v:9]
INFO: [Synth 8-6155] done synthesizing module 'UART_top' (32#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/UART_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'UART_Top_Buffer' (33#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/top2.v:3]
INFO: [Synth 8-6157] synthesizing module 'sound_gen' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/sound_gen.v:23]
	Parameter tone_freq bound to: 440 - type: integer 
	Parameter dutycycle bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sound_gen' (34#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/sound_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_8_drv' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux81' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/mux81.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux81' (35#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/mux81.v:23]
INFO: [Synth 8-6157] synthesizing module 'cnt3' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cnt3' (36#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt3.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (37#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'cnt_100M' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt_100M.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_cnt' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/BCD_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_cnt' (38#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/BCD_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cnt_100M' (39#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt_100M.v:23]
WARNING: [Synth 8-7071] port 'eo_100M' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_10M' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_1M' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_10K' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_100' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_10' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7023] instance 'Seg_U4' of module 'cnt_100M' has 10 connections declared, but only 4 given [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_8_drv' (40#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_final' (41#1) [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_final.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1084.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_final_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_final_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'count_char'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'string_gen'
INFO: [Synth 8-802] inferred FSM for state register 'curr_st_reg' in module 'receiver'
INFO: [Synth 8-802] inferred FSM for state register 'curr_st_reg' in module 'transmit'
INFO: [Synth 8-802] inferred FSM for state register 'curr_st_reg' in module 'interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                     CNT |                               01 |                               01
                    COMP |                               10 |                               11
                     SIG |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'count_char'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                               00 |                              100
              STATE_CHAR |                               01 |                              000
               STATE_NEW |                               10 |                              010
               STATE_TAB |                               11 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'string_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
            START_DETECT |                            00010 |                              001
                SKIP_INT |                            00100 |                              010
                 GET_BIT |                            01000 |                              011
                STOP_BIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_st_reg' using encoding 'one-hot' in module 'receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 SENDING |                               01 |                               01
                    LAST |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_st_reg' using encoding 'sequential' in module 'transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              000
                  INIT_2 |                              001 |                              001
                  INIT_3 |                              010 |                              010
                   READY |                              011 |                              011
            CHECK_STATUS |                              100 |                              100
                 CHECK_2 |                              101 |                              101
                 CHECK_3 |                              110 |                              110
                 CHECK_4 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_st_reg' using encoding 'sequential' in module 'interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 42    
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 91    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 42    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 11    
	  21 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 14    
	   8 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 11    
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 51    
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 6     
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 103   
	  12 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 4     
	  16 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1084.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1098.582 ; gain = 13.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1098.582 ; gain = 13.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.582 ; gain = 13.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.582 ; gain = 13.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.582 ; gain = 13.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.582 ; gain = 13.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.582 ; gain = 13.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.582 ; gain = 13.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    62|
|3     |LUT1   |    27|
|4     |LUT2   |   146|
|5     |LUT3   |   133|
|6     |LUT4   |   253|
|7     |LUT5   |   278|
|8     |LUT6   |  1563|
|9     |MUXF7  |   538|
|10    |MUXF8  |   104|
|11    |FDCE   |  2765|
|12    |FDPE   |    24|
|13    |FDRE   |   448|
|14    |IBUF   |     7|
|15    |OBUF   |    33|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.582 ; gain = 13.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1098.582 ; gain = 13.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.582 ; gain = 13.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1099.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 704 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1099.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1099.148 ; gain = 98.754
INFO: [Common 17-1381] The checkpoint 'D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.runs/synth_1/top_final.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_final_utilization_synth.rpt -pb top_final_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 23:23:56 2024...
