#OPTIONS:"|-layerid|0|-orig_srs|C:\\EDA\\kaohe\\vend_test\\synthesis\\synwork\\vend_test_comp.srs|-top|vend_test|-prodtype|synplify_pro|-nram|-fixsmult|-divnmod|-I|C:\\EDA\\kaohe\\vend_test\\synthesis\\|-I|C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib|-v2001|-devicelib|C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\proasic\\proasic3.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-lib|work|-lib|work|-lib|work"
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\bin64\\c_ver.exe":1509315136
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\proasic\\proasic3.v":1508984288
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\vlog\\hypermods.v":1508986328
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\vlog\\umr_capim.v":1508986328
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\vlog\\scemi_objects.v":1508986328
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\vlog\\scemi_pipes.svh":1508986328
#CUR:"C:\\EDA\\kaohe\\vend_test\\hdl\\vend_mealy.v":1703660681
#CUR:"C:\\EDA\\kaohe\\vend_test\\hdl\\vend_moore.v":1703660691
#CUR:"C:\\EDA\\kaohe\\vend_test\\component\\work\\vend_test\\vend_test.v":1703661182
#numinternalfiles:5
#defaultlanguage:verilog
0			"C:\EDA\kaohe\vend_test\hdl\vend_mealy.v" verilog
1			"C:\EDA\kaohe\vend_test\hdl\vend_moore.v" verilog
2			"C:\EDA\kaohe\vend_test\component\work\vend_test\vend_test.v" verilog
#Dependency Lists(Uses List)
0 -1
1 -1
2 0 1
#Dependency Lists(Users Of)
0 2
1 2
2 -1
#Design Unit to File Association
module work vend_mealy 0
module work vend_moore 1
module work vend_test 2
