 
****************************************
Report : clock_gating
        -ungated
        -verbose
Design : cal_phase
Version: L-2016.03-SP1
Date   : Tue Oct 26 22:11:06 2021
****************************************


--------------------------------------------------------------------------------
                             Ungated Register Report
--------------------------------------------------------------------------------
           Ungated Register     |  Reason                  |  What Next?
--------------------------------------------------------------------------------
    calvn/in_vld_dly1_reg       |  Min bitwidth not met    |  -
    calvn/in_vld_dly2_reg       |  Min bitwidth not met    |  -
    dot/mac_en_reg              |  Min bitwidth not met    |  -
    dot/finish_reg              |  Min bitwidth not met    |  -
    cordic/cal_en_reg           |  Min bitwidth not met    |  -
                                |                          |
--------------------------------------------------------------------------------


                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        6         |
          |                                       |                  |
          |    Number of Gated registers          |   167 (97.09%)   |
          |                                       |                  |
          |    Number of Ungated registers        |     5 (2.91%)    |
          |                                       |                  |
          |    Total number of registers          |      172         |
          ------------------------------------------------------------



1
