# Compile VHDL netlists
vcom 000-globals.vhd
# a.b.a.a.b-SUM_GENERATOR.core
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.core\a.b.a.a.b-SUM_GENERATOR.core\a.b.a.a.b.a-FA.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.core\a.b.a.a.b-SUM_GENERATOR.core\a.b.a.a.b.b-MUX21.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.core\a.b.a.a.b-SUM_GENERATOR.core\a.b.a.a.b.c-RCA.vhd
# a.b.a.a.c-SPARSE_TREE.core
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.core\a.b.a.a.c-SPARSE_TREE.core\a.b.a.a.c.a-G_BLOCK.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.core\a.b.a.a.c-SPARSE_TREE.core\a.b.a.a.c.b-PG_BLOCK.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.core\a.b.a.a.c-SPARSE_TREE.core\a.b.a.a.c.c-PG_NETWORK.vhd
# a.b.a.a-ADDER.core
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.core\a.b.a.a.a-CARRY_SELECT_BLOCK.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.core\a.b.a.a.b-SUM_GENERATOR.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.core\a.b.a.a.c-SPARSE_TREE.vhd
# a.b.a.c-LOGIC.core
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.c-LOGIC.core\a.b.a.c.a-IVX.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.c-LOGIC.core\a.b.a.c.b-NAND2.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.c-LOGIC.core\a.b.a.c.c-NAND3.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.c-LOGIC.core\a.b.a.c.d-NAND4.vhd
# a.b.a.d-SHIFTER.core
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.d-SHIFTER.core\a.b.a.d.a-MASK_GENERATOR.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.d-SHIFTER.core\a.b.a.d.b-COARSE_SHIFT.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.d-SHIFTER.core\a.b.a.d.c-FINE_SHIFT.vhd
# a.b.a.f-MULTIPLIER.core
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.f-MULTIPLIER.core\a.b.a.f.a-ENCODER.vhd
# a.b.a-ALU.core
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.a-ADDER.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.b-COMPARATOR.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.c-LOGIC.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.d-SHIFTER.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.e-ZERO_DETECTOR.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.core\a.b.a.f-MULTIPLIER.vhd
# a.b-DATAPATH.core
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.a-ALU.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.b-PC_INCREMENT.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.c-REGISTER_FILE.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.d-SIGN_EXTEND.vhd
vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.core\a.b.e-REGISTER.vhd
# a-DLX.core
#vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.a-CU_HW.vhd
#vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.core\a.b-DATAPATH.vhd
# TOP
#vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\a-DLX.vhd
#vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\b-IROM.vhd
#vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\c-DRAM.vhd
#vcom Y:\Microelectronic_Systems\DLX-Project\Files\src\d-TB_DLX.vhd
# Start simulation
#vsim -t 10ps work.tbp4(test)
# Add waves setting their format, label, and radix
#add wave -format logic -label A -radix signed sim:/tbp4/s_A
#add wave -format logic -label B -radix signed sim:/tbp4/s_B
#add wave -format logic -label Ci -radix binary sim:/tbp4/s_Ci
#add wave -format logic -label S -radix signed sim:/tbp4/s_S
#add wave -format logic -label Co -radix binary sim:/tbp4/s_Co
# Set unsigned as DEFAULT radix
#radix -unsigned
# Run simulation
#run 230 ns
# Print postscript waveform
#write wave p4adder.ps -start 0 -end 230000 -perpage 230000
