

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 15:30:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.426|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1018|  1018|  1018|  1018|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  1016|  1016|         4|          1|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    340|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        0|      -|     172|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     172|    483|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nfYi_U10  |cnn_mac_muladd_5nfYi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_311_p2     |     *    |      0|  0|  17|           5|           4|
    |add_ln10_fu_206_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_232_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln1494_2_fu_361_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_3_fu_382_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln1494_4_fu_414_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_fu_329_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln203_3_fu_448_p2    |     +    |      0|  0|   8|          11|          11|
    |c_fu_454_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_212_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_276_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln1494_1_fu_408_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1494_fu_355_p2     |     -    |      0|  0|   8|          12|          12|
    |sub_ln203_fu_442_p2      |     -    |      0|  0|   8|          11|          11|
    |and_ln29_fu_270_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_200_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_218_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_1_fu_486_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_2_fu_500_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_514_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_464_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln16_fu_264_p2      |   icmp   |      0|  0|   9|           4|           3|
    |or_ln27_fu_372_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln36_fu_282_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_V_d0        |  select  |      0|  0|  14|           1|          14|
    |select_ln13_fu_238_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln29_1_fu_492_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_506_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_4_fu_246_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_5_fu_224_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_fu_470_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln36_1_fu_295_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln36_fu_287_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_259_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 340|         205|         244|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_192_p4  |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_158_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_180_p4  |   9|          2|    4|          8|
    |c_0_reg_188                   |   9|          2|    4|          8|
    |f_0_reg_154                   |   9|          2|    3|          6|
    |indvar_flatten13_reg_143      |   9|          2|   10|         20|
    |indvar_flatten_reg_165        |   9|          2|    8|         16|
    |r_0_reg_176                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 111|         24|   43|         88|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln1494_4_reg_586               |  12|   0|   12|          0|
    |add_ln203_3_reg_591                |  11|   0|   11|          0|
    |add_ln203_3_reg_591_pp0_iter2_reg  |  11|   0|   11|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |c_0_reg_188                        |   4|   0|    4|          0|
    |c_reg_596                          |   4|   0|    4|          0|
    |f_0_reg_154                        |   3|   0|    3|          0|
    |icmp_ln10_reg_543                  |   1|   0|    1|          0|
    |icmp_ln13_reg_552                  |   1|   0|    1|          0|
    |indvar_flatten13_reg_143           |  10|   0|   10|          0|
    |indvar_flatten_reg_165             |   8|   0|    8|          0|
    |r_0_reg_176                        |   4|   0|    4|          0|
    |select_ln29_5_reg_559              |   3|   0|    3|          0|
    |select_ln29_reg_606                |  13|   0|   13|          0|
    |select_ln36_1_reg_571              |   4|   0|    4|          0|
    |zext_ln1494_5_reg_576              |  12|   0|   64|         52|
    |icmp_ln10_reg_543                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 172|  32|  161|         52|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_out_0_V_address0    | out |   11|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_ce0         | out |    1|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_q0          |  in |   14|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_address1    | out |   11|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_ce1         | out |    1|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_q1          |  in |   14|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_1_V_address0    | out |   11|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_ce0         | out |    1|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_q0          |  in |   14|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_address1    | out |   11|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_ce1         | out |    1|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_q1          |  in |   14|  ap_memory |  conv_out_1_V  |     array    |
|max_pool_out_V_address0  | out |   10|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

