//! Inter-Process Communication (IPC) subsystem for VeridianOS
//!
//! This module implements high-performance IPC mechanisms including:
//! - Synchronous message passing with < 5Î¼s latency
//! - Asynchronous channels for streaming
//! - Zero-copy shared memory transfers
//! - Capability-based security integration

pub mod async_channel;
pub mod cap_transfer;
pub mod capability;
pub mod channel;
pub mod error;
pub mod fast_path;
pub mod message;
pub mod message_passing;
pub mod perf;
pub mod rate_limit;
pub mod registry;
pub mod rpc;
pub mod shared_memory;
pub mod sync;
pub mod zero_copy;

#[cfg(test)]
mod tests;

// Re-export core types
#[allow(unused_imports)]
pub use async_channel::AsyncChannel;
#[allow(unused_imports)]
pub use capability::{EndpointId, IpcCapability, IpcPermissions, Permission, ProcessId};
#[allow(unused_imports)]
pub use channel::{Channel, Endpoint};
#[allow(unused_imports)]
pub use error::{IpcError, Result};
#[allow(unused_imports)]
pub use message::{LargeMessage, Message, SmallMessage};
#[allow(unused_imports)]
pub use perf::{cycles_to_ns, measure_ipc_operation, read_timestamp, IPC_PERF_STATS};
#[allow(unused_imports)]
pub use rate_limit::{RateLimits, RATE_LIMITER};
// Re-export internal functions for tests
#[cfg(test)]
pub use registry::lookup_endpoint;
#[allow(unused_imports)]
pub use registry::{
    create_channel, create_endpoint, get_registry_stats, remove_process_endpoints,
    validate_capability,
};
#[allow(unused_imports)]
pub use shared_memory::{Permissions, SharedRegion, TransferMode};
#[cfg(test)]
pub use sync::send_message;
#[allow(unused_imports)]
pub use sync::{sync_call, sync_receive, sync_reply, sync_send};

/// IPC system initialization
#[allow(dead_code)]
pub fn init() {
    #[cfg(target_arch = "aarch64")]
    {
        // SAFETY: uart_write_str performs raw MMIO writes to the PL011 UART at
        // 0x09000000 (QEMU virt machine). This is safe during early boot because:
        // 1. The UART is memory-mapped at a fixed, known address on the virt platform.
        // 2. Writing to the UART transmit register is a side-effect-free output
        //    operation that does not corrupt any kernel state.
        // 3. This runs during single-threaded initialization, so no concurrent access.
        unsafe {
            use crate::arch::aarch64::direct_uart::uart_write_str;
            uart_write_str("[IPC] Initializing IPC system...\n");
            uart_write_str("[IPC] About to initialize registry...\n");
        }
    }
    #[cfg(target_arch = "x86_64")]
    println!("[IPC] Initializing IPC system...");

    // Skip println for RISC-V to avoid potential serial deadlock

    // Initialize the global IPC registry
    registry::init();

    #[cfg(target_arch = "aarch64")]
    {
        // SAFETY: Same as above -- raw MMIO writes to the PL011 UART for diagnostic
        // output during initialization. The UART address is fixed at 0x09000000 for
        // the QEMU virt machine, and writing is a safe, non-destructive operation.
        unsafe {
            use crate::arch::aarch64::direct_uart::uart_write_str;
            uart_write_str("[IPC] Registry initialized\n");
            uart_write_str("[IPC] IPC system initialized\n");
        }
    }
    #[cfg(target_arch = "x86_64")]
    println!("[IPC] IPC system initialized");

    // Skip println for RISC-V to avoid potential serial deadlock
}
