//###########################################################################
//
// FILE:    hw_erad.h
//
// TITLE:   Definitions for the ERAD registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_ERAD_H
#define HW_ERAD_H

//*****************************************************************************
//
// The following are defines for the ERAD register offsets
//
//*****************************************************************************
#define ERAD_O_GLBL_EVENT_STAT    0x0U         // Global Event Status Register
#define ERAD_O_GLBL_HALT_STAT     0x2U         // Global Halt Status Register
#define ERAD_O_GLBL_ENABLE        0x4U         // Global Enable Register
#define ERAD_O_GLBL_CTM_RESET     0x6U         // Global Counter Reset
#define ERAD_O_GLBL_OWNER         0xAU         // Global Ownership
#define ERAD_O_HWBP_MASK          0x0U         // HWBP Mask Register
#define ERAD_O_HWBP_REF           0x2U         // HWBP Reference Register
#define ERAD_O_HWBP_CLEAR         0x4U         // HWBP Clear Register
#define ERAD_O_HWBP_CNTL          0x6U         // HWBP Control Register
#define ERAD_O_HWBP_STATUS        0x7U         // HWBP Status Register
#define ERAD_O_CTM_CNTL           0x0U         // Counter Control Register
#define ERAD_O_CTM_STATUS         0x1U         // Counter Status Register
#define ERAD_O_CTM_REF            0x2U         // Counter Reference Register
#define ERAD_O_CTM_COUNT          0x4U         // Counter Current Value
                                               // Register
#define ERAD_O_CTM_MAX_COUNT      0x6U         // Counter Max Count Value
                                               // Register
#define ERAD_O_CTM_INPUT_SEL      0x8U         // Counter Input Select Register
#define ERAD_O_CTM_CLEAR          0x9U         // Counter Clear Register

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_EVENT_STAT register
//
//*****************************************************************************
#define ERAD_GLBL_EVENT_STAT_HWBP1  0x1U         // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP2  0x2U         // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP3  0x4U         // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP4  0x8U         // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP5  0x10U        // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP6  0x20U        // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP7  0x40U        // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP8  0x80U        // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_CTM1  0x100U       // Counter Module Event Status
#define ERAD_GLBL_EVENT_STAT_CTM2  0x200U       // Counter Module Event Status
#define ERAD_GLBL_EVENT_STAT_CTM3  0x400U       // Counter Module Event Status
#define ERAD_GLBL_EVENT_STAT_CTM4  0x800U       // Counter Module Event Status

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_HALT_STAT register
//
//*****************************************************************************
#define ERAD_GLBL_HALT_STAT_HWBP1  0x1U         // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP2  0x2U         // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP3  0x4U         // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP4  0x8U         // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP5  0x10U        // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP6  0x20U        // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP7  0x40U        // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP8  0x80U        // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_CTM1  0x100U       // Counter Module Halt Status
#define ERAD_GLBL_HALT_STAT_CTM2  0x200U       // Counter Module Halt Status
#define ERAD_GLBL_HALT_STAT_CTM3  0x400U       // Counter Module Halt Status
#define ERAD_GLBL_HALT_STAT_CTM4  0x800U       // Counter Module Halt Status

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_ENABLE register
//
//*****************************************************************************
#define ERAD_GLBL_ENABLE_HWBP1    0x1U         // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP2    0x2U         // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP3    0x4U         // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP4    0x8U         // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP5    0x10U        // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP6    0x20U        // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP7    0x40U        // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP8    0x80U        // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_CTM1     0x100U       // Counter Module Global Enable
#define ERAD_GLBL_ENABLE_CTM2     0x200U       // Counter Module Global Enable
#define ERAD_GLBL_ENABLE_CTM3     0x400U       // Counter Module Global Enable
#define ERAD_GLBL_ENABLE_CTM4     0x800U       // Counter Module Global Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_CTM_RESET register
//
//*****************************************************************************
#define ERAD_GLBL_CTM_RESET_CTM1  0x1U         // Global Reset for the counters
#define ERAD_GLBL_CTM_RESET_CTM2  0x2U         // Global Reset for the counters
#define ERAD_GLBL_CTM_RESET_CTM3  0x4U         // Global Reset for the counters
#define ERAD_GLBL_CTM_RESET_CTM4  0x8U         // Global Reset for the counters

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_OWNER register
//
//*****************************************************************************
#define ERAD_GLBL_OWNER_OWNER_S   0U
#define ERAD_GLBL_OWNER_OWNER_M   0x3U         // Global Ownership Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the HWBP_CLEAR register
//
//*****************************************************************************
#define ERAD_HWBP_CLEAR_EVENT_CLR  0x1U         // Event Clear register

//*****************************************************************************
//
// The following are defines for the bit fields in the HWBP_CNTL register
//
//*****************************************************************************
#define ERAD_HWBP_CNTL_BUS_SEL_S  2U
#define ERAD_HWBP_CNTL_BUS_SEL_M  0x1CU        // Bus select bits
#define ERAD_HWBP_CNTL_STOP       0x20U        // Stop bit (Halt/No Halt of
                                               // CPU)
#define ERAD_HWBP_CNTL_RTOSINT    0x40U        // RTOSINT bit
#define ERAD_HWBP_CNTL_COMP_MODE_S  7U
#define ERAD_HWBP_CNTL_COMP_MODE_M  0x380U       // Compare mode

//*****************************************************************************
//
// The following are defines for the bit fields in the HWBP_STATUS register
//
//*****************************************************************************
#define ERAD_HWBP_STATUS_EVENT_FIRED  0x1U         // HWBP Event Fired bits
#define ERAD_HWBP_STATUS_MODULE_ID_S  8U
#define ERAD_HWBP_STATUS_MODULE_ID_M  0x3F00U      // Identification bits
#define ERAD_HWBP_STATUS_STATUS_S  14U
#define ERAD_HWBP_STATUS_STATUS_M  0xC000U      // Status bits

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_CNTL register
//
//*****************************************************************************
#define ERAD_CTM_CNTL_START_STOP_MODE  0x4U         // Start_stop mode bit
#define ERAD_CTM_CNTL_EVENT_MODE  0x8U         // Event mode bit
#define ERAD_CTM_CNTL_RST_ON_MATCH  0x10U        // Reset_on_match bit
#define ERAD_CTM_CNTL_STOP        0x40U        // Stop bit (Halt/No Halt of
                                               // CPU)
#define ERAD_CTM_CNTL_RTOSINT     0x80U        // RTOSINT bit
#define ERAD_CTM_CNTL_RST_EN      0x400U       // Enable Reset
#define ERAD_CTM_CNTL_RST_INP_SEL_S  11U
#define ERAD_CTM_CNTL_RST_INP_SEL_M  0xF800U      // Reset Input select

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_STATUS register
//
//*****************************************************************************
#define ERAD_CTM_STATUS_EVENT_FIRED  0x1U         // Counter Event Fired bits
#define ERAD_CTM_STATUS_OVERFLOW  0x2U         // Counter Overflowed
#define ERAD_CTM_STATUS_MODULE_ID_S  2U
#define ERAD_CTM_STATUS_MODULE_ID_M  0xFFCU       // Identification bits
#define ERAD_CTM_STATUS_STATUS_S  12U
#define ERAD_CTM_STATUS_STATUS_M  0xF000U      // Status bits

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_INPUT_SEL register
//
//*****************************************************************************
#define ERAD_CTM_INPUT_SEL_CTM_INP_SEL_EN  0x1U         // Count input select enable
#define ERAD_CTM_INPUT_SEL_CNT_INP_SEL_S  1U
#define ERAD_CTM_INPUT_SEL_CNT_INP_SEL_M  0x3EU        // Count input select
#define ERAD_CTM_INPUT_SEL_STA_INP_SEL_S  6U
#define ERAD_CTM_INPUT_SEL_STA_INP_SEL_M  0x7C0U       // Start input select
#define ERAD_CTM_INPUT_SEL_STO_INP_SEL_S  11U
#define ERAD_CTM_INPUT_SEL_STO_INP_SEL_M  0xF800U      // Stop input select

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_CLEAR register
//
//*****************************************************************************
#define ERAD_CTM_CLEAR_EVENT_CLEAR  0x1U         // Clear EVENT_FIRED
#define ERAD_CTM_CLEAR_OVERFLOW_CLEAR  0x2U         // Clear OVERFLOW
#endif

//###########################################################################
//
// FILE:    hw_flash.h
//
// TITLE:   Definitions for the FLASH registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_FLASH_H
#define HW_FLASH_H

//*****************************************************************************
//
// The following are defines for the FLASH register offsets
//
//*****************************************************************************
#define FLASH_O_FRDCNTL           0x0U         // Flash Read Control Register
#define FLASH_O_FBAC              0x1EU        // Flash Bank Access Control
                                               // Register
#define FLASH_O_FBFALLBACK        0x20U        // Flash Bank Fallback Power
                                               // Register
#define FLASH_O_FBPRDY            0x22U        // Flash Bank Pump Ready
                                               // Register
#define FLASH_O_FPAC1             0x24U        // Flash Pump Access Control
                                               // Register 1
#define FLASH_O_FPAC2             0x26U        // Flash Pump Access Control
                                               // Register 2
#define FLASH_O_FMSTAT            0x2AU        // Flash Module Status Register
#define FLASH_O_FRD_INTF_CTRL     0x180U       // Flash Read Interface Control
                                               // Register
#define FLASH_O_ECC_ENABLE        0x0U         // ECC Enable
#define FLASH_O_SINGLE_ERR_ADDR_LOW  0x2U         // Single Error Address Low
#define FLASH_O_SINGLE_ERR_ADDR_HIGH  0x4U         // Single Error Address High
#define FLASH_O_UNC_ERR_ADDR_LOW  0x6U         // Uncorrectable Error Address
                                               // Low
#define FLASH_O_UNC_ERR_ADDR_HIGH  0x8U         // Uncorrectable Error Address
                                               // High
#define FLASH_O_ERR_STATUS        0xAU         // Error Status
#define FLASH_O_ERR_POS           0xCU         // Error Position
#define FLASH_O_ERR_STATUS_CLR    0xEU         // Error Status Clear
#define FLASH_O_ERR_CNT           0x10U        // Error Control
#define FLASH_O_ERR_THRESHOLD     0x12U        // Error Threshold
#define FLASH_O_ERR_INTFLG        0x14U        // Error Interrupt Flag
#define FLASH_O_ERR_INTCLR        0x16U        // Error Interrupt Flag Clear
#define FLASH_O_FDATAH_TEST       0x18U        // Data High Test
#define FLASH_O_FDATAL_TEST       0x1AU        // Data Low Test
#define FLASH_O_FADDR_TEST        0x1CU        // ECC Test Address
#define FLASH_O_FECC_TEST         0x1EU        // ECC Test Address
#define FLASH_O_FECC_CTRL         0x20U        // ECC Control
#define FLASH_O_FOUTH_TEST        0x22U        // Test Data Out High
#define FLASH_O_FOUTL_TEST        0x24U        // Test Data Out Low
#define FLASH_O_FECC_STATUS       0x26U        // ECC Status

//*****************************************************************************
//
// The following are defines for the bit fields in the FRDCNTL register
//
//*****************************************************************************
#define FLASH_FRDCNTL_RWAIT_S     8U
#define FLASH_FRDCNTL_RWAIT_M     0xF00U       // Random Read Waitstate

//*****************************************************************************
//
// The following are defines for the bit fields in the FBAC register
//
//*****************************************************************************
#define FLASH_FBAC_BAGP_S         8U
#define FLASH_FBAC_BAGP_M         0xFF00U      // Bank Active Grace Period

//*****************************************************************************
//
// The following are defines for the bit fields in the FBFALLBACK register
//
//*****************************************************************************
#define FLASH_FBFALLBACK_BNKPWR0_S  0U
#define FLASH_FBFALLBACK_BNKPWR0_M  0x3U         // Bank Power Mode of BANK0
#define FLASH_FBFALLBACK_BNKPWR1_S  2U
#define FLASH_FBFALLBACK_BNKPWR1_M  0xCU         // Bank Power Mode of BANK1

//*****************************************************************************
//
// The following are defines for the bit fields in the FBPRDY register
//
//*****************************************************************************
#define FLASH_FBPRDY_BANK0RDY     0x1U         // Flash Bank Active Power State
#define FLASH_FBPRDY_BANK1RDY     0x2U         // Flash Bank Active Power State
#define FLASH_FBPRDY_PUMPRDY      0x8000U      // Flash Pump Active Power Mode

//*****************************************************************************
//
// The following are defines for the bit fields in the FPAC1 register
//
//*****************************************************************************
#define FLASH_FPAC1_PMPPWR        0x1U         // Charge Pump Fallback Power
                                               // Mode
#define FLASH_FPAC1_PSLEEP_S      16U
#define FLASH_FPAC1_PSLEEP_M      0xFFF0000U   // Pump Sleep Down Count

//*****************************************************************************
//
// The following are defines for the bit fields in the FPAC2 register
//
//*****************************************************************************
#define FLASH_FPAC2_PAGP_S        0U
#define FLASH_FPAC2_PAGP_M        0xFFFFU      // Pump Active Grace Period

//*****************************************************************************
//
// The following are defines for the bit fields in the FMSTAT register
//
//*****************************************************************************
#define FLASH_FMSTAT_VOLTSTAT     0x8U         // Flash Pump Power Status
#define FLASH_FMSTAT_CSTAT        0x10U        // Command Fail Status
#define FLASH_FMSTAT_INVDAT       0x20U        // Invalid Data
#define FLASH_FMSTAT_PGM          0x40U        // Program Operation Status
#define FLASH_FMSTAT_ERS          0x80U        // Erase Operation Status
#define FLASH_FMSTAT_BUSY         0x100U       // Busy Bit
#define FLASH_FMSTAT_EV           0x400U       // Erase Verify Status
#define FLASH_FMSTAT_PGV          0x1000U      // Programming Verify Status

//*****************************************************************************
//
// The following are defines for the bit fields in the FRD_INTF_CTRL register
//
//*****************************************************************************
#define FLASH_FRD_INTF_CTRL_PREFETCH_EN  0x1U         // Prefetch Enable
#define FLASH_FRD_INTF_CTRL_DATA_CACHE_EN  0x2U         // Data Cache Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ECC_ENABLE register
//
//*****************************************************************************
#define FLASH_ECC_ENABLE_ENABLE_S  0U
#define FLASH_ECC_ENABLE_ENABLE_M  0xFU         // Enable ECC

//*****************************************************************************
//
// The following are defines for the bit fields in the ERR_STATUS register
//
//*****************************************************************************
#define FLASH_ERR_STATUS_FAIL_0_L  0x1U         // Lower 64bits Single Bit Error
                                               // Corrected Value 0
#define FLASH_ERR_STATUS_FAIL_1_L  0x2U         // Lower 64bits Single Bit Error
                                               // Corrected Value 1
#define FLASH_ERR_STATUS_UNC_ERR_L  0x4U         // Lower 64 bits Uncorrectable
                                               // error occurred
#define FLASH_ERR_STATUS_FAIL_0_H  0x10000U     // Upper 64bits Single Bit Error
                                               // Corrected Value 0
#define FLASH_ERR_STATUS_FAIL_1_H  0x20000U     // Upper 64bits Single Bit Error
                                               // Corrected Value 1
#define FLASH_ERR_STATUS_UNC_ERR_H  0x40000U     // Upper 64 bits Uncorrectable
                                               // error occurred

//*****************************************************************************
//
// The following are defines for the bit fields in the ERR_POS register
//
//*****************************************************************************
#define FLASH_ERR_POS_ERR_POS_L_S  0U
#define FLASH_ERR_POS_ERR_POS_L_M  0x3FU        // Bit Position of Single bit
                                               // Error in lower 64 bits
#define FLASH_ERR_POS_ERR_TYPE_L  0x100U       // Error Type in lower 64 bits
#define FLASH_ERR_POS_ERR_POS_H_S  16U
#define FLASH_ERR_POS_ERR_POS_H_M  0x3F0000U    // Bit Position of Single bit
                                               // Error in upper 64 bits
#define FLASH_ERR_POS_ERR_TYPE_H  0x1000000U   // Error Type in upper 64 bits

//*****************************************************************************
//
// The following are defines for the bit fields in the ERR_STATUS_CLR register
//
//*****************************************************************************
#define FLASH_ERR_STATUS_CLR_FAIL_0_L_CLR  0x1U         // Lower 64bits Single Bit Error
                                               // Corrected Value 0 Clear
#define FLASH_ERR_STATUS_CLR_FAIL_1_L_CLR  0x2U         // Lower 64bits Single Bit Error
                                               // Corrected Value 1 Clear
#define FLASH_ERR_STATUS_CLR_UNC_ERR_L_CLR  0x4U         // Lower 64 bits Uncorrectable
                                               // error occurred Clear
#define FLASH_ERR_STATUS_CLR_FAIL_0_H_CLR  0x10000U     // Upper 64bits Single Bit Error
                                               // Corrected Value 0 Clear
#define FLASH_ERR_STATUS_CLR_FAIL_1_H_CLR  0x20000U     // Upper 64bits Single Bit Error
                                               // Corrected Value 1 Clear
#define FLASH_ERR_STATUS_CLR_UNC_ERR_H_CLR  0x40000U     // Upper 64 bits Uncorrectable
                                               // error occurred Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the ERR_CNT register
//
//*****************************************************************************
#define FLASH_ERR_CNT_ERR_CNT_S   0U
#define FLASH_ERR_CNT_ERR_CNT_M   0xFFFFU      // Error counter

//*****************************************************************************
//
// The following are defines for the bit fields in the ERR_THRESHOLD register
//
//*****************************************************************************
#define FLASH_ERR_THRESHOLD_ERR_THRESHOLD_S  0U
#define FLASH_ERR_THRESHOLD_ERR_THRESHOLD_M  0xFFFFU      // Error Threshold

//*****************************************************************************
//
// The following are defines for the bit fields in the ERR_INTFLG register
//
//*****************************************************************************
#define FLASH_ERR_INTFLG_SINGLE_ERR_INTFLG  0x1U         // Single Error Interrupt Flag
#define FLASH_ERR_INTFLG_UNC_ERR_INTFLG  0x2U         // Uncorrectable Interrupt Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the ERR_INTCLR register
//
//*****************************************************************************
#define FLASH_ERR_INTCLR_SINGLE_ERR_INTCLR  0x1U         // Single Error Interrupt Flag
                                               // Clear
#define FLASH_ERR_INTCLR_UNC_ERR_INTCLR  0x2U         // Uncorrectable Interrupt Flag
                                               // Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the FADDR_TEST register
//
//*****************************************************************************
#define FLASH_FADDR_TEST_ADDRL_S  3U
#define FLASH_FADDR_TEST_ADDRL_M  0xFFF8U      // ECC Address Low
#define FLASH_FADDR_TEST_ADDRH_S  16U
#define FLASH_FADDR_TEST_ADDRH_M  0x3F0000U    // ECC Address High

//*****************************************************************************
//
// The following are defines for the bit fields in the FECC_TEST register
//
//*****************************************************************************
#define FLASH_FECC_TEST_ECC_S     0U
#define FLASH_FECC_TEST_ECC_M     0xFFU        // ECC Control Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the FECC_CTRL register
//
//*****************************************************************************
#define FLASH_FECC_CTRL_ECC_TEST_EN  0x1U         // Enable ECC Test Logic
#define FLASH_FECC_CTRL_ECC_SELECT  0x2U         // ECC Bit Select
#define FLASH_FECC_CTRL_DO_ECC_CALC  0x4U         // Enable ECC Calculation

//*****************************************************************************
//
// The following are defines for the bit fields in the FECC_STATUS register
//
//*****************************************************************************
#define FLASH_FECC_STATUS_SINGLE_ERR  0x1U         // Test Result is Single Bit
                                               // Error
#define FLASH_FECC_STATUS_UNC_ERR  0x2U         // Test Result is Uncorrectable
                                               // Error
#define FLASH_FECC_STATUS_DATA_ERR_POS_S  2U
#define FLASH_FECC_STATUS_DATA_ERR_POS_M  0xFCU        // Holds Bit Position of Error
#define FLASH_FECC_STATUS_ERR_TYPE  0x100U       // Holds Bit Position of 8 Check
                                               // Bits of Error
#endif

//###########################################################################
//
// FILE:    hw_fsi.h
//
// TITLE:   Definitions for the FSI registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_FSI_H
#define HW_FSI_H

//*****************************************************************************
//
// The following are defines for the FSI register offsets
//
//*****************************************************************************
#define FSI_O_TX_MASTER_CTRL      0x0U         // Transmit master control
                                               // register
#define FSI_O_TX_CLK_CTRL         0x2U         // Transmit clock control
                                               // register
#define FSI_O_TX_OPER_CTRL_LO     0x4U         // Transmit operation control
                                               // register low
#define FSI_O_TX_OPER_CTRL_HI     0x5U         // Transmit operation control
                                               // register high
#define FSI_O_TX_FRAME_CTRL       0x6U         // Transmit frame control
                                               // register
#define FSI_O_TX_FRAME_TAG_UDATA  0x7U         // Transmit frame tag and user
                                               // data register
#define FSI_O_TX_BUF_PTR_LOAD     0x8U         // Transmit buffer pointer
                                               // control load register
#define FSI_O_TX_BUF_PTR_STS      0x9U         // Transmit buffer pointer
                                               // control status register
#define FSI_O_TX_PING_CTRL        0xAU         // Transmit ping control
                                               // register
#define FSI_O_TX_PING_TAG         0xBU         // Transmit ping tag register
#define FSI_O_TX_PING_TO_REF      0xCU         // Transmit ping timeout counter
                                               // reference
#define FSI_O_TX_PING_TO_CNT      0xEU         // Transmit ping timeout current
                                               // count
#define FSI_O_TX_INT_CTRL         0x10U        // Transmit interrupt event
                                               // control register
#define FSI_O_TX_DMA_CTRL         0x11U        // Transmit DMA event control
                                               // register
#define FSI_O_TX_LOCK_CTRL        0x12U        // Transmit lock control
                                               // register
#define FSI_O_TX_EVT_STS          0x14U        // Transmit event and error
                                               // status flag register
#define FSI_O_TX_EVT_CLR          0x16U        // Transmit event and error
                                               // clear register
#define FSI_O_TX_EVT_FRC          0x17U        // Transmit event and error flag
                                               // force register
#define FSI_O_TX_USER_CRC         0x18U        // Transmit user-defined CRC
                                               // register
#define FSI_O_TX_ECC_DATA         0x20U        // Transmit ECC data register
#define FSI_O_TX_ECC_VAL          0x22U        // Transmit ECC value register
#define FSI_O_TX_BUF_BASE(i)      (0x40U + (i))   // (0 <= i < 16) Base address for transmit buffer
#define FSI_O_RX_MASTER_CTRL      0x0U         // Receive master control
                                               // register
#define FSI_O_RX_OPER_CTRL        0x4U         // Receive operation control
                                               // register
#define FSI_O_RX_FRAME_INFO       0x6U         // Receive frame control
                                               // register
#define FSI_O_RX_FRAME_TAG_UDATA  0x7U         // Receive frame tag and user
                                               // data register
#define FSI_O_RX_DMA_CTRL         0x8U         // Receive DMA event control
                                               // register
#define FSI_O_RX_EVT_STS          0xAU         // Receive event and error
                                               // status flag register
#define FSI_O_RX_CRC_INFO         0xBU         // Receive CRC info of received
                                               // and computed CRC
#define FSI_O_RX_EVT_CLR          0xCU         // Receive event and error clear
                                               // register
#define FSI_O_RX_EVT_FRC          0xDU         // Receive event and error flag
                                               // force register
#define FSI_O_RX_BUF_PTR_LOAD     0xEU         // Receive buffer pointer load
                                               // register
#define FSI_O_RX_BUF_PTR_STS      0xFU         // Receive buffer pointer status
                                               // register
#define FSI_O_RX_FRAME_WD_CTRL    0x10U        // Receive frame watchdog
                                               // control register
#define FSI_O_RX_FRAME_WD_REF     0x12U        // Receive frame watchdog
                                               // counter reference
#define FSI_O_RX_FRAME_WD_CNT     0x14U        // Receive frame watchdog
                                               // current count
#define FSI_O_RX_PING_WD_CTRL     0x16U        // Receive ping watchdog control
                                               // register
#define FSI_O_RX_PING_TAG         0x17U        // Receive ping tag register
#define FSI_O_RX_PING_WD_REF      0x18U        // Receive ping watchdog counter
                                               // reference
#define FSI_O_RX_PING_WD_CNT      0x1AU        // Receive pingwatchdog current
                                               // count
#define FSI_O_RX_INT1_CTRL        0x1CU        // Receive interrupt control
                                               // register for RX_INT1
#define FSI_O_RX_INT2_CTRL        0x1DU        // Receive interrupt control
                                               // register for RX_INT2
#define FSI_O_RX_LOCK_CTRL        0x1EU        // Receive lock control register
#define FSI_O_RX_ECC_DATA         0x20U        // Receive ECC data register
#define FSI_O_RX_ECC_VAL          0x22U        // Receive ECC value register
#define FSI_O_RX_ECC_SEC_DATA     0x24U        // Receive ECC corrected data
                                               // register
#define FSI_O_RX_ECC_LOG          0x26U        // Receive ECC log and status
                                               // register
#define FSI_O_RX_DLYLINE_CTRL     0x30U        // Receive delay line control
                                               // register
#define FSI_O_RX_VIS_1            0x38U        // Receive debug visibility
                                               // register 1
#define FSI_O_RX_BUF_BASE(i)      (0x40U + (i))   // (0 <= i < 16) Base address for receive data buffer

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_MASTER_CTRL register
//
//*****************************************************************************
#define FSI_TX_MASTER_CTRL_CORE_RST  0x1U         // Transmitter Master Core Reset
#define FSI_TX_MASTER_CTRL_FLUSH  0x2U         // Flush Operation Start
#define FSI_TX_MASTER_CTRL_KEY_S  8U
#define FSI_TX_MASTER_CTRL_KEY_M  0xFF00U      // Write Key

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_CLK_CTRL register
//
//*****************************************************************************
#define FSI_TX_CLK_CTRL_CLK_RST   0x1U         // Soft Reset for the Clock
                                               // Divider
#define FSI_TX_CLK_CTRL_CLK_EN    0x2U         // Clock Divider Enable
#define FSI_TX_CLK_CTRL_PRESCALE_VAL_S  2U
#define FSI_TX_CLK_CTRL_PRESCALE_VAL_M  0x3FCU       // Prescale value

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_OPER_CTRL_LO register
//
//*****************************************************************************
#define FSI_TX_OPER_CTRL_LO_DATA_WIDTH_S  0U
#define FSI_TX_OPER_CTRL_LO_DATA_WIDTH_M  0x3U         // Transmit Data width
#define FSI_TX_OPER_CTRL_LO_SPI_MODE  0x4U         // SPI Mode Select
#define FSI_TX_OPER_CTRL_LO_START_MODE_S  3U
#define FSI_TX_OPER_CTRL_LO_START_MODE_M  0x38U        // Transmission Start Mode
                                               // Select
#define FSI_TX_OPER_CTRL_LO_SW_CRC  0x40U        // CRC Source Select
#define FSI_TX_OPER_CTRL_LO_PING_TO_MODE  0x80U        // Ping Counter Reset Mode
                                               // Select
#define FSI_TX_OPER_CTRL_LO_SEL_PLLCLK  0x100U       // Input Clock Select

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_OPER_CTRL_HI register
//
//*****************************************************************************
#define FSI_TX_OPER_CTRL_HI_EXT_TRIG_SEL_S  0U
#define FSI_TX_OPER_CTRL_HI_EXT_TRIG_SEL_M  0x1FU        // External Trigger Select
#define FSI_TX_OPER_CTRL_HI_FORCE_ERR  0x20U        // Error Frame Force
#define FSI_TX_OPER_CTRL_HI_ECC_SEL  0x40U        // ECC Data Width Select

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_FRAME_CTRL register
//
//*****************************************************************************
#define FSI_TX_FRAME_CTRL_FRAME_TYPE_S  0U
#define FSI_TX_FRAME_CTRL_FRAME_TYPE_M  0xFU         // Transmit Frame Type
#define FSI_TX_FRAME_CTRL_N_WORDS_S  4U
#define FSI_TX_FRAME_CTRL_N_WORDS_M  0xF0U        // Number of Words to be
                                               // Transmitted
#define FSI_TX_FRAME_CTRL_START   0x8000U      // Start Transmission

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_FRAME_TAG_UDATA register
//
//*****************************************************************************
#define FSI_TX_FRAME_TAG_UDATA_FRAME_TAG_S  0U
#define FSI_TX_FRAME_TAG_UDATA_FRAME_TAG_M  0xFU         // Frame Tag
#define FSI_TX_FRAME_TAG_UDATA_USER_DATA_S  8U
#define FSI_TX_FRAME_TAG_UDATA_USER_DATA_M  0xFF00U      // User Data

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_BUF_PTR_LOAD register
//
//*****************************************************************************
#define FSI_TX_BUF_PTR_LOAD_BUF_PTR_LOAD_S  0U
#define FSI_TX_BUF_PTR_LOAD_BUF_PTR_LOAD_M  0xFU         // Buffer Pointer Force Load

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_BUF_PTR_STS register
//
//*****************************************************************************
#define FSI_TX_BUF_PTR_STS_CURR_BUF_PTR_S  0U
#define FSI_TX_BUF_PTR_STS_CURR_BUF_PTR_M  0xFU         // Current Buffer Pointer Index
#define FSI_TX_BUF_PTR_STS_CURR_WORD_CNT_S  8U
#define FSI_TX_BUF_PTR_STS_CURR_WORD_CNT_M  0x1F00U      // Remaining Words in Buffer

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_PING_CTRL register
//
//*****************************************************************************
#define FSI_TX_PING_CTRL_CNT_RST  0x1U         // Ping Counter Reset
#define FSI_TX_PING_CTRL_TIMER_EN  0x2U         // Ping Counter Enable
#define FSI_TX_PING_CTRL_EXT_TRIG_EN  0x4U         // External Trigger Enable
#define FSI_TX_PING_CTRL_EXT_TRIG_SEL_S  3U
#define FSI_TX_PING_CTRL_EXT_TRIG_SEL_M  0xF8U        // External Trigger Select

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_PING_TAG register
//
//*****************************************************************************
#define FSI_TX_PING_TAG_TAG_S     0U
#define FSI_TX_PING_TAG_TAG_M     0xFU         // Ping Frame Tag

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_INT_CTRL register
//
//*****************************************************************************
#define FSI_TX_INT_CTRL_INT1_EN_FRAME_DONE  0x1U         // Enable Frame Done Interrupt
                                               // to INT1
#define FSI_TX_INT_CTRL_INT1_EN_BUF_UNDERRUN  0x2U         // Enable Buffer Underrun
                                               // Interrupt to INT1
#define FSI_TX_INT_CTRL_INT1_EN_BUF_OVERRUN  0x4U         // Enable Buffer Overrun
                                               // Interrupt to INT1
#define FSI_TX_INT_CTRL_INT1_EN_PING_TO  0x8U         // Enable Ping Timer Interrupt
                                               // to INT1
#define FSI_TX_INT_CTRL_INT2_EN_FRAME_DONE  0x100U       // Enable Frame Done Interrupt
                                               // to INT2
#define FSI_TX_INT_CTRL_INT2_EN_BUF_UNDERRUN  0x200U       // Enable Buffer Underrun
                                               // Interrupt to INT2
#define FSI_TX_INT_CTRL_INT2_EN_BUF_OVERRUN  0x400U       // Enable Buffer Overrun
                                               // Interrupt to INT2
#define FSI_TX_INT_CTRL_INT2_EN_PING_TO  0x800U       // Enable Ping Timer Interrupt
                                               // to INT2

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_DMA_CTRL register
//
//*****************************************************************************
#define FSI_TX_DMA_CTRL_DMA_EVT_EN  0x1U         // DMA Event Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_LOCK_CTRL register
//
//*****************************************************************************
#define FSI_TX_LOCK_CTRL_LOCK     0x1U         // Control Register Lock Enable
#define FSI_TX_LOCK_CTRL_KEY_S    8U
#define FSI_TX_LOCK_CTRL_KEY_M    0xFF00U      // Write Key

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_EVT_STS register
//
//*****************************************************************************
#define FSI_TX_EVT_STS_FRAME_DONE  0x1U         // Frame Done Flag
#define FSI_TX_EVT_STS_BUF_UNDERRUN  0x2U         // Buffer Underrun Flag
#define FSI_TX_EVT_STS_BUF_OVERRUN  0x4U         // Buffer Overrun Flag
#define FSI_TX_EVT_STS_PING_TRIGGERED  0x8U         // Ping Frame Triggered Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_EVT_CLR register
//
//*****************************************************************************
#define FSI_TX_EVT_CLR_FRAME_DONE  0x1U         // Frame Done Flag Clear
#define FSI_TX_EVT_CLR_BUF_UNDERRUN  0x2U         // Buffer Underrun Flag Clear
#define FSI_TX_EVT_CLR_BUF_OVERRUN  0x4U         // Buffer Overrun Flag Clear
#define FSI_TX_EVT_CLR_PING_TRIGGERED  0x8U         // Ping Frame Triggered Flag
                                               // Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_EVT_FRC register
//
//*****************************************************************************
#define FSI_TX_EVT_FRC_FRAME_DONE  0x1U         // Frame Done Flag Force
#define FSI_TX_EVT_FRC_BUF_UNDERRUN  0x2U         // Buffer Underrun Flag Force
#define FSI_TX_EVT_FRC_BUF_OVERRUN  0x4U         // Buffer Overrun Flag Force
#define FSI_TX_EVT_FRC_PING_TRIGGERED  0x8U         // Ping Frame Triggered Flag
                                               // Force

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_USER_CRC register
//
//*****************************************************************************
#define FSI_TX_USER_CRC_USER_CRC_S  0U
#define FSI_TX_USER_CRC_USER_CRC_M  0xFFU        // User-defined CRC

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_ECC_DATA register
//
//*****************************************************************************
#define FSI_TX_ECC_DATA_DATA_LOW_S  0U
#define FSI_TX_ECC_DATA_DATA_LOW_M  0xFFFFU      // ECC Data Lower 16 Bits
#define FSI_TX_ECC_DATA_DATA_HIGH_S  16U
#define FSI_TX_ECC_DATA_DATA_HIGH_M  0xFFFF0000U  // ECC Data Upper 16 Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the TX_ECC_VAL register
//
//*****************************************************************************
#define FSI_TX_ECC_VAL_ECC_VAL_S  0U
#define FSI_TX_ECC_VAL_ECC_VAL_M  0x7FU        // Computed ECC Value

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_MASTER_CTRL register
//
//*****************************************************************************
#define FSI_RX_MASTER_CTRL_CORE_RST  0x1U         // Receiver Master Core Reset
#define FSI_RX_MASTER_CTRL_INT_LOOPBACK  0x2U         // Internal Loopback Enable
#define FSI_RX_MASTER_CTRL_SPI_PAIRING  0x4U         // Clock Pairing for SPI-like
                                               // Behaviour
#define FSI_RX_MASTER_CTRL_KEY_S  8U
#define FSI_RX_MASTER_CTRL_KEY_M  0xFF00U      // Write Key

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_OPER_CTRL register
//
//*****************************************************************************
#define FSI_RX_OPER_CTRL_DATA_WIDTH_S  0U
#define FSI_RX_OPER_CTRL_DATA_WIDTH_M  0x3U         // Receive Data Width Select
#define FSI_RX_OPER_CTRL_SPI_MODE  0x4U         // SPI Mode Enable
#define FSI_RX_OPER_CTRL_N_WORDS_S  3U
#define FSI_RX_OPER_CTRL_N_WORDS_M  0x78U        // Number of Words to be
                                               // Received
#define FSI_RX_OPER_CTRL_ECC_SEL  0x80U        // ECC Data Width Select
#define FSI_RX_OPER_CTRL_PING_WD_RST_MODE  0x100U       // Ping Watchdog Timeout Mode
                                               // Select

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_FRAME_INFO register
//
//*****************************************************************************
#define FSI_RX_FRAME_INFO_FRAME_TYPE_S  0U
#define FSI_RX_FRAME_INFO_FRAME_TYPE_M  0xFU         // Received Frame Type

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_FRAME_TAG_UDATA register
//
//*****************************************************************************
#define FSI_RX_FRAME_TAG_UDATA_FRAME_TAG_S  1U
#define FSI_RX_FRAME_TAG_UDATA_FRAME_TAG_M  0x1EU        // Received Frame Tag
#define FSI_RX_FRAME_TAG_UDATA_USER_DATA_S  8U
#define FSI_RX_FRAME_TAG_UDATA_USER_DATA_M  0xFF00U      // Received User Data

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_DMA_CTRL register
//
//*****************************************************************************
#define FSI_RX_DMA_CTRL_DMA_EVT_EN  0x1U         // DMA Event Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_EVT_STS register
//
//*****************************************************************************
#define FSI_RX_EVT_STS_PING_WD_TO  0x1U         // Ping Watchdog Timeout Flag
#define FSI_RX_EVT_STS_FRAME_WD_TO  0x2U         // Frame Watchdog Timeout Flag.
#define FSI_RX_EVT_STS_CRC_ERR    0x4U         // CRC Error Flag
#define FSI_RX_EVT_STS_TYPE_ERR   0x8U         // Frame Type Error Flag
#define FSI_RX_EVT_STS_EOF_ERR    0x10U        // End-of-Frame Error Flag
#define FSI_RX_EVT_STS_BUF_OVERRUN  0x20U        // Receive Buffer Overrun Flag
#define FSI_RX_EVT_STS_FRAME_DONE  0x40U        // Frame Done Flag
#define FSI_RX_EVT_STS_BUF_UNDERRUN  0x80U        // Receive Buffer Underrun Flag
#define FSI_RX_EVT_STS_ERR_FRAME  0x100U       // Error Frame Received Flag
#define FSI_RX_EVT_STS_PING_FRAME  0x200U       // Ping Frame Received Flag
#define FSI_RX_EVT_STS_FRAME_OVERRUN  0x400U       // Frame Overrun Flag
#define FSI_RX_EVT_STS_DATA_FRAME  0x800U       // Data Frame Received Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_CRC_INFO register
//
//*****************************************************************************
#define FSI_RX_CRC_INFO_RX_CRC_S  0U
#define FSI_RX_CRC_INFO_RX_CRC_M  0xFFU        // Received CRC Value
#define FSI_RX_CRC_INFO_CALC_CRC_S  8U
#define FSI_RX_CRC_INFO_CALC_CRC_M  0xFF00U      // Hardware Calculated CRC

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_EVT_CLR register
//
//*****************************************************************************
#define FSI_RX_EVT_CLR_PING_WD_TO  0x1U         // Ping Watchdog Timeout Flag
                                               // Clear
#define FSI_RX_EVT_CLR_FRAME_WD_TO  0x2U         // Frame Watchdog Timeout Flag
                                               // Clear
#define FSI_RX_EVT_CLR_CRC_ERR    0x4U         // CRC Error Flag Clear
#define FSI_RX_EVT_CLR_TYPE_ERR   0x8U         // Frame Type Error Flag Clear
#define FSI_RX_EVT_CLR_EOF_ERR    0x10U        // End-of-Frame Error Flag Clear
#define FSI_RX_EVT_CLR_BUF_OVERRUN  0x20U        // Receive Buffer Overrun Flag
                                               // Clear
#define FSI_RX_EVT_CLR_FRAME_DONE  0x40U        // Frame Done Flag Clear
#define FSI_RX_EVT_CLR_BUF_UNDERRUN  0x80U        // Receive Buffer Underrun Flag
                                               // Clear
#define FSI_RX_EVT_CLR_ERR_FRAME  0x100U       // Error Frame Received Flag
                                               // Clear
#define FSI_RX_EVT_CLR_PING_FRAME  0x200U       // PING Frame Received Flag
                                               // Clear
#define FSI_RX_EVT_CLR_FRAME_OVERRUN  0x400U       // Frame Overrun Flag Clear
#define FSI_RX_EVT_CLR_DATA_FRAME  0x800U       // Data Frame Received Flag
                                               // Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_EVT_FRC register
//
//*****************************************************************************
#define FSI_RX_EVT_FRC_PING_WD_TO  0x1U         // Ping Watchdog Timeout Flag
                                               // Force
#define FSI_RX_EVT_FRC_FRAME_WD_TO  0x2U         // Frame Watchdog Timeout Flag
                                               // Force
#define FSI_RX_EVT_FRC_CRC_ERR    0x4U         // CRC Error Flag Force
#define FSI_RX_EVT_FRC_TYPE_ERR   0x8U         // Frame Type Error Flag Force
#define FSI_RX_EVT_FRC_EOF_ERR    0x10U        // End-of-Frame Error Flag Force
#define FSI_RX_EVT_FRC_BUF_OVERRUN  0x20U        // Receive Buffer Overrun Flag
                                               // Force
#define FSI_RX_EVT_FRC_FRAME_DONE  0x40U        // Frame Done Flag Force
#define FSI_RX_EVT_FRC_BUF_UNDERRUN  0x80U        // Receive Buffer Underrun Flag
                                               // Force
#define FSI_RX_EVT_FRC_ERR_FRAME  0x100U       // Error Frame Received Flag
                                               // Force
#define FSI_RX_EVT_FRC_PING_FRAME  0x200U       // Ping Frame Received Flag
                                               // Force
#define FSI_RX_EVT_FRC_FRAME_OVERRUN  0x400U       // Frame Overrun Flag Force
#define FSI_RX_EVT_FRC_DATA_FRAME  0x800U       // Data Frame Received Flag
                                               // Force

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_BUF_PTR_LOAD register
//
//*****************************************************************************
#define FSI_RX_BUF_PTR_LOAD_BUF_PTR_LOAD_S  0U
#define FSI_RX_BUF_PTR_LOAD_BUF_PTR_LOAD_M  0xFU         // Load value for receive buffer
                                               // pointer

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_BUF_PTR_STS register
//
//*****************************************************************************
#define FSI_RX_BUF_PTR_STS_CURR_BUF_PTR_S  0U
#define FSI_RX_BUF_PTR_STS_CURR_BUF_PTR_M  0xFU         // Current Buffer Pointer Index
#define FSI_RX_BUF_PTR_STS_CURR_WORD_CNT_S  8U
#define FSI_RX_BUF_PTR_STS_CURR_WORD_CNT_M  0x1F00U      // Available Words in Buffer

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_FRAME_WD_CTRL register
//
//*****************************************************************************
#define FSI_RX_FRAME_WD_CTRL_FRAME_WD_CNT_RST  0x1U         // Frame Watchdog Counter Reset
#define FSI_RX_FRAME_WD_CTRL_FRAME_WD_EN  0x2U         // Frame Watchdog Counter Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_PING_WD_CTRL register
//
//*****************************************************************************
#define FSI_RX_PING_WD_CTRL_PING_WD_RST  0x1U         // Ping Watchdog Counter Reset
#define FSI_RX_PING_WD_CTRL_PING_WD_EN  0x2U         // Ping Watchdog Counter Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_PING_TAG register
//
//*****************************************************************************
#define FSI_RX_PING_TAG_PING_TAG_S  1U
#define FSI_RX_PING_TAG_PING_TAG_M  0x1EU        // Ping Frame Tag

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_INT1_CTRL register
//
//*****************************************************************************
#define FSI_RX_INT1_CTRL_INT1_EN_PING_WD_TO  0x1U         // Enable Ping Watchdog Timeout
                                               // Interrupt to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_FRAME_WD_TO  0x2U         // Enable Frame Watchdog Timeout
                                               // Interrupt to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_CRC_ERR  0x4U         // Enable CRC Error Interrupt to
                                               // INT1
#define FSI_RX_INT1_CTRL_INT1_EN_TYPE_ERR  0x8U         // Enable Frame Type Error
                                               // Interrupt to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_EOF_ERR  0x10U        // Enable End-of-Frame Error
                                               // Interrupt to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_OVERRUN  0x20U        // Enable Receive Buffer Overrun
                                               // Interrupt to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_FRAME_DONE  0x40U        // Enable Frame Done Interrupt
                                               // to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_UNDERRUN  0x80U        // Enable Buffer Underrun
                                               // Interrupt to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_ERR_FRAME  0x100U       // Enable Error Frame Received
                                               // Interrupt to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_PING_FRAME  0x200U       // Enable Ping Frame Received
                                               // Interrupt to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_FRAME_OVERRUN  0x400U       // Enable Frame Overrun
                                               // Interrupt to INT1
#define FSI_RX_INT1_CTRL_INT1_EN_DATA_FRAME  0x800U       // Enable Data Frame Received
                                               // Interrupt to INT1

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_INT2_CTRL register
//
//*****************************************************************************
#define FSI_RX_INT2_CTRL_INT2_EN_PING_WD_TO  0x1U         // Enable Ping Watchdog Timeout
                                               // Interrupt to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_FRAME_WD_TO  0x2U         // Enable Frame Watchdog Timeout
                                               // Interrupt to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_CRC_ERR  0x4U         // Enable CRC Errror Interrupt
                                               // to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_TYPE_ERR  0x8U         // Enable Frame Type Error
                                               // Interrupt to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_EOF_ERR  0x10U        // Enable End-of-Frame Error
                                               // Interrupt to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_OVERRUN  0x20U        // Enable Buffer Overrun
                                               // Interrupt to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_FRAME_DONE  0x40U        // Enable Frame Done Interrupt
                                               // to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_UNDERRUN  0x80U        // Enable Buffer Underrun
                                               // Interrupt to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_ERR_FRAME  0x100U       // Enable Error Frame Received
                                               // Interrupt to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_PING_FRAME  0x200U       // Enable Ping Frame Received
                                               // Interrupt to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_FRAME_OVERRUN  0x400U       // Enable Frame Overrun
                                               // Interrupt to INT2
#define FSI_RX_INT2_CTRL_INT2_EN_DATA_FRAME  0x800U       // Enable Data Frame Received
                                               // Interrupt to INT2

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_LOCK_CTRL register
//
//*****************************************************************************
#define FSI_RX_LOCK_CTRL_LOCK     0x1U         // Control Register Lock Enable
#define FSI_RX_LOCK_CTRL_KEY_S    8U
#define FSI_RX_LOCK_CTRL_KEY_M    0xFF00U      // Write Key

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_ECC_DATA register
//
//*****************************************************************************
#define FSI_RX_ECC_DATA_DATA_LOW_S  0U
#define FSI_RX_ECC_DATA_DATA_LOW_M  0xFFFFU      // ECC Data Lower 16 Bits
#define FSI_RX_ECC_DATA_DATA_HIGH_S  16U
#define FSI_RX_ECC_DATA_DATA_HIGH_M  0xFFFF0000U  // ECC Data Upper 16 Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_ECC_VAL register
//
//*****************************************************************************
#define FSI_RX_ECC_VAL_ECC_VAL_S  0U
#define FSI_RX_ECC_VAL_ECC_VAL_M  0x7FU        // Computed ECC Value

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_ECC_LOG register
//
//*****************************************************************************
#define FSI_RX_ECC_LOG_SBE        0x1U         // Single Bit Error Detected
#define FSI_RX_ECC_LOG_MBE        0x2U         // Multiple Bit Errors Detected

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_DLYLINE_CTRL register
//
//*****************************************************************************
#define FSI_RX_DLYLINE_CTRL_RXCLK_DLY_S  0U
#define FSI_RX_DLYLINE_CTRL_RXCLK_DLY_M  0x1FU        // Delay Line Tap Select for
                                               // RXCLK
#define FSI_RX_DLYLINE_CTRL_RXD0_DLY_S  5U
#define FSI_RX_DLYLINE_CTRL_RXD0_DLY_M  0x3E0U       // Delay Line Tap Select for
                                               // RXD0
#define FSI_RX_DLYLINE_CTRL_RXD1_DLY_S  10U
#define FSI_RX_DLYLINE_CTRL_RXD1_DLY_M  0x7C00U      // Delay Line Tap Select for
                                               // RXD1

//*****************************************************************************
//
// The following are defines for the bit fields in the RX_VIS_1 register
//
//*****************************************************************************
#define FSI_RX_VIS_1_RX_CORE_STS  0x8U         // Receiver Core Status
#endif

//###########################################################################
//
// FILE:    hw_gpio.h
//
// TITLE:   Definitions for the GPIO registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_GPIO_H
#define HW_GPIO_H

//*****************************************************************************
//
// The following are defines for the GPIO register offsets
//
//*****************************************************************************
#define GPIO_O_GPACTRL            0x0U         // GPIO A Qualification Sampling
                                               // Period (GPIO0 to GPIO31)
#define GPIO_O_GPAQSEL1           0x2U         // GPIO A Qualification Type
                                               // (GPIO0 to GPIO15)
#define GPIO_O_GPAQSEL2           0x4U         // GPIO A Qualification Type
                                               // (GPIO16 to GPIO31)
#define GPIO_O_GPAMUX1            0x6U         // GPIO A Peripheral Mux (GPIO0
                                               // to GPIO15)
#define GPIO_O_GPAMUX2            0x8U         // GPIO A Peripheral Mux (GPIO16
                                               // to GPIO31)
#define GPIO_O_GPADIR             0xAU         // GPIO A Direction (GPIO0 to
                                               // GPIO31)
#define GPIO_O_GPAPUD             0xCU         // GPIO A Pull-Up Disable (GPIO0
                                               // to GPIO31)
#define GPIO_O_GPAINV             0x10U        // GPIO A Input Inversion (GPIO0
                                               // to GPIO31)
#define GPIO_O_GPAODR             0x12U        // GPIO A Open Drain Output Mode
                                               // (GPIO0 to GPIO31)
#define GPIO_O_GPAAMSEL           0x14U        // GPIO A Analog Mode Select
                                               // (GPIO0 to GPIO31)
#define GPIO_O_GPAGMUX1           0x20U        // GPIO A Peripheral Group Mux
                                               // (GPIO0 to GPIO15)
#define GPIO_O_GPAGMUX2           0x22U        // GPIO A Peripheral Group Mux
                                               // (GPIO16 to GPIO31)
#define GPIO_O_GPACSEL1           0x28U        // GPIO A Master Core Select
                                               // (GPIO0 to GPIO7)
#define GPIO_O_GPACSEL2           0x2AU        // GPIO A Master Core Select
                                               // (GPIO8 to GPIO15)
#define GPIO_O_GPACSEL3           0x2CU        // GPIO A Master Core Select
                                               // (GPIO16 to GPIO23)
#define GPIO_O_GPACSEL4           0x2EU        // GPIO A Master Core Select
                                               // (GPIO24 to GPIO31)
#define GPIO_O_GPALOCK            0x3CU        // GPIO A Lock Register (GPIO0
                                               // to GPIO31)
#define GPIO_O_GPACR              0x3EU        // GPIO A Lock Commit Register
                                               // (GPIO0 to GPIO31)
#define GPIO_O_GPBCTRL            0x40U        // GPIO B Qualification Sampling
                                               // Period (GPIO32 to GPIO63)
#define GPIO_O_GPBQSEL1           0x42U        // GPIO B Qualification Type
                                               // (GPIO32 to GPIO47)
#define GPIO_O_GPBQSEL2           0x44U        // GPIO B Qualification Type
                                               // (GPIO48 to GPIO63)
#define GPIO_O_GPBMUX1            0x46U        // GPIO B Peripheral Mux (GPIO32
                                               // to GPIO47)
#define GPIO_O_GPBMUX2            0x48U        // GPIO B Peripheral Mux (GPIO48
                                               // to GPIO63)
#define GPIO_O_GPBDIR             0x4AU        // GPIO B Direction (GPIO32 to
                                               // GPIO63)
#define GPIO_O_GPBPUD             0x4CU        // GPIO B Pull-Up Disable
                                               // (GPIO32 to GPIO63)
#define GPIO_O_GPBINV             0x50U        // GPIO B Input Inversion
                                               // (GPIO32 to GPIO63)
#define GPIO_O_GPBODR             0x52U        // GPIO B Open Drain Output Mode
                                               // (GPIO32 to GPIO63)
#define GPIO_O_GPBGMUX1           0x60U        // GPIO B Peripheral Group Mux
                                               // (GPIO32 to GPIO47)
#define GPIO_O_GPBGMUX2           0x62U        // GPIO B Peripheral Group Mux
                                               // (GPIO48 to GPIO63)
#define GPIO_O_GPBCSEL1           0x68U        // GPIO B Master Core Select
                                               // (GPIO32 to GPIO39)
#define GPIO_O_GPBCSEL2           0x6AU        // GPIO B Master Core Select
                                               // (GPIO40 to GPIO47)
#define GPIO_O_GPBCSEL3           0x6CU        // GPIO B Master Core Select
                                               // (GPIO48 to GPIO55)
#define GPIO_O_GPBCSEL4           0x6EU        // GPIO B Master Core Select
                                               // (GPIO56 to GPIO63)
#define GPIO_O_GPBLOCK            0x7CU        // GPIO B Lock Register (GPIO32
                                               // to GPIO63)
#define GPIO_O_GPBCR              0x7EU        // GPIO B Lock Commit Register
                                               // (GPIO32 to GPIO63)
#define GPIO_O_GPHCTRL            0x1C0U       // GPIO H Qualification Sampling
                                               // Period (GPIO224 to GPIO255)
#define GPIO_O_GPHQSEL1           0x1C2U       // GPIO H Qualification Type
                                               // (GPIO224 to GPIO239)
#define GPIO_O_GPHQSEL2           0x1C4U       // GPIO H Qualification Type
                                               // (GPIO240 to GPIO255)
#define GPIO_O_GPHPUD             0x1CCU       // GPIO H Pull-Up Disable
                                               // (GPIO224 to GPIO255)
#define GPIO_O_GPHINV             0x1D0U       // GPIO H Input Inversion
                                               // (GPIO224 to GPIO255)
#define GPIO_O_GPHAMSEL           0x1D4U       // GPIO H Analog Mode Select
                                               // (GPIO224 to GPIO255)
#define GPIO_O_GPHLOCK            0x1FCU       // GPIO H Lock Register (GPIO224
                                               // to GPIO255)
#define GPIO_O_GPHCR              0x1FEU       // GPIO H Lock Commit Register
                                               // (GPIO224 to GPIO255)
#define GPIO_O_GPADAT             0x0U         // GPIO A Data Register (GPIO0
                                               // to GPIO31)
#define GPIO_O_GPASET             0x2U         // GPIO A Output Set (GPIO0 to
                                               // GPIO31)
#define GPIO_O_GPACLEAR           0x4U         // GPIO A Output Clear (GPIO0 to
                                               // GPIO31)
#define GPIO_O_GPATOGGLE          0x6U         // GPIO A Output Toggle (GPIO0
                                               // to GPIO31)
#define GPIO_O_GPBDAT             0x8U         // GPIO B Data Register (GPIO32
                                               // to GPIO64)
#define GPIO_O_GPBSET             0xAU         // GPIO B Output Set (GPIO32 to
                                               // GPIO64)
#define GPIO_O_GPBCLEAR           0xCU         // GPIO B Output Clear (GPIO32
                                               // to GPIO64)
#define GPIO_O_GPBTOGGLE          0xEU         // GPIO B Output Toggle (GPIO32
                                               // to GPIO64)
#define GPIO_O_GPHDAT             0x38U        // GPIO H Data Register (GPIO0
                                               // to GPIO255)

//*****************************************************************************
//
// The following are defines for the bit fields in the GPACTRL register
//
//*****************************************************************************
#define GPIO_GPACTRL_QUALPRD0_S   0U
#define GPIO_GPACTRL_QUALPRD0_M   0xFFU        // Qualification sampling period
                                               // for GPIO0 to GPIO7
#define GPIO_GPACTRL_QUALPRD1_S   8U
#define GPIO_GPACTRL_QUALPRD1_M   0xFF00U      // Qualification sampling period
                                               // for GPIO8 to GPIO15
#define GPIO_GPACTRL_QUALPRD2_S   16U
#define GPIO_GPACTRL_QUALPRD2_M   0xFF0000U    // Qualification sampling period
                                               // for GPIO16 to GPIO23
#define GPIO_GPACTRL_QUALPRD3_S   24U
#define GPIO_GPACTRL_QUALPRD3_M   0xFF000000U  // Qualification sampling period
                                               // for GPIO24 to GPIO31

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAQSEL1 register
//
//*****************************************************************************
#define GPIO_GPAQSEL1_GPIO0_S     0U
#define GPIO_GPAQSEL1_GPIO0_M     0x3U         // Select input qualification
                                               // type for GPIO0
#define GPIO_GPAQSEL1_GPIO1_S     2U
#define GPIO_GPAQSEL1_GPIO1_M     0xCU         // Select input qualification
                                               // type for GPIO1
#define GPIO_GPAQSEL1_GPIO2_S     4U
#define GPIO_GPAQSEL1_GPIO2_M     0x30U        // Select input qualification
                                               // type for GPIO2
#define GPIO_GPAQSEL1_GPIO3_S     6U
#define GPIO_GPAQSEL1_GPIO3_M     0xC0U        // Select input qualification
                                               // type for GPIO3
#define GPIO_GPAQSEL1_GPIO4_S     8U
#define GPIO_GPAQSEL1_GPIO4_M     0x300U       // Select input qualification
                                               // type for GPIO4
#define GPIO_GPAQSEL1_GPIO5_S     10U
#define GPIO_GPAQSEL1_GPIO5_M     0xC00U       // Select input qualification
                                               // type for GPIO5
#define GPIO_GPAQSEL1_GPIO6_S     12U
#define GPIO_GPAQSEL1_GPIO6_M     0x3000U      // Select input qualification
                                               // type for GPIO6
#define GPIO_GPAQSEL1_GPIO7_S     14U
#define GPIO_GPAQSEL1_GPIO7_M     0xC000U      // Select input qualification
                                               // type for GPIO7
#define GPIO_GPAQSEL1_GPIO8_S     16U
#define GPIO_GPAQSEL1_GPIO8_M     0x30000U     // Select input qualification
                                               // type for GPIO8
#define GPIO_GPAQSEL1_GPIO9_S     18U
#define GPIO_GPAQSEL1_GPIO9_M     0xC0000U     // Select input qualification
                                               // type for GPIO9
#define GPIO_GPAQSEL1_GPIO10_S    20U
#define GPIO_GPAQSEL1_GPIO10_M    0x300000U    // Select input qualification
                                               // type for GPIO10
#define GPIO_GPAQSEL1_GPIO11_S    22U
#define GPIO_GPAQSEL1_GPIO11_M    0xC00000U    // Select input qualification
                                               // type for GPIO11
#define GPIO_GPAQSEL1_GPIO12_S    24U
#define GPIO_GPAQSEL1_GPIO12_M    0x3000000U   // Select input qualification
                                               // type for GPIO12
#define GPIO_GPAQSEL1_GPIO13_S    26U
#define GPIO_GPAQSEL1_GPIO13_M    0xC000000U   // Select input qualification
                                               // type for GPIO13
#define GPIO_GPAQSEL1_GPIO14_S    28U
#define GPIO_GPAQSEL1_GPIO14_M    0x30000000U  // Select input qualification
                                               // type for GPIO14
#define GPIO_GPAQSEL1_GPIO15_S    30U
#define GPIO_GPAQSEL1_GPIO15_M    0xC0000000U  // Select input qualification
                                               // type for GPIO15

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAQSEL2 register
//
//*****************************************************************************
#define GPIO_GPAQSEL2_GPIO16_S    0U
#define GPIO_GPAQSEL2_GPIO16_M    0x3U         // Select input qualification
                                               // type for GPIO16
#define GPIO_GPAQSEL2_GPIO17_S    2U
#define GPIO_GPAQSEL2_GPIO17_M    0xCU         // Select input qualification
                                               // type for GPIO17
#define GPIO_GPAQSEL2_GPIO18_S    4U
#define GPIO_GPAQSEL2_GPIO18_M    0x30U        // Select input qualification
                                               // type for GPIO18
#define GPIO_GPAQSEL2_GPIO19_S    6U
#define GPIO_GPAQSEL2_GPIO19_M    0xC0U        // Select input qualification
                                               // type for GPIO19
#define GPIO_GPAQSEL2_GPIO20_S    8U
#define GPIO_GPAQSEL2_GPIO20_M    0x300U       // Select input qualification
                                               // type for GPIO20
#define GPIO_GPAQSEL2_GPIO21_S    10U
#define GPIO_GPAQSEL2_GPIO21_M    0xC00U       // Select input qualification
                                               // type for GPIO21
#define GPIO_GPAQSEL2_GPIO22_S    12U
#define GPIO_GPAQSEL2_GPIO22_M    0x3000U      // Select input qualification
                                               // type for GPIO22
#define GPIO_GPAQSEL2_GPIO23_S    14U
#define GPIO_GPAQSEL2_GPIO23_M    0xC000U      // Select input qualification
                                               // type for GPIO23
#define GPIO_GPAQSEL2_GPIO24_S    16U
#define GPIO_GPAQSEL2_GPIO24_M    0x30000U     // Select input qualification
                                               // type for GPIO24
#define GPIO_GPAQSEL2_GPIO25_S    18U
#define GPIO_GPAQSEL2_GPIO25_M    0xC0000U     // Select input qualification
                                               // type for GPIO25
#define GPIO_GPAQSEL2_GPIO26_S    20U
#define GPIO_GPAQSEL2_GPIO26_M    0x300000U    // Select input qualification
                                               // type for GPIO26
#define GPIO_GPAQSEL2_GPIO27_S    22U
#define GPIO_GPAQSEL2_GPIO27_M    0xC00000U    // Select input qualification
                                               // type for GPIO27
#define GPIO_GPAQSEL2_GPIO28_S    24U
#define GPIO_GPAQSEL2_GPIO28_M    0x3000000U   // Select input qualification
                                               // type for GPIO28
#define GPIO_GPAQSEL2_GPIO29_S    26U
#define GPIO_GPAQSEL2_GPIO29_M    0xC000000U   // Select input qualification
                                               // type for GPIO29
#define GPIO_GPAQSEL2_GPIO30_S    28U
#define GPIO_GPAQSEL2_GPIO30_M    0x30000000U  // Select input qualification
                                               // type for GPIO30
#define GPIO_GPAQSEL2_GPIO31_S    30U
#define GPIO_GPAQSEL2_GPIO31_M    0xC0000000U  // Select input qualification
                                               // type for GPIO31

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAMUX1 register
//
//*****************************************************************************
#define GPIO_GPAMUX1_GPIO0_S      0U
#define GPIO_GPAMUX1_GPIO0_M      0x3U         // Defines pin-muxing selection
                                               // for GPIO0
#define GPIO_GPAMUX1_GPIO1_S      2U
#define GPIO_GPAMUX1_GPIO1_M      0xCU         // Defines pin-muxing selection
                                               // for GPIO1
#define GPIO_GPAMUX1_GPIO2_S      4U
#define GPIO_GPAMUX1_GPIO2_M      0x30U        // Defines pin-muxing selection
                                               // for GPIO2
#define GPIO_GPAMUX1_GPIO3_S      6U
#define GPIO_GPAMUX1_GPIO3_M      0xC0U        // Defines pin-muxing selection
                                               // for GPIO3
#define GPIO_GPAMUX1_GPIO4_S      8U
#define GPIO_GPAMUX1_GPIO4_M      0x300U       // Defines pin-muxing selection
                                               // for GPIO4
#define GPIO_GPAMUX1_GPIO5_S      10U
#define GPIO_GPAMUX1_GPIO5_M      0xC00U       // Defines pin-muxing selection
                                               // for GPIO5
#define GPIO_GPAMUX1_GPIO6_S      12U
#define GPIO_GPAMUX1_GPIO6_M      0x3000U      // Defines pin-muxing selection
                                               // for GPIO6
#define GPIO_GPAMUX1_GPIO7_S      14U
#define GPIO_GPAMUX1_GPIO7_M      0xC000U      // Defines pin-muxing selection
                                               // for GPIO7
#define GPIO_GPAMUX1_GPIO8_S      16U
#define GPIO_GPAMUX1_GPIO8_M      0x30000U     // Defines pin-muxing selection
                                               // for GPIO8
#define GPIO_GPAMUX1_GPIO9_S      18U
#define GPIO_GPAMUX1_GPIO9_M      0xC0000U     // Defines pin-muxing selection
                                               // for GPIO9
#define GPIO_GPAMUX1_GPIO10_S     20U
#define GPIO_GPAMUX1_GPIO10_M     0x300000U    // Defines pin-muxing selection
                                               // for GPIO10
#define GPIO_GPAMUX1_GPIO11_S     22U
#define GPIO_GPAMUX1_GPIO11_M     0xC00000U    // Defines pin-muxing selection
                                               // for GPIO11
#define GPIO_GPAMUX1_GPIO12_S     24U
#define GPIO_GPAMUX1_GPIO12_M     0x3000000U   // Defines pin-muxing selection
                                               // for GPIO12
#define GPIO_GPAMUX1_GPIO13_S     26U
#define GPIO_GPAMUX1_GPIO13_M     0xC000000U   // Defines pin-muxing selection
                                               // for GPIO13
#define GPIO_GPAMUX1_GPIO14_S     28U
#define GPIO_GPAMUX1_GPIO14_M     0x30000000U  // Defines pin-muxing selection
                                               // for GPIO14
#define GPIO_GPAMUX1_GPIO15_S     30U
#define GPIO_GPAMUX1_GPIO15_M     0xC0000000U  // Defines pin-muxing selection
                                               // for GPIO15

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAMUX2 register
//
//*****************************************************************************
#define GPIO_GPAMUX2_GPIO16_S     0U
#define GPIO_GPAMUX2_GPIO16_M     0x3U         // Defines pin-muxing selection
                                               // for GPIO16
#define GPIO_GPAMUX2_GPIO17_S     2U
#define GPIO_GPAMUX2_GPIO17_M     0xCU         // Defines pin-muxing selection
                                               // for GPIO17
#define GPIO_GPAMUX2_GPIO18_S     4U
#define GPIO_GPAMUX2_GPIO18_M     0x30U        // Defines pin-muxing selection
                                               // for GPIO18
#define GPIO_GPAMUX2_GPIO19_S     6U
#define GPIO_GPAMUX2_GPIO19_M     0xC0U        // Defines pin-muxing selection
                                               // for GPIO19
#define GPIO_GPAMUX2_GPIO20_S     8U
#define GPIO_GPAMUX2_GPIO20_M     0x300U       // Defines pin-muxing selection
                                               // for GPIO20
#define GPIO_GPAMUX2_GPIO21_S     10U
#define GPIO_GPAMUX2_GPIO21_M     0xC00U       // Defines pin-muxing selection
                                               // for GPIO21
#define GPIO_GPAMUX2_GPIO22_S     12U
#define GPIO_GPAMUX2_GPIO22_M     0x3000U      // Defines pin-muxing selection
                                               // for GPIO22
#define GPIO_GPAMUX2_GPIO23_S     14U
#define GPIO_GPAMUX2_GPIO23_M     0xC000U      // Defines pin-muxing selection
                                               // for GPIO23
#define GPIO_GPAMUX2_GPIO24_S     16U
#define GPIO_GPAMUX2_GPIO24_M     0x30000U     // Defines pin-muxing selection
                                               // for GPIO24
#define GPIO_GPAMUX2_GPIO25_S     18U
#define GPIO_GPAMUX2_GPIO25_M     0xC0000U     // Defines pin-muxing selection
                                               // for GPIO25
#define GPIO_GPAMUX2_GPIO26_S     20U
#define GPIO_GPAMUX2_GPIO26_M     0x300000U    // Defines pin-muxing selection
                                               // for GPIO26
#define GPIO_GPAMUX2_GPIO27_S     22U
#define GPIO_GPAMUX2_GPIO27_M     0xC00000U    // Defines pin-muxing selection
                                               // for GPIO27
#define GPIO_GPAMUX2_GPIO28_S     24U
#define GPIO_GPAMUX2_GPIO28_M     0x3000000U   // Defines pin-muxing selection
                                               // for GPIO28
#define GPIO_GPAMUX2_GPIO29_S     26U
#define GPIO_GPAMUX2_GPIO29_M     0xC000000U   // Defines pin-muxing selection
                                               // for GPIO29
#define GPIO_GPAMUX2_GPIO30_S     28U
#define GPIO_GPAMUX2_GPIO30_M     0x30000000U  // Defines pin-muxing selection
                                               // for GPIO30
#define GPIO_GPAMUX2_GPIO31_S     30U
#define GPIO_GPAMUX2_GPIO31_M     0xC0000000U  // Defines pin-muxing selection
                                               // for GPIO31

//*****************************************************************************
//
// The following are defines for the bit fields in the GPADIR register
//
//*****************************************************************************
#define GPIO_GPADIR_GPIO0         0x1U         // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO1         0x2U         // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO2         0x4U         // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO3         0x8U         // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO4         0x10U        // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO5         0x20U        // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO6         0x40U        // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO7         0x80U        // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO8         0x100U       // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO9         0x200U       // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO10        0x400U       // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO11        0x800U       // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO12        0x1000U      // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO13        0x2000U      // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO14        0x4000U      // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO15        0x8000U      // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO16        0x10000U     // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO17        0x20000U     // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO18        0x40000U     // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO19        0x80000U     // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO20        0x100000U    // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO21        0x200000U    // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO22        0x400000U    // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO23        0x800000U    // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO24        0x1000000U   // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO25        0x2000000U   // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO26        0x4000000U   // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO27        0x8000000U   // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO28        0x10000000U  // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO29        0x20000000U  // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO30        0x40000000U  // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPADIR_GPIO31        0x80000000U  // Defines direction for this
                                               // pin in GPIO mode

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAPUD register
//
//*****************************************************************************
#define GPIO_GPAPUD_GPIO0         0x1U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO1         0x2U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO2         0x4U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO3         0x8U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO4         0x10U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO5         0x20U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO6         0x40U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO7         0x80U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO8         0x100U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO9         0x200U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO10        0x400U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO11        0x800U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO12        0x1000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO13        0x2000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO14        0x4000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO15        0x8000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO16        0x10000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO17        0x20000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO18        0x40000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO19        0x80000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO20        0x100000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO21        0x200000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO22        0x400000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO23        0x800000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO24        0x1000000U   // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO25        0x2000000U   // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO26        0x4000000U   // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO27        0x8000000U   // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO28        0x10000000U  // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO29        0x20000000U  // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO30        0x40000000U  // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPAPUD_GPIO31        0x80000000U  // Pull-Up Disable control for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAINV register
//
//*****************************************************************************
#define GPIO_GPAINV_GPIO0         0x1U         // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO1         0x2U         // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO2         0x4U         // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO3         0x8U         // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO4         0x10U        // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO5         0x20U        // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO6         0x40U        // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO7         0x80U        // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO8         0x100U       // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO9         0x200U       // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO10        0x400U       // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO11        0x800U       // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO12        0x1000U      // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO13        0x2000U      // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO14        0x4000U      // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO15        0x8000U      // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO16        0x10000U     // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO17        0x20000U     // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO18        0x40000U     // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO19        0x80000U     // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO20        0x100000U    // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO21        0x200000U    // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO22        0x400000U    // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO23        0x800000U    // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO24        0x1000000U   // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO25        0x2000000U   // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO26        0x4000000U   // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO27        0x8000000U   // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO28        0x10000000U  // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO29        0x20000000U  // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO30        0x40000000U  // Input inversion control for
                                               // this pin
#define GPIO_GPAINV_GPIO31        0x80000000U  // Input inversion control for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAODR register
//
//*****************************************************************************
#define GPIO_GPAODR_GPIO0         0x1U         // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO1         0x2U         // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO2         0x4U         // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO3         0x8U         // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO4         0x10U        // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO5         0x20U        // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO6         0x40U        // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO7         0x80U        // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO8         0x100U       // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO9         0x200U       // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO10        0x400U       // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO11        0x800U       // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO12        0x1000U      // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO13        0x2000U      // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO14        0x4000U      // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO15        0x8000U      // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO16        0x10000U     // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO17        0x20000U     // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO18        0x40000U     // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO19        0x80000U     // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO20        0x100000U    // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO21        0x200000U    // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO22        0x400000U    // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO23        0x800000U    // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO24        0x1000000U   // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO25        0x2000000U   // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO26        0x4000000U   // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO27        0x8000000U   // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO28        0x10000000U  // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO29        0x20000000U  // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO30        0x40000000U  // Output Open-Drain control for
                                               // this pin
#define GPIO_GPAODR_GPIO31        0x80000000U  // Output Open-Drain control for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAAMSEL register
//
//*****************************************************************************
#define GPIO_GPAAMSEL_GPIO22      0x400000U    // Analog Mode select for this
                                               // pin
#define GPIO_GPAAMSEL_GPIO23      0x800000U    // Analog Mode select for this
                                               // pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAGMUX1 register
//
//*****************************************************************************
#define GPIO_GPAGMUX1_GPIO0_S     0U
#define GPIO_GPAGMUX1_GPIO0_M     0x3U         // Defines pin-muxing selection
                                               // for GPIO0
#define GPIO_GPAGMUX1_GPIO1_S     2U
#define GPIO_GPAGMUX1_GPIO1_M     0xCU         // Defines pin-muxing selection
                                               // for GPIO1
#define GPIO_GPAGMUX1_GPIO2_S     4U
#define GPIO_GPAGMUX1_GPIO2_M     0x30U        // Defines pin-muxing selection
                                               // for GPIO2
#define GPIO_GPAGMUX1_GPIO3_S     6U
#define GPIO_GPAGMUX1_GPIO3_M     0xC0U        // Defines pin-muxing selection
                                               // for GPIO3
#define GPIO_GPAGMUX1_GPIO4_S     8U
#define GPIO_GPAGMUX1_GPIO4_M     0x300U       // Defines pin-muxing selection
                                               // for GPIO4
#define GPIO_GPAGMUX1_GPIO5_S     10U
#define GPIO_GPAGMUX1_GPIO5_M     0xC00U       // Defines pin-muxing selection
                                               // for GPIO5
#define GPIO_GPAGMUX1_GPIO6_S     12U
#define GPIO_GPAGMUX1_GPIO6_M     0x3000U      // Defines pin-muxing selection
                                               // for GPIO6
#define GPIO_GPAGMUX1_GPIO7_S     14U
#define GPIO_GPAGMUX1_GPIO7_M     0xC000U      // Defines pin-muxing selection
                                               // for GPIO7
#define GPIO_GPAGMUX1_GPIO8_S     16U
#define GPIO_GPAGMUX1_GPIO8_M     0x30000U     // Defines pin-muxing selection
                                               // for GPIO8
#define GPIO_GPAGMUX1_GPIO9_S     18U
#define GPIO_GPAGMUX1_GPIO9_M     0xC0000U     // Defines pin-muxing selection
                                               // for GPIO9
#define GPIO_GPAGMUX1_GPIO10_S    20U
#define GPIO_GPAGMUX1_GPIO10_M    0x300000U    // Defines pin-muxing selection
                                               // for GPIO10
#define GPIO_GPAGMUX1_GPIO11_S    22U
#define GPIO_GPAGMUX1_GPIO11_M    0xC00000U    // Defines pin-muxing selection
                                               // for GPIO11
#define GPIO_GPAGMUX1_GPIO12_S    24U
#define GPIO_GPAGMUX1_GPIO12_M    0x3000000U   // Defines pin-muxing selection
                                               // for GPIO12
#define GPIO_GPAGMUX1_GPIO13_S    26U
#define GPIO_GPAGMUX1_GPIO13_M    0xC000000U   // Defines pin-muxing selection
                                               // for GPIO13
#define GPIO_GPAGMUX1_GPIO14_S    28U
#define GPIO_GPAGMUX1_GPIO14_M    0x30000000U  // Defines pin-muxing selection
                                               // for GPIO14
#define GPIO_GPAGMUX1_GPIO15_S    30U
#define GPIO_GPAGMUX1_GPIO15_M    0xC0000000U  // Defines pin-muxing selection
                                               // for GPIO15

//*****************************************************************************
//
// The following are defines for the bit fields in the GPAGMUX2 register
//
//*****************************************************************************
#define GPIO_GPAGMUX2_GPIO16_S    0U
#define GPIO_GPAGMUX2_GPIO16_M    0x3U         // Defines pin-muxing selection
                                               // for GPIO16
#define GPIO_GPAGMUX2_GPIO17_S    2U
#define GPIO_GPAGMUX2_GPIO17_M    0xCU         // Defines pin-muxing selection
                                               // for GPIO17
#define GPIO_GPAGMUX2_GPIO18_S    4U
#define GPIO_GPAGMUX2_GPIO18_M    0x30U        // Defines pin-muxing selection
                                               // for GPIO18
#define GPIO_GPAGMUX2_GPIO19_S    6U
#define GPIO_GPAGMUX2_GPIO19_M    0xC0U        // Defines pin-muxing selection
                                               // for GPIO19
#define GPIO_GPAGMUX2_GPIO20_S    8U
#define GPIO_GPAGMUX2_GPIO20_M    0x300U       // Defines pin-muxing selection
                                               // for GPIO20
#define GPIO_GPAGMUX2_GPIO21_S    10U
#define GPIO_GPAGMUX2_GPIO21_M    0xC00U       // Defines pin-muxing selection
                                               // for GPIO21
#define GPIO_GPAGMUX2_GPIO22_S    12U
#define GPIO_GPAGMUX2_GPIO22_M    0x3000U      // Defines pin-muxing selection
                                               // for GPIO22
#define GPIO_GPAGMUX2_GPIO23_S    14U
#define GPIO_GPAGMUX2_GPIO23_M    0xC000U      // Defines pin-muxing selection
                                               // for GPIO23
#define GPIO_GPAGMUX2_GPIO24_S    16U
#define GPIO_GPAGMUX2_GPIO24_M    0x30000U     // Defines pin-muxing selection
                                               // for GPIO24
#define GPIO_GPAGMUX2_GPIO25_S    18U
#define GPIO_GPAGMUX2_GPIO25_M    0xC0000U     // Defines pin-muxing selection
                                               // for GPIO25
#define GPIO_GPAGMUX2_GPIO26_S    20U
#define GPIO_GPAGMUX2_GPIO26_M    0x300000U    // Defines pin-muxing selection
                                               // for GPIO26
#define GPIO_GPAGMUX2_GPIO27_S    22U
#define GPIO_GPAGMUX2_GPIO27_M    0xC00000U    // Defines pin-muxing selection
                                               // for GPIO27
#define GPIO_GPAGMUX2_GPIO28_S    24U
#define GPIO_GPAGMUX2_GPIO28_M    0x3000000U   // Defines pin-muxing selection
                                               // for GPIO28
#define GPIO_GPAGMUX2_GPIO29_S    26U
#define GPIO_GPAGMUX2_GPIO29_M    0xC000000U   // Defines pin-muxing selection
                                               // for GPIO29
#define GPIO_GPAGMUX2_GPIO30_S    28U
#define GPIO_GPAGMUX2_GPIO30_M    0x30000000U  // Defines pin-muxing selection
                                               // for GPIO30
#define GPIO_GPAGMUX2_GPIO31_S    30U
#define GPIO_GPAGMUX2_GPIO31_M    0xC0000000U  // Defines pin-muxing selection
                                               // for GPIO31

//*****************************************************************************
//
// The following are defines for the bit fields in the GPACSEL1 register
//
//*****************************************************************************
#define GPIO_GPACSEL1_GPIO0_S     0U
#define GPIO_GPACSEL1_GPIO0_M     0xFU         // GPIO0 Master CPU Select
#define GPIO_GPACSEL1_GPIO1_S     4U
#define GPIO_GPACSEL1_GPIO1_M     0xF0U        // GPIO1 Master CPU Select
#define GPIO_GPACSEL1_GPIO2_S     8U
#define GPIO_GPACSEL1_GPIO2_M     0xF00U       // GPIO2 Master CPU Select
#define GPIO_GPACSEL1_GPIO3_S     12U
#define GPIO_GPACSEL1_GPIO3_M     0xF000U      // GPIO3 Master CPU Select
#define GPIO_GPACSEL1_GPIO4_S     16U
#define GPIO_GPACSEL1_GPIO4_M     0xF0000U     // GPIO4 Master CPU Select
#define GPIO_GPACSEL1_GPIO5_S     20U
#define GPIO_GPACSEL1_GPIO5_M     0xF00000U    // GPIO5 Master CPU Select
#define GPIO_GPACSEL1_GPIO6_S     24U
#define GPIO_GPACSEL1_GPIO6_M     0xF000000U   // GPIO6 Master CPU Select
#define GPIO_GPACSEL1_GPIO7_S     28U
#define GPIO_GPACSEL1_GPIO7_M     0xF0000000U  // GPIO7 Master CPU Select

//*****************************************************************************
//
// The following are defines for the bit fields in the GPACSEL2 register
//
//*****************************************************************************
#define GPIO_GPACSEL2_GPIO8_S     0U
#define GPIO_GPACSEL2_GPIO8_M     0xFU         // GPIO8 Master CPU Select
#define GPIO_GPACSEL2_GPIO9_S     4U
#define GPIO_GPACSEL2_GPIO9_M     0xF0U        // GPIO9 Master CPU Select
#define GPIO_GPACSEL2_GPIO10_S    8U
#define GPIO_GPACSEL2_GPIO10_M    0xF00U       // GPIO10 Master CPU Select
#define GPIO_GPACSEL2_GPIO11_S    12U
#define GPIO_GPACSEL2_GPIO11_M    0xF000U      // GPIO11 Master CPU Select
#define GPIO_GPACSEL2_GPIO12_S    16U
#define GPIO_GPACSEL2_GPIO12_M    0xF0000U     // GPIO12 Master CPU Select
#define GPIO_GPACSEL2_GPIO13_S    20U
#define GPIO_GPACSEL2_GPIO13_M    0xF00000U    // GPIO13 Master CPU Select
#define GPIO_GPACSEL2_GPIO14_S    24U
#define GPIO_GPACSEL2_GPIO14_M    0xF000000U   // GPIO14 Master CPU Select
#define GPIO_GPACSEL2_GPIO15_S    28U
#define GPIO_GPACSEL2_GPIO15_M    0xF0000000U  // GPIO15 Master CPU Select

//*****************************************************************************
//
// The following are defines for the bit fields in the GPACSEL3 register
//
//*****************************************************************************
#define GPIO_GPACSEL3_GPIO16_S    0U
#define GPIO_GPACSEL3_GPIO16_M    0xFU         // GPIO16 Master CPU Select
#define GPIO_GPACSEL3_GPIO17_S    4U
#define GPIO_GPACSEL3_GPIO17_M    0xF0U        // GPIO17 Master CPU Select
#define GPIO_GPACSEL3_GPIO18_S    8U
#define GPIO_GPACSEL3_GPIO18_M    0xF00U       // GPIO18 Master CPU Select
#define GPIO_GPACSEL3_GPIO19_S    12U
#define GPIO_GPACSEL3_GPIO19_M    0xF000U      // GPIO19 Master CPU Select
#define GPIO_GPACSEL3_GPIO20_S    16U
#define GPIO_GPACSEL3_GPIO20_M    0xF0000U     // GPIO20 Master CPU Select
#define GPIO_GPACSEL3_GPIO21_S    20U
#define GPIO_GPACSEL3_GPIO21_M    0xF00000U    // GPIO21 Master CPU Select
#define GPIO_GPACSEL3_GPIO22_S    24U
#define GPIO_GPACSEL3_GPIO22_M    0xF000000U   // GPIO22 Master CPU Select
#define GPIO_GPACSEL3_GPIO23_S    28U
#define GPIO_GPACSEL3_GPIO23_M    0xF0000000U  // GPIO23 Master CPU Select

//*****************************************************************************
//
// The following are defines for the bit fields in the GPACSEL4 register
//
//*****************************************************************************
#define GPIO_GPACSEL4_GPIO24_S    0U
#define GPIO_GPACSEL4_GPIO24_M    0xFU         // GPIO24 Master CPU Select
#define GPIO_GPACSEL4_GPIO25_S    4U
#define GPIO_GPACSEL4_GPIO25_M    0xF0U        // GPIO25 Master CPU Select
#define GPIO_GPACSEL4_GPIO26_S    8U
#define GPIO_GPACSEL4_GPIO26_M    0xF00U       // GPIO26 Master CPU Select
#define GPIO_GPACSEL4_GPIO27_S    12U
#define GPIO_GPACSEL4_GPIO27_M    0xF000U      // GPIO27 Master CPU Select
#define GPIO_GPACSEL4_GPIO28_S    16U
#define GPIO_GPACSEL4_GPIO28_M    0xF0000U     // GPIO28 Master CPU Select
#define GPIO_GPACSEL4_GPIO29_S    20U
#define GPIO_GPACSEL4_GPIO29_M    0xF00000U    // GPIO29 Master CPU Select
#define GPIO_GPACSEL4_GPIO30_S    24U
#define GPIO_GPACSEL4_GPIO30_M    0xF000000U   // GPIO30 Master CPU Select
#define GPIO_GPACSEL4_GPIO31_S    28U
#define GPIO_GPACSEL4_GPIO31_M    0xF0000000U  // GPIO31 Master CPU Select

//*****************************************************************************
//
// The following are defines for the bit fields in the GPALOCK register
//
//*****************************************************************************
#define GPIO_GPALOCK_GPIO0        0x1U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO1        0x2U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO2        0x4U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO3        0x8U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO4        0x10U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO5        0x20U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO6        0x40U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO7        0x80U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO8        0x100U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO9        0x200U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO10       0x400U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO11       0x800U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO12       0x1000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO13       0x2000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO14       0x4000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO15       0x8000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO16       0x10000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO17       0x20000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO18       0x40000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO19       0x80000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO20       0x100000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO21       0x200000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO22       0x400000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO23       0x800000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO24       0x1000000U   // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO25       0x2000000U   // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO26       0x4000000U   // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO27       0x8000000U   // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO28       0x10000000U  // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO29       0x20000000U  // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO30       0x40000000U  // Configuration Lock bit for
                                               // this pin
#define GPIO_GPALOCK_GPIO31       0x80000000U  // Configuration Lock bit for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPACR register
//
//*****************************************************************************
#define GPIO_GPACR_GPIO0          0x1U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO1          0x2U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO2          0x4U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO3          0x8U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO4          0x10U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO5          0x20U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO6          0x40U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO7          0x80U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO8          0x100U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO9          0x200U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO10         0x400U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO11         0x800U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO12         0x1000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO13         0x2000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO14         0x4000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO15         0x8000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO16         0x10000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO17         0x20000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO18         0x40000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO19         0x80000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO20         0x100000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO21         0x200000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO22         0x400000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO23         0x800000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO24         0x1000000U   // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO25         0x2000000U   // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO26         0x4000000U   // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO27         0x8000000U   // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO28         0x10000000U  // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO29         0x20000000U  // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO30         0x40000000U  // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPACR_GPIO31         0x80000000U  // Configuration lock commit bit
                                               // for this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBCTRL register
//
//*****************************************************************************
#define GPIO_GPBCTRL_QUALPRD0_S   0U
#define GPIO_GPBCTRL_QUALPRD0_M   0xFFU        // Qualification sampling period
                                               // for GPIO32 to GPIO39
#define GPIO_GPBCTRL_QUALPRD1_S   8U
#define GPIO_GPBCTRL_QUALPRD1_M   0xFF00U      // Qualification sampling period
                                               // for GPIO40 to GPIO47
#define GPIO_GPBCTRL_QUALPRD2_S   16U
#define GPIO_GPBCTRL_QUALPRD2_M   0xFF0000U    // Qualification sampling period
                                               // for GPIO48 to GPIO55
#define GPIO_GPBCTRL_QUALPRD3_S   24U
#define GPIO_GPBCTRL_QUALPRD3_M   0xFF000000U  // Qualification sampling period
                                               // for GPIO56 to GPIO63

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBQSEL1 register
//
//*****************************************************************************
#define GPIO_GPBQSEL1_GPIO32_S    0U
#define GPIO_GPBQSEL1_GPIO32_M    0x3U         // Select input qualification
                                               // type for GPIO32
#define GPIO_GPBQSEL1_GPIO33_S    2U
#define GPIO_GPBQSEL1_GPIO33_M    0xCU         // Select input qualification
                                               // type for GPIO33
#define GPIO_GPBQSEL1_GPIO34_S    4U
#define GPIO_GPBQSEL1_GPIO34_M    0x30U        // Select input qualification
                                               // type for GPIO34
#define GPIO_GPBQSEL1_GPIO35_S    6U
#define GPIO_GPBQSEL1_GPIO35_M    0xC0U        // Select input qualification
                                               // type for GPIO35
#define GPIO_GPBQSEL1_GPIO37_S    10U
#define GPIO_GPBQSEL1_GPIO37_M    0xC00U       // Select input qualification
                                               // type for GPIO37
#define GPIO_GPBQSEL1_GPIO39_S    14U
#define GPIO_GPBQSEL1_GPIO39_M    0xC000U      // Select input qualification
                                               // type for GPIO39
#define GPIO_GPBQSEL1_GPIO40_S    16U
#define GPIO_GPBQSEL1_GPIO40_M    0x30000U     // Select input qualification
                                               // type for GPIO40
#define GPIO_GPBQSEL1_GPIO41_S    18U
#define GPIO_GPBQSEL1_GPIO41_M    0xC0000U     // Select input qualification
                                               // type for GPIO41
#define GPIO_GPBQSEL1_GPIO42_S    20U
#define GPIO_GPBQSEL1_GPIO42_M    0x300000U    // Select input qualification
                                               // type for GPIO42
#define GPIO_GPBQSEL1_GPIO43_S    22U
#define GPIO_GPBQSEL1_GPIO43_M    0xC00000U    // Select input qualification
                                               // type for GPIO43
#define GPIO_GPBQSEL1_GPIO44_S    24U
#define GPIO_GPBQSEL1_GPIO44_M    0x3000000U   // Select input qualification
                                               // type for GPIO44
#define GPIO_GPBQSEL1_GPIO45_S    26U
#define GPIO_GPBQSEL1_GPIO45_M    0xC000000U   // Select input qualification
                                               // type for GPIO45
#define GPIO_GPBQSEL1_GPIO46_S    28U
#define GPIO_GPBQSEL1_GPIO46_M    0x30000000U  // Select input qualification
                                               // type for GPIO46
#define GPIO_GPBQSEL1_GPIO47_S    30U
#define GPIO_GPBQSEL1_GPIO47_M    0xC0000000U  // Select input qualification
                                               // type for GPIO47

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBQSEL2 register
//
//*****************************************************************************
#define GPIO_GPBQSEL2_GPIO48_S    0U
#define GPIO_GPBQSEL2_GPIO48_M    0x3U         // Select input qualification
                                               // type for GPIO48
#define GPIO_GPBQSEL2_GPIO49_S    2U
#define GPIO_GPBQSEL2_GPIO49_M    0xCU         // Select input qualification
                                               // type for GPIO49
#define GPIO_GPBQSEL2_GPIO50_S    4U
#define GPIO_GPBQSEL2_GPIO50_M    0x30U        // Select input qualification
                                               // type for GPIO50
#define GPIO_GPBQSEL2_GPIO51_S    6U
#define GPIO_GPBQSEL2_GPIO51_M    0xC0U        // Select input qualification
                                               // type for GPIO51
#define GPIO_GPBQSEL2_GPIO52_S    8U
#define GPIO_GPBQSEL2_GPIO52_M    0x300U       // Select input qualification
                                               // type for GPIO52
#define GPIO_GPBQSEL2_GPIO53_S    10U
#define GPIO_GPBQSEL2_GPIO53_M    0xC00U       // Select input qualification
                                               // type for GPIO53
#define GPIO_GPBQSEL2_GPIO54_S    12U
#define GPIO_GPBQSEL2_GPIO54_M    0x3000U      // Select input qualification
                                               // type for GPIO54
#define GPIO_GPBQSEL2_GPIO55_S    14U
#define GPIO_GPBQSEL2_GPIO55_M    0xC000U      // Select input qualification
                                               // type for GPIO55
#define GPIO_GPBQSEL2_GPIO56_S    16U
#define GPIO_GPBQSEL2_GPIO56_M    0x30000U     // Select input qualification
                                               // type for GPIO56
#define GPIO_GPBQSEL2_GPIO57_S    18U
#define GPIO_GPBQSEL2_GPIO57_M    0xC0000U     // Select input qualification
                                               // type for GPIO57
#define GPIO_GPBQSEL2_GPIO58_S    20U
#define GPIO_GPBQSEL2_GPIO58_M    0x300000U    // Select input qualification
                                               // type for GPIO58
#define GPIO_GPBQSEL2_GPIO59_S    22U
#define GPIO_GPBQSEL2_GPIO59_M    0xC00000U    // Select input qualification
                                               // type for GPIO59

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBMUX1 register
//
//*****************************************************************************
#define GPIO_GPBMUX1_GPIO32_S     0U
#define GPIO_GPBMUX1_GPIO32_M     0x3U         // Defines pin-muxing selection
                                               // for GPIO32
#define GPIO_GPBMUX1_GPIO33_S     2U
#define GPIO_GPBMUX1_GPIO33_M     0xCU         // Defines pin-muxing selection
                                               // for GPIO33
#define GPIO_GPBMUX1_GPIO34_S     4U
#define GPIO_GPBMUX1_GPIO34_M     0x30U        // Defines pin-muxing selection
                                               // for GPIO34
#define GPIO_GPBMUX1_GPIO35_S     6U
#define GPIO_GPBMUX1_GPIO35_M     0xC0U        // Defines pin-muxing selection
                                               // for GPIO35
#define GPIO_GPBMUX1_GPIO37_S     10U
#define GPIO_GPBMUX1_GPIO37_M     0xC00U       // Defines pin-muxing selection
                                               // for GPIO37
#define GPIO_GPBMUX1_GPIO39_S     14U
#define GPIO_GPBMUX1_GPIO39_M     0xC000U      // Defines pin-muxing selection
                                               // for GPIO39
#define GPIO_GPBMUX1_GPIO40_S     16U
#define GPIO_GPBMUX1_GPIO40_M     0x30000U     // Defines pin-muxing selection
                                               // for GPIO40
#define GPIO_GPBMUX1_GPIO41_S     18U
#define GPIO_GPBMUX1_GPIO41_M     0xC0000U     // Defines pin-muxing selection
                                               // for GPIO41
#define GPIO_GPBMUX1_GPIO42_S     20U
#define GPIO_GPBMUX1_GPIO42_M     0x300000U    // Defines pin-muxing selection
                                               // for GPIO42
#define GPIO_GPBMUX1_GPIO43_S     22U
#define GPIO_GPBMUX1_GPIO43_M     0xC00000U    // Defines pin-muxing selection
                                               // for GPIO43
#define GPIO_GPBMUX1_GPIO44_S     24U
#define GPIO_GPBMUX1_GPIO44_M     0x3000000U   // Defines pin-muxing selection
                                               // for GPIO44
#define GPIO_GPBMUX1_GPIO45_S     26U
#define GPIO_GPBMUX1_GPIO45_M     0xC000000U   // Defines pin-muxing selection
                                               // for GPIO45
#define GPIO_GPBMUX1_GPIO46_S     28U
#define GPIO_GPBMUX1_GPIO46_M     0x30000000U  // Defines pin-muxing selection
                                               // for GPIO46
#define GPIO_GPBMUX1_GPIO47_S     30U
#define GPIO_GPBMUX1_GPIO47_M     0xC0000000U  // Defines pin-muxing selection
                                               // for GPIO47

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBMUX2 register
//
//*****************************************************************************
#define GPIO_GPBMUX2_GPIO48_S     0U
#define GPIO_GPBMUX2_GPIO48_M     0x3U         // Defines pin-muxing selection
                                               // for GPIO48
#define GPIO_GPBMUX2_GPIO49_S     2U
#define GPIO_GPBMUX2_GPIO49_M     0xCU         // Defines pin-muxing selection
                                               // for GPIO49
#define GPIO_GPBMUX2_GPIO50_S     4U
#define GPIO_GPBMUX2_GPIO50_M     0x30U        // Defines pin-muxing selection
                                               // for GPIO50
#define GPIO_GPBMUX2_GPIO51_S     6U
#define GPIO_GPBMUX2_GPIO51_M     0xC0U        // Defines pin-muxing selection
                                               // for GPIO51
#define GPIO_GPBMUX2_GPIO52_S     8U
#define GPIO_GPBMUX2_GPIO52_M     0x300U       // Defines pin-muxing selection
                                               // for GPIO52
#define GPIO_GPBMUX2_GPIO53_S     10U
#define GPIO_GPBMUX2_GPIO53_M     0xC00U       // Defines pin-muxing selection
                                               // for GPIO53
#define GPIO_GPBMUX2_GPIO54_S     12U
#define GPIO_GPBMUX2_GPIO54_M     0x3000U      // Defines pin-muxing selection
                                               // for GPIO54
#define GPIO_GPBMUX2_GPIO55_S     14U
#define GPIO_GPBMUX2_GPIO55_M     0xC000U      // Defines pin-muxing selection
                                               // for GPIO55
#define GPIO_GPBMUX2_GPIO56_S     16U
#define GPIO_GPBMUX2_GPIO56_M     0x30000U     // Defines pin-muxing selection
                                               // for GPIO56
#define GPIO_GPBMUX2_GPIO57_S     18U
#define GPIO_GPBMUX2_GPIO57_M     0xC0000U     // Defines pin-muxing selection
                                               // for GPIO57
#define GPIO_GPBMUX2_GPIO58_S     20U
#define GPIO_GPBMUX2_GPIO58_M     0x300000U    // Defines pin-muxing selection
                                               // for GPIO58
#define GPIO_GPBMUX2_GPIO59_S     22U
#define GPIO_GPBMUX2_GPIO59_M     0xC00000U    // Defines pin-muxing selection
                                               // for GPIO59

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBDIR register
//
//*****************************************************************************
#define GPIO_GPBDIR_GPIO32        0x1U         // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO33        0x2U         // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO34        0x4U         // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO35        0x8U         // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO37        0x20U        // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO39        0x80U        // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO40        0x100U       // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO41        0x200U       // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO42        0x400U       // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO43        0x800U       // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO44        0x1000U      // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO45        0x2000U      // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO46        0x4000U      // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO47        0x8000U      // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO48        0x10000U     // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO49        0x20000U     // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO50        0x40000U     // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO51        0x80000U     // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO52        0x100000U    // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO53        0x200000U    // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO54        0x400000U    // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO55        0x800000U    // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO56        0x1000000U   // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO57        0x2000000U   // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO58        0x4000000U   // Defines direction for this
                                               // pin in GPIO mode
#define GPIO_GPBDIR_GPIO59        0x8000000U   // Defines direction for this
                                               // pin in GPIO mode

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBPUD register
//
//*****************************************************************************
#define GPIO_GPBPUD_GPIO32        0x1U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO33        0x2U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO34        0x4U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO35        0x8U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO37        0x20U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO39        0x80U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO40        0x100U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO41        0x200U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO42        0x400U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO43        0x800U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO44        0x1000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO45        0x2000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO46        0x4000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO47        0x8000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO48        0x10000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO49        0x20000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO50        0x40000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO51        0x80000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO52        0x100000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO53        0x200000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO54        0x400000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO55        0x800000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO56        0x1000000U   // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO57        0x2000000U   // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO58        0x4000000U   // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPBPUD_GPIO59        0x8000000U   // Pull-Up Disable control for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBINV register
//
//*****************************************************************************
#define GPIO_GPBINV_GPIO32        0x1U         // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO33        0x2U         // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO34        0x4U         // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO35        0x8U         // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO37        0x20U        // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO39        0x80U        // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO40        0x100U       // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO41        0x200U       // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO42        0x400U       // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO43        0x800U       // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO44        0x1000U      // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO45        0x2000U      // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO46        0x4000U      // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO47        0x8000U      // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO48        0x10000U     // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO49        0x20000U     // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO50        0x40000U     // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO51        0x80000U     // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO52        0x100000U    // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO53        0x200000U    // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO54        0x400000U    // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO55        0x800000U    // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO56        0x1000000U   // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO57        0x2000000U   // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO58        0x4000000U   // Input inversion control for
                                               // this pin
#define GPIO_GPBINV_GPIO59        0x8000000U   // Input inversion control for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBODR register
//
//*****************************************************************************
#define GPIO_GPBODR_GPIO32        0x1U         // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO33        0x2U         // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO34        0x4U         // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO35        0x8U         // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO37        0x20U        // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO39        0x80U        // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO40        0x100U       // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO41        0x200U       // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO42        0x400U       // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO43        0x800U       // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO44        0x1000U      // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO45        0x2000U      // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO46        0x4000U      // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO47        0x8000U      // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO48        0x10000U     // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO49        0x20000U     // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO50        0x40000U     // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO51        0x80000U     // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO52        0x100000U    // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO53        0x200000U    // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO54        0x400000U    // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO55        0x800000U    // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO56        0x1000000U   // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO57        0x2000000U   // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO58        0x4000000U   // Output Open-Drain control for
                                               // this pin
#define GPIO_GPBODR_GPIO59        0x8000000U   // Output Open-Drain control for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBGMUX1 register
//
//*****************************************************************************
#define GPIO_GPBGMUX1_GPIO32_S    0U
#define GPIO_GPBGMUX1_GPIO32_M    0x3U         // Defines pin-muxing selection
                                               // for GPIO32
#define GPIO_GPBGMUX1_GPIO33_S    2U
#define GPIO_GPBGMUX1_GPIO33_M    0xCU         // Defines pin-muxing selection
                                               // for GPIO33
#define GPIO_GPBGMUX1_GPIO34_S    4U
#define GPIO_GPBGMUX1_GPIO34_M    0x30U        // Defines pin-muxing selection
                                               // for GPIO34
#define GPIO_GPBGMUX1_GPIO35_S    6U
#define GPIO_GPBGMUX1_GPIO35_M    0xC0U        // Defines pin-muxing selection
                                               // for GPIO35
#define GPIO_GPBGMUX1_GPIO37_S    10U
#define GPIO_GPBGMUX1_GPIO37_M    0xC00U       // Defines pin-muxing selection
                                               // for GPIO37
#define GPIO_GPBGMUX1_GPIO39_S    14U
#define GPIO_GPBGMUX1_GPIO39_M    0xC000U      // Defines pin-muxing selection
                                               // for GPIO39
#define GPIO_GPBGMUX1_GPIO40_S    16U
#define GPIO_GPBGMUX1_GPIO40_M    0x30000U     // Defines pin-muxing selection
                                               // for GPIO40
#define GPIO_GPBGMUX1_GPIO41_S    18U
#define GPIO_GPBGMUX1_GPIO41_M    0xC0000U     // Defines pin-muxing selection
                                               // for GPIO41
#define GPIO_GPBGMUX1_GPIO42_S    20U
#define GPIO_GPBGMUX1_GPIO42_M    0x300000U    // Defines pin-muxing selection
                                               // for GPIO42
#define GPIO_GPBGMUX1_GPIO43_S    22U
#define GPIO_GPBGMUX1_GPIO43_M    0xC00000U    // Defines pin-muxing selection
                                               // for GPIO43
#define GPIO_GPBGMUX1_GPIO44_S    24U
#define GPIO_GPBGMUX1_GPIO44_M    0x3000000U   // Defines pin-muxing selection
                                               // for GPIO44
#define GPIO_GPBGMUX1_GPIO45_S    26U
#define GPIO_GPBGMUX1_GPIO45_M    0xC000000U   // Defines pin-muxing selection
                                               // for GPIO45
#define GPIO_GPBGMUX1_GPIO46_S    28U
#define GPIO_GPBGMUX1_GPIO46_M    0x30000000U  // Defines pin-muxing selection
                                               // for GPIO46
#define GPIO_GPBGMUX1_GPIO47_S    30U
#define GPIO_GPBGMUX1_GPIO47_M    0xC0000000U  // Defines pin-muxing selection
                                               // for GPIO47

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBGMUX2 register
//
//*****************************************************************************
#define GPIO_GPBGMUX2_GPIO48_S    0U
#define GPIO_GPBGMUX2_GPIO48_M    0x3U         // Defines pin-muxing selection
                                               // for GPIO48
#define GPIO_GPBGMUX2_GPIO49_S    2U
#define GPIO_GPBGMUX2_GPIO49_M    0xCU         // Defines pin-muxing selection
                                               // for GPIO49
#define GPIO_GPBGMUX2_GPIO50_S    4U
#define GPIO_GPBGMUX2_GPIO50_M    0x30U        // Defines pin-muxing selection
                                               // for GPIO50
#define GPIO_GPBGMUX2_GPIO51_S    6U
#define GPIO_GPBGMUX2_GPIO51_M    0xC0U        // Defines pin-muxing selection
                                               // for GPIO51
#define GPIO_GPBGMUX2_GPIO52_S    8U
#define GPIO_GPBGMUX2_GPIO52_M    0x300U       // Defines pin-muxing selection
                                               // for GPIO52
#define GPIO_GPBGMUX2_GPIO53_S    10U
#define GPIO_GPBGMUX2_GPIO53_M    0xC00U       // Defines pin-muxing selection
                                               // for GPIO53
#define GPIO_GPBGMUX2_GPIO54_S    12U
#define GPIO_GPBGMUX2_GPIO54_M    0x3000U      // Defines pin-muxing selection
                                               // for GPIO54
#define GPIO_GPBGMUX2_GPIO55_S    14U
#define GPIO_GPBGMUX2_GPIO55_M    0xC000U      // Defines pin-muxing selection
                                               // for GPIO55
#define GPIO_GPBGMUX2_GPIO56_S    16U
#define GPIO_GPBGMUX2_GPIO56_M    0x30000U     // Defines pin-muxing selection
                                               // for GPIO56
#define GPIO_GPBGMUX2_GPIO57_S    18U
#define GPIO_GPBGMUX2_GPIO57_M    0xC0000U     // Defines pin-muxing selection
                                               // for GPIO57
#define GPIO_GPBGMUX2_GPIO58_S    20U
#define GPIO_GPBGMUX2_GPIO58_M    0x300000U    // Defines pin-muxing selection
                                               // for GPIO58
#define GPIO_GPBGMUX2_GPIO59_S    22U
#define GPIO_GPBGMUX2_GPIO59_M    0xC00000U    // Defines pin-muxing selection
                                               // for GPIO59

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBCSEL1 register
//
//*****************************************************************************
#define GPIO_GPBCSEL1_GPIO32_S    0U
#define GPIO_GPBCSEL1_GPIO32_M    0xFU         // GPIO32 Master CPU Select
#define GPIO_GPBCSEL1_GPIO33_S    4U
#define GPIO_GPBCSEL1_GPIO33_M    0xF0U        // GPIO33 Master CPU Select
#define GPIO_GPBCSEL1_GPIO34_S    8U
#define GPIO_GPBCSEL1_GPIO34_M    0xF00U       // GPIO34 Master CPU Select
#define GPIO_GPBCSEL1_GPIO35_S    12U
#define GPIO_GPBCSEL1_GPIO35_M    0xF000U      // GPIO35 Master CPU Select
#define GPIO_GPBCSEL1_GPIO37_S    20U
#define GPIO_GPBCSEL1_GPIO37_M    0xF00000U    // GPIO37 Master CPU Select
#define GPIO_GPBCSEL1_GPIO39_S    28U
#define GPIO_GPBCSEL1_GPIO39_M    0xF0000000U  // GPIO39 Master CPU Select

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBCSEL2 register
//
//*****************************************************************************
#define GPIO_GPBCSEL2_GPIO40_S    0U
#define GPIO_GPBCSEL2_GPIO40_M    0xFU         // GPIO40 Master CPU Select
#define GPIO_GPBCSEL2_GPIO41_S    4U
#define GPIO_GPBCSEL2_GPIO41_M    0xF0U        // GPIO41 Master CPU Select
#define GPIO_GPBCSEL2_GPIO42_S    8U
#define GPIO_GPBCSEL2_GPIO42_M    0xF00U       // GPIO42 Master CPU Select
#define GPIO_GPBCSEL2_GPIO43_S    12U
#define GPIO_GPBCSEL2_GPIO43_M    0xF000U      // GPIO43 Master CPU Select
#define GPIO_GPBCSEL2_GPIO44_S    16U
#define GPIO_GPBCSEL2_GPIO44_M    0xF0000U     // GPIO44 Master CPU Select
#define GPIO_GPBCSEL2_GPIO45_S    20U
#define GPIO_GPBCSEL2_GPIO45_M    0xF00000U    // GPIO45 Master CPU Select
#define GPIO_GPBCSEL2_GPIO46_S    24U
#define GPIO_GPBCSEL2_GPIO46_M    0xF000000U   // GPIO46 Master CPU Select
#define GPIO_GPBCSEL2_GPIO47_S    28U
#define GPIO_GPBCSEL2_GPIO47_M    0xF0000000U  // GPIO47 Master CPU Select

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBCSEL3 register
//
//*****************************************************************************
#define GPIO_GPBCSEL3_GPIO48_S    0U
#define GPIO_GPBCSEL3_GPIO48_M    0xFU         // GPIO48 Master CPU Select
#define GPIO_GPBCSEL3_GPIO49_S    4U
#define GPIO_GPBCSEL3_GPIO49_M    0xF0U        // GPIO49 Master CPU Select
#define GPIO_GPBCSEL3_GPIO50_S    8U
#define GPIO_GPBCSEL3_GPIO50_M    0xF00U       // GPIO50 Master CPU Select
#define GPIO_GPBCSEL3_GPIO51_S    12U
#define GPIO_GPBCSEL3_GPIO51_M    0xF000U      // GPIO51 Master CPU Select
#define GPIO_GPBCSEL3_GPIO52_S    16U
#define GPIO_GPBCSEL3_GPIO52_M    0xF0000U     // GPIO52 Master CPU Select
#define GPIO_GPBCSEL3_GPIO53_S    20U
#define GPIO_GPBCSEL3_GPIO53_M    0xF00000U    // GPIO53 Master CPU Select
#define GPIO_GPBCSEL3_GPIO54_S    24U
#define GPIO_GPBCSEL3_GPIO54_M    0xF000000U   // GPIO54 Master CPU Select
#define GPIO_GPBCSEL3_GPIO55_S    28U
#define GPIO_GPBCSEL3_GPIO55_M    0xF0000000U  // GPIO55 Master CPU Select

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBCSEL4 register
//
//*****************************************************************************
#define GPIO_GPBCSEL4_GPIO56_S    0U
#define GPIO_GPBCSEL4_GPIO56_M    0xFU         // GPIO56 Master CPU Select
#define GPIO_GPBCSEL4_GPIO57_S    4U
#define GPIO_GPBCSEL4_GPIO57_M    0xF0U        // GPIO57 Master CPU Select
#define GPIO_GPBCSEL4_GPIO58_S    8U
#define GPIO_GPBCSEL4_GPIO58_M    0xF00U       // GPIO58 Master CPU Select
#define GPIO_GPBCSEL4_GPIO59_S    12U
#define GPIO_GPBCSEL4_GPIO59_M    0xF000U      // GPIO59 Master CPU Select

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBLOCK register
//
//*****************************************************************************
#define GPIO_GPBLOCK_GPIO32       0x1U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO33       0x2U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO34       0x4U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO35       0x8U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO37       0x20U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO39       0x80U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO40       0x100U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO41       0x200U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO42       0x400U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO43       0x800U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO44       0x1000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO45       0x2000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO46       0x4000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO47       0x8000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO48       0x10000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO49       0x20000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO50       0x40000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO51       0x80000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO52       0x100000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO53       0x200000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO54       0x400000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO55       0x800000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO56       0x1000000U   // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO57       0x2000000U   // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO58       0x4000000U   // Configuration Lock bit for
                                               // this pin
#define GPIO_GPBLOCK_GPIO59       0x8000000U   // Configuration Lock bit for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBCR register
//
//*****************************************************************************
#define GPIO_GPBCR_GPIO32         0x1U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO33         0x2U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO34         0x4U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO35         0x8U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO37         0x20U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO39         0x80U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO40         0x100U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO41         0x200U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO42         0x400U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO43         0x800U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO44         0x1000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO45         0x2000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO46         0x4000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO47         0x8000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO48         0x10000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO49         0x20000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO50         0x40000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO51         0x80000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO52         0x100000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO53         0x200000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO54         0x400000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO55         0x800000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO56         0x1000000U   // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO57         0x2000000U   // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO58         0x4000000U   // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPBCR_GPIO59         0x8000000U   // Configuration lock commit bit
                                               // for this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPHCTRL register
//
//*****************************************************************************
#define GPIO_GPHCTRL_QUALPRD0_S   0U
#define GPIO_GPHCTRL_QUALPRD0_M   0xFFU        // Qualification sampling period
                                               // for GPIO224 to GPIO231
#define GPIO_GPHCTRL_QUALPRD1_S   8U
#define GPIO_GPHCTRL_QUALPRD1_M   0xFF00U      // Qualification sampling period
                                               // for GPIO232 to GPIO239
#define GPIO_GPHCTRL_QUALPRD2_S   16U
#define GPIO_GPHCTRL_QUALPRD2_M   0xFF0000U    // Qualification sampling period
                                               // for GPIO240 to GPIO247

//*****************************************************************************
//
// The following are defines for the bit fields in the GPHQSEL1 register
//
//*****************************************************************************
#define GPIO_GPHQSEL1_GPIO224_S   0U
#define GPIO_GPHQSEL1_GPIO224_M   0x3U         // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO225_S   2U
#define GPIO_GPHQSEL1_GPIO225_M   0xCU         // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO226_S   4U
#define GPIO_GPHQSEL1_GPIO226_M   0x30U        // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO227_S   6U
#define GPIO_GPHQSEL1_GPIO227_M   0xC0U        // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO228_S   8U
#define GPIO_GPHQSEL1_GPIO228_M   0x300U       // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO229_S   10U
#define GPIO_GPHQSEL1_GPIO229_M   0xC00U       // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO230_S   12U
#define GPIO_GPHQSEL1_GPIO230_M   0x3000U      // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO231_S   14U
#define GPIO_GPHQSEL1_GPIO231_M   0xC000U      // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO232_S   16U
#define GPIO_GPHQSEL1_GPIO232_M   0x30000U     // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO233_S   18U
#define GPIO_GPHQSEL1_GPIO233_M   0xC0000U     // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO234_S   20U
#define GPIO_GPHQSEL1_GPIO234_M   0x300000U    // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO235_S   22U
#define GPIO_GPHQSEL1_GPIO235_M   0xC00000U    // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO236_S   24U
#define GPIO_GPHQSEL1_GPIO236_M   0x3000000U   // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO237_S   26U
#define GPIO_GPHQSEL1_GPIO237_M   0xC000000U   // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO238_S   28U
#define GPIO_GPHQSEL1_GPIO238_M   0x30000000U  // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL1_GPIO239_S   30U
#define GPIO_GPHQSEL1_GPIO239_M   0xC0000000U  // Select input qualification
                                               // type for this GPIO Pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPHQSEL2 register
//
//*****************************************************************************
#define GPIO_GPHQSEL2_GPIO240_S   0U
#define GPIO_GPHQSEL2_GPIO240_M   0x3U         // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL2_GPIO241_S   2U
#define GPIO_GPHQSEL2_GPIO241_M   0xCU         // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL2_GPIO242_S   4U
#define GPIO_GPHQSEL2_GPIO242_M   0x30U        // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL2_GPIO243_S   6U
#define GPIO_GPHQSEL2_GPIO243_M   0xC0U        // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL2_GPIO244_S   8U
#define GPIO_GPHQSEL2_GPIO244_M   0x300U       // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL2_GPIO245_S   10U
#define GPIO_GPHQSEL2_GPIO245_M   0xC00U       // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL2_GPIO246_S   12U
#define GPIO_GPHQSEL2_GPIO246_M   0x3000U      // Select input qualification
                                               // type for this GPIO Pin
#define GPIO_GPHQSEL2_GPIO247_S   14U
#define GPIO_GPHQSEL2_GPIO247_M   0xC000U      // Select input qualification
                                               // type for this GPIO Pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPHPUD register
//
//*****************************************************************************
#define GPIO_GPHPUD_GPIO224       0x1U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO225       0x2U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO226       0x4U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO227       0x8U         // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO228       0x10U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO229       0x20U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO230       0x40U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO231       0x80U        // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO232       0x100U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO233       0x200U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO234       0x400U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO235       0x800U       // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO236       0x1000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO237       0x2000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO238       0x4000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO239       0x8000U      // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO240       0x10000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO241       0x20000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO242       0x40000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO243       0x80000U     // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO244       0x100000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO245       0x200000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO246       0x400000U    // Pull-Up Disable control for
                                               // this pin
#define GPIO_GPHPUD_GPIO247       0x800000U    // Pull-Up Disable control for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPHINV register
//
//*****************************************************************************
#define GPIO_GPHINV_GPIO224       0x1U         // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO225       0x2U         // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO226       0x4U         // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO227       0x8U         // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO228       0x10U        // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO229       0x20U        // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO230       0x40U        // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO231       0x80U        // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO232       0x100U       // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO233       0x200U       // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO234       0x400U       // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO235       0x800U       // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO236       0x1000U      // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO237       0x2000U      // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO238       0x4000U      // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO239       0x8000U      // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO240       0x10000U     // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO241       0x20000U     // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO242       0x40000U     // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO243       0x80000U     // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO244       0x100000U    // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO245       0x200000U    // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO246       0x400000U    // Input inversion control for
                                               // this pin
#define GPIO_GPHINV_GPIO247       0x800000U    // Input inversion control for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPHAMSEL register
//
//*****************************************************************************
#define GPIO_GPHAMSEL_GPIO224     0x1U         // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO225     0x2U         // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO226     0x4U         // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO227     0x8U         // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO228     0x10U        // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO229     0x20U        // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO230     0x40U        // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO231     0x80U        // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO232     0x100U       // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO233     0x200U       // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO234     0x400U       // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO235     0x800U       // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO236     0x1000U      // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO237     0x2000U      // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO238     0x4000U      // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO239     0x8000U      // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO240     0x10000U     // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO241     0x20000U     // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO242     0x40000U     // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO243     0x80000U     // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO244     0x100000U    // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO245     0x200000U    // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO246     0x400000U    // Analog Mode select for this
                                               // pin
#define GPIO_GPHAMSEL_GPIO247     0x800000U    // Analog Mode select for this
                                               // pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPHLOCK register
//
//*****************************************************************************
#define GPIO_GPHLOCK_GPIO224      0x1U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO225      0x2U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO226      0x4U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO227      0x8U         // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO228      0x10U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO229      0x20U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO230      0x40U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO231      0x80U        // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO232      0x100U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO233      0x200U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO234      0x400U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO235      0x800U       // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO236      0x1000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO237      0x2000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO238      0x4000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO239      0x8000U      // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO240      0x10000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO241      0x20000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO242      0x40000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO243      0x80000U     // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO244      0x100000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO245      0x200000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO246      0x400000U    // Configuration Lock bit for
                                               // this pin
#define GPIO_GPHLOCK_GPIO247      0x800000U    // Configuration Lock bit for
                                               // this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPHCR register
//
//*****************************************************************************
#define GPIO_GPHCR_GPIO224        0x1U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO225        0x2U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO226        0x4U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO227        0x8U         // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO228        0x10U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO229        0x20U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO230        0x40U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO231        0x80U        // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO232        0x100U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO233        0x200U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO234        0x400U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO235        0x800U       // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO236        0x1000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO237        0x2000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO238        0x4000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO239        0x8000U      // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO240        0x10000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO241        0x20000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO242        0x40000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO243        0x80000U     // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO244        0x100000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO245        0x200000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO246        0x400000U    // Configuration lock commit bit
                                               // for this pin
#define GPIO_GPHCR_GPIO247        0x800000U    // Configuration lock commit bit
                                               // for this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPADAT register
//
//*****************************************************************************
#define GPIO_GPADAT_GPIO0         0x1U         // Data Register for this pin
#define GPIO_GPADAT_GPIO1         0x2U         // Data Register for this pin
#define GPIO_GPADAT_GPIO2         0x4U         // Data Register for this pin
#define GPIO_GPADAT_GPIO3         0x8U         // Data Register for this pin
#define GPIO_GPADAT_GPIO4         0x10U        // Data Register for this pin
#define GPIO_GPADAT_GPIO5         0x20U        // Data Register for this pin
#define GPIO_GPADAT_GPIO6         0x40U        // Data Register for this pin
#define GPIO_GPADAT_GPIO7         0x80U        // Data Register for this pin
#define GPIO_GPADAT_GPIO8         0x100U       // Data Register for this pin
#define GPIO_GPADAT_GPIO9         0x200U       // Data Register for this pin
#define GPIO_GPADAT_GPIO10        0x400U       // Data Register for this pin
#define GPIO_GPADAT_GPIO11        0x800U       // Data Register for this pin
#define GPIO_GPADAT_GPIO12        0x1000U      // Data Register for this pin
#define GPIO_GPADAT_GPIO13        0x2000U      // Data Register for this pin
#define GPIO_GPADAT_GPIO14        0x4000U      // Data Register for this pin
#define GPIO_GPADAT_GPIO15        0x8000U      // Data Register for this pin
#define GPIO_GPADAT_GPIO16        0x10000U     // Data Register for this pin
#define GPIO_GPADAT_GPIO17        0x20000U     // Data Register for this pin
#define GPIO_GPADAT_GPIO18        0x40000U     // Data Register for this pin
#define GPIO_GPADAT_GPIO19        0x80000U     // Data Register for this pin
#define GPIO_GPADAT_GPIO20        0x100000U    // Data Register for this pin
#define GPIO_GPADAT_GPIO21        0x200000U    // Data Register for this pin
#define GPIO_GPADAT_GPIO22        0x400000U    // Data Register for this pin
#define GPIO_GPADAT_GPIO23        0x800000U    // Data Register for this pin
#define GPIO_GPADAT_GPIO24        0x1000000U   // Data Register for this pin
#define GPIO_GPADAT_GPIO25        0x2000000U   // Data Register for this pin
#define GPIO_GPADAT_GPIO26        0x4000000U   // Data Register for this pin
#define GPIO_GPADAT_GPIO27        0x8000000U   // Data Register for this pin
#define GPIO_GPADAT_GPIO28        0x10000000U  // Data Register for this pin
#define GPIO_GPADAT_GPIO29        0x20000000U  // Data Register for this pin
#define GPIO_GPADAT_GPIO30        0x40000000U  // Data Register for this pin
#define GPIO_GPADAT_GPIO31        0x80000000U  // Data Register for this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPASET register
//
//*****************************************************************************
#define GPIO_GPASET_GPIO0         0x1U         // Output Set bit for this pin
#define GPIO_GPASET_GPIO1         0x2U         // Output Set bit for this pin
#define GPIO_GPASET_GPIO2         0x4U         // Output Set bit for this pin
#define GPIO_GPASET_GPIO3         0x8U         // Output Set bit for this pin
#define GPIO_GPASET_GPIO4         0x10U        // Output Set bit for this pin
#define GPIO_GPASET_GPIO5         0x20U        // Output Set bit for this pin
#define GPIO_GPASET_GPIO6         0x40U        // Output Set bit for this pin
#define GPIO_GPASET_GPIO7         0x80U        // Output Set bit for this pin
#define GPIO_GPASET_GPIO8         0x100U       // Output Set bit for this pin
#define GPIO_GPASET_GPIO9         0x200U       // Output Set bit for this pin
#define GPIO_GPASET_GPIO10        0x400U       // Output Set bit for this pin
#define GPIO_GPASET_GPIO11        0x800U       // Output Set bit for this pin
#define GPIO_GPASET_GPIO12        0x1000U      // Output Set bit for this pin
#define GPIO_GPASET_GPIO13        0x2000U      // Output Set bit for this pin
#define GPIO_GPASET_GPIO14        0x4000U      // Output Set bit for this pin
#define GPIO_GPASET_GPIO15        0x8000U      // Output Set bit for this pin
#define GPIO_GPASET_GPIO16        0x10000U     // Output Set bit for this pin
#define GPIO_GPASET_GPIO17        0x20000U     // Output Set bit for this pin
#define GPIO_GPASET_GPIO18        0x40000U     // Output Set bit for this pin
#define GPIO_GPASET_GPIO19        0x80000U     // Output Set bit for this pin
#define GPIO_GPASET_GPIO20        0x100000U    // Output Set bit for this pin
#define GPIO_GPASET_GPIO21        0x200000U    // Output Set bit for this pin
#define GPIO_GPASET_GPIO22        0x400000U    // Output Set bit for this pin
#define GPIO_GPASET_GPIO23        0x800000U    // Output Set bit for this pin
#define GPIO_GPASET_GPIO24        0x1000000U   // Output Set bit for this pin
#define GPIO_GPASET_GPIO25        0x2000000U   // Output Set bit for this pin
#define GPIO_GPASET_GPIO26        0x4000000U   // Output Set bit for this pin
#define GPIO_GPASET_GPIO27        0x8000000U   // Output Set bit for this pin
#define GPIO_GPASET_GPIO28        0x10000000U  // Output Set bit for this pin
#define GPIO_GPASET_GPIO29        0x20000000U  // Output Set bit for this pin
#define GPIO_GPASET_GPIO30        0x40000000U  // Output Set bit for this pin
#define GPIO_GPASET_GPIO31        0x80000000U  // Output Set bit for this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPACLEAR register
//
//*****************************************************************************
#define GPIO_GPACLEAR_GPIO0       0x1U         // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO1       0x2U         // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO2       0x4U         // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO3       0x8U         // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO4       0x10U        // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO5       0x20U        // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO6       0x40U        // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO7       0x80U        // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO8       0x100U       // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO9       0x200U       // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO10      0x400U       // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO11      0x800U       // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO12      0x1000U      // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO13      0x2000U      // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO14      0x4000U      // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO15      0x8000U      // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO16      0x10000U     // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO17      0x20000U     // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO18      0x40000U     // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO19      0x80000U     // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO20      0x100000U    // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO21      0x200000U    // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO22      0x400000U    // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO23      0x800000U    // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO24      0x1000000U   // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO25      0x2000000U   // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO26      0x4000000U   // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO27      0x8000000U   // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO28      0x10000000U  // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO29      0x20000000U  // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO30      0x40000000U  // Output Clear bit for this pin
#define GPIO_GPACLEAR_GPIO31      0x80000000U  // Output Clear bit for this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPATOGGLE register
//
//*****************************************************************************
#define GPIO_GPATOGGLE_GPIO0      0x1U         // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO1      0x2U         // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO2      0x4U         // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO3      0x8U         // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO4      0x10U        // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO5      0x20U        // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO6      0x40U        // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO7      0x80U        // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO8      0x100U       // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO9      0x200U       // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO10     0x400U       // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO11     0x800U       // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO12     0x1000U      // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO13     0x2000U      // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO14     0x4000U      // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO15     0x8000U      // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO16     0x10000U     // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO17     0x20000U     // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO18     0x40000U     // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO19     0x80000U     // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO20     0x100000U    // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO21     0x200000U    // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO22     0x400000U    // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO23     0x800000U    // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO24     0x1000000U   // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO25     0x2000000U   // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO26     0x4000000U   // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO27     0x8000000U   // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO28     0x10000000U  // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO29     0x20000000U  // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO30     0x40000000U  // Output Toggle bit for this
                                               // pin
#define GPIO_GPATOGGLE_GPIO31     0x80000000U  // Output Toggle bit for this
                                               // pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBDAT register
//
//*****************************************************************************
#define GPIO_GPBDAT_GPIO32        0x1U         // Data Register for this pin
#define GPIO_GPBDAT_GPIO33        0x2U         // Data Register for this pin
#define GPIO_GPBDAT_GPIO34        0x4U         // Data Register for this pin
#define GPIO_GPBDAT_GPIO35        0x8U         // Data Register for this pin
#define GPIO_GPBDAT_GPIO37        0x20U        // Data Register for this pin
#define GPIO_GPBDAT_GPIO39        0x80U        // Data Register for this pin
#define GPIO_GPBDAT_GPIO40        0x100U       // Data Register for this pin
#define GPIO_GPBDAT_GPIO41        0x200U       // Data Register for this pin
#define GPIO_GPBDAT_GPIO42        0x400U       // Data Register for this pin
#define GPIO_GPBDAT_GPIO43        0x800U       // Data Register for this pin
#define GPIO_GPBDAT_GPIO44        0x1000U      // Data Register for this pin
#define GPIO_GPBDAT_GPIO45        0x2000U      // Data Register for this pin
#define GPIO_GPBDAT_GPIO46        0x4000U      // Data Register for this pin
#define GPIO_GPBDAT_GPIO47        0x8000U      // Data Register for this pin
#define GPIO_GPBDAT_GPIO48        0x10000U     // Data Register for this pin
#define GPIO_GPBDAT_GPIO49        0x20000U     // Data Register for this pin
#define GPIO_GPBDAT_GPIO50        0x40000U     // Data Register for this pin
#define GPIO_GPBDAT_GPIO51        0x80000U     // Data Register for this pin
#define GPIO_GPBDAT_GPIO52        0x100000U    // Data Register for this pin
#define GPIO_GPBDAT_GPIO53        0x200000U    // Data Register for this pin
#define GPIO_GPBDAT_GPIO54        0x400000U    // Data Register for this pin
#define GPIO_GPBDAT_GPIO55        0x800000U    // Data Register for this pin
#define GPIO_GPBDAT_GPIO56        0x1000000U   // Data Register for this pin
#define GPIO_GPBDAT_GPIO57        0x2000000U   // Data Register for this pin
#define GPIO_GPBDAT_GPIO58        0x4000000U   // Data Register for this pin
#define GPIO_GPBDAT_GPIO59        0x8000000U   // Data Register for this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBSET register
//
//*****************************************************************************
#define GPIO_GPBSET_GPIO32        0x1U         // Output Set bit for this pin
#define GPIO_GPBSET_GPIO33        0x2U         // Output Set bit for this pin
#define GPIO_GPBSET_GPIO34        0x4U         // Output Set bit for this pin
#define GPIO_GPBSET_GPIO35        0x8U         // Output Set bit for this pin
#define GPIO_GPBSET_GPIO37        0x20U        // Output Set bit for this pin
#define GPIO_GPBSET_GPIO39        0x80U        // Output Set bit for this pin
#define GPIO_GPBSET_GPIO40        0x100U       // Output Set bit for this pin
#define GPIO_GPBSET_GPIO41        0x200U       // Output Set bit for this pin
#define GPIO_GPBSET_GPIO42        0x400U       // Output Set bit for this pin
#define GPIO_GPBSET_GPIO43        0x800U       // Output Set bit for this pin
#define GPIO_GPBSET_GPIO44        0x1000U      // Output Set bit for this pin
#define GPIO_GPBSET_GPIO45        0x2000U      // Output Set bit for this pin
#define GPIO_GPBSET_GPIO46        0x4000U      // Output Set bit for this pin
#define GPIO_GPBSET_GPIO47        0x8000U      // Output Set bit for this pin
#define GPIO_GPBSET_GPIO48        0x10000U     // Output Set bit for this pin
#define GPIO_GPBSET_GPIO49        0x20000U     // Output Set bit for this pin
#define GPIO_GPBSET_GPIO50        0x40000U     // Output Set bit for this pin
#define GPIO_GPBSET_GPIO51        0x80000U     // Output Set bit for this pin
#define GPIO_GPBSET_GPIO52        0x100000U    // Output Set bit for this pin
#define GPIO_GPBSET_GPIO53        0x200000U    // Output Set bit for this pin
#define GPIO_GPBSET_GPIO54        0x400000U    // Output Set bit for this pin
#define GPIO_GPBSET_GPIO55        0x800000U    // Output Set bit for this pin
#define GPIO_GPBSET_GPIO56        0x1000000U   // Output Set bit for this pin
#define GPIO_GPBSET_GPIO57        0x2000000U   // Output Set bit for this pin
#define GPIO_GPBSET_GPIO58        0x4000000U   // Output Set bit for this pin
#define GPIO_GPBSET_GPIO59        0x8000000U   // Output Set bit for this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBCLEAR register
//
//*****************************************************************************
#define GPIO_GPBCLEAR_GPIO32      0x1U         // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO33      0x2U         // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO34      0x4U         // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO35      0x8U         // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO37      0x20U        // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO39      0x80U        // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO40      0x100U       // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO41      0x200U       // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO42      0x400U       // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO43      0x800U       // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO44      0x1000U      // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO45      0x2000U      // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO46      0x4000U      // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO47      0x8000U      // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO48      0x10000U     // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO49      0x20000U     // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO50      0x40000U     // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO51      0x80000U     // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO52      0x100000U    // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO53      0x200000U    // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO54      0x400000U    // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO55      0x800000U    // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO56      0x1000000U   // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO57      0x2000000U   // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO58      0x4000000U   // Output Clear bit for this pin
#define GPIO_GPBCLEAR_GPIO59      0x8000000U   // Output Clear bit for this pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPBTOGGLE register
//
//*****************************************************************************
#define GPIO_GPBTOGGLE_GPIO32     0x1U         // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO33     0x2U         // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO34     0x4U         // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO35     0x8U         // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO37     0x20U        // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO39     0x80U        // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO40     0x100U       // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO41     0x200U       // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO42     0x400U       // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO43     0x800U       // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO44     0x1000U      // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO45     0x2000U      // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO46     0x4000U      // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO47     0x8000U      // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO48     0x10000U     // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO49     0x20000U     // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO50     0x40000U     // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO51     0x80000U     // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO52     0x100000U    // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO53     0x200000U    // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO54     0x400000U    // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO55     0x800000U    // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO56     0x1000000U   // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO57     0x2000000U   // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO58     0x4000000U   // Output Toggle bit for this
                                               // pin
#define GPIO_GPBTOGGLE_GPIO59     0x8000000U   // Output Toggle bit for this
                                               // pin

//*****************************************************************************
//
// The following are defines for the bit fields in the GPHDAT register
//
//*****************************************************************************
#define GPIO_GPHDAT_GPIO224       0x1U         // Data Register for this pin
#define GPIO_GPHDAT_GPIO225       0x2U         // Data Register for this pin
#define GPIO_GPHDAT_GPIO226       0x4U         // Data Register for this pin
#define GPIO_GPHDAT_GPIO227       0x8U         // Data Register for this pin
#define GPIO_GPHDAT_GPIO228       0x10U        // Data Register for this pin
#define GPIO_GPHDAT_GPIO229       0x20U        // Data Register for this pin
#define GPIO_GPHDAT_GPIO230       0x40U        // Data Register for this pin
#define GPIO_GPHDAT_GPIO231       0x80U        // Data Register for this pin
#define GPIO_GPHDAT_GPIO232       0x100U       // Data Register for this pin
#define GPIO_GPHDAT_GPIO233       0x200U       // Data Register for this pin
#define GPIO_GPHDAT_GPIO234       0x400U       // Data Register for this pin
#define GPIO_GPHDAT_GPIO235       0x800U       // Data Register for this pin
#define GPIO_GPHDAT_GPIO236       0x1000U      // Data Register for this pin
#define GPIO_GPHDAT_GPIO237       0x2000U      // Data Register for this pin
#define GPIO_GPHDAT_GPIO238       0x4000U      // Data Register for this pin
#define GPIO_GPHDAT_GPIO239       0x8000U      // Data Register for this pin
#define GPIO_GPHDAT_GPIO240       0x10000U     // Data Register for this pin
#define GPIO_GPHDAT_GPIO241       0x20000U     // Data Register for this pin
#define GPIO_GPHDAT_GPIO242       0x40000U     // Data Register for this pin
#define GPIO_GPHDAT_GPIO243       0x80000U     // Data Register for this pin
#define GPIO_GPHDAT_GPIO244       0x100000U    // Data Register for this pin
#define GPIO_GPHDAT_GPIO245       0x200000U    // Data Register for this pin
#define GPIO_GPHDAT_GPIO246       0x400000U    // Data Register for this pin
#define GPIO_GPHDAT_GPIO247       0x800000U    // Data Register for this pin
#endif

//###########################################################################
//
// FILE:    hw_hrcap.h
//
// TITLE:   Definitions for the HRCAP registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_HRCAP_H
#define HW_HRCAP_H

//*****************************************************************************
//
// The following are defines for the HRCAP register offsets
//
//*****************************************************************************
#define HRCAP_O_TSCTR             0x0U         // Time-Stamp Counter
#define HRCAP_O_CTRPHS            0x2U         // Counter Phase Offset Value
                                               // Register
#define HRCAP_O_CAP1              0x4U         // Capture 1 Register
#define HRCAP_O_CAP2              0x6U         // Capture 2 Register
#define HRCAP_O_CAP3              0x8U         // Capture 3 Register
#define HRCAP_O_CAP4              0xAU         // Capture 4 Register
#define HRCAP_O_ECCTL0            0x12U        // Capture Control Register 0
#define HRCAP_O_ECCTL1            0x14U        // Capture Control Register 1
#define HRCAP_O_ECCTL2            0x15U        // Capture Control Register 2
#define HRCAP_O_ECEINT            0x16U        // Capture Interrupt Enable
                                               // Register
#define HRCAP_O_ECFLG             0x17U        // Capture Interrupt Flag
                                               // Register
#define HRCAP_O_ECCLR             0x18U        // Capture Interrupt Clear
                                               // Register
#define HRCAP_O_ECFRC             0x19U        // Capture Interrupt Force
#define HRCAP_O_HRCTL             0x0U         // High-Res Control Register
#define HRCAP_O_HRINTEN           0x4U         // High-Res Calibration
                                               // Interrupt Enable Register
#define HRCAP_O_HRFLG             0x6U         // High-Res Calibration
                                               // Interrupt Flag Register
#define HRCAP_O_HRCLR             0x8U         // High-Res Calibration
                                               // Interrupt Clear Register
#define HRCAP_O_HRFRC             0xAU         // High-Res Calibration
                                               // Interrupt Force Register
#define HRCAP_O_HRCALPRD          0xCU         // High-Res Calibration Period
                                               // Register
#define HRCAP_O_HRSYSCLKCTR       0xEU         // High-Res Calibration SYSCLK
                                               // Counter Register
#define HRCAP_O_HRSYSCLKCAP       0x10U        // High-Res Calibration SYSCLK
                                               // Capture Register
#define HRCAP_O_HRCLKCTR          0x12U        // High-Res Calibration HRCLK
                                               // Counter Register
#define HRCAP_O_HRCLKCAP          0x14U        // High-Res Calibration HRCLK
                                               // Capture Register

//*****************************************************************************
//
// The following are defines for the bit fields in the ECCTL0 register
//
//*****************************************************************************
#define HRCAP_ECCTL0_INPUTSEL_S   0U
#define HRCAP_ECCTL0_INPUTSEL_M   0x7FU        // INPUT source select

//*****************************************************************************
//
// The following are defines for the bit fields in the ECCTL1 register
//
//*****************************************************************************
#define HRCAP_ECCTL1_CAP1POL      0x1U         // Capture Event 1 Polarity
                                               // select
#define HRCAP_ECCTL1_CTRRST1      0x2U         // Counter Reset on Capture
                                               // Event 1
#define HRCAP_ECCTL1_CAP2POL      0x4U         // Capture Event 2 Polarity
                                               // select
#define HRCAP_ECCTL1_CTRRST2      0x8U         // Counter Reset on Capture
                                               // Event 2
#define HRCAP_ECCTL1_CAP3POL      0x10U        // Capture Event 3 Polarity
                                               // select
#define HRCAP_ECCTL1_CTRRST3      0x20U        // Counter Reset on Capture
                                               // Event 3
#define HRCAP_ECCTL1_CAP4POL      0x40U        // Capture Event 4 Polarity
                                               // select
#define HRCAP_ECCTL1_CTRRST4      0x80U        // Counter Reset on Capture
                                               // Event 4
#define HRCAP_ECCTL1_CAPLDEN      0x100U       // Enable Loading CAP1-4 regs on
                                               // a Cap Event
#define HRCAP_ECCTL1_PRESCALE_S   9U
#define HRCAP_ECCTL1_PRESCALE_M   0x3E00U      // Event Filter prescale select
#define HRCAP_ECCTL1_FREE_SOFT_S  14U
#define HRCAP_ECCTL1_FREE_SOFT_M  0xC000U      // Emulation mode

//*****************************************************************************
//
// The following are defines for the bit fields in the ECCTL2 register
//
//*****************************************************************************
#define HRCAP_ECCTL2_CONT_ONESHT  0x1U         // Continuous or one-shot
#define HRCAP_ECCTL2_STOP_WRAP_S  1U
#define HRCAP_ECCTL2_STOP_WRAP_M  0x6U         // Stop value for one-shot, Wrap
                                               // for continuous
#define HRCAP_ECCTL2_REARM        0x8U         // One-shot re-arm
#define HRCAP_ECCTL2_TSCTRSTOP    0x10U        // TSCNT counter stop
#define HRCAP_ECCTL2_SYNCI_EN     0x20U        // Counter sync-in select
#define HRCAP_ECCTL2_SYNCO_SEL_S  6U
#define HRCAP_ECCTL2_SYNCO_SEL_M  0xC0U        // Sync-out mode
#define HRCAP_ECCTL2_SWSYNC       0x100U       // SW forced counter sync
#define HRCAP_ECCTL2_CAP_APWM     0x200U       // CAP/APWM operating mode
                                               // select
#define HRCAP_ECCTL2_APWMPOL      0x400U       // APWM output polarity select
#define HRCAP_ECCTL2_CTRFILTRESET  0x800U       // Reset event filter, modulus
                                               // counter, and interrupt flags.
#define HRCAP_ECCTL2_DMAEVTSEL_S  12U
#define HRCAP_ECCTL2_DMAEVTSEL_M  0x3000U      // DMA event select
#define HRCAP_ECCTL2_MODCNTRSTS_S  14U
#define HRCAP_ECCTL2_MODCNTRSTS_M  0xC000U      // modulo counter status

//*****************************************************************************
//
// The following are defines for the bit fields in the ECEINT register
//
//*****************************************************************************
#define HRCAP_ECEINT_CEVT1        0x2U         // Capture Event 1 Interrupt
                                               // Enable
#define HRCAP_ECEINT_CEVT2        0x4U         // Capture Event 2 Interrupt
                                               // Enable
#define HRCAP_ECEINT_CEVT3        0x8U         // Capture Event 3 Interrupt
                                               // Enable
#define HRCAP_ECEINT_CEVT4        0x10U        // Capture Event 4 Interrupt
                                               // Enable
#define HRCAP_ECEINT_CTROVF       0x20U        // Counter Overflow Interrupt
                                               // Enable
#define HRCAP_ECEINT_CTR_EQ_PRD   0x40U        // Period Equal Interrupt Enable
#define HRCAP_ECEINT_CTR_EQ_CMP   0x80U        // Compare Equal Interrupt
                                               // Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ECFLG register
//
//*****************************************************************************
#define HRCAP_ECFLG_INT           0x1U         // Global Flag
#define HRCAP_ECFLG_CEVT1         0x2U         // Capture Event 1 Interrupt
                                               // Flag
#define HRCAP_ECFLG_CEVT2         0x4U         // Capture Event 2 Interrupt
                                               // Flag
#define HRCAP_ECFLG_CEVT3         0x8U         // Capture Event 3 Interrupt
                                               // Flag
#define HRCAP_ECFLG_CEVT4         0x10U        // Capture Event 4 Interrupt
                                               // Flag
#define HRCAP_ECFLG_CTROVF        0x20U        // Counter Overflow Interrupt
                                               // Flag
#define HRCAP_ECFLG_CTR_PRD       0x40U        // Period Equal Interrupt Flag
#define HRCAP_ECFLG_CTR_CMP       0x80U        // Compare Equal Interrupt Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the ECCLR register
//
//*****************************************************************************
#define HRCAP_ECCLR_INT           0x1U         // ECAP Global Interrupt Status
                                               // Clear
#define HRCAP_ECCLR_CEVT1         0x2U         // Capture Event 1 Status Clear
#define HRCAP_ECCLR_CEVT2         0x4U         // Capture Event 2 Status Clear
#define HRCAP_ECCLR_CEVT3         0x8U         // Capture Event 3 Status Clear
#define HRCAP_ECCLR_CEVT4         0x10U        // Capture Event 4 Status Clear
#define HRCAP_ECCLR_CTROVF        0x20U        // Counter Overflow Status Clear
#define HRCAP_ECCLR_CTR_PRD       0x40U        // Period Equal Status Clear
#define HRCAP_ECCLR_CTR_CMP       0x80U        // Compare Equal Status Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the ECFRC register
//
//*****************************************************************************
#define HRCAP_ECFRC_CEVT1         0x2U         // Capture Event 1 Force
                                               // Interrupt
#define HRCAP_ECFRC_CEVT2         0x4U         // Capture Event 2 Force
                                               // Interrupt
#define HRCAP_ECFRC_CEVT3         0x8U         // Capture Event 3 Force
                                               // Interrupt
#define HRCAP_ECFRC_CEVT4         0x10U        // Capture Event 4 Force
                                               // Interrupt
#define HRCAP_ECFRC_CTROVF        0x20U        // Counter Overflow Force
                                               // Interrupt
#define HRCAP_ECFRC_CTR_PRD       0x40U        // Period Equal Force Interrupt
#define HRCAP_ECFRC_CTR_CMP       0x80U        // Compare Equal Force Interrupt

//*****************************************************************************
//
// The following are defines for the bit fields in the HRCTL register
//
//*****************************************************************************
#define HRCAP_HRCTL_HRE           0x1U         // High Resolution Enable
#define HRCAP_HRCTL_HRCLKE        0x2U         // High Resolution Clock Enable
#define HRCAP_HRCTL_PRDSEL        0x4U         // Calibration Period Match
#define HRCAP_HRCTL_CALIBSTART    0x8U         // Calibration start
#define HRCAP_HRCTL_CALIBSTS      0x10U        // Calibration status
#define HRCAP_HRCTL_CALIBCONT     0x20U        // Continuous mode Calibration
                                               // Select

//*****************************************************************************
//
// The following are defines for the bit fields in the HRINTEN register
//
//*****************************************************************************
#define HRCAP_HRINTEN_CALIBDONE   0x2U         // Calibration doe interrupt
                                               // enable
#define HRCAP_HRINTEN_CALPRDCHKSTS  0x4U         // Calibration period check
                                               // status enable

//*****************************************************************************
//
// The following are defines for the bit fields in the HRFLG register
//
//*****************************************************************************
#define HRCAP_HRFLG_CALIBINT      0x1U         // Global calibration Interrupt
                                               // Status Flag
#define HRCAP_HRFLG_CALIBDONE     0x2U         // Calibration Done Interrupt
                                               // Flag Bit
#define HRCAP_HRFLG_CALPRDCHKSTS  0x4U         // Calibration period check
                                               // status Flag Bi

//*****************************************************************************
//
// The following are defines for the bit fields in the HRCLR register
//
//*****************************************************************************
#define HRCAP_HRCLR_CALIBINT      0x1U         // Clear Global calibration
                                               // Interrupt Flag
#define HRCAP_HRCLR_CALIBDONE     0x2U         // Clear Calibration Done
                                               // Interrupt Flag Bit
#define HRCAP_HRCLR_CALPRDCHKSTS  0x4U         // Clear Calibration period
                                               // check status Flag Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the HRFRC register
//
//*****************************************************************************
#define HRCAP_HRFRC_CALIBDONE     0x2U         // Force Calibration Done
                                               // Interrupt Flag Bit
#define HRCAP_HRFRC_CALPRDCHKSTS  0x4U         // Force Calibration period
                                               // check status Flag Bit
#endif

//###########################################################################
//
// FILE:    hw_hrpwm.h
//
// TITLE:   Definitions for the HRPWM registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_HRPWM_H
#define HW_HRPWM_H

//*****************************************************************************
//
// The following are defines for the HRPWM register offsets
//
//*****************************************************************************
#define HRPWM_O_TBCTL             0x0U         // Time Base Control Register
#define HRPWM_O_TBCTL2            0x1U         // Time Base Control Register 2
#define HRPWM_O_TBCTR             0x4U         // Time Base Counter Register
#define HRPWM_O_TBSTS             0x5U         // Time Base Status Register
#define HRPWM_O_CMPCTL            0x8U         // Counter Compare Control
                                               // Register
#define HRPWM_O_CMPCTL2           0x9U         // Counter Compare Control
                                               // Register 2
#define HRPWM_O_DBCTL             0xCU         // Dead-Band Generator Control
                                               // Register
#define HRPWM_O_DBCTL2            0xDU         // Dead-Band Generator Control
                                               // Register 2
#define HRPWM_O_AQCTL             0x10U        // Action Qualifier Control
                                               // Register
#define HRPWM_O_AQTSRCSEL         0x11U        // Action Qualifier Trigger
                                               // Event Source Select Register
#define HRPWM_O_PCCTL             0x14U        // PWM Chopper Control Register
#define HRPWM_O_VCAPCTL           0x18U        // Valley Capture Control
                                               // Register
#define HRPWM_O_VCNTCFG           0x19U        // Valley Counter Config
                                               // Register
#define HRPWM_O_HRCNFG            0x20U        // HRPWM Configuration Register
#define HRPWM_O_HRPWR             0x21U        // HRPWM Power Register
#define HRPWM_O_HRMSTEP           0x26U        // HRPWM MEP Step Register
#define HRPWM_O_HRCNFG2           0x27U        // HRPWM Configuration 2
                                               // Register
#define HRPWM_O_HRPCTL            0x2DU        // High Resolution Period
                                               // Control Register
#define HRPWM_O_TRREM             0x2EU        // Translator High Resolution
                                               // Remainder Register
#define HRPWM_O_GLDCTL            0x34U        // Global PWM Load Control
                                               // Register
#define HRPWM_O_GLDCFG            0x35U        // Global PWM Load Config
                                               // Register
#define HRPWM_O_EPWMXLINK         0x38U        // EPWMx Link Register
#define HRPWM_O_AQCTLA            0x40U        // Action Qualifier Control
                                               // Register For Output A
#define HRPWM_O_AQCTLA2           0x41U        // Additional Action Qualifier
                                               // Control Register For Output A
#define HRPWM_O_AQCTLB            0x42U        // Action Qualifier Control
                                               // Register For Output B
#define HRPWM_O_AQCTLB2           0x43U        // Additional Action Qualifier
                                               // Control Register For Output B
#define HRPWM_O_AQSFRC            0x47U        // Action Qualifier Software
                                               // Force Register
#define HRPWM_O_AQCSFRC           0x49U        // Action Qualifier Continuous
                                               // S/W Force Register
#define HRPWM_O_DBREDHR           0x50U        // Dead-Band Generator Rising
                                               // Edge Delay High Resolution
                                               // Mirror Register
#define HRPWM_O_DBRED             0x51U        // Dead-Band Generator Rising
                                               // Edge Delay High Resolution
                                               // Mirror Register
#define HRPWM_O_DBFEDHR           0x52U        // Dead-Band Generator Falling
                                               // Edge Delay High Resolution
                                               // Register
#define HRPWM_O_DBFED             0x53U        // Dead-Band Generator Falling
                                               // Edge Delay Count Register
#define HRPWM_O_TBPHS             0x60U        // Time Base Phase High
#define HRPWM_O_TBPRDHR           0x62U        // Time Base Period High
                                               // Resolution Register
#define HRPWM_O_TBPRD             0x63U        // Time Base Period Register
#define HRPWM_O_CMPA              0x6AU        // Counter Compare A Register
#define HRPWM_O_CMPB              0x6CU        // Compare B Register
#define HRPWM_O_CMPC              0x6FU        // Counter Compare C Register
#define HRPWM_O_CMPD              0x71U        // Counter Compare D Register
#define HRPWM_O_GLDCTL2           0x74U        // Global PWM Load Control
                                               // Register 2
#define HRPWM_O_SWVDELVAL         0x77U        // Software Valley Mode Delay
                                               // Register
#define HRPWM_O_TZSEL             0x80U        // Trip Zone Select Register
#define HRPWM_O_TZDCSEL           0x82U        // Trip Zone Digital Comparator
                                               // Select Register
#define HRPWM_O_TZCTL             0x84U        // Trip Zone Control Register
#define HRPWM_O_TZCTL2            0x85U        // Additional Trip Zone Control
                                               // Register
#define HRPWM_O_TZCTLDCA          0x86U        // Trip Zone Control Register
                                               // Digital Compare A
#define HRPWM_O_TZCTLDCB          0x87U        // Trip Zone Control Register
                                               // Digital Compare B
#define HRPWM_O_TZEINT            0x8DU        // Trip Zone Enable Interrupt
                                               // Register
#define HRPWM_O_TZFLG             0x93U        // Trip Zone Flag Register
#define HRPWM_O_TZCBCFLG          0x94U        // Trip Zone CBC Flag Register
#define HRPWM_O_TZOSTFLG          0x95U        // Trip Zone OST Flag Register
#define HRPWM_O_TZCLR             0x97U        // Trip Zone Clear Register
#define HRPWM_O_TZCBCCLR          0x98U        // Trip Zone CBC Clear Register
#define HRPWM_O_TZOSTCLR          0x99U        // Trip Zone OST Clear Register
#define HRPWM_O_TZFRC             0x9BU        // Trip Zone Force Register
#define HRPWM_O_ETSEL             0xA4U        // Event Trigger Selection
                                               // Register
#define HRPWM_O_ETPS              0xA6U        // Event Trigger Pre-Scale
                                               // Register
#define HRPWM_O_ETFLG             0xA8U        // Event Trigger Flag Register
#define HRPWM_O_ETCLR             0xAAU        // Event Trigger Clear Register
#define HRPWM_O_ETFRC             0xACU        // Event Trigger Force Register
#define HRPWM_O_ETINTPS           0xAEU        // Event-Trigger Interrupt
                                               // Pre-Scale Register
#define HRPWM_O_ETSOCPS           0xB0U        // Event-Trigger SOC Pre-Scale
                                               // Register
#define HRPWM_O_ETCNTINITCTL      0xB2U        // Event-Trigger Counter
                                               // Initialization Control Register
#define HRPWM_O_ETCNTINIT         0xB4U        // Event-Trigger Counter
                                               // Initialization Register
#define HRPWM_O_DCTRIPSEL         0xC0U        // Digital Compare Trip Select
                                               // Register
#define HRPWM_O_DCACTL            0xC3U        // Digital Compare A Control
                                               // Register
#define HRPWM_O_DCBCTL            0xC4U        // Digital Compare B Control
                                               // Register
#define HRPWM_O_DCFCTL            0xC7U        // Digital Compare Filter
                                               // Control Register
#define HRPWM_O_DCCAPCTL          0xC8U        // Digital Compare Capture
                                               // Control Register
#define HRPWM_O_DCFOFFSET         0xC9U        // Digital Compare Filter Offset
                                               // Register
#define HRPWM_O_DCFOFFSETCNT      0xCAU        // Digital Compare Filter Offset
                                               // Counter Register
#define HRPWM_O_DCFWINDOW         0xCBU        // Digital Compare Filter Window
                                               // Register
#define HRPWM_O_DCFWINDOWCNT      0xCCU        // Digital Compare Filter Window
                                               // Counter Register
#define HRPWM_O_DCCAP             0xCFU        // Digital Compare Counter
                                               // Capture Register
#define HRPWM_O_DCAHTRIPSEL       0xD2U        // Digital Compare AH Trip
                                               // Select
#define HRPWM_O_DCALTRIPSEL       0xD3U        // Digital Compare AL Trip
                                               // Select
#define HRPWM_O_DCBHTRIPSEL       0xD4U        // Digital Compare BH Trip
                                               // Select
#define HRPWM_O_DCBLTRIPSEL       0xD5U        // Digital Compare BL Trip
                                               // Select
#define HRPWM_O_EPWMLOCK          0xFAU        // EPWM Lock Register
#define HRPWM_O_HWVDELVAL         0xFDU        // Hardware Valley Mode Delay
                                               // Register
#define HRPWM_O_VCNTVAL           0xFEU        // Hardware Valley Counter
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the TBCTL register
//
//*****************************************************************************
#define HRPWM_TBCTL_CTRMODE_S     0U
#define HRPWM_TBCTL_CTRMODE_M     0x3U         // Counter Mode
#define HRPWM_TBCTL_PHSEN         0x4U         // Phase Load Enable
#define HRPWM_TBCTL_PRDLD         0x8U         // Active Period Load
#define HRPWM_TBCTL_SYNCOSEL_S    4U
#define HRPWM_TBCTL_SYNCOSEL_M    0x30U        // Sync Output Select
#define HRPWM_TBCTL_SWFSYNC       0x40U        // Software Force Sync Pulse
#define HRPWM_TBCTL_HSPCLKDIV_S   7U
#define HRPWM_TBCTL_HSPCLKDIV_M   0x380U       // High Speed TBCLK Pre-scaler
#define HRPWM_TBCTL_CLKDIV_S      10U
#define HRPWM_TBCTL_CLKDIV_M      0x1C00U      // Time Base Clock Pre-scaler
#define HRPWM_TBCTL_PHSDIR        0x2000U      // Phase Direction Bit
#define HRPWM_TBCTL_FREE_SOFT_S   14U
#define HRPWM_TBCTL_FREE_SOFT_M   0xC000U      // Emulation Mode Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the TBCTL2 register
//
//*****************************************************************************
#define HRPWM_TBCTL2_OSHTSYNCMODE  0x40U        // One shot sync mode
#define HRPWM_TBCTL2_OSHTSYNC     0x80U        // One shot sync
#define HRPWM_TBCTL2_SYNCOSELX_S  12U
#define HRPWM_TBCTL2_SYNCOSELX_M  0x3000U      // Syncout selection
#define HRPWM_TBCTL2_PRDLDSYNC_S  14U
#define HRPWM_TBCTL2_PRDLDSYNC_M  0xC000U      // PRD Shadow to Active Load on
                                               // SYNC Event

//*****************************************************************************
//
// The following are defines for the bit fields in the TBSTS register
//
//*****************************************************************************
#define HRPWM_TBSTS_CTRDIR        0x1U         // Counter Direction Status
#define HRPWM_TBSTS_SYNCI         0x2U         // External Input Sync Status
#define HRPWM_TBSTS_CTRMAX        0x4U         // Counter Max Latched Status

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPCTL register
//
//*****************************************************************************
#define HRPWM_CMPCTL_LOADAMODE_S  0U
#define HRPWM_CMPCTL_LOADAMODE_M  0x3U         // Active Compare A Load
#define HRPWM_CMPCTL_LOADBMODE_S  2U
#define HRPWM_CMPCTL_LOADBMODE_M  0xCU         // Active Compare B Load
#define HRPWM_CMPCTL_SHDWAMODE    0x10U        // Compare A Register Block
                                               // Operating Mode
#define HRPWM_CMPCTL_SHDWBMODE    0x40U        // Compare B Register Block
                                               // Operating Mode
#define HRPWM_CMPCTL_SHDWAFULL    0x100U       // Compare A Shadow Register
                                               // Full Status
#define HRPWM_CMPCTL_SHDWBFULL    0x200U       // Compare B Shadow Register
                                               // Full Status
#define HRPWM_CMPCTL_LOADASYNC_S  10U
#define HRPWM_CMPCTL_LOADASYNC_M  0xC00U       // Active Compare A Load on SYNC
#define HRPWM_CMPCTL_LOADBSYNC_S  12U
#define HRPWM_CMPCTL_LOADBSYNC_M  0x3000U      // Active Compare B Load on SYNC

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPCTL2 register
//
//*****************************************************************************
#define HRPWM_CMPCTL2_LOADCMODE_S  0U
#define HRPWM_CMPCTL2_LOADCMODE_M  0x3U         // Active Compare C Load
#define HRPWM_CMPCTL2_LOADDMODE_S  2U
#define HRPWM_CMPCTL2_LOADDMODE_M  0xCU         // Active Compare D load
#define HRPWM_CMPCTL2_SHDWCMODE   0x10U        // Compare C Block Operating
                                               // Mode
#define HRPWM_CMPCTL2_SHDWDMODE   0x40U        // Compare D Block Operating
                                               // Mode
#define HRPWM_CMPCTL2_LOADCSYNC_S  10U
#define HRPWM_CMPCTL2_LOADCSYNC_M  0xC00U       // Active Compare C Load on SYNC
#define HRPWM_CMPCTL2_LOADDSYNC_S  12U
#define HRPWM_CMPCTL2_LOADDSYNC_M  0x3000U      // Active Compare D Load on SYNC

//*****************************************************************************
//
// The following are defines for the bit fields in the DBCTL register
//
//*****************************************************************************
#define HRPWM_DBCTL_OUT_MODE_S    0U
#define HRPWM_DBCTL_OUT_MODE_M    0x3U         // Dead Band Output Mode Control
#define HRPWM_DBCTL_POLSEL_S      2U
#define HRPWM_DBCTL_POLSEL_M      0xCU         // Polarity Select Control
#define HRPWM_DBCTL_IN_MODE_S     4U
#define HRPWM_DBCTL_IN_MODE_M     0x30U        // Dead Band Input Select Mode
                                               // Control
#define HRPWM_DBCTL_LOADREDMODE_S  6U
#define HRPWM_DBCTL_LOADREDMODE_M  0xC0U        // Active DBRED Load Mode
#define HRPWM_DBCTL_LOADFEDMODE_S  8U
#define HRPWM_DBCTL_LOADFEDMODE_M  0x300U       // Active DBFED Load Mode
#define HRPWM_DBCTL_SHDWDBREDMODE  0x400U       // DBRED Block Operating Mode
#define HRPWM_DBCTL_SHDWDBFEDMODE  0x800U       // DBFED Block Operating Mode
#define HRPWM_DBCTL_OUTSWAP_S     12U
#define HRPWM_DBCTL_OUTSWAP_M     0x3000U      // Dead Band Output Swap Control
#define HRPWM_DBCTL_DEDB_MODE     0x4000U      // Dead Band Dual-Edge B Mode
                                               // Control
#define HRPWM_DBCTL_HALFCYCLE     0x8000U      // Half Cycle Clocking Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the DBCTL2 register
//
//*****************************************************************************
#define HRPWM_DBCTL2_LOADDBCTLMODE_S  0U
#define HRPWM_DBCTL2_LOADDBCTLMODE_M  0x3U         // DBCTL Load from Shadow Mode
                                               // Select
#define HRPWM_DBCTL2_SHDWDBCTLMODE  0x4U         // DBCTL Load mode Select

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTL register
//
//*****************************************************************************
#define HRPWM_AQCTL_LDAQAMODE_S   0U
#define HRPWM_AQCTL_LDAQAMODE_M   0x3U         // Action Qualifier A Load
                                               // Select
#define HRPWM_AQCTL_LDAQBMODE_S   2U
#define HRPWM_AQCTL_LDAQBMODE_M   0xCU         // Action Qualifier B Load
                                               // Select
#define HRPWM_AQCTL_SHDWAQAMODE   0x10U        // Action Qualifer A Operating
                                               // Mode
#define HRPWM_AQCTL_SHDWAQBMODE   0x40U        // Action Qualifier B Operating
                                               // Mode
#define HRPWM_AQCTL_LDAQASYNC_S   8U
#define HRPWM_AQCTL_LDAQASYNC_M   0x300U       // AQCTLA Register Load on SYNC
#define HRPWM_AQCTL_LDAQBSYNC_S   10U
#define HRPWM_AQCTL_LDAQBSYNC_M   0xC00U       // AQCTLB Register Load on SYNC

//*****************************************************************************
//
// The following are defines for the bit fields in the AQTSRCSEL register
//
//*****************************************************************************
#define HRPWM_AQTSRCSEL_T1SEL_S   0U
#define HRPWM_AQTSRCSEL_T1SEL_M   0xFU         // T1 Event Source Select Bits
#define HRPWM_AQTSRCSEL_T2SEL_S   4U
#define HRPWM_AQTSRCSEL_T2SEL_M   0xF0U        // T2 Event Source Select Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the PCCTL register
//
//*****************************************************************************
#define HRPWM_PCCTL_CHPEN         0x1U         // PWM chopping enable
#define HRPWM_PCCTL_OSHTWTH_S     1U
#define HRPWM_PCCTL_OSHTWTH_M     0x1EU        // One-shot pulse width
#define HRPWM_PCCTL_CHPFREQ_S     5U
#define HRPWM_PCCTL_CHPFREQ_M     0xE0U        // Chopping clock frequency
#define HRPWM_PCCTL_CHPDUTY_S     8U
#define HRPWM_PCCTL_CHPDUTY_M     0x700U       // Chopping clock Duty cycle

//*****************************************************************************
//
// The following are defines for the bit fields in the VCAPCTL register
//
//*****************************************************************************
#define HRPWM_VCAPCTL_VCAPE       0x1U         // Valley  Capture mode
#define HRPWM_VCAPCTL_VCAPSTART   0x2U         // Valley  Capture Start
#define HRPWM_VCAPCTL_TRIGSEL_S   2U
#define HRPWM_VCAPCTL_TRIGSEL_M   0x1CU        // Capture Trigger Select
#define HRPWM_VCAPCTL_VDELAYDIV_S  7U
#define HRPWM_VCAPCTL_VDELAYDIV_M  0x380U       // Valley Delay Mode Divide
                                               // Enable
#define HRPWM_VCAPCTL_EDGEFILTDLYSEL  0x400U       // Valley Switching Mode Delay
                                               // Select

//*****************************************************************************
//
// The following are defines for the bit fields in the VCNTCFG register
//
//*****************************************************************************
#define HRPWM_VCNTCFG_STARTEDGE_S  0U
#define HRPWM_VCNTCFG_STARTEDGE_M  0xFU         // Counter Start Edge Selection
#define HRPWM_VCNTCFG_STARTEDGESTS  0x80U        // Start Edge Status Bit
#define HRPWM_VCNTCFG_STOPEDGE_S  8U
#define HRPWM_VCNTCFG_STOPEDGE_M  0xF00U       // Counter Start Edge Selection
#define HRPWM_VCNTCFG_STOPEDGESTS  0x8000U      // Stop Edge Status Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the HRCNFG register
//
//*****************************************************************************
#define HRPWM_HRCNFG_EDGMODE_S    0U
#define HRPWM_HRCNFG_EDGMODE_M    0x3U         // ePWMxA Edge Mode Select Bits
#define HRPWM_HRCNFG_CTLMODE      0x4U         // ePWMxA Control Mode Select
                                               // Bits
#define HRPWM_HRCNFG_HRLOAD_S     3U
#define HRPWM_HRCNFG_HRLOAD_M     0x18U        // ePWMxA Shadow Mode Select
                                               // Bits
#define HRPWM_HRCNFG_SELOUTB      0x20U        // EPWMB Output Selection Bit
#define HRPWM_HRCNFG_AUTOCONV     0x40U        // Autoconversion Bit
#define HRPWM_HRCNFG_SWAPAB       0x80U        // Swap EPWMA and EPWMB Outputs
                                               // Bit
#define HRPWM_HRCNFG_EDGMODEB_S   8U
#define HRPWM_HRCNFG_EDGMODEB_M   0x300U       // ePWMxB Edge Mode Select Bits
#define HRPWM_HRCNFG_CTLMODEB     0x400U       // ePWMxB Control Mode Select
                                               // Bits
#define HRPWM_HRCNFG_HRLOADB_S    11U
#define HRPWM_HRCNFG_HRLOADB_M    0x1800U      // ePWMxB Shadow Mode Select
                                               // Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the HRPWR register
//
//*****************************************************************************
#define HRPWM_HRPWR_CALPWRON      0x8000U      // Calibration Power On

//*****************************************************************************
//
// The following are defines for the bit fields in the HRMSTEP register
//
//*****************************************************************************
#define HRPWM_HRMSTEP_HRMSTEP_S   0U
#define HRPWM_HRMSTEP_HRMSTEP_M   0xFFU        // High Resolution Micro Step
                                               // Value

//*****************************************************************************
//
// The following are defines for the bit fields in the HRCNFG2 register
//
//*****************************************************************************
#define HRPWM_HRCNFG2_EDGMODEDB_S  0U
#define HRPWM_HRCNFG2_EDGMODEDB_M  0x3U         // Dead-Band Edge-Mode Select
                                               // Bits
#define HRPWM_HRCNFG2_CTLMODEDBRED_S  2U
#define HRPWM_HRCNFG2_CTLMODEDBRED_M  0xCU         // DBRED Control Mode Select
                                               // Bits
#define HRPWM_HRCNFG2_CTLMODEDBFED_S  4U
#define HRPWM_HRCNFG2_CTLMODEDBFED_M  0x30U        // DBFED Control Mode Select
                                               // Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the HRPCTL register
//
//*****************************************************************************
#define HRPWM_HRPCTL_HRPE         0x1U         // High Resolution Period Enable
#define HRPWM_HRPCTL_PWMSYNCSEL   0x2U         // EPWMSYNCPER Source Select
#define HRPWM_HRPCTL_TBPHSHRLOADE  0x4U         // TBPHSHR Load Enable
#define HRPWM_HRPCTL_PWMSYNCSELX_S  4U
#define HRPWM_HRPCTL_PWMSYNCSELX_M  0x70U        // EPWMSYNCPER Extended Source
                                               // Select Bit:

//*****************************************************************************
//
// The following are defines for the bit fields in the TRREM register
//
//*****************************************************************************
#define HRPWM_TRREM_TRREM_S       0U
#define HRPWM_TRREM_TRREM_M       0x7FFU       // Translator Remainder Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the GLDCTL register
//
//*****************************************************************************
#define HRPWM_GLDCTL_GLD          0x1U         // Global Shadow to Active load
                                               // event control
#define HRPWM_GLDCTL_GLDMODE_S    1U
#define HRPWM_GLDCTL_GLDMODE_M    0x1EU        // Shadow to Active Global Load
                                               // Pulse Selection
#define HRPWM_GLDCTL_OSHTMODE     0x20U        // One Shot Load mode control
                                               // bit
#define HRPWM_GLDCTL_GLDPRD_S     7U
#define HRPWM_GLDCTL_GLDPRD_M     0x380U       // Global Load Strobe Period
                                               // Select Register
#define HRPWM_GLDCTL_GLDCNT_S     10U
#define HRPWM_GLDCTL_GLDCNT_M     0x1C00U      // Global Load Strobe Counter
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the GLDCFG register
//
//*****************************************************************************
#define HRPWM_GLDCFG_TBPRD_TBPRDHR  0x1U         // Global load event
                                               // configuration for TBPRD:TBPRDHR
#define HRPWM_GLDCFG_CMPA_CMPAHR  0x2U         // Global load event
                                               // configuration for CMPA:CMPAHR
#define HRPWM_GLDCFG_CMPB_CMPBHR  0x4U         // Global load event
                                               // configuration for CMPB:CMPBHR
#define HRPWM_GLDCFG_CMPC         0x8U         // Global load event
                                               // configuration for CMPC
#define HRPWM_GLDCFG_CMPD         0x10U        // Global load event
                                               // configuration for CMPD
#define HRPWM_GLDCFG_DBRED_DBREDHR  0x20U        // Global load event
                                               // configuration for DBRED:DBREDHR
#define HRPWM_GLDCFG_DBFED_DBFEDHR  0x40U        // Global load event
                                               // configuration for DBFED:DBFEDHR
#define HRPWM_GLDCFG_DBCTL        0x80U        // Global load event
                                               // configuration for DBCTL
#define HRPWM_GLDCFG_AQCTLA_AQCTLA2  0x100U       // Global load event
                                               // configuration for AQCTLA/A2
#define HRPWM_GLDCFG_AQCTLB_AQCTLB2  0x200U       // Global load event
                                               // configuration for AQCTLB/B2
#define HRPWM_GLDCFG_AQCSFRC      0x400U       // Global load event
                                               // configuration for AQCSFRC

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWMXLINK register
//
//*****************************************************************************
#define HRPWM_EPWMXLINK_TBPRDLINK_S  0U
#define HRPWM_EPWMXLINK_TBPRDLINK_M  0xFU         // TBPRD:TBPRDHR  Link
#define HRPWM_EPWMXLINK_CMPALINK_S  4U
#define HRPWM_EPWMXLINK_CMPALINK_M  0xF0U        // CMPA:CMPAHR Link
#define HRPWM_EPWMXLINK_CMPBLINK_S  8U
#define HRPWM_EPWMXLINK_CMPBLINK_M  0xF00U       // CMPB:CMPBHR Link
#define HRPWM_EPWMXLINK_CMPCLINK_S  12U
#define HRPWM_EPWMXLINK_CMPCLINK_M  0xF000U      // CMPC Link
#define HRPWM_EPWMXLINK_CMPDLINK_S  16U
#define HRPWM_EPWMXLINK_CMPDLINK_M  0xF0000U     // CMPD Link
#define HRPWM_EPWMXLINK_GLDCTL2LINK_S  28U
#define HRPWM_EPWMXLINK_GLDCTL2LINK_M  0xF0000000U  // GLDCTL2 Link

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTLA register
//
//*****************************************************************************
#define HRPWM_AQCTLA_ZRO_S        0U
#define HRPWM_AQCTLA_ZRO_M        0x3U         // Action Counter = Zero
#define HRPWM_AQCTLA_PRD_S        2U
#define HRPWM_AQCTLA_PRD_M        0xCU         // Action Counter = Period
#define HRPWM_AQCTLA_CAU_S        4U
#define HRPWM_AQCTLA_CAU_M        0x30U        // Action Counter = Compare A Up
#define HRPWM_AQCTLA_CAD_S        6U
#define HRPWM_AQCTLA_CAD_M        0xC0U        // Action Counter = Compare A
                                               // Down
#define HRPWM_AQCTLA_CBU_S        8U
#define HRPWM_AQCTLA_CBU_M        0x300U       // Action Counter = Compare B Up
#define HRPWM_AQCTLA_CBD_S        10U
#define HRPWM_AQCTLA_CBD_M        0xC00U       // Action Counter = Compare B
                                               // Down

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTLA2 register
//
//*****************************************************************************
#define HRPWM_AQCTLA2_T1U_S       0U
#define HRPWM_AQCTLA2_T1U_M       0x3U         // Action when event occurs on
                                               // T1 in UP-Count
#define HRPWM_AQCTLA2_T1D_S       2U
#define HRPWM_AQCTLA2_T1D_M       0xCU         // Action when event occurs on
                                               // T1 in DOWN-Count
#define HRPWM_AQCTLA2_T2U_S       4U
#define HRPWM_AQCTLA2_T2U_M       0x30U        // Action when event occurs on
                                               // T2 in UP-Count
#define HRPWM_AQCTLA2_T2D_S       6U
#define HRPWM_AQCTLA2_T2D_M       0xC0U        // Action when event occurs on
                                               // T2 in DOWN-Count

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTLB register
//
//*****************************************************************************
#define HRPWM_AQCTLB_ZRO_S        0U
#define HRPWM_AQCTLB_ZRO_M        0x3U         // Action Counter = Zero
#define HRPWM_AQCTLB_PRD_S        2U
#define HRPWM_AQCTLB_PRD_M        0xCU         // Action Counter = Period
#define HRPWM_AQCTLB_CAU_S        4U
#define HRPWM_AQCTLB_CAU_M        0x30U        // Action Counter = Compare A Up
#define HRPWM_AQCTLB_CAD_S        6U
#define HRPWM_AQCTLB_CAD_M        0xC0U        // Action Counter = Compare A
                                               // Down
#define HRPWM_AQCTLB_CBU_S        8U
#define HRPWM_AQCTLB_CBU_M        0x300U       // Action Counter = Compare B Up
#define HRPWM_AQCTLB_CBD_S        10U
#define HRPWM_AQCTLB_CBD_M        0xC00U       // Action Counter = Compare B
                                               // Down

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTLB2 register
//
//*****************************************************************************
#define HRPWM_AQCTLB2_T1U_S       0U
#define HRPWM_AQCTLB2_T1U_M       0x3U         // Action when event occurs on
                                               // T1 in UP-Count
#define HRPWM_AQCTLB2_T1D_S       2U
#define HRPWM_AQCTLB2_T1D_M       0xCU         // Action when event occurs on
                                               // T1 in DOWN-Count
#define HRPWM_AQCTLB2_T2U_S       4U
#define HRPWM_AQCTLB2_T2U_M       0x30U        // Action when event occurs on
                                               // T2 in UP-Count
#define HRPWM_AQCTLB2_T2D_S       6U
#define HRPWM_AQCTLB2_T2D_M       0xC0U        // Action when event occurs on
                                               // T2 in DOWN-Count

//*****************************************************************************
//
// The following are defines for the bit fields in the AQSFRC register
//
//*****************************************************************************
#define HRPWM_AQSFRC_ACTSFA_S     0U
#define HRPWM_AQSFRC_ACTSFA_M     0x3U         // Action when One-time SW Force
                                               // A Invoked
#define HRPWM_AQSFRC_OTSFA        0x4U         // One-time SW Force A Output
#define HRPWM_AQSFRC_ACTSFB_S     3U
#define HRPWM_AQSFRC_ACTSFB_M     0x18U        // Action when One-time SW Force
                                               // B Invoked
#define HRPWM_AQSFRC_OTSFB        0x20U        // One-time SW Force A Output
#define HRPWM_AQSFRC_RLDCSF_S     6U
#define HRPWM_AQSFRC_RLDCSF_M     0xC0U        // Reload from Shadow Options

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCSFRC register
//
//*****************************************************************************
#define HRPWM_AQCSFRC_CSFA_S      0U
#define HRPWM_AQCSFRC_CSFA_M      0x3U         // Continuous Software Force on
                                               // output A
#define HRPWM_AQCSFRC_CSFB_S      2U
#define HRPWM_AQCSFRC_CSFB_M      0xCU         // Continuous Software Force on
                                               // output B

//*****************************************************************************
//
// The following are defines for the bit fields in the DBREDHR register
//
//*****************************************************************************
#define HRPWM_DBREDHR_DBREDHR_S   9U
#define HRPWM_DBREDHR_DBREDHR_M   0xFE00U      // DBREDHR High Resolution Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the DBRED register
//
//*****************************************************************************
#define HRPWM_DBRED_DBRED_S       0U
#define HRPWM_DBRED_DBRED_M       0x3FFFU      // Rising edge delay value

//*****************************************************************************
//
// The following are defines for the bit fields in the DBFEDHR register
//
//*****************************************************************************
#define HRPWM_DBFEDHR_DBFEDHR_S   9U
#define HRPWM_DBFEDHR_DBFEDHR_M   0xFE00U      // DBFEDHR High Resolution Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the DBFED register
//
//*****************************************************************************
#define HRPWM_DBFED_DBFED_S       0U
#define HRPWM_DBFED_DBFED_M       0x3FFFU      // Falling edge delay value

//*****************************************************************************
//
// The following are defines for the bit fields in the TBPHS register
//
//*****************************************************************************
#define HRPWM_TBPHS_TBPHSHR_S     0U
#define HRPWM_TBPHS_TBPHSHR_M     0xFFFFU      // Extension Register for HRPWM
                                               // Phase (8-bits)
#define HRPWM_TBPHS_TBPHS_S       16U
#define HRPWM_TBPHS_TBPHS_M       0xFFFF0000U  // Phase Offset Register

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPA register
//
//*****************************************************************************
#define HRPWM_CMPA_CMPAHR_S       0U
#define HRPWM_CMPA_CMPAHR_M       0xFFFFU      // Compare A HRPWM Extension
                                               // Register
#define HRPWM_CMPA_CMPA_S         16U
#define HRPWM_CMPA_CMPA_M         0xFFFF0000U  // Compare A Register

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPB register
//
//*****************************************************************************
#define HRPWM_CMPB_CMPBHR_S       0U
#define HRPWM_CMPB_CMPBHR_M       0xFFFFU      // Compare B High Resolution
                                               // Bits
#define HRPWM_CMPB_CMPB_S         16U
#define HRPWM_CMPB_CMPB_M         0xFFFF0000U  // Compare B Register

//*****************************************************************************
//
// The following are defines for the bit fields in the GLDCTL2 register
//
//*****************************************************************************
#define HRPWM_GLDCTL2_OSHTLD      0x1U         // Enable reload event in one
                                               // shot mode
#define HRPWM_GLDCTL2_GFRCLD      0x2U         // Force reload event in one
                                               // shot mode

//*****************************************************************************
//
// The following are defines for the bit fields in the TZSEL register
//
//*****************************************************************************
#define HRPWM_TZSEL_CBC1          0x1U         // TZ1 CBC select
#define HRPWM_TZSEL_CBC2          0x2U         // TZ2 CBC select
#define HRPWM_TZSEL_CBC3          0x4U         // TZ3 CBC select
#define HRPWM_TZSEL_CBC4          0x8U         // TZ4 CBC select
#define HRPWM_TZSEL_CBC5          0x10U        // TZ5 CBC select
#define HRPWM_TZSEL_CBC6          0x20U        // TZ6 CBC select
#define HRPWM_TZSEL_DCAEVT2       0x40U        // DCAEVT2 CBC select
#define HRPWM_TZSEL_DCBEVT2       0x80U        // DCBEVT2 CBC select
#define HRPWM_TZSEL_OSHT1         0x100U       // One-shot TZ1 select
#define HRPWM_TZSEL_OSHT2         0x200U       // One-shot TZ2 select
#define HRPWM_TZSEL_OSHT3         0x400U       // One-shot TZ3 select
#define HRPWM_TZSEL_OSHT4         0x800U       // One-shot TZ4 select
#define HRPWM_TZSEL_OSHT5         0x1000U      // One-shot TZ5 select
#define HRPWM_TZSEL_OSHT6         0x2000U      // One-shot TZ6 select
#define HRPWM_TZSEL_DCAEVT1       0x4000U      // One-shot DCAEVT1 select
#define HRPWM_TZSEL_DCBEVT1       0x8000U      // One-shot DCBEVT1 select

//*****************************************************************************
//
// The following are defines for the bit fields in the TZDCSEL register
//
//*****************************************************************************
#define HRPWM_TZDCSEL_DCAEVT1_S   0U
#define HRPWM_TZDCSEL_DCAEVT1_M   0x7U         // Digital Compare Output A
                                               // Event 1
#define HRPWM_TZDCSEL_DCAEVT2_S   3U
#define HRPWM_TZDCSEL_DCAEVT2_M   0x38U        // Digital Compare Output A
                                               // Event 2
#define HRPWM_TZDCSEL_DCBEVT1_S   6U
#define HRPWM_TZDCSEL_DCBEVT1_M   0x1C0U       // Digital Compare Output B
                                               // Event 1
#define HRPWM_TZDCSEL_DCBEVT2_S   9U
#define HRPWM_TZDCSEL_DCBEVT2_M   0xE00U       // Digital Compare Output B
                                               // Event 2

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCTL register
//
//*****************************************************************************
#define HRPWM_TZCTL_TZA_S         0U
#define HRPWM_TZCTL_TZA_M         0x3U         // TZ1 to TZ6 Trip Action On
                                               // EPWMxA
#define HRPWM_TZCTL_TZB_S         2U
#define HRPWM_TZCTL_TZB_M         0xCU         // TZ1 to TZ6 Trip Action On
                                               // EPWMxB
#define HRPWM_TZCTL_DCAEVT1_S     4U
#define HRPWM_TZCTL_DCAEVT1_M     0x30U        // EPWMxA action on DCAEVT1
#define HRPWM_TZCTL_DCAEVT2_S     6U
#define HRPWM_TZCTL_DCAEVT2_M     0xC0U        // EPWMxA action on DCAEVT2
#define HRPWM_TZCTL_DCBEVT1_S     8U
#define HRPWM_TZCTL_DCBEVT1_M     0x300U       // EPWMxB action on DCBEVT1
#define HRPWM_TZCTL_DCBEVT2_S     10U
#define HRPWM_TZCTL_DCBEVT2_M     0xC00U       // EPWMxB action on DCBEVT2

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCTL2 register
//
//*****************************************************************************
#define HRPWM_TZCTL2_TZAU_S       0U
#define HRPWM_TZCTL2_TZAU_M       0x7U         // Trip Action On EPWMxA while
                                               // Count direction is UP
#define HRPWM_TZCTL2_TZAD_S       3U
#define HRPWM_TZCTL2_TZAD_M       0x38U        // Trip Action On EPWMxA while
                                               // Count direction is DOWN
#define HRPWM_TZCTL2_TZBU_S       6U
#define HRPWM_TZCTL2_TZBU_M       0x1C0U       // Trip Action On EPWMxB while
                                               // Count direction is UP
#define HRPWM_TZCTL2_TZBD_S       9U
#define HRPWM_TZCTL2_TZBD_M       0xE00U       // Trip Action On EPWMxB while
                                               // Count direction is DOWN
#define HRPWM_TZCTL2_ETZE         0x8000U      // TZCTL2 Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCTLDCA register
//
//*****************************************************************************
#define HRPWM_TZCTLDCA_DCAEVT1U_S  0U
#define HRPWM_TZCTLDCA_DCAEVT1U_M  0x7U         // DCAEVT1 Action On EPWMxA
                                               // while Count direction is UP
#define HRPWM_TZCTLDCA_DCAEVT1D_S  3U
#define HRPWM_TZCTLDCA_DCAEVT1D_M  0x38U        // DCAEVT1 Action On EPWMxA
                                               // while Count direction is DOWN
#define HRPWM_TZCTLDCA_DCAEVT2U_S  6U
#define HRPWM_TZCTLDCA_DCAEVT2U_M  0x1C0U       // DCAEVT2 Action On EPWMxA
                                               // while Count direction is UP
#define HRPWM_TZCTLDCA_DCAEVT2D_S  9U
#define HRPWM_TZCTLDCA_DCAEVT2D_M  0xE00U       // DCAEVT2 Action On EPWMxA
                                               // while Count direction is DOWN

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCTLDCB register
//
//*****************************************************************************
#define HRPWM_TZCTLDCB_DCBEVT1U_S  0U
#define HRPWM_TZCTLDCB_DCBEVT1U_M  0x7U         // DCBEVT1 Action On EPWMxA
                                               // while Count direction is UP
#define HRPWM_TZCTLDCB_DCBEVT1D_S  3U
#define HRPWM_TZCTLDCB_DCBEVT1D_M  0x38U        // DCBEVT1 Action On EPWMxA
                                               // while Count direction is DOWN
#define HRPWM_TZCTLDCB_DCBEVT2U_S  6U
#define HRPWM_TZCTLDCB_DCBEVT2U_M  0x1C0U       // DCBEVT2 Action On EPWMxA
                                               // while Count direction is UP
#define HRPWM_TZCTLDCB_DCBEVT2D_S  9U
#define HRPWM_TZCTLDCB_DCBEVT2D_M  0xE00U       // DCBEVT2 Action On EPWMxA
                                               // while Count direction is DOWN

//*****************************************************************************
//
// The following are defines for the bit fields in the TZEINT register
//
//*****************************************************************************
#define HRPWM_TZEINT_CBC          0x2U         // Trip Zones Cycle By Cycle Int
                                               // Enable
#define HRPWM_TZEINT_OST          0x4U         // Trip Zones One Shot Int
                                               // Enable
#define HRPWM_TZEINT_DCAEVT1      0x8U         // Digital Compare A Event 1 Int
                                               // Enable
#define HRPWM_TZEINT_DCAEVT2      0x10U        // Digital Compare A Event 2 Int
                                               // Enable
#define HRPWM_TZEINT_DCBEVT1      0x20U        // Digital Compare B Event 1 Int
                                               // Enable
#define HRPWM_TZEINT_DCBEVT2      0x40U        // Digital Compare B Event 2 Int
                                               // Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the TZFLG register
//
//*****************************************************************************
#define HRPWM_TZFLG_INT           0x1U         // Global Int Status Flag
#define HRPWM_TZFLG_CBC           0x2U         // Trip Zones Cycle By Cycle
                                               // Flag
#define HRPWM_TZFLG_OST           0x4U         // Trip Zones One Shot Flag
#define HRPWM_TZFLG_DCAEVT1       0x8U         // Digital Compare A Event 1
                                               // Flag
#define HRPWM_TZFLG_DCAEVT2       0x10U        // Digital Compare A Event 2
                                               // Flag
#define HRPWM_TZFLG_DCBEVT1       0x20U        // Digital Compare B Event 1
                                               // Flag
#define HRPWM_TZFLG_DCBEVT2       0x40U        // Digital Compare B Event 2
                                               // Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCBCFLG register
//
//*****************************************************************************
#define HRPWM_TZCBCFLG_CBC1       0x1U         // Latched Status Flag for CBC1
                                               // Trip Latch
#define HRPWM_TZCBCFLG_CBC2       0x2U         // Latched Status Flag for CBC2
                                               // Trip Latch
#define HRPWM_TZCBCFLG_CBC3       0x4U         // Latched Status Flag for CBC3
                                               // Trip Latch
#define HRPWM_TZCBCFLG_CBC4       0x8U         // Latched Status Flag for CBC4
                                               // Trip Latch
#define HRPWM_TZCBCFLG_CBC5       0x10U        // Latched Status Flag for CBC5
                                               // Trip Latch
#define HRPWM_TZCBCFLG_CBC6       0x20U        // Latched Status Flag for CBC6
                                               // Trip Latch
#define HRPWM_TZCBCFLG_DCAEVT2    0x40U        // Latched Status Flag for
                                               // Digital Compare Output A Event 2
#define HRPWM_TZCBCFLG_DCBEVT2    0x80U        // Latched Status Flag for
                                               // Digital Compare Output B Event 2

//*****************************************************************************
//
// The following are defines for the bit fields in the TZOSTFLG register
//
//*****************************************************************************
#define HRPWM_TZOSTFLG_OST1       0x1U         // Latched Status Flag for OST1
                                               // Trip Latch
#define HRPWM_TZOSTFLG_OST2       0x2U         // Latched Status Flag for OST2
                                               // Trip Latch
#define HRPWM_TZOSTFLG_OST3       0x4U         // Latched Status Flag for OST3
                                               // Trip Latch
#define HRPWM_TZOSTFLG_OST4       0x8U         // Latched Status Flag for OST4
                                               // Trip Latch
#define HRPWM_TZOSTFLG_OST5       0x10U        // Latched Status Flag for OST5
                                               // Trip Latch
#define HRPWM_TZOSTFLG_OST6       0x20U        // Latched Status Flag for OST6
                                               // Trip Latch
#define HRPWM_TZOSTFLG_DCAEVT1    0x40U        // Latched Status Flag for
                                               // Digital Compare Output A Event 1
#define HRPWM_TZOSTFLG_DCBEVT1    0x80U        // Latched Status Flag for
                                               // Digital Compare Output B Event 1

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCLR register
//
//*****************************************************************************
#define HRPWM_TZCLR_INT           0x1U         // Global Interrupt Clear Flag
#define HRPWM_TZCLR_CBC           0x2U         // Cycle-By-Cycle Flag Clear
#define HRPWM_TZCLR_OST           0x4U         // One-Shot Flag Clear
#define HRPWM_TZCLR_DCAEVT1       0x8U         // DCAVET1 Flag Clear
#define HRPWM_TZCLR_DCAEVT2       0x10U        // DCAEVT2 Flag Clear
#define HRPWM_TZCLR_DCBEVT1       0x20U        // DCBEVT1 Flag Clear
#define HRPWM_TZCLR_DCBEVT2       0x40U        // DCBEVT2 Flag Clear
#define HRPWM_TZCLR_CBCPULSE_S    14U
#define HRPWM_TZCLR_CBCPULSE_M    0xC000U      // Clear Pulse for CBC Trip
                                               // Latch

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCBCCLR register
//
//*****************************************************************************
#define HRPWM_TZCBCCLR_CBC1       0x1U         // Clear Flag for Cycle-By-Cycle
                                               // (CBC1) Trip Latch
#define HRPWM_TZCBCCLR_CBC2       0x2U         // Clear Flag for Cycle-By-Cycle
                                               // (CBC2) Trip Latch
#define HRPWM_TZCBCCLR_CBC3       0x4U         // Clear Flag for Cycle-By-Cycle
                                               // (CBC3) Trip Latch
#define HRPWM_TZCBCCLR_CBC4       0x8U         // Clear Flag for Cycle-By-Cycle
                                               // (CBC4) Trip Latch
#define HRPWM_TZCBCCLR_CBC5       0x10U        // Clear Flag for Cycle-By-Cycle
                                               // (CBC5) Trip Latch
#define HRPWM_TZCBCCLR_CBC6       0x20U        // Clear Flag for Cycle-By-Cycle
                                               // (CBC6) Trip Latch
#define HRPWM_TZCBCCLR_DCAEVT2    0x40U        // Clear Flag forDCAEVT2
                                               // selected for CBC
#define HRPWM_TZCBCCLR_DCBEVT2    0x80U        // Clear Flag for DCBEVT2
                                               // selected for CBC

//*****************************************************************************
//
// The following are defines for the bit fields in the TZOSTCLR register
//
//*****************************************************************************
#define HRPWM_TZOSTCLR_OST1       0x1U         // Clear Flag for Oneshot (OST1)
                                               // Trip Latch
#define HRPWM_TZOSTCLR_OST2       0x2U         // Clear Flag for Oneshot (OST2)
                                               // Trip Latch
#define HRPWM_TZOSTCLR_OST3       0x4U         // Clear Flag for Oneshot (OST3)
                                               // Trip Latch
#define HRPWM_TZOSTCLR_OST4       0x8U         // Clear Flag for Oneshot (OST4)
                                               // Trip Latch
#define HRPWM_TZOSTCLR_OST5       0x10U        // Clear Flag for Oneshot (OST5)
                                               // Trip Latch
#define HRPWM_TZOSTCLR_OST6       0x20U        // Clear Flag for Oneshot (OST6)
                                               // Trip Latch
#define HRPWM_TZOSTCLR_DCAEVT1    0x40U        // Clear Flag for DCAEVT1
                                               // selected for OST
#define HRPWM_TZOSTCLR_DCBEVT1    0x80U        // Clear Flag for DCBEVT1
                                               // selected for OST

//*****************************************************************************
//
// The following are defines for the bit fields in the TZFRC register
//
//*****************************************************************************
#define HRPWM_TZFRC_CBC           0x2U         // Force Trip Zones Cycle By
                                               // Cycle Event
#define HRPWM_TZFRC_OST           0x4U         // Force Trip Zones One Shot
                                               // Event
#define HRPWM_TZFRC_DCAEVT1       0x8U         // Force Digital Compare A Event
                                               // 1
#define HRPWM_TZFRC_DCAEVT2       0x10U        // Force Digital Compare A Event
                                               // 2
#define HRPWM_TZFRC_DCBEVT1       0x20U        // Force Digital Compare B Event
                                               // 1
#define HRPWM_TZFRC_DCBEVT2       0x40U        // Force Digital Compare B Event
                                               // 2

//*****************************************************************************
//
// The following are defines for the bit fields in the ETSEL register
//
//*****************************************************************************
#define HRPWM_ETSEL_INTSEL_S      0U
#define HRPWM_ETSEL_INTSEL_M      0x7U         // EPWMxINTn Select
#define HRPWM_ETSEL_INTEN         0x8U         // EPWMxINTn Enable
#define HRPWM_ETSEL_SOCASELCMP    0x10U        // EPWMxSOCA Compare Select
#define HRPWM_ETSEL_SOCBSELCMP    0x20U        // EPWMxSOCB Compare Select
#define HRPWM_ETSEL_INTSELCMP     0x40U        // EPWMxINT Compare Select
#define HRPWM_ETSEL_SOCASEL_S     8U
#define HRPWM_ETSEL_SOCASEL_M     0x700U       // Start of Conversion A Select
#define HRPWM_ETSEL_SOCAEN        0x800U       // Start of Conversion A Enable
#define HRPWM_ETSEL_SOCBSEL_S     12U
#define HRPWM_ETSEL_SOCBSEL_M     0x7000U      // Start of Conversion B Select
#define HRPWM_ETSEL_SOCBEN        0x8000U      // Start of Conversion B Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ETPS register
//
//*****************************************************************************
#define HRPWM_ETPS_INTPRD_S       0U
#define HRPWM_ETPS_INTPRD_M       0x3U         // EPWMxINTn Period Select
#define HRPWM_ETPS_INTCNT_S       2U
#define HRPWM_ETPS_INTCNT_M       0xCU         // EPWMxINTn Counter Register
#define HRPWM_ETPS_INTPSSEL       0x10U        // EPWMxINTn Pre-Scale Selection
                                               // Bits
#define HRPWM_ETPS_SOCPSSEL       0x20U        // EPWMxSOC A/B  Pre-Scale
                                               // Selection Bits
#define HRPWM_ETPS_SOCAPRD_S      8U
#define HRPWM_ETPS_SOCAPRD_M      0x300U       // EPWMxSOCA Period Select
#define HRPWM_ETPS_SOCACNT_S      10U
#define HRPWM_ETPS_SOCACNT_M      0xC00U       // EPWMxSOCA Counter Register
#define HRPWM_ETPS_SOCBPRD_S      12U
#define HRPWM_ETPS_SOCBPRD_M      0x3000U      // EPWMxSOCB Period Select
#define HRPWM_ETPS_SOCBCNT_S      14U
#define HRPWM_ETPS_SOCBCNT_M      0xC000U      // EPWMxSOCB Counter

//*****************************************************************************
//
// The following are defines for the bit fields in the ETFLG register
//
//*****************************************************************************
#define HRPWM_ETFLG_INT           0x1U         // EPWMxINTn Flag
#define HRPWM_ETFLG_SOCA          0x4U         // EPWMxSOCA Flag
#define HRPWM_ETFLG_SOCB          0x8U         // EPWMxSOCB Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the ETCLR register
//
//*****************************************************************************
#define HRPWM_ETCLR_INT           0x1U         // EPWMxINTn Clear
#define HRPWM_ETCLR_SOCA          0x4U         // EPWMxSOCA Clear
#define HRPWM_ETCLR_SOCB          0x8U         // EPWMxSOCB Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the ETFRC register
//
//*****************************************************************************
#define HRPWM_ETFRC_INT           0x1U         // EPWMxINTn Force
#define HRPWM_ETFRC_SOCA          0x4U         // EPWMxSOCA Force
#define HRPWM_ETFRC_SOCB          0x8U         // EPWMxSOCB Force

//*****************************************************************************
//
// The following are defines for the bit fields in the ETINTPS register
//
//*****************************************************************************
#define HRPWM_ETINTPS_INTPRD2_S   0U
#define HRPWM_ETINTPS_INTPRD2_M   0xFU         // EPWMxINTn Period Select
#define HRPWM_ETINTPS_INTCNT2_S   4U
#define HRPWM_ETINTPS_INTCNT2_M   0xF0U        // EPWMxINTn Counter Register

//*****************************************************************************
//
// The following are defines for the bit fields in the ETSOCPS register
//
//*****************************************************************************
#define HRPWM_ETSOCPS_SOCAPRD2_S  0U
#define HRPWM_ETSOCPS_SOCAPRD2_M  0xFU         // EPWMxSOCA Period Select
#define HRPWM_ETSOCPS_SOCACNT2_S  4U
#define HRPWM_ETSOCPS_SOCACNT2_M  0xF0U        // EPWMxSOCA Counter Register
#define HRPWM_ETSOCPS_SOCBPRD2_S  8U
#define HRPWM_ETSOCPS_SOCBPRD2_M  0xF00U       // EPWMxSOCB Period Select
#define HRPWM_ETSOCPS_SOCBCNT2_S  12U
#define HRPWM_ETSOCPS_SOCBCNT2_M  0xF000U      // EPWMxSOCB Counter Register

//*****************************************************************************
//
// The following are defines for the bit fields in the ETCNTINITCTL register
//
//*****************************************************************************
#define HRPWM_ETCNTINITCTL_INTINITFRC  0x400U       // EPWMxINT Counter
                                               // Initialization Force
#define HRPWM_ETCNTINITCTL_SOCAINITFRC  0x800U       // EPWMxSOCA Counter
                                               // Initialization Force
#define HRPWM_ETCNTINITCTL_SOCBINITFRC  0x1000U      // EPWMxSOCB Counter
                                               // Initialization Force
#define HRPWM_ETCNTINITCTL_INTINITEN  0x2000U      // EPWMxINT Counter
                                               // Initialization Enable
#define HRPWM_ETCNTINITCTL_SOCAINITEN  0x4000U      // EPWMxSOCA Counter
                                               // Initialization Enable
#define HRPWM_ETCNTINITCTL_SOCBINITEN  0x8000U      // EPWMxSOCB Counter
                                               // Initialization Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ETCNTINIT register
//
//*****************************************************************************
#define HRPWM_ETCNTINIT_INTINIT_S  0U
#define HRPWM_ETCNTINIT_INTINIT_M  0xFU         // EPWMxINT Counter
                                               // Initialization Bits
#define HRPWM_ETCNTINIT_SOCAINIT_S  4U
#define HRPWM_ETCNTINIT_SOCAINIT_M  0xF0U        // EPWMxSOCA Counter
                                               // Initialization Bits
#define HRPWM_ETCNTINIT_SOCBINIT_S  8U
#define HRPWM_ETCNTINIT_SOCBINIT_M  0xF00U       // EPWMxSOCB Counter
                                               // Initialization Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the DCTRIPSEL register
//
//*****************************************************************************
#define HRPWM_DCTRIPSEL_DCAHCOMPSEL_S  0U
#define HRPWM_DCTRIPSEL_DCAHCOMPSEL_M  0xFU         // Digital Compare A High COMP
                                               // Input Select
#define HRPWM_DCTRIPSEL_DCALCOMPSEL_S  4U
#define HRPWM_DCTRIPSEL_DCALCOMPSEL_M  0xF0U        // Digital Compare A Low COMP
                                               // Input Select
#define HRPWM_DCTRIPSEL_DCBHCOMPSEL_S  8U
#define HRPWM_DCTRIPSEL_DCBHCOMPSEL_M  0xF00U       // Digital Compare B High COMP
                                               // Input Select
#define HRPWM_DCTRIPSEL_DCBLCOMPSEL_S  12U
#define HRPWM_DCTRIPSEL_DCBLCOMPSEL_M  0xF000U      // Digital Compare B Low COMP
                                               // Input Select

//*****************************************************************************
//
// The following are defines for the bit fields in the DCACTL register
//
//*****************************************************************************
#define HRPWM_DCACTL_EVT1SRCSEL   0x1U         // DCAEVT1 Source Signal
#define HRPWM_DCACTL_EVT1FRCSYNCSEL  0x2U         // DCAEVT1 Force Sync Signal
#define HRPWM_DCACTL_EVT1SOCE     0x4U         // DCAEVT1 SOC Enable
#define HRPWM_DCACTL_EVT1SYNCE    0x8U         // DCAEVT1 SYNC Enable
#define HRPWM_DCACTL_EVT2SRCSEL   0x100U       // DCAEVT2 Source Signal
#define HRPWM_DCACTL_EVT2FRCSYNCSEL  0x200U       // DCAEVT2 Force Sync Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the DCBCTL register
//
//*****************************************************************************
#define HRPWM_DCBCTL_EVT1SRCSEL   0x1U         // DCBEVT1 Source Signal
#define HRPWM_DCBCTL_EVT1FRCSYNCSEL  0x2U         // DCBEVT1 Force Sync Signal
#define HRPWM_DCBCTL_EVT1SOCE     0x4U         // DCBEVT1 SOC Enable
#define HRPWM_DCBCTL_EVT1SYNCE    0x8U         // DCBEVT1 SYNC Enable
#define HRPWM_DCBCTL_EVT2SRCSEL   0x100U       // DCBEVT2 Source Signal
#define HRPWM_DCBCTL_EVT2FRCSYNCSEL  0x200U       // DCBEVT2 Force Sync Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the DCFCTL register
//
//*****************************************************************************
#define HRPWM_DCFCTL_SRCSEL_S     0U
#define HRPWM_DCFCTL_SRCSEL_M     0x3U         // Filter Block Signal Source
                                               // Select
#define HRPWM_DCFCTL_BLANKE       0x4U         // Blanking Enable/Disable
#define HRPWM_DCFCTL_BLANKINV     0x8U         // Blanking Window Inversion
#define HRPWM_DCFCTL_PULSESEL_S   4U
#define HRPWM_DCFCTL_PULSESEL_M   0x30U        // Pulse Select for Blanking &
                                               // Capture Alignment
#define HRPWM_DCFCTL_EDGEFILTSEL  0x40U        // Edge Filter Select
#define HRPWM_DCFCTL_EDGEMODE_S   8U
#define HRPWM_DCFCTL_EDGEMODE_M   0x300U       // Edge Mode
#define HRPWM_DCFCTL_EDGECOUNT_S  10U
#define HRPWM_DCFCTL_EDGECOUNT_M  0x1C00U      // Edge Count
#define HRPWM_DCFCTL_EDGESTATUS_S  13U
#define HRPWM_DCFCTL_EDGESTATUS_M  0xE000U      // Edge Status

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCAPCTL register
//
//*****************************************************************************
#define HRPWM_DCCAPCTL_CAPE       0x1U         // Counter Capture Enable
#define HRPWM_DCCAPCTL_SHDWMODE   0x2U         // Counter Capture Mode
#define HRPWM_DCCAPCTL_CAPSTS     0x2000U      // Latched Status Flag for
                                               // Capture Event
#define HRPWM_DCCAPCTL_CAPCLR     0x4000U      // DC Capture Latched Status
                                               // Clear Flag
#define HRPWM_DCCAPCTL_CAPMODE    0x8000U      // Counter Capture Mode

//*****************************************************************************
//
// The following are defines for the bit fields in the DCAHTRIPSEL register
//
//*****************************************************************************
#define HRPWM_DCAHTRIPSEL_TRIPINPUT1  0x1U         // Trip Input 1 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT2  0x2U         // Trip Input 2 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT3  0x4U         // Trip Input 3 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT4  0x8U         // Trip Input 4 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT5  0x10U        // Trip Input 5 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT6  0x20U        // Trip Input 6 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT7  0x40U        // Trip Input 7 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT8  0x80U        // Trip Input 8 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT9  0x100U       // Trip Input 9 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT10  0x200U       // Trip Input 10 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT11  0x400U       // Trip Input 11 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT12  0x800U       // Trip Input 12 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT14  0x2000U      // Trip Input 14 Select to DCAH
                                               // Mux
#define HRPWM_DCAHTRIPSEL_TRIPINPUT15  0x4000U      // Trip Input 15 Select to DCAH
                                               // Mux

//*****************************************************************************
//
// The following are defines for the bit fields in the DCALTRIPSEL register
//
//*****************************************************************************
#define HRPWM_DCALTRIPSEL_TRIPINPUT1  0x1U         // Trip Input 1 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT2  0x2U         // Trip Input 2 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT3  0x4U         // Trip Input 3 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT4  0x8U         // Trip Input 4 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT5  0x10U        // Trip Input 5 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT6  0x20U        // Trip Input 6 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT7  0x40U        // Trip Input 7 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT8  0x80U        // Trip Input 8 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT9  0x100U       // Trip Input 9 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT10  0x200U       // Trip Input 10 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT11  0x400U       // Trip Input 11 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT12  0x800U       // Trip Input 12 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT14  0x2000U      // Trip Input 14 Select to DCAL
                                               // Mux
#define HRPWM_DCALTRIPSEL_TRIPINPUT15  0x4000U      // Trip Input 15 Select to DCAL
                                               // Mux

//*****************************************************************************
//
// The following are defines for the bit fields in the DCBHTRIPSEL register
//
//*****************************************************************************
#define HRPWM_DCBHTRIPSEL_TRIPINPUT1  0x1U         // Trip Input 1 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT2  0x2U         // Trip Input 2 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT3  0x4U         // Trip Input 3 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT4  0x8U         // Trip Input 4 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT5  0x10U        // Trip Input 5 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT6  0x20U        // Trip Input 6 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT7  0x40U        // Trip Input 7 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT8  0x80U        // Trip Input 8 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT9  0x100U       // Trip Input 9 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT10  0x200U       // Trip Input 10 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT11  0x400U       // Trip Input 11 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT12  0x800U       // Trip Input 12 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT14  0x2000U      // Trip Input 14 Select to DCBH
                                               // Mux
#define HRPWM_DCBHTRIPSEL_TRIPINPUT15  0x4000U      // Trip Input 15 Select to DCBH
                                               // Mux

//*****************************************************************************
//
// The following are defines for the bit fields in the DCBLTRIPSEL register
//
//*****************************************************************************
#define HRPWM_DCBLTRIPSEL_TRIPINPUT1  0x1U         // Trip Input 1 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT2  0x2U         // Trip Input 2 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT3  0x4U         // Trip Input 3 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT4  0x8U         // Trip Input 4 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT5  0x10U        // Trip Input 5 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT6  0x20U        // Trip Input 6 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT7  0x40U        // Trip Input 7 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT8  0x80U        // Trip Input 8 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT9  0x100U       // Trip Input 9 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT10  0x200U       // Trip Input 10 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT11  0x400U       // Trip Input 11 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT12  0x800U       // Trip Input 12 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT14  0x2000U      // Trip Input 14 Select to DCBL
                                               // Mux
#define HRPWM_DCBLTRIPSEL_TRIPINPUT15  0x4000U      // Trip Input 15 Select to DCBL
                                               // Mux

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWMLOCK register
//
//*****************************************************************************
#define HRPWM_EPWMLOCK_HRLOCK     0x1U         // HRPWM Register Set Lock
#define HRPWM_EPWMLOCK_GLLOCK     0x2U         // Global Load Register Set Lock
#define HRPWM_EPWMLOCK_TZCFGLOCK  0x4U         // TripZone Register Set Lock
#define HRPWM_EPWMLOCK_TZCLRLOCK  0x8U         // TripZone Clear Register Set
                                               // Lock
#define HRPWM_EPWMLOCK_DCLOCK     0x10U        // Digital Compare Register Set
                                               // Lock
#define HRPWM_EPWMLOCK_KEY_S      16U
#define HRPWM_EPWMLOCK_KEY_M      0xFFFF0000U  // Key to write to this register
#endif

//###########################################################################
//
// FILE:    hw_i2c.h
//
// TITLE:   Definitions for the I2C registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_I2C_H
#define HW_I2C_H

//*****************************************************************************
//
// The following are defines for the I2C register offsets
//
//*****************************************************************************
#define I2C_O_OAR                 0x0U         // I2C Own address
#define I2C_O_IER                 0x1U         // I2C Interrupt Enable
#define I2C_O_STR                 0x2U         // I2C Status
#define I2C_O_CLKL                0x3U         // I2C Clock low-time divider
#define I2C_O_CLKH                0x4U         // I2C Clock high-time divider
#define I2C_O_CNT                 0x5U         // I2C Data count
#define I2C_O_DRR                 0x6U         // I2C Data receive
#define I2C_O_SAR                 0x7U         // I2C Slave address
#define I2C_O_DXR                 0x8U         // I2C Data Transmit
#define I2C_O_MDR                 0x9U         // I2C Mode
#define I2C_O_ISRC                0xAU         // I2C Interrupt Source
#define I2C_O_EMDR                0xBU         // I2C Extended Mode
#define I2C_O_PSC                 0xCU         // I2C Prescaler
#define I2C_O_FFTX                0x20U        // I2C FIFO Transmit
#define I2C_O_FFRX                0x21U        // I2C FIFO Receive

//*****************************************************************************
//
// The following are defines for the bit fields in the I2COAR register
//
//*****************************************************************************
#define I2C_OAR_OAR_S             0U
#define I2C_OAR_OAR_M             0x3FFU       // I2C Own address

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CIER register
//
//*****************************************************************************
#define I2C_IER_ARBL              0x1U         // Arbitration-lost interrupt
                                               // enable
#define I2C_IER_NACK              0x2U         // No-acknowledgment interrupt
                                               // enable
#define I2C_IER_ARDY              0x4U         // Register-access-ready
                                               // interrupt enable
#define I2C_IER_RRDY              0x8U         // Receive-data-ready interrupt
                                               // enable
#define I2C_IER_XRDY              0x10U        // Transmit-data-ready interrupt
                                               // enable
#define I2C_IER_SCD               0x20U        // Stop condition detected
                                               // interrupt enable
#define I2C_IER_AAS               0x40U        // Addressed as slave interrupt
                                               // enable

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CSTR register
//
//*****************************************************************************
#define I2C_STR_ARBL              0x1U         // Arbitration-lost interrupt
                                               // flag bit
#define I2C_STR_NACK              0x2U         // No-acknowledgment interrupt
                                               // flag bit.
#define I2C_STR_ARDY              0x4U         // Register-access-ready
                                               // interrupt flag bit
#define I2C_STR_RRDY              0x8U         // Receive-data-ready interrupt
                                               // flag bit.
#define I2C_STR_XRDY              0x10U        // Transmit-data-ready interrupt
                                               // flag bit.
#define I2C_STR_SCD               0x20U        // Stop condition detected bit.
#define I2C_STR_BYTESENT          0x40U        // Byte transmit over indication
#define I2C_STR_AD0               0x100U       // Address 0 bits
#define I2C_STR_AAS               0x200U       // Addressed-as-slave bit
#define I2C_STR_XSMT              0x400U       // Transmit shift register empty
                                               // bit.
#define I2C_STR_RSFULL            0x800U       // Receive shift register full
                                               // bit.
#define I2C_STR_BB                0x1000U      // Bus busy bit.
#define I2C_STR_NACKSNT           0x2000U      // NACK sent bit.
#define I2C_STR_SDIR              0x4000U      // Slave direction bit

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CDRR register
//
//*****************************************************************************
#define I2C_DRR_DATA_S            0U
#define I2C_DRR_DATA_M            0xFFU        // Receive data

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CSAR register
//
//*****************************************************************************
#define I2C_SAR_SAR_S             0U
#define I2C_SAR_SAR_M             0x3FFU       // Slave Address

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CDXR register
//
//*****************************************************************************
#define I2C_DXR_DATA_S            0U
#define I2C_DXR_DATA_M            0xFFU        // Transmit data

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CMDR register
//
//*****************************************************************************
#define I2C_MDR_BC_S              0U
#define I2C_MDR_BC_M              0x7U         // Bit count bits.
#define I2C_MDR_FDF               0x8U         // Free Data Format
#define I2C_MDR_STB               0x10U        // START Byte Mode
#define I2C_MDR_IRS               0x20U        // I2C Module Reset
#define I2C_MDR_DLB               0x40U        // Digital Loopback Mode
#define I2C_MDR_RM                0x80U        // Repeat Mode
#define I2C_MDR_XA                0x100U       // Expanded Address Mode
#define I2C_MDR_TRX               0x200U       // Transmitter Mode
#define I2C_MDR_MST               0x400U       // Master Mode
#define I2C_MDR_STP               0x800U       // STOP Condition
#define I2C_MDR_STT               0x2000U      // START condition bit
#define I2C_MDR_FREE              0x4000U      // Debug Action
#define I2C_MDR_NACKMOD           0x8000U      // NACK mode bit

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CISRC register
//
//*****************************************************************************
#define I2C_ISRC_INTCODE_S        0U
#define I2C_ISRC_INTCODE_M        0x7U         // Interrupt code bits.
#define I2C_ISRC_WRITE_ZEROS_S    8U
#define I2C_ISRC_WRITE_ZEROS_M    0xF00U       // Always write all 0s to this
                                               // field

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CEMDR register
//
//*****************************************************************************
#define I2C_EMDR_BC               0x1U         // Backwards compatibility mode
#define I2C_EMDR_FCM              0x2U         // Forward Compatibility for Tx
                                               // behav in Type1

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CPSC register
//
//*****************************************************************************
#define I2C_PSC_IPSC_S            0U
#define I2C_PSC_IPSC_M            0xFFU        // I2C Prescaler Divide Down

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CFFTX register
//
//*****************************************************************************
#define I2C_FFTX_TXFFIL_S         0U
#define I2C_FFTX_TXFFIL_M         0x1FU        // Transmit FIFO Interrupt Level
#define I2C_FFTX_TXFFIENA         0x20U        // Transmit FIFO Interrupt
                                               // Enable
#define I2C_FFTX_TXFFINTCLR       0x40U        // Transmit FIFO Interrupt Flag
                                               // Clear
#define I2C_FFTX_TXFFINT          0x80U        // Transmit FIFO Interrupt Flag
#define I2C_FFTX_TXFFST_S         8U
#define I2C_FFTX_TXFFST_M         0x1F00U      // Transmit FIFO Status
#define I2C_FFTX_TXFFRST          0x2000U      // Transmit FIFO Reset
#define I2C_FFTX_I2CFFEN          0x4000U      // Transmit FIFO Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the I2CFFRX register
//
//*****************************************************************************
#define I2C_FFRX_RXFFIL_S         0U
#define I2C_FFRX_RXFFIL_M         0x1FU        // Receive FIFO Interrupt Level
#define I2C_FFRX_RXFFIENA         0x20U        // Receive FIFO Interrupt Enable
#define I2C_FFRX_RXFFINTCLR       0x40U        // Receive FIFO Interrupt Flag
                                               // Clear
#define I2C_FFRX_RXFFINT          0x80U        // Receive FIFO Interrupt Flag
#define I2C_FFRX_RXFFST_S         8U
#define I2C_FFRX_RXFFST_M         0x1F00U      // Receive FIFO Status
#define I2C_FFRX_RXFFRST          0x2000U      // Receive FIFO Reset
#endif

//###########################################################################
//
// FILE:    hw_inputxbar.h
//
// TITLE:   Definitions for the XBAR registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_INPUTXBAR_H
#define HW_INPUTXBAR_H

//*****************************************************************************
//
// The following are defines for the XBAR register offsets
//
//*****************************************************************************
#define XBAR_O_INPUT1SELECT       0x0U         // INPUT1 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT2SELECT       0x1U         // INPUT2 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT3SELECT       0x2U         // INPUT3 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT4SELECT       0x3U         // INPUT4 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT5SELECT       0x4U         // INPUT5 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT6SELECT       0x5U         // INPUT6 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT7SELECT       0x6U         // INPUT7 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT8SELECT       0x7U         // INPUT8 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT9SELECT       0x8U         // INPUT9 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT10SELECT      0x9U         // INPUT10 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT11SELECT      0xAU         // INPUT11 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT12SELECT      0xBU         // INPUT12 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT13SELECT      0xCU         // INPUT13 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT14SELECT      0xDU         // INPUT14 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT15SELECT      0xEU         // INPUT15 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUT16SELECT      0xFU         // INPUT16 Input Select Register
                                               // (GPIO0 to x)
#define XBAR_O_INPUTSELECTLOCK    0x1EU        // Input Select Lock Register

//*****************************************************************************
//
// The following are defines for the bit fields in the INPUTSELECTLOCK register
//
//*****************************************************************************
#define XBAR_INPUTSELECTLOCK_INPUT1SELECT  0x1U         // Lock bit for INPUT1SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT2SELECT  0x2U         // Lock bit for INPUT2SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT3SELECT  0x4U         // Lock bit for INPUT3SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT4SELECT  0x8U         // Lock bit for INPUT4SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT5SELECT  0x10U        // Lock bit for INPUT5SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT6SELECT  0x20U        // Lock bit for INPUT6SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT7SELECT  0x40U        // Lock bit for INPUT7SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT8SELECT  0x80U        // Lock bit for INPUT8SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT9SELECT  0x100U       // Lock bit for INPUT9SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT10SELECT  0x200U       // Lock bit for INPUT10SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT11SELECT  0x400U       // Lock bit for INPUT11SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT12SELECT  0x800U       // Lock bit for INPUT12SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT13SELECT  0x1000U      // Lock bit for INPUT13SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT14SELECT  0x2000U      // Lock bit for INPUT14SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT15SELECT  0x4000U      // Lock bit for INPUT15SELECT
                                               // Register
#define XBAR_INPUTSELECTLOCK_INPUT16SELECT  0x8000U      // Lock bit for INPUT16SELECT
                                               // Register
#endif

//###########################################################################
//
// FILE:   hw_ints.h
//
// TITLE:  Definitions of interrupt numbers for use with interrupt.c.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
//###########################################################################

#ifndef HW_INTS_H
#define HW_INTS_H

//*****************************************************************************
//
// PIE Interrupt Numbers
//
// 0x00FF = PIE Table Row #
// 0xFF00 = PIE Table Column #
// 0xFFFF0000 = PIE Vector ID
//
//*****************************************************************************

// Lower PIE Group 1
#define INT_ADCA1                   0x00200101U // 1.1 - ADCA Interrupt 1
#define INT_ADCB1                   0x00210102U // 1.2 - ADCB Interrupt 1
#define INT_ADCC1                   0x00220103U // 1.3 - ADCC Interrupt 1
#define INT_XINT1                   0x00230104U // 1.4 - XINT1 Interrupt
#define INT_XINT2                   0x00240105U // 1.5 - XINT2 Interrupt
#define INT_TIMER0                  0x00260107U // 1.7 - Timer 0 Interrupt
#define INT_WAKE                    0x00270108U // 1.8 - Halt Wakeup/Watchdog Interrupt

// Lower PIE Group 2
#define INT_EPWM1_TZ                0x00280201U // 2.1 - ePWM1 Trip Zone Interrupt
#define INT_EPWM2_TZ                0x00290202U // 2.2 - ePWM2 Trip Zone Interrupt
#define INT_EPWM3_TZ                0x002A0203U // 2.3 - ePWM3 Trip Zone Interrupt
#define INT_EPWM4_TZ                0x002B0204U // 2.4 - ePWM4 Trip Zone Interrupt
#define INT_EPWM5_TZ                0x002C0205U // 2.5 - ePWM5 Trip Zone Interrupt
#define INT_EPWM6_TZ                0x002D0206U // 2.6 - ePWM6 Trip Zone Interrupt
#define INT_EPWM7_TZ                0x002E0207U // 2.7 - ePWM7 Trip Zone Interrupt
#define INT_EPWM8_TZ                0x002F0208U // 2.8 - ePWM8 Trip Zone Interrupt

// Lower PIE Group 3
#define INT_EPWM1                   0x00300301U // 3.1 - ePWM1 Interrupt
#define INT_EPWM2                   0x00310302U // 3.2 - ePWM2 Interrupt
#define INT_EPWM3                   0x00320303U // 3.3 - ePWM3 Interrupt
#define INT_EPWM4                   0x00330304U // 3.4 - ePWM4 Interrupt
#define INT_EPWM5                   0x00340305U // 3.5 - ePWM5 Interrupt
#define INT_EPWM6                   0x00350306U // 3.6 - ePWM6 Interrupt
#define INT_EPWM7                   0x00360307U // 3.7 - ePWM7 Interrupt
#define INT_EPWM8                   0x00370308U // 3.8 - ePWM8 Interrupt

// Lower PIE Group 4
#define INT_ECAP1                   0x00380401U // 4.1 - eCAP1 Interrupt
#define INT_ECAP2                   0x00390402U // 4.2 - eCAP2 Interrupt
#define INT_ECAP3                   0x003A0403U // 4.3 - eCAP3 Interrupt
#define INT_ECAP4                   0x003B0404U // 4.4 - eCAP4 Interrupt
#define INT_ECAP5                   0x003C0405U // 4.5 - eCAP5 Interrupt
#define INT_ECAP6                   0x003D0406U // 4.6 - eCAP6 Interrupt
#define INT_ECAP7                   0x003E0407U // 4.7 - eCAP7 Interrupt

// Lower PIE Group 5
#define INT_EQEP1                   0x00400501U // 5.1 - eQEP1 Interrupt
#define INT_EQEP2                   0x00410502U // 5.2 - eQEP2 Interrupt
#define INT_CLB1                    0x00440505U // 5.5 - CLB1 (Reconfigurable Logic) Interrupt
#define INT_CLB2                    0x00450506U // 5.6 - CLB2 (Reconfigurable Logic) Interrupt
#define INT_CLB3                    0x00460507U // 5.7 - CLB3 (Reconfigurable Logic) Interrupt
#define INT_CLB4                    0x00470508U // 5.8 - CLB4 (Reconfigurable Logic) Interrupt

// Lower PIE Group 6
#define INT_SPIA_RX                 0x00480601U // 6.1 - SPIA Receive Interrupt
#define INT_SPIA_TX                 0x00490602U // 6.2 - SPIA Transmit Interrupt
#define INT_SPIB_RX                 0x004A0603U // 6.3 - SPIB Receive Interrupt
#define INT_SPIB_TX                 0x004B0604U // 6.4 - SPIB Transmit Interrupt

// Lower PIE Group 7
#define INT_DMA_CH1                 0x00500701U // 7.1 - DMA Channel 1 Interrupt
#define INT_DMA_CH2                 0x00510702U // 7.2 - DMA Channel 2 Interrupt
#define INT_DMA_CH3                 0x00520703U // 7.3 - DMA Channel 3 Interrupt
#define INT_DMA_CH4                 0x00530704U // 7.4 - DMA Channel 4 Interrupt
#define INT_DMA_CH5                 0x00540705U // 7.5 - DMA Channel 5 Interrupt
#define INT_DMA_CH6                 0x00550706U // 7.6 - DMA Channel 6 Interrupt

// Lower PIE Group 8
#define INT_I2CA                    0x00580801U // 8.1 - I2CA Interrupt 1
#define INT_I2CA_FIFO               0x00590802U // 8.2 - I2CA Interrupt 2

// Lower PIE Group 9
#define INT_SCIA_RX                 0x00600901U // 9.1 - SCIA Receive Interrupt
#define INT_SCIA_TX                 0x00610902U // 9.2 - SCIA Transmit Interrupt
#define INT_SCIB_RX                 0x00620903U // 9.3 - SCIB Receive Interrupt
#define INT_SCIB_TX                 0x00630904U // 9.4 - SCIB Transmit Interrupt
#define INT_CANA0                   0x00640905U // 9.5 - CANA Interrupt 0
#define INT_CANA1                   0x00650906U // 9.6 - CANA Interrupt 1
#define INT_CANB0                   0x00660907U // 9.7 - CANB Interrupt 0
#define INT_CANB1                   0x00670908U // 9.8 - CANB Interrupt 1

// Lower PIE Group 10
#define INT_ADCA_EVT                0x00680A01U // 10.1 - ADCA Event Interrupt
#define INT_ADCA2                   0x00690A02U // 10.2 - ADCA Interrupt 2
#define INT_ADCA3                   0x006A0A03U // 10.3 - ADCA Interrupt 3
#define INT_ADCA4                   0x006B0A04U // 10.4 - ADCA Interrupt 4
#define INT_ADCB_EVT                0x006C0A05U // 10.5 - ADCB Event Interrupt
#define INT_ADCB2                   0x006D0A06U // 10.6 - ADCB Interrupt 2
#define INT_ADCB3                   0x006E0A07U // 10.7 - ADCB Interrupt 3
#define INT_ADCB4                   0x006F0A08U // 10.8 - ADCB Interrupt 4

// Lower PIE Group 11
#define INT_CLA1_1                  0x00700B01U // 11.1 - CLA1 Interrupt 1
#define INT_CLA1_2                  0x00710B02U // 11.2 - CLA1 Interrupt 2
#define INT_CLA1_3                  0x00720B03U // 11.3 - CLA1 Interrupt 3
#define INT_CLA1_4                  0x00730B04U // 11.4 - CLA1 Interrupt 4
#define INT_CLA1_5                  0x00740B05U // 11.5 - CLA1 Interrupt 5
#define INT_CLA1_6                  0x00750B06U // 11.6 - CLA1 Interrupt 6
#define INT_CLA1_7                  0x00760B07U // 11.7 - CLA1 Interrupt 7
#define INT_CLA1_8                  0x00770B08U // 11.8 - CLA1 Interrupt 8

// Lower PIE Group 12
#define INT_XINT3                   0x00780C01U // 12.1 - XINT3 Interrupt
#define INT_XINT4                   0x00790C02U // 12.2 - XINT4 Interrupt
#define INT_XINT5                   0x007A0C03U // 12.3 - XINT5 Interrupt
#define INT_PBIST                   0x007B0C04U // 12.4 - PBIST Interrupt
#define INT_FMC                     0x007C0C05U // 12.5 - Flash Wrapper Operation Done Interrupt
#define INT_FPU_OVERFLOW            0x007E0C07U // 12.7 - FPU Overflow Interrupt
#define INT_FPU_UNDERFLOW           0x007F0C08U // 12.8 - FPU Underflow Interrupt

// Upper PIE Group 4
#define INT_ECAP6_2                 0x009D040EU // 4.14 - eCAP6_2 Interrupt
#define INT_ECAP7_2                 0x009E040FU // 4.15 - eCAP7_2 Interrupt

// Upper PIE Group 5
#define INT_SDFM1                   0x00A00509U // 5.9 - SDFM1 Interrupt
#define INT_SDFM1DR1                0x00A4050DU // 5.13 - SDFM1DR1 Interrupt
#define INT_SDFM1DR2                0x00A5050EU // 5.14 - SDFM1DR2 Interrupt
#define INT_SDFM1DR3                0x00A6050FU // 5.15 - SDFM1DR3 Interrupt
#define INT_SDFM1DR4                0x00A70510U // 5.16 - SDFM1DR4 Interrupt

// Upper PIE Group 7
#define INT_FSITXA_INT1             0x00B2070BU // 7.11 - FSITXA_INT1 Interrupt
#define INT_FSITXA_INT2             0x00B3070CU // 7.12 - FSITXA_INT2 Interrupt
#define INT_FSIRXA_INT1             0x00B4070DU // 7.13 - FSIRXA_INT1 Interrupt
#define INT_FSIRXA_INT2             0x00B5070EU // 7.14 - FSIRXA_INT2 Interrupt
#define INT_CLA1PROMCRC             0x00B6070FU // 7.15 - CLA1PROMCRC Interrupt
#define INT_DCC                     0x00B70710U // 7.16 - DCC Interrupt

// Upper PIE Group 8
#define INT_LINA_0                  0x00B80809U // 8.9 - LINA Interrupt0
#define INT_LINA_1                  0x00B9080AU // 8.10 - LINA Interrupt1
#define INT_PMBUSA                  0x00BC080DU // 8.13 - PMBUSA Interrupt

// Upper PIE Group 10
#define INT_ADCC_EVT                0x00C80A09U // 10.9 - ADCC Event Interrupt
#define INT_ADCC2                   0x00C90A0AU // 10.10 - ADCC Interrupt 2
#define INT_ADCC3                   0x00CA0A0BU // 10.11 - ADCC Interrupt 3
#define INT_ADCC4                   0x00CB0A0CU // 10.12 - ADCC Interrupt 4

// Upper PIE Group 12
#define INT_RAM_CORR_ERR            0x00D90C0AU // 12.10 - RAM Correctable Error Interrupt
#define INT_FLASH_CORR_ERR          0x00DA0C0BU // 12.11 - Flash Correctable Error Interrupt
#define INT_RAM_ACC_VIOL            0x00DB0C0CU // 12.12 - RAM Access Violation Interrupt
#define INT_SYS_PLL_SLIP            0x00DC0C0DU // 12.13 - System PLL Slip Interrupt
#define INT_CLA_OVERFLOW            0x00DE0C0FU // 12.15 - CLA Overflow Interrupt
#define INT_CLA_UNDERFLOW           0x00DF0C10U // 12.16 - CLA Underflow Interrupt

// Other interrupts
#define INT_TIMER1                  0x000D0000U // CPU Timer 1 Interrupt
#define INT_TIMER2                  0x000E0000U // CPU Timer 2 Interrupt
#define INT_DATALOG                 0x000F0000U // Datalogging Interrupt
#define INT_RTOS                    0x00100000U // RTOS Interrupt
#define INT_EMU                     0x00110000U // Emulation Interrupt
#define INT_NMI                     0x00120000U // Non-Maskable Interrupt
#define INT_ILLEGAL                 0x00130000U // Illegal Operation Trap
#define INT_USER1                   0x00140000U // User Defined Trap 1
#define INT_USER2                   0x00150000U // User Defined Trap 2
#define INT_USER3                   0x00160000U // User Defined Trap 3
#define INT_USER4                   0x00170000U // User Defined Trap 4
#define INT_USER5                   0x00180000U // User Defined Trap 5
#define INT_USER6                   0x00190000U // User Defined Trap 6
#define INT_USER7                   0x001A0000U // User Defined Trap 7
#define INT_USER8                   0x001B0000U // User Defined Trap 8
#define INT_USER9                   0x001C0000U // User Defined Trap 9
#define INT_USER10                  0x001D0000U // User Defined Trap 10
#define INT_USER11                  0x001E0000U // User Defined Trap 11
#define INT_USER12                  0x001F0000U // User Defined Trap 12

#endif // HW_INTS_H

//###########################################################################
//
// FILE:    hw_lin.h
//
// TITLE:   Definitions for the LIN registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_LIN_H
#define HW_LIN_H

//*****************************************************************************
//
// The following are defines for the LIN register offsets
//
//*****************************************************************************
#define LIN_O_SCIGCR0             0x0U         // Global Control Register 0
#define LIN_O_SCIGCR1             0x4U         // Global Control Register 1
#define LIN_O_SCIGCR2             0x8U         // Global Control Register 2
#define LIN_O_SCISETINT           0xCU         // Interrupt Enable Register
#define LIN_O_SCICLEARINT         0x10U        // Interrupt Disable Register
#define LIN_O_SCISETINTLVL        0x14U        // Set Interrupt Level Register
#define LIN_O_SCICLEARINTLVL      0x18U        // Clear Interrupt Level
                                               // Register
#define LIN_O_SCIFLR              0x1CU        // Flag Register
#define LIN_O_SCIINTVECT0         0x20U        // Interrupt Vector Offset
                                               // Register 0
#define LIN_O_SCIINTVECT1         0x24U        // Interrupt Vector Offset
                                               // Register 1
#define LIN_O_SCIFORMAT           0x28U        // Length Control Register
#define LIN_O_BRSR                0x2CU        // Baud Rate Selection Register
#define LIN_O_SCIED               0x30U        // Emulation buffer Register
#define LIN_O_SCIRD               0x34U        // Receiver data buffer Register
#define LIN_O_SCITD               0x38U        // Transmit data buffer Register
#define LIN_O_SCIPIO0             0x3CU        // Pin control Register 0
#define LIN_O_SCIPIO2             0x44U        // Pin control Register 2
#define LIN_O_COMP                0x60U        // Compare register
#define LIN_O_RD0                 0x64U        // Receive data register 0
#define LIN_O_RD1                 0x68U        // Receive data register 1
#define LIN_O_MASK                0x6CU        // Acceptance mask register
#define LIN_O_ID                  0x70U        // LIN ID Register
#define LIN_O_TD0                 0x74U        // Transmit Data Register 0
#define LIN_O_TD1                 0x78U        // Transmit Data Register 1
#define LIN_O_MBRSR               0x7CU        // Maximum Baud Rate Selection
                                               // Register
#define LIN_O_IODFTCTRL           0x90U        // IODFT for LIN
#define LIN_O_GLB_INT_EN          0xE0U        // LIN Global Interrupt Enable
                                               // Register
#define LIN_O_GLB_INT_FLG         0xE4U        // LIN Global Interrupt Flag
                                               // Register
#define LIN_O_GLB_INT_CLR         0xE8U        // LIN Global Interrupt Clear
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIGCR0 register
//
//*****************************************************************************
#define LIN_SCIGCR0_RESET         0x1U         // LIN Module reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIGCR1 register
//
//*****************************************************************************
#define LIN_SCIGCR1_COMMMODE      0x1U         // SCI/LIN communications mode
                                               // bit
#define LIN_SCIGCR1_TIMINGMODE    0x2U         // SCI timing mode bit. Should
                                               // be set to 1 for SCI mode.
#define LIN_SCIGCR1_PARITYENA     0x4U         // Parity enable
#define LIN_SCIGCR1_PARITY        0x8U         // SCI parity odd/even selection
#define LIN_SCIGCR1_STOP          0x10U        // SCI number of stop bits
#define LIN_SCIGCR1_CLK_MASTER    0x20U        // LIN Master/Slave selection
                                               // and SCI clock enable
#define LIN_SCIGCR1_LINMODE       0x40U        // LIN Mode enable/disable
#define LIN_SCIGCR1_SWNRST        0x80U        // Software reset
#define LIN_SCIGCR1_SLEEP         0x100U       // SCI sleep (SCI compatibility
                                               // mode)
#define LIN_SCIGCR1_ADAPT         0x200U       // Automatic baudrate adjustment
                                               // control(LIN mode)
#define LIN_SCIGCR1_MBUFMODE      0x400U       // Multi-buffer mode
#define LIN_SCIGCR1_CTYPE         0x800U       // Checksum type (LIN mode)
#define LIN_SCIGCR1_HGENCTRL      0x1000U      // Mask filtering comparison
                                               // control (LIN mode)
#define LIN_SCIGCR1_STOPEXTFRAME  0x2000U      // Stop extended frame
                                               // communication (LIN mode)
#define LIN_SCIGCR1_LOOPBACK      0x10000U     // Digital loopback mode
#define LIN_SCIGCR1_CONT          0x20000U     // Continue on suspend
#define LIN_SCIGCR1_RXENA         0x1000000U   // Receive enable
#define LIN_SCIGCR1_TXENA         0x2000000U   // Transmit enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIGCR2 register
//
//*****************************************************************************
#define LIN_SCIGCR2_POWERDOWN     0x1U         // Low-power mode PowerDown bit
#define LIN_SCIGCR2_GENWU         0x100U       // Generate Wakeup
#define LIN_SCIGCR2_SC            0x10000U     // Send Checksum (LIN mode)
#define LIN_SCIGCR2_CC            0x20000U     // Compare Checksum (LIN mode)

//*****************************************************************************
//
// The following are defines for the bit fields in the SCISETINT register
//
//*****************************************************************************
#define LIN_SCISETINT_SETBRKDTINT  0x1U         // Set Break-detect Interrupt
                                               // (SCI compatible mode)
#define LIN_SCISETINT_SETWAKEUPINT  0x2U         // Set Wake-up Interrupt
#define LIN_SCISETINT_SETTIMEOUTINT  0x10U        // Set Timeout Interrupt (LIN
                                               // only)
#define LIN_SCISETINT_SETTOAWUSINT  0x40U        // Set Timeout After Wakeup
                                               // Signal Interrupt (LIN only)
#define LIN_SCISETINT_SETTOA3WUSINT  0x80U        // Set Timeout After 3 Wakeup
                                               // Signals Interrupt (LIN only)
#define LIN_SCISETINT_SETTXINT    0x100U       // Set Transmitter Interrupt
#define LIN_SCISETINT_SETRXINT    0x200U       // Set Receiver Interrupt
#define LIN_SCISETINT_SETIDINT    0x2000U      // Set Identifier Interrupt (LIN
                                               // only)
#define LIN_SCISETINT_SET_TX_DMA  0x10000U     // Set transmit DMA
#define LIN_SCISETINT_SET_RX_DMA  0x20000U     // Set receiver DMA
#define LIN_SCISETINT_SETPEINT    0x1000000U   // Set Parity Interrupt
#define LIN_SCISETINT_SETOEINT    0x2000000U   // Set Overrun-Error Interrupt
#define LIN_SCISETINT_SETFEINT    0x4000000U   // Set Framing-Error Interrupt
#define LIN_SCISETINT_SETNREINT   0x8000000U   // Set No-Response-Error
                                               // Interrupt (LIN only)
#define LIN_SCISETINT_SETISFEINT  0x10000000U  // Set
                                               // Inconsistent-Sync-Field-Error Interrupt (LIN only)
#define LIN_SCISETINT_SETCEINT    0x20000000U  // Set Checksum-error Interrupt
                                               // (LIN only)
#define LIN_SCISETINT_SETPBEINT   0x40000000U  // Set Physical Bus Error
                                               // Interrupt (LIN only)
#define LIN_SCISETINT_SETBEINT    0x80000000U  // Set Bit Error Interrupt (LIN
                                               // only)

//*****************************************************************************
//
// The following are defines for the bit fields in the SCICLEARINT register
//
//*****************************************************************************
#define LIN_SCICLEARINT_CLRBRKDTINT  0x1U         // Clear Break-detect Interrupt
                                               // (SCI compatible mode
#define LIN_SCICLEARINT_CLRWAKEUPINT  0x2U         // Clear Wake-up Interrupt
#define LIN_SCICLEARINT_CLRTIMEOUTINT  0x10U        // Clear Timeout Interrupt (LIN
                                               // only)
#define LIN_SCICLEARINT_CLRTOAWUSINT  0x40U        // Clear Timeout After Wakeup
                                               // Signal Interrupt (LIN only)
#define LIN_SCICLEARINT_CLRTOA3WUSINT  0x80U        // Clear Timeout After 3 Wakeup
                                               // Signals Interrupt (LIN only)
#define LIN_SCICLEARINT_CLRTXINT  0x100U       // Clear Transmitter Interrupt
#define LIN_SCICLEARINT_CLRRXINT  0x200U       // Clear Receiver Interrupt
#define LIN_SCICLEARINT_CLRIDINT  0x2000U      // Clear Identifier Interrupt
                                               // (LIN only)
#define LIN_SCICLEARINT_CLRTXDMA  0x10000U     // Clear transmit DMA
#define LIN_SCICLEARINT_SETRXDMA  0x20000U     // Clear receiver DMA
#define LIN_SCICLEARINT_CLRPEINT  0x1000000U   // Clear Parity Interrupt
#define LIN_SCICLEARINT_CLROEINT  0x2000000U   // Clear Overrun-Error Interrupt
#define LIN_SCICLEARINT_CLRFEINT  0x4000000U   // Clear Framing-Error Interrupt
#define LIN_SCICLEARINT_CLRNREINT  0x8000000U   // Clear No-Response-Error
                                               // Interrupt (LIN only)
#define LIN_SCICLEARINT_CLRISFEINT  0x10000000U  // Clear
                                               // Inconsistent-Sync-Field-Error Interrupt (LIN only)
#define LIN_SCICLEARINT_CLRCEINT  0x20000000U  // Clear Checksum-error
                                               // Interrupt (LIN only)
#define LIN_SCICLEARINT_CLRPBEINT  0x40000000U  // Clear Physical Bus Error
                                               // Interrupt (LIN only)
#define LIN_SCICLEARINT_CLRBEINT  0x80000000U  // Clear Bit Error Interrupt
                                               // (LIN only)

//*****************************************************************************
//
// The following are defines for the bit fields in the SCISETINTLVL register
//
//*****************************************************************************
#define LIN_SCISETINTLVL_SETBRKDTINTLVL  0x1U         // Set Break-detect Interrupt
                                               // Level (SCI compatible mode)
#define LIN_SCISETINTLVL_SETWAKEUPINTLVL  0x2U         // Set Wake-up Interrupt Level
#define LIN_SCISETINTLVL_SETTIMEOUTINTLVL  0x10U        // Set Timeout Interrupt Level
                                               // (LIN only)
#define LIN_SCISETINTLVL_SETTOAWUSINTLVL  0x40U        // Set Timeout After Wakeup
                                               // Signal Interrupt Level (LIN only)
#define LIN_SCISETINTLVL_SETTOA3WUSINTLVL  0x80U        // Set Timeout After 3 Wakeup
                                               // Signals Interrupt Level
#define LIN_SCISETINTLVL_SETTXINTLVL  0x100U       // Set Transmitter Interrupt
                                               // Level
#define LIN_SCISETINTLVL_SETRXINTOVO  0x200U       // Receiver Interrupt Enable
                                               // Level
#define LIN_SCISETINTLVL_SETIDINTLVL  0x2000U      // Set Identifier Interrupt
                                               // Level (LIN only)
#define LIN_SCISETINTLVL_SETPEINTLVL  0x1000000U   // Set Parity Interrupt Level
#define LIN_SCISETINTLVL_SETOEINTLVL  0x2000000U   // Set Overrun-Error Interrupt
                                               // Level
#define LIN_SCISETINTLVL_SETFEINTLVL  0x4000000U   // Set Framing-Error Interrupt
                                               // Level
#define LIN_SCISETINTLVL_SETNREINTLVL  0x8000000U   // Set No-Response-Error
                                               // Interrupt Level (LIN only)
#define LIN_SCISETINTLVL_SETISFEINTLVL  0x10000000U  // Set
                                               // Inconsistent-Sync-Field-Error Interrupt Level
#define LIN_SCISETINTLVL_SETCEINTLVL  0x20000000U  // Set Checksum-error Interrupt
                                               // Level (LIN only)
#define LIN_SCISETINTLVL_SETPBEINTLVL  0x40000000U  // Set Physical Bus Error
                                               // Interrupt Level (LIN only)
#define LIN_SCISETINTLVL_SETBEINTLVL  0x80000000U  // Set Bit Error Interrupt Level
                                               // (LIN only)

//*****************************************************************************
//
// The following are defines for the bit fields in the SCICLEARINTLVL register
//
//*****************************************************************************
#define LIN_SCICLEARINTLVL_CLRBRKDTINTLVL  0x1U         // Clear Break-detect Interrupt
                                               // Level (SCI compatible mode)
#define LIN_SCICLEARINTLVL_CLRWAKEUPINTLVL  0x2U         // Clear Wake-up Interrupt Level
#define LIN_SCICLEARINTLVL_CLRTIMEOUTINTLVL  0x10U        // Clear Timeout Interrupt Level
                                               // (LIN only)
#define LIN_SCICLEARINTLVL_CLRTOAWUSINTLVL  0x40U        // Clear Timeout After Wakeup
                                               // Signal Interrupt Level (LIN
                                               // only)
#define LIN_SCICLEARINTLVL_CLRTOA3WUSINTLVL  0x80U        // Clear Timeout After 3 Wakeup
                                               // Signals
#define LIN_SCICLEARINTLVL_CLRTXINTLVL  0x100U       // Clear Transmitter Interrupt
                                               // Level
#define LIN_SCICLEARINTLVL_CLRRXINTLVL  0x200U       // Clear Receiver interrupt
                                               // Level.
#define LIN_SCICLEARINTLVL_CLRIDINTLVL  0x2000U      // Clear Identifier Interrupt
                                               // Level (LIN only)
#define LIN_SCICLEARINTLVL_CLRPEINTLVL  0x1000000U   // Clear Parity Interrupt Level
#define LIN_SCICLEARINTLVL_CLROEINTLVL  0x2000000U   // Clear Overrun-Error Interrupt
                                               // Level
#define LIN_SCICLEARINTLVL_CLRFEINTLVL  0x4000000U   // Clear Framing-Error Interrupt
                                               // Level
#define LIN_SCICLEARINTLVL_CLRNREINTLVL  0x8000000U   // Clear No-Response-Error
                                               // Interrupt Level (LIN only)
#define LIN_SCICLEARINTLVL_CLRISFEINTLVL  0x10000000U  // Clear
                                               // Inconsistent-Sync-Field-Error
#define LIN_SCICLEARINTLVL_CLRCEINTLVL  0x20000000U  // Clear Checksum-error
                                               // Interrupt Level (LIN only)
#define LIN_SCICLEARINTLVL_CLRPBEINTLVL  0x40000000U  // Clear Physical Bus Error
                                               // Interrupt Level (LIN only)
#define LIN_SCICLEARINTLVL_CLRBEINTLVL  0x80000000U  // Clear Bit Error Interrupt
                                               // Level (LIN only)

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIFLR register
//
//*****************************************************************************
#define LIN_SCIFLR_BRKDT          0x1U         // Break-detect Flag (SCI
                                               // compatible mode)
#define LIN_SCIFLR_WAKEUP         0x2U         // Wake-up Flag
#define LIN_SCIFLR_IDLE           0x4U         // SCI receiver in idle state
                                               // (SCI compatible mode)
#define LIN_SCIFLR_BUSY           0x8U         // Busy Flag
#define LIN_SCIFLR_TIMEOUT        0x10U        // LIN Bus IDLE timeout Flag
                                               // (LIN only)
#define LIN_SCIFLR_TOAWUS         0x40U        // Timeout After Wakeup Signal
                                               // Flag (LIN only)
#define LIN_SCIFLR_TOA3WUS        0x80U        // Timeout After 3 Wakeup
                                               // Signals Flag (LIN only)
#define LIN_SCIFLR_TXRDY          0x100U       // Transmitter Buffer Ready Flag
#define LIN_SCIFLR_RXRDY          0x200U       // Receiver Buffer Ready Flag
#define LIN_SCIFLR_TXWAKE         0x400U       // SCI Transmitter Wakeup Method
                                               // Select
#define LIN_SCIFLR_TXEMPTY        0x800U       // Transmitter Empty Flag
#define LIN_SCIFLR_RXWAKE         0x1000U      // Receiver Wakeup Detect Flag
#define LIN_SCIFLR_IDTXFLAG       0x2000U      // Identifier On Transmit Flag
                                               // (LIN only)
#define LIN_SCIFLR_IDRXFLAG       0x4000U      // Identifier on Receive Flag
#define LIN_SCIFLR_PE             0x1000000U   // Parity Error Flag
#define LIN_SCIFLR_OE             0x2000000U   // Overrun Error Flag
#define LIN_SCIFLR_FE             0x4000000U   // Framing Error Flag
#define LIN_SCIFLR_NRE            0x8000000U   // No-Response Error Flag (LIN
                                               // only)
#define LIN_SCIFLR_ISFE           0x10000000U  // Inconsistent Sync Field Error
                                               // Flag (LIN only)
#define LIN_SCIFLR_CE             0x20000000U  // Checksum Error Flag (LIN
                                               // only)
#define LIN_SCIFLR_PBE            0x40000000U  // Physical Bus Error Flag (LIN
                                               // only)
#define LIN_SCIFLR_BE             0x80000000U  // Bit Error Flag (LIN only)

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIINTVECT0 register
//
//*****************************************************************************
#define LIN_SCIINTVECT0_INTVECT0_S  0U
#define LIN_SCIINTVECT0_INTVECT0_M  0x1FU        // LIN Module reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIINTVECT1 register
//
//*****************************************************************************
#define LIN_SCIINTVECT1_INTVECT1_S  0U
#define LIN_SCIINTVECT1_INTVECT1_M  0x1FU        // LIN Module reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIFORMAT register
//
//*****************************************************************************
#define LIN_SCIFORMAT_CHAR_S      0U
#define LIN_SCIFORMAT_CHAR_M      0x1FU        // Character Length Control Bits
#define LIN_SCIFORMAT_LENGTH_S    16U
#define LIN_SCIFORMAT_LENGTH_M    0x70000U     // Frame Length Control Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the BRSR register
//
//*****************************************************************************
#define LIN_BRSR_SCI_LIN_PSL_S    0U
#define LIN_BRSR_SCI_LIN_PSL_M    0xFFFFU      // 24-Bit Integer Prescaler
                                               // Select (Low Bits)
#define LIN_BRSR_SCI_LIN_PSH_S    16U
#define LIN_BRSR_SCI_LIN_PSH_M    0xFF0000U    // 24-Bit Integer Prescaler
                                               // Select (High Bits)
#define LIN_BRSR_M_S              24U
#define LIN_BRSR_M_M              0xF000000U   // M 4-bit Fractional Divider
                                               // selection
#define LIN_BRSR_U_S              28U
#define LIN_BRSR_U_M              0x70000000U  // U Superfractional divider
                                               // Selection

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIED register
//
//*****************************************************************************
#define LIN_SCIED_ED_S            0U
#define LIN_SCIED_ED_M            0xFFU        // Receiver Emulation Data.

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIRD register
//
//*****************************************************************************
#define LIN_SCIRD_RD_S            0U
#define LIN_SCIRD_RD_M            0xFFU        // Received Data.

//*****************************************************************************
//
// The following are defines for the bit fields in the SCITD register
//
//*****************************************************************************
#define LIN_SCITD_TD_S            0U
#define LIN_SCITD_TD_M            0xFFU        // Transmit data

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIPIO0 register
//
//*****************************************************************************
#define LIN_SCIPIO0_RXFUNC        0x2U         // LINRX pin function
#define LIN_SCIPIO0_TXFUNC        0x4U         // LINTX pin function

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIPIO2 register
//
//*****************************************************************************
#define LIN_SCIPIO2_RXIN          0x2U         // SCIRX pin value
#define LIN_SCIPIO2_TXIN          0x4U         // SCITX pin value

//*****************************************************************************
//
// The following are defines for the bit fields in the LINCOMP register
//
//*****************************************************************************
#define LIN_COMP_SBREAK_S         0U
#define LIN_COMP_SBREAK_M         0x7U         // Sync Break Extend
#define LIN_COMP_SDEL_S           8U
#define LIN_COMP_SDEL_M           0x300U       // Sync Delimiter Compare

//*****************************************************************************
//
// The following are defines for the bit fields in the LINRD0 register
//
//*****************************************************************************
#define LIN_RD0_RD3_S             0U
#define LIN_RD0_RD3_M             0xFFU        // Receive Buffer 3
#define LIN_RD0_RD2_S             8U
#define LIN_RD0_RD2_M             0xFF00U      // Receive Buffer 2
#define LIN_RD0_RD1_S             16U
#define LIN_RD0_RD1_M             0xFF0000U    // Receive Buffer 1
#define LIN_RD0_RD0_S             24U
#define LIN_RD0_RD0_M             0xFF000000U  // Receive Buffer 0

//*****************************************************************************
//
// The following are defines for the bit fields in the LINRD1 register
//
//*****************************************************************************
#define LIN_RD1_RD7_S             0U
#define LIN_RD1_RD7_M             0xFFU        // Receive Buffer 3
#define LIN_RD1_RD6_S             8U
#define LIN_RD1_RD6_M             0xFF00U      // Receive Buffer 2
#define LIN_RD1_RD5_S             16U
#define LIN_RD1_RD5_M             0xFF0000U    // Receive Buffer 1
#define LIN_RD1_RD4_S             24U
#define LIN_RD1_RD4_M             0xFF000000U  // Receive Buffer 0

//*****************************************************************************
//
// The following are defines for the bit fields in the LINMASK register
//
//*****************************************************************************
#define LIN_MASK_TXIDMASK_S       0U
#define LIN_MASK_TXIDMASK_M       0xFFU        // TX ID Mask bits (LIN only)
#define LIN_MASK_RXIDMASK_S       16U
#define LIN_MASK_RXIDMASK_M       0xFF0000U    // RX ID Mask bits (LIN only)

//*****************************************************************************
//
// The following are defines for the bit fields in the LINID register
//
//*****************************************************************************
#define LIN_ID_IDBYTE_S           0U
#define LIN_ID_IDBYTE_M           0xFFU        // LIN message ID (LIN only)
#define LIN_ID_IDSLAVETASKBYTE_S  8U
#define LIN_ID_IDSLAVETASKBYTE_M  0xFF00U      // ID  Slave Task byte (LIN
                                               // only)
#define LIN_ID_RECEIVEDID_S       16U
#define LIN_ID_RECEIVEDID_M       0xFF0000U    // Current Message ID (LIN only)

//*****************************************************************************
//
// The following are defines for the bit fields in the LINTD0 register
//
//*****************************************************************************
#define LIN_TD0_TD3_S             0U
#define LIN_TD0_TD3_M             0xFFU        // TRANSMIT Buffer 3
#define LIN_TD0_TD2_S             8U
#define LIN_TD0_TD2_M             0xFF00U      // TRANSMIT Buffer 2
#define LIN_TD0_TD1_S             16U
#define LIN_TD0_TD1_M             0xFF0000U    // TRANSMIT Buffer 1
#define LIN_TD0_TD0_S             24U
#define LIN_TD0_TD0_M             0xFF000000U  // TRANSMIT Buffer 0

//*****************************************************************************
//
// The following are defines for the bit fields in the LINTD1 register
//
//*****************************************************************************
#define LIN_TD1_TD7_S             0U
#define LIN_TD1_TD7_M             0xFFU        // TRANSMIT Buffer 7
#define LIN_TD1_TD6_S             8U
#define LIN_TD1_TD6_M             0xFF00U      // TRANSMIT Buffer 6
#define LIN_TD1_TD5_S             16U
#define LIN_TD1_TD5_M             0xFF0000U    // TRANSMIT Buffer 5
#define LIN_TD1_TD4_S             24U
#define LIN_TD1_TD4_M             0xFF000000U  // TRANSMIT Buffer 4

//*****************************************************************************
//
// The following are defines for the bit fields in the MBRSR register
//
//*****************************************************************************
#define LIN_MBRSR_MBR_S           0U
#define LIN_MBRSR_MBR_M           0x1FFFU      // Received Data.

//*****************************************************************************
//
// The following are defines for the bit fields in the IODFTCTRL register
//
//*****************************************************************************
#define LIN_IODFTCTRL_RXPENA      0x1U         // Analog Loopback Via Receive
                                               // Pin Enable
#define LIN_IODFTCTRL_LPBENA      0x2U         // Module Loopback Enable
#define LIN_IODFTCTRL_IODFTENA_S  8U
#define LIN_IODFTCTRL_IODFTENA_M  0xF00U       // IO DFT Enable Key
#define LIN_IODFTCTRL_TXSHIFT_S   16U
#define LIN_IODFTCTRL_TXSHIFT_M   0x70000U     // Transmit Delay Shift
#define LIN_IODFTCTRL_PINSAMPLEMASK_S  19U
#define LIN_IODFTCTRL_PINSAMPLEMASK_M  0x180000U    // TX Pin Sample Mask
#define LIN_IODFTCTRL_BRKDTERRENA  0x1000000U   // Break Detect Error Enable
                                               // (SCI compatibility mode)
#define LIN_IODFTCTRL_PERRENA     0x2000000U   // Parity Error Enable (SCI
                                               // compatibility mode)
#define LIN_IODFTCTRL_FERRENA     0x4000000U   // Frame Error Enable (SCI
                                               // compatibility mode)
#define LIN_IODFTCTRL_ISFERRENA   0x10000000U  // Inconsistent Sync Field Error
                                               // Enable (LIN mode)
#define LIN_IODFTCTRL_CERRENA     0x20000000U  // Checksum Error Enable(LIN
                                               // mode)
#define LIN_IODFTCTRL_PBERRENA    0x40000000U  // Physical Bus Error Enable
                                               // (LIN mode)
#define LIN_IODFTCTRL_BERRENA     0x80000000U  // Bit Error Enable (LIN mode)

//*****************************************************************************
//
// The following are defines for the bit fields in the LIN_GLB_INT_EN register
//
//*****************************************************************************
#define LIN_GLB_INT_EN_GLBINT0_EN  0x1U         // Global Interrupt Enable for 
                                               // LIN INT0
#define LIN_GLB_INT_EN_GLBINT1_EN  0x2U         // Global Interrupt Enable for 
                                               // LIN INT1

//*****************************************************************************
//
// The following are defines for the bit fields in the LIN_GLB_INT_FLG register
//
//*****************************************************************************
#define LIN_GLB_INT_FLG_INT0_FLG  0x1U         // Global Interrupt Flag for LIN
                                               // INT0
#define LIN_GLB_INT_FLG_INT1_FLG  0x2U         // Global Interrupt Flag for LIN
                                               // INT1

//*****************************************************************************
//
// The following are defines for the bit fields in the LIN_GLB_INT_CLR register
//
//*****************************************************************************
#define LIN_GLB_INT_CLR_INT0_FLG_CLR  0x1U         // Global Interrupt flag clear
                                               // for LIN INT0
#define LIN_GLB_INT_CLR_INT1_FLG_CLR  0x2U         // Global Interrupt flag  clear
                                               // for LIN INT1
#endif

//###########################################################################
//
// FILE:    hw_memcfg.h
//
// TITLE:   Definitions for the MEMCFG registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_MEMCFG_H
#define HW_MEMCFG_H

//*****************************************************************************
//
// The following are defines for the MEMCFG register offsets
//
//*****************************************************************************
#define MEMCFG_O_DXLOCK           0x0U         // Dedicated RAM Config Lock
                                               // Register
#define MEMCFG_O_DXCOMMIT         0x2U         // Dedicated RAM Config Lock
                                               // Commit Register
#define MEMCFG_O_DXTEST           0x10U        // Dedicated RAM TEST Register
#define MEMCFG_O_DXINIT           0x12U        // Dedicated RAM Init Register
#define MEMCFG_O_DXINITDONE       0x14U        // Dedicated RAM InitDone Status
                                               // Register
#define MEMCFG_O_LSXLOCK          0x20U        // Local Shared RAM Config Lock
                                               // Register
#define MEMCFG_O_LSXCOMMIT        0x22U        // Local Shared RAM Config Lock
                                               // Commit Register
#define MEMCFG_O_LSXMSEL          0x24U        // Local Shared RAM Master Sel
                                               // Register
#define MEMCFG_O_LSXCLAPGM        0x26U        // Local Shared RAM Prog/Exe
                                               // control Register
#define MEMCFG_O_LSXACCPROT0      0x28U        // Local Shared RAM Config
                                               // Register 0
#define MEMCFG_O_LSXACCPROT1      0x2AU        // Local Shared RAM Config
                                               // Register 1
#define MEMCFG_O_LSXTEST          0x30U        // Local Shared RAM TEST
                                               // Register
#define MEMCFG_O_LSXINIT          0x32U        // Local Shared RAM Init
                                               // Register
#define MEMCFG_O_LSXINITDONE      0x34U        // Local Shared RAM InitDone
                                               // Status Register
#define MEMCFG_O_GSXLOCK          0x40U        // Global Shared RAM Config Lock
                                               // Register
#define MEMCFG_O_GSXCOMMIT        0x42U        // Global Shared RAM Config Lock
                                               // Commit Register
#define MEMCFG_O_GSXACCPROT0      0x48U        // Global Shared RAM Config
                                               // Register 0
#define MEMCFG_O_GSXTEST          0x50U        // Global Shared RAM TEST
                                               // Register
#define MEMCFG_O_GSXINIT          0x52U        // Global Shared RAM Init
                                               // Register
#define MEMCFG_O_GSXINITDONE      0x54U        // Global Shared RAM InitDone
                                               // Status Register
#define MEMCFG_O_MSGXLOCK         0x60U        // Message RAM Config Lock
                                               // Register
#define MEMCFG_O_MSGXCOMMIT       0x62U        // Message RAM Config Lock
                                               // Commit Register
#define MEMCFG_O_MSGXTEST         0x70U        // Message RAM TEST Register
#define MEMCFG_O_MSGXINIT         0x72U        // Message RAM Init Register
#define MEMCFG_O_MSGXINITDONE     0x74U        // Message RAM InitDone Status
                                               // Register
#define MEMCFG_O_NMAVFLG          0x0U         // Non-Master Access Violation
                                               // Flag Register
#define MEMCFG_O_NMAVSET          0x2U         // Non-Master Access Violation
                                               // Flag Set Register
#define MEMCFG_O_NMAVCLR          0x4U         // Non-Master Access Violation
                                               // Flag Clear Register
#define MEMCFG_O_NMAVINTEN        0x6U         // Non-Master Access Violation
                                               // Interrupt Enable Register
#define MEMCFG_O_NMCPURDAVADDR    0x8U         // Non-Master CPU Read Access
                                               // Violation Address
#define MEMCFG_O_NMCPUWRAVADDR    0xAU         // Non-Master CPU Write Access
                                               // Violation Address
#define MEMCFG_O_NMCPUFAVADDR     0xCU         // Non-Master CPU Fetch Access
                                               // Violation Address
#define MEMCFG_O_NMCLA1RDAVADDR   0x10U        // Non-Master CLA1 Read Access
                                               // Violation Address
#define MEMCFG_O_NMCLA1WRAVADDR   0x12U        // Non-Master CLA1 Write Access
                                               // Violation Address
#define MEMCFG_O_NMCLA1FAVADDR    0x14U        // Non-Master CLA1 Fetch Access
                                               // Violation Address
#define MEMCFG_O_MAVFLG           0x20U        // Master Access Violation Flag
                                               // Register
#define MEMCFG_O_MAVSET           0x22U        // Master Access Violation Flag
                                               // Set Register
#define MEMCFG_O_MAVCLR           0x24U        // Master Access Violation Flag
                                               // Clear Register
#define MEMCFG_O_MAVINTEN         0x26U        // Master Access Violation
                                               // Interrupt Enable Register
#define MEMCFG_O_MCPUFAVADDR      0x28U        // Master CPU Fetch Access
                                               // Violation Address
#define MEMCFG_O_MCPUWRAVADDR     0x2AU        // Master CPU Write Access
                                               // Violation Address
#define MEMCFG_O_MDMAWRAVADDR     0x2CU        // Master  DMA Write Access
                                               // Violation Address
#define MEMCFG_O_UCERRFLG         0x0U         // Uncorrectable Error Flag
                                               // Register
#define MEMCFG_O_UCERRSET         0x2U         // Uncorrectable Error Flag Set
                                               // Register
#define MEMCFG_O_UCERRCLR         0x4U         // Uncorrectable Error Flag
                                               // Clear Register
#define MEMCFG_O_UCCPUREADDR      0x6U         // Uncorrectable CPU Read Error
                                               // Address
#define MEMCFG_O_UCDMAREADDR      0x8U         // Uncorrectable DMA Read Error
                                               // Address
#define MEMCFG_O_UCCLA1READDR     0xAU         // Uncorrectable CLA1 Read Error
                                               // Address
#define MEMCFG_O_CERRFLG          0x20U        // Correctable Error Flag
                                               // Register
#define MEMCFG_O_CERRSET          0x22U        // Correctable Error Flag Set
                                               // Register
#define MEMCFG_O_CERRCLR          0x24U        // Correctable Error Flag Clear
                                               // Register
#define MEMCFG_O_CCPUREADDR       0x26U        // Correctable CPU Read Error
                                               // Address
#define MEMCFG_O_CERRCNT          0x2EU        // Correctable Error Count
                                               // Register
#define MEMCFG_O_CERRTHRES        0x30U        // Correctable Error Threshold
                                               // Value Register
#define MEMCFG_O_CEINTFLG         0x32U        // Correctable Error Interrupt
                                               // Flag Status Register
#define MEMCFG_O_CEINTCLR         0x34U        // Correctable Error Interrupt
                                               // Flag Clear Register
#define MEMCFG_O_CEINTSET         0x36U        // Correctable Error Interrupt
                                               // Flag Set Register
#define MEMCFG_O_CEINTEN          0x38U        // Correctable Error Interrupt
                                               // Enable Register
#define MEMCFG_O_ROMWAITSTATE     0x0U         // ROM Wait State Configuration
                                               // Register
#define MEMCFG_O_ROMPREFETCH      0x0U         // ROM Prefetch Configuration
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the DXLOCK register
//
//*****************************************************************************
#define MEMCFG_DXLOCK_LOCK_M0     0x1U         // M0 RAM Lock bits
#define MEMCFG_DXLOCK_LOCK_M1     0x2U         // M1 RAM Lock bits

//*****************************************************************************
//
// The following are defines for the bit fields in the DXCOMMIT register
//
//*****************************************************************************
#define MEMCFG_DXCOMMIT_COMMIT_M0  0x1U         // M0 RAM Permanent Lock bits
#define MEMCFG_DXCOMMIT_COMMIT_M1  0x2U         // M1 RAM Permanent Lock bits

//*****************************************************************************
//
// The following are defines for the bit fields in the DXTEST register
//
//*****************************************************************************
#define MEMCFG_DXTEST_TEST_M0_S   0U
#define MEMCFG_DXTEST_TEST_M0_M   0x3U         // Selects the different modes
                                               // for M0 RAM
#define MEMCFG_DXTEST_TEST_M1_S   2U
#define MEMCFG_DXTEST_TEST_M1_M   0xCU         // Selects the different modes
                                               // for M1 RAM

//*****************************************************************************
//
// The following are defines for the bit fields in the DXINIT register
//
//*****************************************************************************
#define MEMCFG_DXINIT_INIT_M0     0x1U         // RAM Initialization control
                                               // for M0 RAM.
#define MEMCFG_DXINIT_INIT_M1     0x2U         // RAM Initialization control
                                               // for M1 RAM.

//*****************************************************************************
//
// The following are defines for the bit fields in the DXINITDONE register
//
//*****************************************************************************
#define MEMCFG_DXINITDONE_INITDONE_M0  0x1U         // RAM Initialization status for
                                               // M0 RAM.
#define MEMCFG_DXINITDONE_INITDONE_M1  0x2U         // RAM Initialization status for
                                               // M1 RAM.

//*****************************************************************************
//
// The following are defines for the bit fields in the LSXLOCK register
//
//*****************************************************************************
#define MEMCFG_LSXLOCK_LOCK_LS0   0x1U         // LS0 RAM Lock bits
#define MEMCFG_LSXLOCK_LOCK_LS1   0x2U         // LS1 RAM Lock bits
#define MEMCFG_LSXLOCK_LOCK_LS2   0x4U         // LS2 RAM Lock bits
#define MEMCFG_LSXLOCK_LOCK_LS3   0x8U         // LS3 RAM Lock bits
#define MEMCFG_LSXLOCK_LOCK_LS4   0x10U        // LS4 RAM Lock bits
#define MEMCFG_LSXLOCK_LOCK_LS5   0x20U        // LS5 RAM Lock bits
#define MEMCFG_LSXLOCK_LOCK_LS6   0x40U        // LS6 RAM Lock bits
#define MEMCFG_LSXLOCK_LOCK_LS7   0x80U        // LS7 RAM Lock bits

//*****************************************************************************
//
// The following are defines for the bit fields in the LSXCOMMIT register
//
//*****************************************************************************
#define MEMCFG_LSXCOMMIT_COMMIT_LS0  0x1U         // LS0 RAM Permanent Lock bits
#define MEMCFG_LSXCOMMIT_COMMIT_LS1  0x2U         // LS1 RAM Permanent Lock bits
#define MEMCFG_LSXCOMMIT_COMMIT_LS2  0x4U         // LS2 RAM Permanent Lock bits
#define MEMCFG_LSXCOMMIT_COMMIT_LS3  0x8U         // LS3 RAM Permanent Lock bits
#define MEMCFG_LSXCOMMIT_COMMIT_LS4  0x10U        // LS4 RAM Permanent Lock bits
#define MEMCFG_LSXCOMMIT_COMMIT_LS5  0x20U        // LS5 RAM Permanent Lock bits
#define MEMCFG_LSXCOMMIT_COMMIT_LS6  0x40U        // LS6 RAM Permanent Lock bits
#define MEMCFG_LSXCOMMIT_COMMIT_LS7  0x80U        // LS7 RAM Permanent Lock bits

//*****************************************************************************
//
// The following are defines for the bit fields in the LSXMSEL register
//
//*****************************************************************************
#define MEMCFG_LSXMSEL_MSEL_LS0_S  0U
#define MEMCFG_LSXMSEL_MSEL_LS0_M  0x3U         // Master Select for LS0 RAM
#define MEMCFG_LSXMSEL_MSEL_LS1_S  2U
#define MEMCFG_LSXMSEL_MSEL_LS1_M  0xCU         // Master Select for LS1 RAM
#define MEMCFG_LSXMSEL_MSEL_LS2_S  4U
#define MEMCFG_LSXMSEL_MSEL_LS2_M  0x30U        // Master Select for LS2 RAM
#define MEMCFG_LSXMSEL_MSEL_LS3_S  6U
#define MEMCFG_LSXMSEL_MSEL_LS3_M  0xC0U        // Master Select for LS3 RAM
#define MEMCFG_LSXMSEL_MSEL_LS4_S  8U
#define MEMCFG_LSXMSEL_MSEL_LS4_M  0x300U       // Master Select for LS4 RAM
#define MEMCFG_LSXMSEL_MSEL_LS5_S  10U
#define MEMCFG_LSXMSEL_MSEL_LS5_M  0xC00U       // Master Select for LS5 RAM
#define MEMCFG_LSXMSEL_MSEL_LS6_S  12U
#define MEMCFG_LSXMSEL_MSEL_LS6_M  0x3000U      // Master Select for LS6 RAM
#define MEMCFG_LSXMSEL_MSEL_LS7_S  14U
#define MEMCFG_LSXMSEL_MSEL_LS7_M  0xC000U      // Master Select for LS7 RAM

//*****************************************************************************
//
// The following are defines for the bit fields in the LSXCLAPGM register
//
//*****************************************************************************
#define MEMCFG_LSXCLAPGM_CLAPGM_LS0  0x1U         // Selects LS0 RAM as program vs
                                               // data memory for CLA
#define MEMCFG_LSXCLAPGM_CLAPGM_LS1  0x2U         // Selects LS1 RAM as program vs
                                               // data memory for CLA
#define MEMCFG_LSXCLAPGM_CLAPGM_LS2  0x4U         // Selects LS2 RAM as program vs
                                               // data memory for CLA
#define MEMCFG_LSXCLAPGM_CLAPGM_LS3  0x8U         // Selects LS3 RAM as program vs
                                               // data memory for CLA
#define MEMCFG_LSXCLAPGM_CLAPGM_LS4  0x10U        // Selects LS4 RAM as program vs
                                               // data memory for CLA
#define MEMCFG_LSXCLAPGM_CLAPGM_LS5  0x20U        // Selects LS5 RAM as program vs
                                               // data memory for CLA
#define MEMCFG_LSXCLAPGM_CLAPGM_LS6  0x40U        // Selects LS6 RAM as program vs
                                               // data memory for CLA
#define MEMCFG_LSXCLAPGM_CLAPGM_LS7  0x80U        // Selects LS7 RAM as program vs
                                               // data memory for CLA

//*****************************************************************************
//
// The following are defines for the bit fields in the LSXACCPROT0 register
//
//*****************************************************************************
#define MEMCFG_LSXACCPROT0_FETCHPROT_LS0  0x1U         // Fetch Protection For LS0 RAM
#define MEMCFG_LSXACCPROT0_CPUWRPROT_LS0  0x2U         // CPU WR Protection For LS0 RAM
#define MEMCFG_LSXACCPROT0_FETCHPROT_LS1  0x100U       // Fetch Protection For LS1 RAM
#define MEMCFG_LSXACCPROT0_CPUWRPROT_LS1  0x200U       // CPU WR Protection For LS1 RAM
#define MEMCFG_LSXACCPROT0_FETCHPROT_LS2  0x10000U     // Fetch Protection For LS2 RAM
#define MEMCFG_LSXACCPROT0_CPUWRPROT_LS2  0x20000U     // CPU WR Protection For LS2 RAM
#define MEMCFG_LSXACCPROT0_FETCHPROT_LS3  0x1000000U   // Fetch Protection For LS3 RAM
#define MEMCFG_LSXACCPROT0_CPUWRPROT_LS3  0x2000000U   // CPU WR Protection For LS3 RAM

//*****************************************************************************
//
// The following are defines for the bit fields in the LSXACCPROT1 register
//
//*****************************************************************************
#define MEMCFG_LSXACCPROT1_FETCHPROT_LS4  0x1U         // Fetch Protection For LS4 RAM
#define MEMCFG_LSXACCPROT1_CPUWRPROT_LS4  0x2U         // CPU WR Protection For LS4 RAM
#define MEMCFG_LSXACCPROT1_FETCHPROT_LS5  0x100U       // Fetch Protection For LS5 RAM
#define MEMCFG_LSXACCPROT1_CPUWRPROT_LS5  0x200U       // CPU WR Protection For LS5 RAM
#define MEMCFG_LSXACCPROT1_FETCHPROT_LS6  0x10000U     // Fetch Protection For LS6 RAM
#define MEMCFG_LSXACCPROT1_CPUWRPROT_LS6  0x20000U     // CPU WR Protection For LS6 RAM
#define MEMCFG_LSXACCPROT1_FETCHPROT_LS7  0x1000000U   // Fetch Protection For LS7 RAM
#define MEMCFG_LSXACCPROT1_CPUWRPROT_LS7  0x2000000U   // CPU WR Protection For LS7 RAM

//*****************************************************************************
//
// The following are defines for the bit fields in the LSXTEST register
//
//*****************************************************************************
#define MEMCFG_LSXTEST_TEST_LS0_S  0U
#define MEMCFG_LSXTEST_TEST_LS0_M  0x3U         // Selects the different modes
                                               // for LS0 RAM
#define MEMCFG_LSXTEST_TEST_LS1_S  2U
#define MEMCFG_LSXTEST_TEST_LS1_M  0xCU         // Selects the different modes
                                               // for LS1 RAM
#define MEMCFG_LSXTEST_TEST_LS2_S  4U
#define MEMCFG_LSXTEST_TEST_LS2_M  0x30U        // Selects the different modes
                                               // for LS2 RAM
#define MEMCFG_LSXTEST_TEST_LS3_S  6U
#define MEMCFG_LSXTEST_TEST_LS3_M  0xC0U        // Selects the different modes
                                               // for LS3 RAM
#define MEMCFG_LSXTEST_TEST_LS4_S  8U
#define MEMCFG_LSXTEST_TEST_LS4_M  0x300U       // Selects the different modes
                                               // for LS4 RAM
#define MEMCFG_LSXTEST_TEST_LS5_S  10U
#define MEMCFG_LSXTEST_TEST_LS5_M  0xC00U       // Selects the different modes
                                               // for LS5 RAM
#define MEMCFG_LSXTEST_TEST_LS6_S  12U
#define MEMCFG_LSXTEST_TEST_LS6_M  0x3000U      // Selects the different modes
                                               // for LS6 RAM
#define MEMCFG_LSXTEST_TEST_LS7_S  14U
#define MEMCFG_LSXTEST_TEST_LS7_M  0xC000U      // Selects the different modes
                                               // for LS7 RAM

//*****************************************************************************
//
// The following are defines for the bit fields in the LSXINIT register
//
//*****************************************************************************
#define MEMCFG_LSXINIT_INIT_LS0   0x1U         // RAM Initialization control
                                               // for LS0 RAM.
#define MEMCFG_LSXINIT_INIT_LS1   0x2U         // RAM Initialization control
                                               // for LS1 RAM.
#define MEMCFG_LSXINIT_INIT_LS2   0x4U         // RAM Initialization control
                                               // for LS2 RAM.
#define MEMCFG_LSXINIT_INIT_LS3   0x8U         // RAM Initialization control
                                               // for LS3 RAM.
#define MEMCFG_LSXINIT_INIT_LS4   0x10U        // RAM Initialization control
                                               // for LS4 RAM.
#define MEMCFG_LSXINIT_INIT_LS5   0x20U        // RAM Initialization control
                                               // for LS5 RAM.
#define MEMCFG_LSXINIT_INIT_LS6   0x40U        // RAM Initialization control
                                               // for LS6 RAM.
#define MEMCFG_LSXINIT_INIT_LS7   0x80U        // RAM Initialization control
                                               // for LS7 RAM.

//*****************************************************************************
//
// The following are defines for the bit fields in the LSXINITDONE register
//
//*****************************************************************************
#define MEMCFG_LSXINITDONE_INITDONE_LS0  0x1U         // RAM Initialization status for
                                               // LS0 RAM.
#define MEMCFG_LSXINITDONE_INITDONE_LS1  0x2U         // RAM Initialization status for
                                               // LS1 RAM.
#define MEMCFG_LSXINITDONE_INITDONE_LS2  0x4U         // RAM Initialization status for
                                               // LS2 RAM.
#define MEMCFG_LSXINITDONE_INITDONE_LS3  0x8U         // RAM Initialization status for
                                               // LS3 RAM.
#define MEMCFG_LSXINITDONE_INITDONE_LS4  0x10U        // RAM Initialization status for
                                               // LS4 RAM.
#define MEMCFG_LSXINITDONE_INITDONE_LS5  0x20U        // RAM Initialization status for
                                               // LS5 RAM.
#define MEMCFG_LSXINITDONE_INITDONE_LS6  0x40U        // RAM Initialization status for
                                               // LS6 RAM.
#define MEMCFG_LSXINITDONE_INITDONE_LS7  0x80U        // RAM Initialization status for
                                               // LS7 RAM.

//*****************************************************************************
//
// The following are defines for the bit fields in the GSXLOCK register
//
//*****************************************************************************
#define MEMCFG_GSXLOCK_LOCK_GS0   0x1U         // GS0 RAM Lock bits
#define MEMCFG_GSXLOCK_LOCK_GS1   0x2U         // GS1 RAM Lock bits
#define MEMCFG_GSXLOCK_LOCK_GS2   0x4U         // GS2 RAM Lock bits
#define MEMCFG_GSXLOCK_LOCK_GS3   0x8U         // GS3 RAM Lock bits

//*****************************************************************************
//
// The following are defines for the bit fields in the GSXCOMMIT register
//
//*****************************************************************************
#define MEMCFG_GSXCOMMIT_COMMIT_GS0  0x1U         // GS0 RAM Permanent Lock bits
#define MEMCFG_GSXCOMMIT_COMMIT_GS1  0x2U         // GS1 RAM Permanent Lock bits
#define MEMCFG_GSXCOMMIT_COMMIT_GS2  0x4U         // GS2 RAM Permanent Lock bits
#define MEMCFG_GSXCOMMIT_COMMIT_GS3  0x8U         // GS3 RAM Permanent Lock bits

//*****************************************************************************
//
// The following are defines for the bit fields in the GSXACCPROT0 register
//
//*****************************************************************************
#define MEMCFG_GSXACCPROT0_FETCHPROT_GS0  0x1U         // Fetch Protection For GS0 RAM
#define MEMCFG_GSXACCPROT0_CPUWRPROT_GS0  0x2U         // CPU WR Protection For GS0 RAM
#define MEMCFG_GSXACCPROT0_DMAWRPROT_GS0  0x4U         // DMA WR Protection For GS0 RAM
#define MEMCFG_GSXACCPROT0_FETCHPROT_GS1  0x100U       // Fetch Protection For GS1 RAM
#define MEMCFG_GSXACCPROT0_CPUWRPROT_GS1  0x200U       // CPU WR Protection For GS1 RAM
#define MEMCFG_GSXACCPROT0_DMAWRPROT_GS1  0x400U       // DMA WR Protection For GS1 RAM
#define MEMCFG_GSXACCPROT0_FETCHPROT_GS2  0x10000U     // Fetch Protection For GS2 RAM
#define MEMCFG_GSXACCPROT0_CPUWRPROT_GS2  0x20000U     // CPU WR Protection For GS2 RAM
#define MEMCFG_GSXACCPROT0_DMAWRPROT_GS2  0x40000U     // DMA WR Protection For GS2 RAM
#define MEMCFG_GSXACCPROT0_FETCHPROT_GS3  0x1000000U   // Fetch Protection For GS3 RAM
#define MEMCFG_GSXACCPROT0_CPUWRPROT_GS3  0x2000000U   // CPU WR Protection For GS3 RAM
#define MEMCFG_GSXACCPROT0_DMAWRPROT_GS3  0x4000000U   // DMA WR Protection For GS3 RAM

//*****************************************************************************
//
// The following are defines for the bit fields in the GSXTEST register
//
//*****************************************************************************
#define MEMCFG_GSXTEST_TEST_GS0_S  0U
#define MEMCFG_GSXTEST_TEST_GS0_M  0x3U         // Selects the different modes
                                               // for GS0 RAM
#define MEMCFG_GSXTEST_TEST_GS1_S  2U
#define MEMCFG_GSXTEST_TEST_GS1_M  0xCU         // Selects the different modes
                                               // for GS1 RAM
#define MEMCFG_GSXTEST_TEST_GS2_S  4U
#define MEMCFG_GSXTEST_TEST_GS2_M  0x30U        // Selects the different modes
                                               // for GS2 RAM
#define MEMCFG_GSXTEST_TEST_GS3_S  6U
#define MEMCFG_GSXTEST_TEST_GS3_M  0xC0U        // Selects the different modes
                                               // for GS3 RAM

//*****************************************************************************
//
// The following are defines for the bit fields in the GSXINIT register
//
//*****************************************************************************
#define MEMCFG_GSXINIT_INIT_GS0   0x1U         // RAM Initialization control
                                               // for GS0 RAM.
#define MEMCFG_GSXINIT_INIT_GS1   0x2U         // RAM Initialization control
                                               // for GS1 RAM.
#define MEMCFG_GSXINIT_INIT_GS2   0x4U         // RAM Initialization control
                                               // for GS2 RAM.
#define MEMCFG_GSXINIT_INIT_GS3   0x8U         // RAM Initialization control
                                               // for GS3 RAM.

//*****************************************************************************
//
// The following are defines for the bit fields in the GSXINITDONE register
//
//*****************************************************************************
#define MEMCFG_GSXINITDONE_INITDONE_GS0  0x1U         // RAM Initialization status for
                                               // GS0 RAM.
#define MEMCFG_GSXINITDONE_INITDONE_GS1  0x2U         // RAM Initialization status for
                                               // GS1 RAM.
#define MEMCFG_GSXINITDONE_INITDONE_GS2  0x4U         // RAM Initialization status for
                                               // GS2 RAM.
#define MEMCFG_GSXINITDONE_INITDONE_GS3  0x8U         // RAM Initialization status for
                                               // GS3 RAM.

//*****************************************************************************
//
// The following are defines for the bit fields in the MSGXLOCK register
//
//*****************************************************************************
#define MEMCFG_MSGXLOCK_LOCK_CPUTOCLA1  0x2U         // CPUTOCLA1 RAM Lock bits
#define MEMCFG_MSGXLOCK_LOCK_CLA1TOCPU  0x4U         // CLA1TOCPU RAM Lock bits

//*****************************************************************************
//
// The following are defines for the bit fields in the MSGXCOMMIT register
//
//*****************************************************************************
#define MEMCFG_MSGXCOMMIT_COMMIT_CPUTOCLA1  0x2U         // CPUTOCLA1 RAM control fields
                                               // COMMIT bit
#define MEMCFG_MSGXCOMMIT_COMMIT_CLA1TOCPU  0x4U         // CLA1TOCPU RAM control fields
                                               // COMMIT bit

//*****************************************************************************
//
// The following are defines for the bit fields in the MSGXTEST register
//
//*****************************************************************************
#define MEMCFG_MSGXTEST_TEST_CPUTOCLA1_S  2U
#define MEMCFG_MSGXTEST_TEST_CPUTOCLA1_M  0xCU         // CPU to CLA1 MSG RAM Mode
                                               // Select
#define MEMCFG_MSGXTEST_TEST_CLA1TOCPU_S  4U
#define MEMCFG_MSGXTEST_TEST_CLA1TOCPU_M  0x30U        // CLA1 to CPU MSG RAM Mode
                                               // Select

//*****************************************************************************
//
// The following are defines for the bit fields in the MSGXINIT register
//
//*****************************************************************************
#define MEMCFG_MSGXINIT_INIT_CPUTOCLA1  0x2U         // Initialization control for
                                               // CPUTOCLA1 MSG RAM
#define MEMCFG_MSGXINIT_INIT_CLA1TOCPU  0x4U         // Initialization control for
                                               // CLA1TOCPU MSG RAM

//*****************************************************************************
//
// The following are defines for the bit fields in the MSGXINITDONE register
//
//*****************************************************************************
#define MEMCFG_MSGXINITDONE_INITDONE_CPUTOCLA1  0x2U         // Initialization status for CPU
                                               // to CLA1 MSG RAM
#define MEMCFG_MSGXINITDONE_INITDONE_CLA1TOCPU  0x4U         // Initialization status for
                                               // CLA1 to CPU MSG RAM

//*****************************************************************************
//
// The following are defines for the bit fields in the NMAVFLG register
//
//*****************************************************************************
#define MEMCFG_NMAVFLG_CPUREAD    0x1U         // Non Master CPU Read Access
                                               // Violation Flag
#define MEMCFG_NMAVFLG_CPUWRITE   0x2U         // Non Master CPU Write Access
                                               // Violation Flag
#define MEMCFG_NMAVFLG_CPUFETCH   0x4U         // Non Master CPU Fetch Access
                                               // Violation Flag
#define MEMCFG_NMAVFLG_DMAWRITE   0x8U         // Non Master DMA Write Access
                                               // Violation Flag
#define MEMCFG_NMAVFLG_CLA1READ   0x10U        // Non Master CLA1 Read Access
                                               // Violation Flag
#define MEMCFG_NMAVFLG_CLA1WRITE  0x20U        // Non Master CLA1 Write Access
                                               // Violation Flag
#define MEMCFG_NMAVFLG_CLA1FETCH  0x40U        // Non Master CLA1 Fetch Access
                                               // Violation Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the NMAVSET register
//
//*****************************************************************************
#define MEMCFG_NMAVSET_CPUREAD    0x1U         // Non Master CPU Read Access
                                               // Violation Flag Set
#define MEMCFG_NMAVSET_CPUWRITE   0x2U         // Non Master CPU Write Access
                                               // Violation Flag Set
#define MEMCFG_NMAVSET_CPUFETCH   0x4U         // Non Master CPU Fetch Access
                                               // Violation Flag Set
#define MEMCFG_NMAVSET_DMAWRITE   0x8U         // Non Master DMA Write Access
                                               // Violation Flag Set
#define MEMCFG_NMAVSET_CLA1READ   0x10U        // Non Master CLA1 Read Access
                                               // Violation Flag Set
#define MEMCFG_NMAVSET_CLA1WRITE  0x20U        // Non Master CLA1 Write Access
                                               // Violation Flag Set
#define MEMCFG_NMAVSET_CLA1FETCH  0x40U        // Non Master CLA1 Fetch Access
                                               // Violation Flag Set

//*****************************************************************************
//
// The following are defines for the bit fields in the NMAVCLR register
//
//*****************************************************************************
#define MEMCFG_NMAVCLR_CPUREAD    0x1U         // Non Master CPU Read Access
                                               // Violation Flag Clear
#define MEMCFG_NMAVCLR_CPUWRITE   0x2U         // Non Master CPU Write Access
                                               // Violation Flag Clear
#define MEMCFG_NMAVCLR_CPUFETCH   0x4U         // Non Master CPU Fetch Access
                                               // Violation Flag Clear
#define MEMCFG_NMAVCLR_DMAWRITE   0x8U         // Non Master DMA Write Access
                                               // Violation Flag Clear
#define MEMCFG_NMAVCLR_CLA1READ   0x10U        // Non Master CLA1 Read Access
                                               // Violation Flag Clear
#define MEMCFG_NMAVCLR_CLA1WRITE  0x20U        // Non Master CLA1 Write Access
                                               // Violation Flag Clear
#define MEMCFG_NMAVCLR_CLA1FETCH  0x40U        // Non Master CLA1 Fetch Access
                                               // Violation Flag Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the NMAVINTEN register
//
//*****************************************************************************
#define MEMCFG_NMAVINTEN_CPUREAD  0x1U         // Non Master CPU Read Access
                                               // Violation Interrupt Enable
#define MEMCFG_NMAVINTEN_CPUWRITE  0x2U         // Non Master CPU Write Access
                                               // Violation Interrupt Enable
#define MEMCFG_NMAVINTEN_CPUFETCH  0x4U         // Non Master CPU Fetch Access
                                               // Violation Interrupt Enable
#define MEMCFG_NMAVINTEN_CLA1READ  0x10U        // Non Master CLA1 Read Access
                                               // Violation Interrupt Enable
#define MEMCFG_NMAVINTEN_CLA1WRITE  0x20U        // Non Master CLA1 Write Access
                                               // Violation Interrupt Enable
#define MEMCFG_NMAVINTEN_CLA1FETCH  0x40U        // Non Master CLA1 Fetch Access
                                               // Violation Interrupt Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the MAVFLG register
//
//*****************************************************************************
#define MEMCFG_MAVFLG_CPUFETCH    0x1U         // Master CPU Fetch Access
                                               // Violation Flag
#define MEMCFG_MAVFLG_CPUWRITE    0x2U         // Master CPU Write Access
                                               // Violation Flag
#define MEMCFG_MAVFLG_DMAWRITE    0x4U         // Master DMA Write Access
                                               // Violation Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the MAVSET register
//
//*****************************************************************************
#define MEMCFG_MAVSET_CPUFETCH    0x1U         // Master CPU Fetch Access
                                               // Violation Flag Set
#define MEMCFG_MAVSET_CPUWRITE    0x2U         // Master CPU Write Access
                                               // Violation Flag Set
#define MEMCFG_MAVSET_DMAWRITE    0x4U         // Master DMA Write Access
                                               // Violation Flag Set

//*****************************************************************************
//
// The following are defines for the bit fields in the MAVCLR register
//
//*****************************************************************************
#define MEMCFG_MAVCLR_CPUFETCH    0x1U         // Master CPU Fetch Access
                                               // Violation Flag Clear
#define MEMCFG_MAVCLR_CPUWRITE    0x2U         // Master CPU Write Access
                                               // Violation Flag Clear
#define MEMCFG_MAVCLR_DMAWRITE    0x4U         // Master DMA Write Access
                                               // Violation Flag Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the MAVINTEN register
//
//*****************************************************************************
#define MEMCFG_MAVINTEN_CPUFETCH  0x1U         // Master CPU Fetch Access
                                               // Violation Interrupt Enable
#define MEMCFG_MAVINTEN_CPUWRITE  0x2U         // Master CPU Write Access
                                               // Violation Interrupt Enable
#define MEMCFG_MAVINTEN_DMAWRITE  0x4U         // Master DMA Write Access
                                               // Violation Interrupt Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the UCERRFLG register
//
//*****************************************************************************
#define MEMCFG_UCERRFLG_CPURDERR  0x1U         // CPU Uncorrectable Read Error
                                               // Flag
#define MEMCFG_UCERRFLG_DMARDERR  0x2U         // DMA Uncorrectable Read Error
                                               // Flag
#define MEMCFG_UCERRFLG_CLA1RDERR  0x4U         // CLA1 Uncorrectable Read Error
                                               // Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the UCERRSET register
//
//*****************************************************************************
#define MEMCFG_UCERRSET_CPURDERR  0x1U         // CPU Uncorrectable Read Error
                                               // Flag Set
#define MEMCFG_UCERRSET_DMARDERR  0x2U         // DMA Uncorrectable Read Error
                                               // Flag Set
#define MEMCFG_UCERRSET_CLA1RDERR  0x4U         // CLA1 Uncorrectable Read Error
                                               // Flag Set

//*****************************************************************************
//
// The following are defines for the bit fields in the UCERRCLR register
//
//*****************************************************************************
#define MEMCFG_UCERRCLR_CPURDERR  0x1U         // CPU Uncorrectable Read Error
                                               // Flag Clear
#define MEMCFG_UCERRCLR_DMARDERR  0x2U         // DMA Uncorrectable Read Error
                                               // Flag Clear
#define MEMCFG_UCERRCLR_CLA1RDERR  0x4U         // CLA1 Uncorrectable Read Error
                                               // Flag Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the CERRFLG register
//
//*****************************************************************************
#define MEMCFG_CERRFLG_CPURDERR   0x1U         // CPU Correctable Read Error
                                               // Flag
#define MEMCFG_CERRFLG_DMARDERR   0x2U         // DMA Correctable Read Error
                                               // Flag
#define MEMCFG_CERRFLG_CLA1RDERR  0x4U         // CLA1 Correctable Read Error
                                               // Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the CERRSET register
//
//*****************************************************************************
#define MEMCFG_CERRSET_CPURDERR   0x1U         // CPU Correctable Read Error
                                               // Flag Set
#define MEMCFG_CERRSET_DMARDERR   0x2U         // DMA Correctable Read Error
                                               // Flag Set
#define MEMCFG_CERRSET_CLA1RDERR  0x4U         // CLA1 Correctable Read Error
                                               // Flag Set

//*****************************************************************************
//
// The following are defines for the bit fields in the CERRCLR register
//
//*****************************************************************************
#define MEMCFG_CERRCLR_CPURDERR   0x1U         // CPU Correctable Read Error
                                               // Flag Clear
#define MEMCFG_CERRCLR_DMARDERR   0x2U         // DMA Correctable Read Error
                                               // Flag Clear
#define MEMCFG_CERRCLR_CLA1RDERR  0x4U         // CLA1 Correctable Read Error
                                               // Flag Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the CEINTFLG register
//
//*****************************************************************************
#define MEMCFG_CEINTFLG_CEINTFLAG  0x1U         // Total corrected error count
                                               // exceeded threshold flag.

//*****************************************************************************
//
// The following are defines for the bit fields in the CEINTCLR register
//
//*****************************************************************************
#define MEMCFG_CEINTCLR_CEINTCLR  0x1U         // CPU Corrected Error Threshold
                                               // Exceeded Error Clear.

//*****************************************************************************
//
// The following are defines for the bit fields in the CEINTSET register
//
//*****************************************************************************
#define MEMCFG_CEINTSET_CEINTSET  0x1U         // Total corrected error count
                                               // exceeded flag set.

//*****************************************************************************
//
// The following are defines for the bit fields in the CEINTEN register
//
//*****************************************************************************
#define MEMCFG_CEINTEN_CEINTEN    0x1U         // CPU/DMA Correctable Error
                                               // Interrupt Enable.

//*****************************************************************************
//
// The following are defines for the bit fields in the ROMWAITSTATE register
//
//*****************************************************************************
#define MEMCFG_ROMWAITSTATE_WSDISABLE  0x1U         // ROM Wait State Enable/Disable
                                               // Control

//*****************************************************************************
//
// The following are defines for the bit fields in the ROMPREFETCH register
//
//*****************************************************************************
#define MEMCFG_ROMPREFETCH_PFENABLE  0x1U         // ROM Prefetch Enable/Disable
                                               // Control
#endif

//###########################################################################
//
// FILE:    hw_memmap.h
//
// TITLE:   Macros defining the memory map of the C28x.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_MEMMAP_H
#define HW_MEMMAP_H

//*****************************************************************************
//
// The following are defines for the base address of the memories and
// peripherals.
//
//*****************************************************************************
#define ADCARESULT_BASE             0x00000B00U // ADCA Result Registers
#define ADCBRESULT_BASE             0x00000B20U // ADCB Result Registers
#define ADCCRESULT_BASE             0x00000B40U // ADCC Result Registers

#if defined(__TMS320C28XX_CLA2__)
#define CLA1_ONLY_BASE              0x00000C00U // CLA Accessible Registers
#else // __TMS320C28XX__
#define CPUTIMER0_BASE              0x00000C00U // CPU Timer 0 Registers
#define CPUTIMER1_BASE              0x00000C08U // CPU Timer 1 Registers
#define CPUTIMER2_BASE              0x00000C10U // CPU Timer 2 Registers
#endif // defined(__TMS320C28XX_CLA2__)

#define PIECTRL_BASE                0x00000CE0U // PIE Registers
#define PIEVECTTABLE_BASE           0x00000D00U // PIE Vector Table
#define DMA_BASE                    0x00001000U // DMA Control Registers
#define DMA_CH1_BASE                0x00001020U // DMA Channel Registers
#define DMA_CH2_BASE                0x00001040U // DMA Channel Registers
#define DMA_CH3_BASE                0x00001060U // DMA Channel Registers
#define DMA_CH4_BASE                0x00001080U // DMA Channel Registers
#define DMA_CH5_BASE                0x000010A0U // DMA Channel Registers
#define DMA_CH6_BASE                0x000010C0U // DMA Channel Registers
#define CLA1_BASE                   0x00001400U // CPU1.CLA1 Registers
#define CLB1_BASE                   0x00003000U // CLB 1 Logic Config Registers
#define CLB1_LOGICCFG_BASE          0x00003000U // CLB 2 Logic Config Registers
#define CLB1_LOGICCTL_BASE          0x00003100U // CLB 1 Logic Control Registers
#define CLB1_DATAEXCH_BASE          0x00003200U // CLB 1 Data Exchange Registers
#define CLB2_BASE                   0x00003400U // CLB 2 Logic Config Registers
#define CLB2_LOGICCFG_BASE          0x00003400U // CLB 2 Logic Config Registers
#define CLB2_LOGICCTL_BASE          0x00003500U // CLB 2 Logic Control Registers
#define CLB2_DATAEXCH_BASE          0x00003600U // CLB 2 Data Exchange Registers
#define CLB3_BASE                   0x00003800U // CLB 3 Logic Config Registers
#define CLB3_LOGICCFG_BASE          0x00003800U // CLB 3 Logic Config Registers
#define CLB3_LOGICCTL_BASE          0x00003900U // CLB 3 Logic Control Registers
#define CLB3_DATAEXCH_BASE          0x00003A00U // CLB 3 Data Exchange Registers
#define CLB4_BASE                   0x00003C00U // CLB 4 Logic Config Registers
#define CLB4_LOGICCFG_BASE          0x00003C00U // CLB 4 Logic Config Registers
#define CLB4_LOGICCTL_BASE          0x00003D00U // CLB 4 Logic Control Registers
#define CLB4_DATAEXCH_BASE          0x00003E00U // CLB 4 Data Exchange Registers
#define EPWM1_BASE                  0x00004000U // EPWM1
#define EPWM2_BASE                  0x00004100U // EPWM2
#define EPWM3_BASE                  0x00004200U // EPWM3
#define EPWM4_BASE                  0x00004300U // EPWM4
#define EPWM5_BASE                  0x00004400U // EPWM5
#define EPWM6_BASE                  0x00004500U // EPWM6
#define EPWM7_BASE                  0x00004600U // EPWM7
#define EPWM8_BASE                  0x00004700U // EPWM8
#define EQEP1_BASE                  0x00005100U // EQEP1
#define EQEP2_BASE                  0x00005140U // EQEP2
#define ECAP1_BASE                  0x00005200U // ECAP1
#define ECAP2_BASE                  0x00005240U // ECAP2
#define ECAP3_BASE                  0x00005280U // ECAP3
#define ECAP4_BASE                  0x000052C0U // ECAP4
#define ECAP5_BASE                  0x00005300U // ECAP5
#define ECAP6_BASE                  0x00005340U // ECAP6
#define HRCAP6_BASE                 0x00005360U // HRCAP6
#define ECAP7_BASE                  0x00005380U // ECAP7
#define HRCAP7_BASE                 0x000053A0U // HRCAP7
#define PGA1_BASE                   0x00005B00U // PGA1
#define PGA2_BASE                   0x00005B10U // PGA2
#define PGA3_BASE                   0x00005B20U // PGA3
#define PGA4_BASE                   0x00005B30U // PGA4
#define PGA5_BASE                   0x00005B40U // PGA5
#define PGA6_BASE                   0x00005B50U // PGA6
#define PGA7_BASE                   0x00005B60U // PGA7
#define DACA_BASE                   0x00005C00U // BUFDACA
#define DACB_BASE                   0x00005C10U // BUFDACB
#define CMPSS1_BASE                 0x00005C80U // CMPSS1
#define CMPSS2_BASE                 0x00005CA0U // CMPSS2
#define CMPSS3_BASE                 0x00005CC0U // CMPSS3
#define CMPSS4_BASE                 0x00005CE0U // CMPSS4
#define CMPSS5_BASE                 0x00005D00U // CMPSS5
#define CMPSS6_BASE                 0x00005D20U // CMPSS6
#define CMPSS7_BASE                 0x00005D40U // CMPSS7
#define SDFM1_BASE                  0x00005E00U // SDFM Configuration Registers
#define SPIA_BASE                   0x00006100U // SPI A Registers
#define SPIB_BASE                   0x00006110U // SPI B Registers
#define CLA1PROMCRC_BASE            0x000061C0U // CLA1PROMCRC Registers
#define PMBUSA_BASE                 0x00006400U // PMBUS A Registers
#define FSITXA_BASE                 0x00006600U // FSITX Configuration Registers
#define FSIRXA_BASE                 0x00006680U // FSIRX Configuration Registers
#define LINA_BASE                   0x00006A00U // LIN A Registers
#define LINB_BASE                   0x00006B00U // LIN B Registers
#define WD_BASE                     0x00007000U // Watchdog Registers
#define NMI_BASE                    0x00007060U // NMI Registers
#define XINT_BASE                   0x00007070U // Interrupt Control Counter Registers
#define SCIA_BASE                   0x00007200U // SCI A Registers
#define SCIB_BASE                   0x00007210U // SCI B Registers
#define I2CA_BASE                   0x00007300U // I2C A Registers
#define ADCA_BASE                   0x00007400U // ADCA Configuration Registers
#define ADCB_BASE                   0x00007480U // ADCB Configuration Registers
#define ADCC_BASE                   0x00007500U // ADCC Configuration Registers
#define INPUTXBAR_BASE              0x00007900U // GPIO Mux GPTRIP Input Select Registers
#define XBAR_BASE                   0x00007920U // X-Bar Registers
#define SYNCSOC_BASE                0x00007940U // SYNC SOC registers
#define DMACLASRCSEL_BASE           0x00007980U // DMA CLA Triggers Source Select Registers
#define EPWMXBAR_BASE               0x00007A00U // EPWM XBAR Configuration Registers
#define CLBXBAR_BASE                0x00007A40U // CLB XBAR Configuration Registers
#define OUTPUTXBAR_BASE             0x00007A80U // Output X-BAR Configuration Registers
#define GPIOCTRL_BASE               0x00007C00U // GPIO 0 to 31 Mux A Configuration Registers
#define GPIODATA_BASE               0x00007F00U // GPIO 0 to 31 Mux A Data Registers
#define CANA_BASE                   0x00048000U // CAN-A Registers
#define CANA_MSG_RAM_BASE           0x00049000U // CAN-A Message RAM
#define CANB_BASE                   0x0004A000U // CAN-B Registers
#define CANB_MSG_RAM_BASE           0x0004B000U // CAN-B Message RAM
#define DEVCFG_BASE                 0x0005D000U // Device Configuration Registers
#define CLKCFG_BASE                 0x0005D200U // Clock Configuration Registers
#define CPUSYS_BASE                 0x0005D300U // CPU System Configuration Registers
#define PERIPHAC_BASE               0x0005D500U // Peripheral Master Access Registers
#define ANALOGSUBSYS_BASE           0x0005D700U // Analog System Control Registers
#define DCC0_BASE                   0x0005E700U // Dual-Clock Comparator 0
#define ERAD_GLOBAL_BASE            0x0005E800U // Enhanced Debug Global Registers
#define ERAD_HWBP1_BASE             0x0005E900U // Enhanced Debug HW Breakpoint 1 Registers
#define ERAD_HWBP2_BASE             0x0005E908U // Enhanced Debug HW Breakpoint 2 Registers
#define ERAD_HWBP3_BASE             0x0005E910U // Enhanced Debug HW Breakpoint 3 Registers
#define ERAD_HWBP4_BASE             0x0005E918U // Enhanced Debug HW Breakpoint 4 Registers
#define ERAD_HWBP5_BASE             0x0005E920U // Enhanced Debug HW Breakpoint 5 Registers
#define ERAD_HWBP6_BASE             0x0005E928U // Enhanced Debug HW Breakpoint 6 Registers
#define ERAD_HWBP7_BASE             0x0005E930U // Enhanced Debug HW Breakpoint 7 Registers
#define ERAD_HWBP8_BASE             0x0005E938U // Enhanced Debug HW Breakpoint 8 Registers
#define ERAD_COUNTER1_BASE          0x0005E980U // Enhanced Debug Counter 1 Registers
#define ERAD_COUNTER2_BASE          0x0005E990U // Enhanced Debug Counter 2 Registers
#define ERAD_COUNTER3_BASE          0x0005E9A0U // Enhanced Debug Counter 3 Registers
#define ERAD_COUNTER4_BASE          0x0005E9B0U // Enhanced Debug Counter 4 Registers
#define DCSMBANK0_Z1_BASE           0x0005F000U // Zone 1 DCSM Registers
#define DCSMBANK0_Z2_BASE           0x0005F040U // Zone 2 DCSM Registers
#define DCSMCOMMON_BASE             0x0005F070U // Security Registers
#define DCSMCOMMON2_BASE            0x0005F080U // Security Registers
#define DCSMBANK1_Z1_BASE           0x0005F100U // Zone 1 DCSM Registers
#define DCSMBANK1_Z2_BASE           0x0005F140U // Zone 2 DCSM Registers
#define MEMCFG_BASE                 0x0005F400U // Memory config registers
#define ACCESSPROTECTION_BASE       0x0005F4C0U // Access protection registers
#define MEMORYERROR_BASE            0x0005F500U // Memory error registers
#define FLASH0CTRL_BASE             0x0005F800U // Flash control registers
#define FLASH0ECC_BASE              0x0005FB00U // Flash ECC error log registers
#define DCSMBANK0_Z1OTP_BASE        0x00078000U // Zone 1 DCSM OTP
#define DCSMBANK0_Z2OTP_BASE        0x00078200U // Zone 2 DCSM OTP
#define DCSMBANK1_Z1OTP_BASE        0x00078400U // Zone 1 DCSM OTP
#define DCSMBANK1_Z2OTP_BASE        0x00078600U // Zone 2 DCSM OTP

#endif // HW_MEMMAP_H


//###########################################################################
//
// FILE:    hw_nmi.h
//
// TITLE:   Definitions for the NMI registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_NMI_H
#define HW_NMI_H

//*****************************************************************************
//
// The following are defines for the NMI register offsets
//
//*****************************************************************************
#define NMI_O_CFG                 0x0U         // NMI Configuration Register
#define NMI_O_FLG                 0x1U         // NMI Flag Register (SYSRsn
                                               // Clear)
#define NMI_O_FLGCLR              0x2U         // NMI Flag Clear Register
#define NMI_O_FLGFRC              0x3U         // NMI Flag Force Register
#define NMI_O_WDCNT               0x4U         // NMI Watchdog Counter Register
#define NMI_O_WDPRD               0x5U         // NMI Watchdog Period Register
#define NMI_O_SHDFLG              0x6U         // NMI Shadow Flag Register

//*****************************************************************************
//
// The following are defines for the bit fields in the NMICFG register
//
//*****************************************************************************
#define NMI_CFG_NMIE              0x1U         // Global NMI Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the NMIFLG register
//
//*****************************************************************************
#define NMI_FLG_NMIINT            0x1U         // NMI Interrupt Flag
#define NMI_FLG_CLOCKFAIL         0x2U         // Clock Fail Interrupt Flag
#define NMI_FLG_RAMUNCERR         0x4U         // RAM Uncorrectable Error NMI
                                               // Flag
#define NMI_FLG_FLUNCERR          0x8U         // Flash Uncorrectable Error NMI
                                               // Flag
#define NMI_FLG_PIEVECTERR        0x40U        // PIE Vector Fetch Error Flag
#define NMI_FLG_CLBNMI            0x100U       // Configurable Logic Block NMI
                                               // Flag
#define NMI_FLG_SWERR             0x2000U      // SW Error Force NMI Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the NMIFLGCLR register
//
//*****************************************************************************
#define NMI_FLGCLR_NMIINT         0x1U         // NMIINT Flag Clear
#define NMI_FLGCLR_CLOCKFAIL      0x2U         // CLOCKFAIL Flag Clear
#define NMI_FLGCLR_RAMUNCERR      0x4U         // RAMUNCERR Flag Clear
#define NMI_FLGCLR_FLUNCERR       0x8U         // FLUNCERR Flag Clear
#define NMI_FLGCLR_PIEVECTERR     0x40U        // PIEVECTERR Flag Clear
#define NMI_FLGCLR_CLBNMI         0x100U       // CLBNMI Flag Clear
#define NMI_FLGCLR_SWERR          0x2000U      // SWERR Flag Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the NMIFLGFRC register
//
//*****************************************************************************
#define NMI_FLGFRC_CLOCKFAIL      0x2U         // CLOCKFAIL Flag Force
#define NMI_FLGFRC_RAMUNCERR      0x4U         // RAMUNCERR Flag Force
#define NMI_FLGFRC_FLUNCERR       0x8U         // FLUNCERR Flag Force
#define NMI_FLGFRC_PIEVECTERR     0x40U        // PIEVECTERR Flag Force
#define NMI_FLGFRC_CLBNMI         0x100U       // CLBNMI Flag Force
#define NMI_FLGFRC_SWERR          0x2000U      // SWERR Flag Force

//*****************************************************************************
//
// The following are defines for the bit fields in the NMISHDFLG register
//
//*****************************************************************************
#define NMI_SHDFLG_CLOCKFAIL      0x2U         // Shadow CLOCKFAIL Flag
#define NMI_SHDFLG_RAMUNCERR      0x4U         // Shadow RAMUNCERR Flag
#define NMI_SHDFLG_FLUNCERR       0x8U         // Shadow FLUNCERR Flag
#define NMI_SHDFLG_PIEVECTERR     0x40U        // Shadow PIEVECTERR Flag
#define NMI_SHDFLG_CLBNMI         0x100U       // Shadow CLBNMI flag
#define NMI_SHDFLG_SWERR          0x2000U      // SW Error Force NMI Flag
#endif

//###########################################################################
//
// FILE:    hw_outputxbar.h
//
// TITLE:   Definitions for the XBAR registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_OUTPUTXBAR_H
#define HW_OUTPUTXBAR_H

//*****************************************************************************
//
// The following are defines for the XBAR register offsets
//
//*****************************************************************************
#define XBAR_O_OUTPUT1MUX0TO15CFG  0x0U         // Output X-BAR Mux
                                               // Configuration for Output 1
#define XBAR_O_OUTPUT1MUX16TO31CFG  0x2U         // Output X-BAR Mux
                                               // Configuration for Output 1
#define XBAR_O_OUTPUT2MUX0TO15CFG  0x4U         // Output X-BAR Mux
                                               // Configuration for Output 2
#define XBAR_O_OUTPUT2MUX16TO31CFG  0x6U         // Output X-BAR Mux
                                               // Configuration for Output 2
#define XBAR_O_OUTPUT3MUX0TO15CFG  0x8U         // Output X-BAR Mux
                                               // Configuration for Output 3
#define XBAR_O_OUTPUT3MUX16TO31CFG  0xAU         // Output X-BAR Mux
                                               // Configuration for Output 3
#define XBAR_O_OUTPUT4MUX0TO15CFG  0xCU         // Output X-BAR Mux
                                               // Configuration for Output 4
#define XBAR_O_OUTPUT4MUX16TO31CFG  0xEU         // Output X-BAR Mux
                                               // Configuration for Output 4
#define XBAR_O_OUTPUT5MUX0TO15CFG  0x10U        // Output X-BAR Mux
                                               // Configuration for Output 5
#define XBAR_O_OUTPUT5MUX16TO31CFG  0x12U        // Output X-BAR Mux
                                               // Configuration for Output 5
#define XBAR_O_OUTPUT6MUX0TO15CFG  0x14U        // Output X-BAR Mux
                                               // Configuration for Output 6
#define XBAR_O_OUTPUT6MUX16TO31CFG  0x16U        // Output X-BAR Mux
                                               // Configuration for Output 6
#define XBAR_O_OUTPUT7MUX0TO15CFG  0x18U        // Output X-BAR Mux
                                               // Configuration for Output 7
#define XBAR_O_OUTPUT7MUX16TO31CFG  0x1AU        // Output X-BAR Mux
                                               // Configuration for Output 7
#define XBAR_O_OUTPUT8MUX0TO15CFG  0x1CU        // Output X-BAR Mux
                                               // Configuration for Output 8
#define XBAR_O_OUTPUT8MUX16TO31CFG  0x1EU        // Output X-BAR Mux
                                               // Configuration for Output 8
#define XBAR_O_OUTPUT1MUXENABLE   0x20U        // Output X-BAR Mux Enable  for
                                               // Output 1
#define XBAR_O_OUTPUT2MUXENABLE   0x22U        // Output X-BAR Mux Enable  for
                                               // Output 2
#define XBAR_O_OUTPUT3MUXENABLE   0x24U        // Output X-BAR Mux Enable  for
                                               // Output 3
#define XBAR_O_OUTPUT4MUXENABLE   0x26U        // Output X-BAR Mux Enable  for
                                               // Output 4
#define XBAR_O_OUTPUT5MUXENABLE   0x28U        // Output X-BAR Mux Enable  for
                                               // Output 5
#define XBAR_O_OUTPUT6MUXENABLE   0x2AU        // Output X-BAR Mux Enable  for
                                               // Output 6
#define XBAR_O_OUTPUT7MUXENABLE   0x2CU        // Output X-BAR Mux Enable  for
                                               // Output 7
#define XBAR_O_OUTPUT8MUXENABLE   0x2EU        // Output X-BAR Mux Enable  for
                                               // Output 8
#define XBAR_O_OUTPUTLATCH        0x30U        // Output X-BAR Output Latch
#define XBAR_O_OUTPUTLATCHCLR     0x32U        // Output X-BAR Output Latch
                                               // Clear
#define XBAR_O_OUTPUTLATCHFRC     0x34U        // Output X-BAR Output Latch
                                               // Clear
#define XBAR_O_OUTPUTLATCHENABLE  0x36U        // Output X-BAR Output Latch
                                               // Enable
#define XBAR_O_OUTPUTINV          0x38U        // Output X-BAR Output Inversion
#define XBAR_O_OUTPUTLOCK         0x3EU        // Output X-BAR Configuration
                                               // Lock register

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT1MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT1MUX0TO15CFG_MUX0_S  0U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX1_S  2U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX2_S  4U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX3_S  6U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX4_S  8U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX5_S  10U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX6_S  12U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX7_S  14U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX8_S  16U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX9_S  18U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX10_S  20U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX11_S  22U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX12_S  24U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX13_S  26U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX14_S  28U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX0TO15CFG_MUX15_S  30U
#define XBAR_OUTPUT1MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT1MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT1MUX16TO31CFG_MUX16_S  0U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX17_S  2U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX18_S  4U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX19_S  6U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX20_S  8U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX21_S  10U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX22_S  12U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX23_S  14U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX24_S  16U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX25_S  18U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX26_S  20U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX27_S  22U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX28_S  24U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX29_S  26U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX30_S  28U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUT1MUX16TO31CFG_MUX31_S  30U
#define XBAR_OUTPUT1MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // OUTPUT1 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT2MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT2MUX0TO15CFG_MUX0_S  0U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX1_S  2U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX2_S  4U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX3_S  6U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX4_S  8U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX5_S  10U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX6_S  12U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX7_S  14U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX8_S  16U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX9_S  18U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX10_S  20U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX11_S  22U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX12_S  24U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX13_S  26U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX14_S  28U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX0TO15CFG_MUX15_S  30U
#define XBAR_OUTPUT2MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT2MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT2MUX16TO31CFG_MUX16_S  0U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX17_S  2U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX18_S  4U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX19_S  6U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX20_S  8U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX21_S  10U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX22_S  12U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX23_S  14U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX24_S  16U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX25_S  18U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX26_S  20U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX27_S  22U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX28_S  24U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX29_S  26U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX30_S  28U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUT2MUX16TO31CFG_MUX31_S  30U
#define XBAR_OUTPUT2MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // OUTPUT2 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT3MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT3MUX0TO15CFG_MUX0_S  0U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX1_S  2U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX2_S  4U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX3_S  6U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX4_S  8U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX5_S  10U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX6_S  12U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX7_S  14U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX8_S  16U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX9_S  18U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX10_S  20U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX11_S  22U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX12_S  24U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX13_S  26U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX14_S  28U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX0TO15CFG_MUX15_S  30U
#define XBAR_OUTPUT3MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT3MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT3MUX16TO31CFG_MUX16_S  0U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX17_S  2U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX18_S  4U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX19_S  6U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX20_S  8U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX21_S  10U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX22_S  12U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX23_S  14U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX24_S  16U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX25_S  18U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX26_S  20U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX27_S  22U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX28_S  24U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX29_S  26U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX30_S  28U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUT3MUX16TO31CFG_MUX31_S  30U
#define XBAR_OUTPUT3MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // OUTPUT3 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT4MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT4MUX0TO15CFG_MUX0_S  0U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX1_S  2U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX2_S  4U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX3_S  6U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX4_S  8U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX5_S  10U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX6_S  12U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX7_S  14U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX8_S  16U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX9_S  18U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX10_S  20U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX11_S  22U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX12_S  24U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX13_S  26U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX14_S  28U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX0TO15CFG_MUX15_S  30U
#define XBAR_OUTPUT4MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT4MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT4MUX16TO31CFG_MUX16_S  0U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX17_S  2U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX18_S  4U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX19_S  6U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX20_S  8U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX21_S  10U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX22_S  12U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX23_S  14U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX24_S  16U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX25_S  18U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX26_S  20U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX27_S  22U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX28_S  24U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX29_S  26U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX30_S  28U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUT4MUX16TO31CFG_MUX31_S  30U
#define XBAR_OUTPUT4MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // OUTPUT4 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT5MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT5MUX0TO15CFG_MUX0_S  0U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX1_S  2U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX2_S  4U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX3_S  6U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX4_S  8U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX5_S  10U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX6_S  12U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX7_S  14U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX8_S  16U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX9_S  18U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX10_S  20U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX11_S  22U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX12_S  24U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX13_S  26U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX14_S  28U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX0TO15CFG_MUX15_S  30U
#define XBAR_OUTPUT5MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT5MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT5MUX16TO31CFG_MUX16_S  0U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX17_S  2U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX18_S  4U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX19_S  6U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX20_S  8U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX21_S  10U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX22_S  12U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX23_S  14U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX24_S  16U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX25_S  18U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX26_S  20U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX27_S  22U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX28_S  24U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX29_S  26U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX30_S  28U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUT5MUX16TO31CFG_MUX31_S  30U
#define XBAR_OUTPUT5MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // OUTPUT5 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT6MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT6MUX0TO15CFG_MUX0_S  0U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX1_S  2U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX2_S  4U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX3_S  6U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX4_S  8U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX5_S  10U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX6_S  12U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX7_S  14U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX8_S  16U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX9_S  18U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX10_S  20U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX11_S  22U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX12_S  24U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX13_S  26U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX14_S  28U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX0TO15CFG_MUX15_S  30U
#define XBAR_OUTPUT6MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT6MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT6MUX16TO31CFG_MUX16_S  0U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX17_S  2U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX18_S  4U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX19_S  6U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX20_S  8U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX21_S  10U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX22_S  12U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX23_S  14U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX24_S  16U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX25_S  18U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX26_S  20U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX27_S  22U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX28_S  24U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX29_S  26U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX30_S  28U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUT6MUX16TO31CFG_MUX31_S  30U
#define XBAR_OUTPUT6MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // OUTPUT6 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT7MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT7MUX0TO15CFG_MUX0_S  0U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX1_S  2U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX2_S  4U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX3_S  6U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX4_S  8U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX5_S  10U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX6_S  12U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX7_S  14U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX8_S  16U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX9_S  18U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX10_S  20U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX11_S  22U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX12_S  24U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX13_S  26U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX14_S  28U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX0TO15CFG_MUX15_S  30U
#define XBAR_OUTPUT7MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT7MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT7MUX16TO31CFG_MUX16_S  0U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX17_S  2U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX18_S  4U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX19_S  6U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX20_S  8U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX21_S  10U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX22_S  12U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX23_S  14U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX24_S  16U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX25_S  18U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX26_S  20U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX27_S  22U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX28_S  24U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX29_S  26U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX30_S  28U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUT7MUX16TO31CFG_MUX31_S  30U
#define XBAR_OUTPUT7MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // OUTPUT7 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT8MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT8MUX0TO15CFG_MUX0_S  0U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX1_S  2U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX2_S  4U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX3_S  6U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX4_S  8U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX5_S  10U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX6_S  12U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX7_S  14U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX8_S  16U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX9_S  18U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX10_S  20U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX11_S  22U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX12_S  24U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX13_S  26U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX14_S  28U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX0TO15CFG_MUX15_S  30U
#define XBAR_OUTPUT8MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT8MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_OUTPUT8MUX16TO31CFG_MUX16_S  0U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX17_S  2U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX18_S  4U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX19_S  6U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX20_S  8U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX21_S  10U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX22_S  12U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX23_S  14U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX24_S  16U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX25_S  18U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX26_S  20U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX27_S  22U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX28_S  24U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX29_S  26U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX30_S  28U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR
#define XBAR_OUTPUT8MUX16TO31CFG_MUX31_S  30U
#define XBAR_OUTPUT8MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // OUTPUT8 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT1MUXENABLE register
//
//*****************************************************************************
#define XBAR_OUTPUT1MUXENABLE_MUX0  0x1U         // Mux0 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX1  0x2U         // Mux1 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX2  0x4U         // Mux2 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX3  0x8U         // Mux3 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX4  0x10U        // Mux4 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX5  0x20U        // Mux5 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX6  0x40U        // Mux6 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX7  0x80U        // Mux7 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX8  0x100U       // Mux8 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX9  0x200U       // Mux9 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX10  0x400U       // Mux10 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX11  0x800U       // Mux11 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX12  0x1000U      // Mux12 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX13  0x2000U      // Mux13 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX14  0x4000U      // Mux14 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX15  0x8000U      // Mux15 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX16  0x10000U     // Mux16 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX17  0x20000U     // Mux17 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX18  0x40000U     // Mux18 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX19  0x80000U     // Mux19 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX20  0x100000U    // Mux20 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX21  0x200000U    // Mux21 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX22  0x400000U    // Mux22 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX23  0x800000U    // Mux23 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX24  0x1000000U   // Mux24 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX25  0x2000000U   // Mux25 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX26  0x4000000U   // Mux26 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX27  0x8000000U   // Mux27 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX28  0x10000000U  // Mux28 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX29  0x20000000U  // Mux29 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX30  0x40000000U  // Mux30 to drive OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT1MUXENABLE_MUX31  0x80000000U  // Mux31 to drive OUTPUT1 of
                                               // OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT2MUXENABLE register
//
//*****************************************************************************
#define XBAR_OUTPUT2MUXENABLE_MUX0  0x1U         // Mux0 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX1  0x2U         // Mux1 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX2  0x4U         // Mux2 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX3  0x8U         // Mux3 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX4  0x10U        // Mux4 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX5  0x20U        // Mux5 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX6  0x40U        // Mux6 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX7  0x80U        // Mux7 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX8  0x100U       // Mux8 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX9  0x200U       // Mux9 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX10  0x400U       // Mux10 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX11  0x800U       // Mux11 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX12  0x1000U      // Mux12 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX13  0x2000U      // Mux13 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX14  0x4000U      // Mux14 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX15  0x8000U      // Mux15 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX16  0x10000U     // Mux16 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX17  0x20000U     // Mux17 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX18  0x40000U     // Mux18 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX19  0x80000U     // Mux19 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX20  0x100000U    // Mux20 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX21  0x200000U    // Mux21 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX22  0x400000U    // Mux22 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX23  0x800000U    // Mux23 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX24  0x1000000U   // Mux24 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX25  0x2000000U   // Mux25 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX26  0x4000000U   // Mux26 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX27  0x8000000U   // Mux27 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX28  0x10000000U  // Mux28 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX29  0x20000000U  // Mux29 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX30  0x40000000U  // Mux30 to drive OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT2MUXENABLE_MUX31  0x80000000U  // Mux31 to drive OUTPUT2 of
                                               // OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT3MUXENABLE register
//
//*****************************************************************************
#define XBAR_OUTPUT3MUXENABLE_MUX0  0x1U         // Mux0 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX1  0x2U         // Mux1 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX2  0x4U         // Mux2 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX3  0x8U         // Mux3 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX4  0x10U        // Mux4 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX5  0x20U        // Mux5 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX6  0x40U        // Mux6 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX7  0x80U        // Mux7 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX8  0x100U       // Mux8 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX9  0x200U       // Mux9 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX10  0x400U       // Mux10 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX11  0x800U       // Mux11 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX12  0x1000U      // Mux12 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX13  0x2000U      // Mux13 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX14  0x4000U      // Mux14 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX15  0x8000U      // Mux15 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX16  0x10000U     // Mux16 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX17  0x20000U     // Mux17 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX18  0x40000U     // Mux18 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX19  0x80000U     // Mux19 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX20  0x100000U    // Mux20 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX21  0x200000U    // Mux21 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX22  0x400000U    // Mux22 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX23  0x800000U    // Mux23 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX24  0x1000000U   // Mux24 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX25  0x2000000U   // Mux25 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX26  0x4000000U   // Mux26 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX27  0x8000000U   // Mux27 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX28  0x10000000U  // Mux28 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX29  0x20000000U  // Mux29 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX30  0x40000000U  // Mux30 to drive OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT3MUXENABLE_MUX31  0x80000000U  // Mux31 to drive OUTPUT3 of
                                               // OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT4MUXENABLE register
//
//*****************************************************************************
#define XBAR_OUTPUT4MUXENABLE_MUX0  0x1U         // Mux0 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX1  0x2U         // Mux1 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX2  0x4U         // Mux2 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX3  0x8U         // Mux3 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX4  0x10U        // Mux4 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX5  0x20U        // Mux5 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX6  0x40U        // Mux6 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX7  0x80U        // Mux7 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX8  0x100U       // Mux8 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX9  0x200U       // Mux9 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX10  0x400U       // Mux10 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX11  0x800U       // Mux11 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX12  0x1000U      // Mux12 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX13  0x2000U      // Mux13 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX14  0x4000U      // Mux14 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX15  0x8000U      // Mux15 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX16  0x10000U     // Mux16 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX17  0x20000U     // Mux17 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX18  0x40000U     // Mux18 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX19  0x80000U     // Mux19 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX20  0x100000U    // Mux20 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX21  0x200000U    // Mux21 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX22  0x400000U    // Mux22 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX23  0x800000U    // Mux23 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX24  0x1000000U   // Mux24 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX25  0x2000000U   // Mux25 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX26  0x4000000U   // Mux26 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX27  0x8000000U   // Mux27 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX28  0x10000000U  // Mux28 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX29  0x20000000U  // Mux29 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX30  0x40000000U  // Mux30 to drive OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT4MUXENABLE_MUX31  0x80000000U  // Mux31 to drive OUTPUT4 of
                                               // OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT5MUXENABLE register
//
//*****************************************************************************
#define XBAR_OUTPUT5MUXENABLE_MUX0  0x1U         // Mux0 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX1  0x2U         // Mux1 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX2  0x4U         // Mux2 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX3  0x8U         // Mux3 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX4  0x10U        // Mux4 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX5  0x20U        // Mux5 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX6  0x40U        // Mux6 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX7  0x80U        // Mux7 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX8  0x100U       // Mux8 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX9  0x200U       // Mux9 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX10  0x400U       // Mux10 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX11  0x800U       // Mux11 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX12  0x1000U      // Mux12 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX13  0x2000U      // Mux13 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX14  0x4000U      // Mux14 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX15  0x8000U      // Mux15 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX16  0x10000U     // Mux16 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX17  0x20000U     // Mux17 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX18  0x40000U     // Mux18 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX19  0x80000U     // Mux19 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX20  0x100000U    // Mux20 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX21  0x200000U    // Mux21 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX22  0x400000U    // Mux22 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX23  0x800000U    // Mux23 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX24  0x1000000U   // Mux24 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX25  0x2000000U   // Mux25 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX26  0x4000000U   // Mux26 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX27  0x8000000U   // Mux27 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX28  0x10000000U  // Mux28 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX29  0x20000000U  // Mux29 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX30  0x40000000U  // Mux30 to drive OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT5MUXENABLE_MUX31  0x80000000U  // Mux31 to drive OUTPUT5 of
                                               // OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT6MUXENABLE register
//
//*****************************************************************************
#define XBAR_OUTPUT6MUXENABLE_MUX0  0x1U         // Mux0 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX1  0x2U         // Mux1 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX2  0x4U         // Mux2 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX3  0x8U         // Mux3 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX4  0x10U        // Mux4 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX5  0x20U        // Mux5 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX6  0x40U        // Mux6 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX7  0x80U        // Mux7 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX8  0x100U       // Mux8 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX9  0x200U       // Mux9 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX10  0x400U       // Mux10 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX11  0x800U       // Mux11 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX12  0x1000U      // Mux12 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX13  0x2000U      // Mux13 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX14  0x4000U      // Mux14 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX15  0x8000U      // Mux15 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX16  0x10000U     // Mux16 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX17  0x20000U     // Mux17 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX18  0x40000U     // Mux18 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX19  0x80000U     // Mux19 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX20  0x100000U    // Mux20 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX21  0x200000U    // Mux21 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX22  0x400000U    // Mux22 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX23  0x800000U    // Mux23 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX24  0x1000000U   // Mux24 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX25  0x2000000U   // Mux25 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX26  0x4000000U   // Mux26 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX27  0x8000000U   // Mux27 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX28  0x10000000U  // Mux28 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX29  0x20000000U  // Mux29 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX30  0x40000000U  // Mux30 to drive OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT6MUXENABLE_MUX31  0x80000000U  // Mux31 to drive OUTPUT6 of
                                               // OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT7MUXENABLE register
//
//*****************************************************************************
#define XBAR_OUTPUT7MUXENABLE_MUX0  0x1U         // Mux0 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX1  0x2U         // Mux1 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX2  0x4U         // Mux2 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX3  0x8U         // Mux3 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX4  0x10U        // Mux4 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX5  0x20U        // Mux5 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX6  0x40U        // Mux6 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX7  0x80U        // Mux7 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX8  0x100U       // Mux8 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX9  0x200U       // Mux9 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX10  0x400U       // Mux10 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX11  0x800U       // Mux11 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX12  0x1000U      // Mux12 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX13  0x2000U      // Mux13 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX14  0x4000U      // Mux14 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX15  0x8000U      // Mux15 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX16  0x10000U     // Mux16 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX17  0x20000U     // Mux17 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX18  0x40000U     // Mux18 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX19  0x80000U     // Mux19 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX20  0x100000U    // Mux20 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX21  0x200000U    // Mux21 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX22  0x400000U    // Mux22 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX23  0x800000U    // Mux23 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX24  0x1000000U   // Mux24 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX25  0x2000000U   // Mux25 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX26  0x4000000U   // Mux26 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX27  0x8000000U   // Mux27 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX28  0x10000000U  // Mux28 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX29  0x20000000U  // Mux29 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX30  0x40000000U  // Mux30 to drive OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT7MUXENABLE_MUX31  0x80000000U  // Mux31 to drive OUTPUT7 of
                                               // OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUT8MUXENABLE register
//
//*****************************************************************************
#define XBAR_OUTPUT8MUXENABLE_MUX0  0x1U         // Mux0 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX1  0x2U         // Mux1 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX2  0x4U         // Mux2 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX3  0x8U         // Mux3 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX4  0x10U        // Mux4 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX5  0x20U        // Mux5 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX6  0x40U        // Mux6 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX7  0x80U        // Mux7 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX8  0x100U       // Mux8 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX9  0x200U       // Mux9 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX10  0x400U       // Mux10 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX11  0x800U       // Mux11 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX12  0x1000U      // Mux12 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX13  0x2000U      // Mux13 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX14  0x4000U      // Mux14 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX15  0x8000U      // Mux15 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX16  0x10000U     // Mux16 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX17  0x20000U     // Mux17 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX18  0x40000U     // Mux18 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX19  0x80000U     // Mux19 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX20  0x100000U    // Mux20 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX21  0x200000U    // Mux21 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX22  0x400000U    // Mux22 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX23  0x800000U    // Mux23 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX24  0x1000000U   // Mux24 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX25  0x2000000U   // Mux25 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX26  0x4000000U   // Mux26 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX27  0x8000000U   // Mux27 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX28  0x10000000U  // Mux28 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX29  0x20000000U  // Mux29 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX30  0x40000000U  // Mux30 to drive OUTPUT8 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUT8MUXENABLE_MUX31  0x80000000U  // Mux31 to drive OUTPUT8 of
                                               // OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUTLATCH register
//
//*****************************************************************************
#define XBAR_OUTPUTLATCH_OUTPUT1  0x1U         // Records the OUTPUT1 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUTLATCH_OUTPUT2  0x2U         // Records the OUTPUT2 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUTLATCH_OUTPUT3  0x4U         // Records the OUTPUT3 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUTLATCH_OUTPUT4  0x8U         // Records the OUTPUT4 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUTLATCH_OUTPUT5  0x10U        // Records the OUTPUT5 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUTLATCH_OUTPUT6  0x20U        // Records the OUTPUT6 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUTLATCH_OUTPUT7  0x40U        // Records the OUTPUT7 of
                                               // OUTPUT-XBAR
#define XBAR_OUTPUTLATCH_OUTPUT8  0x80U        // Records the OUTPUT8 of
                                               // OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUTLATCHCLR register
//
//*****************************************************************************
#define XBAR_OUTPUTLATCHCLR_OUTPUT1  0x1U         // Clears the Output-Latch for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHCLR_OUTPUT2  0x2U         // Clears the Output-Latch for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHCLR_OUTPUT3  0x4U         // Clears the Output-Latch for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHCLR_OUTPUT4  0x8U         // Clears the Output-Latch for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHCLR_OUTPUT5  0x10U        // Clears the Output-Latch for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHCLR_OUTPUT6  0x20U        // Clears the Output-Latch for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHCLR_OUTPUT7  0x40U        // Clears the Output-Latch for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHCLR_OUTPUT8  0x80U        // Clears the Output-Latch for
                                               // OUTPUT8 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUTLATCHFRC register
//
//*****************************************************************************
#define XBAR_OUTPUTLATCHFRC_OUTPUT1  0x1U         // Sets the Output-Latch for
                                               // OUTPUT1 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHFRC_OUTPUT2  0x2U         // Sets the Output-Latch for
                                               // OUTPUT2 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHFRC_OUTPUT3  0x4U         // Sets the Output-Latch for
                                               // OUTPUT3 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHFRC_OUTPUT4  0x8U         // Sets the Output-Latch for
                                               // OUTPUT4 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHFRC_OUTPUT5  0x10U        // Sets the Output-Latch for
                                               // OUTPUT5 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHFRC_OUTPUT6  0x20U        // Sets the Output-Latch for
                                               // OUTPUT6 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHFRC_OUTPUT7  0x40U        // Sets the Output-Latch for
                                               // OUTPUT7 of OUTPUT-XBAR
#define XBAR_OUTPUTLATCHFRC_OUTPUT8  0x80U        // Sets the Output-Latch for
                                               // OUTPUT8 of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUTLATCHENABLE register
//
//*****************************************************************************
#define XBAR_OUTPUTLATCHENABLE_OUTPUT1  0x1U         // Selects the output latch to
                                               // drive OUTPUT1 for OUTPUT-XBAR
#define XBAR_OUTPUTLATCHENABLE_OUTPUT2  0x2U         // Selects the output latch to
                                               // drive OUTPUT2 for OUTPUT-XBAR
#define XBAR_OUTPUTLATCHENABLE_OUTPUT3  0x4U         // Selects the output latch to
                                               // drive OUTPUT3 for OUTPUT-XBAR
#define XBAR_OUTPUTLATCHENABLE_OUTPUT4  0x8U         // Selects the output latch to
                                               // drive OUTPUT4 for OUTPUT-XBAR
#define XBAR_OUTPUTLATCHENABLE_OUTPUT5  0x10U        // Selects the output latch to
                                               // drive OUTPUT5 for OUTPUT-XBAR
#define XBAR_OUTPUTLATCHENABLE_OUTPUT6  0x20U        // Selects the output latch to
                                               // drive OUTPUT6 for OUTPUT-XBAR
#define XBAR_OUTPUTLATCHENABLE_OUTPUT7  0x40U        // Selects the output latch to
                                               // drive OUTPUT7 for OUTPUT-XBAR
#define XBAR_OUTPUTLATCHENABLE_OUTPUT8  0x80U        // Selects the output latch to
                                               // drive OUTPUT8 for OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUTINV register
//
//*****************************************************************************
#define XBAR_OUTPUTINV_OUTPUT1    0x1U         // Selects polarity for OUTPUT1
                                               // of OUTPUT-XBAR
#define XBAR_OUTPUTINV_OUTPUT2    0x2U         // Selects polarity for OUTPUT2
                                               // of OUTPUT-XBAR
#define XBAR_OUTPUTINV_OUTPUT3    0x4U         // Selects polarity for OUTPUT3
                                               // of OUTPUT-XBAR
#define XBAR_OUTPUTINV_OUTPUT4    0x8U         // Selects polarity for OUTPUT4
                                               // of OUTPUT-XBAR
#define XBAR_OUTPUTINV_OUTPUT5    0x10U        // Selects polarity for OUTPUT5
                                               // of OUTPUT-XBAR
#define XBAR_OUTPUTINV_OUTPUT6    0x20U        // Selects polarity for OUTPUT6
                                               // of OUTPUT-XBAR
#define XBAR_OUTPUTINV_OUTPUT7    0x40U        // Selects polarity for OUTPUT7
                                               // of OUTPUT-XBAR
#define XBAR_OUTPUTINV_OUTPUT8    0x80U        // Selects polarity for OUTPUT8
                                               // of OUTPUT-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the OUTPUTLOCK register
//
//*****************************************************************************
#define XBAR_OUTPUTLOCK_LOCK      0x1U         // Locks the configuration for
                                               // OUTPUT-XBAR
#define XBAR_OUTPUTLOCK_KEY_S     16U
#define XBAR_OUTPUTLOCK_KEY_M     0xFFFF0000U  // Write Protection KEY
#endif

//###########################################################################
//
// FILE:    hw_pga.h
//
// TITLE:   Definitions for the PGA registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_PGA_H
#define HW_PGA_H

//*****************************************************************************
//
// The following are defines for the PGA register offsets
//
//*****************************************************************************
#define PGA_O_CTL                 0x0U         // PGA Control Register
#define PGA_O_LOCK                0x2U         // PGA Lock Register
#define PGA_O_GAIN3TRIM           0x4U         // PGA Gain Trim Register for a
                                               // gain setting of 3
#define PGA_O_GAIN6TRIM           0x5U         // PGA Gain Trim Register for a
                                               // gain setting of 6
#define PGA_O_GAIN12TRIM          0x6U         // PGA Gain Trim Register for a
                                               // gain setting of 12
#define PGA_O_GAIN24TRIM          0x7U         // PGA Gain Trim Register for a
                                               // gain setting of 24
#define PGA_O_TYPE                0x8U         // PGA Type Register

//*****************************************************************************
//
// The following are defines for the bit fields in the PGACTL register
//
//*****************************************************************************
#define PGA_CTL_PGAEN             0x1U         // PGA Enable
#define PGA_CTL_FILTRESSEL_S      1U
#define PGA_CTL_FILTRESSEL_M      0x1EU        // Filter Resistor Select
#define PGA_CTL_GAIN_S            5U
#define PGA_CTL_GAIN_M            0xE0U        // PGA gain setting

//*****************************************************************************
//
// The following are defines for the bit fields in the PGALOCK register
//
//*****************************************************************************
#define PGA_LOCK_PGACTL           0x1U         // Lock bit for PGACTL.
#define PGA_LOCK_PGAGAIN3TRIM     0x4U         // Lock bit for PGAGAIN3TRIM.
#define PGA_LOCK_PGAGAIN6TRIM     0x8U         // Lock bit for PGAGAIN6TRIM.
#define PGA_LOCK_PGAGAIN12TRIM    0x10U        // Lock bit for PGAGAIN12TRIM.
#define PGA_LOCK_PGAGAIN24TRIM    0x20U        // Lock bit for PGAGAIN24TRIM.

//*****************************************************************************
//
// The following are defines for the bit fields in the PGAGAIN3TRIM register
//
//*****************************************************************************
#define PGA_GAIN3TRIM_GAINTRIM_S  0U
#define PGA_GAIN3TRIM_GAINTRIM_M  0xFFU        // Gain TRIM value, when gain
                                               // setting is 3
#define PGA_GAIN3TRIM_OFFSETTRIM_S  8U
#define PGA_GAIN3TRIM_OFFSETTRIM_M  0xFF00U      // OFFSET TRIM value, when Gain
                                               // setting is 3

//*****************************************************************************
//
// The following are defines for the bit fields in the PGAGAIN6TRIM register
//
//*****************************************************************************
#define PGA_GAIN6TRIM_GAINTRIM_S  0U
#define PGA_GAIN6TRIM_GAINTRIM_M  0xFFU        // Gain TRIM value, when gain
                                               // setting is 6
#define PGA_GAIN6TRIM_OFFSETTRIM_S  8U
#define PGA_GAIN6TRIM_OFFSETTRIM_M  0xFF00U      // OFFSET TRIM value, when Gain
                                               // setting is 6

//*****************************************************************************
//
// The following are defines for the bit fields in the PGAGAIN12TRIM register
//
//*****************************************************************************
#define PGA_GAIN12TRIM_GAINTRIM_S  0U
#define PGA_GAIN12TRIM_GAINTRIM_M  0xFFU        // Gain TRIM value, when gain
                                               // setting is 12
#define PGA_GAIN12TRIM_OFFSETTRIM_S  8U
#define PGA_GAIN12TRIM_OFFSETTRIM_M  0xFF00U      // OFFSET TRIM value, when Gain
                                               // setting is 12

//*****************************************************************************
//
// The following are defines for the bit fields in the PGAGAIN24TRIM register
//
//*****************************************************************************
#define PGA_GAIN24TRIM_GAINTRIM_S  0U
#define PGA_GAIN24TRIM_GAINTRIM_M  0xFFU        // Gain TRIM value, when gain
                                               // setting is 24
#define PGA_GAIN24TRIM_OFFSETTRIM_S  8U
#define PGA_GAIN24TRIM_OFFSETTRIM_M  0xFF00U      // OFFSET TRIM value, when Gain
                                               // setting is 24

//*****************************************************************************
//
// The following are defines for the bit fields in the PGATYPE register
//
//*****************************************************************************
#define PGA_TYPE_REV_S            0U
#define PGA_TYPE_REV_M            0xFFU        // PGA Revision Field
#define PGA_TYPE_TYPE_S           8U
#define PGA_TYPE_TYPE_M           0xFF00U      // PGA Type Field
#endif

//###########################################################################
//
// FILE:    hw_pie.h
//
// TITLE:   Definitions for the PIE registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_PIE_H
#define HW_PIE_H

//*****************************************************************************
//
// The following are defines for the PIE register offsets
//
//*****************************************************************************
#define PIE_O_CTRL                0x0U         // ePIE Control Register
#define PIE_O_ACK                 0x1U         // Interrupt Acknowledge
                                               // Register
#define PIE_O_IER1                0x2U         // Interrupt Group 1 Enable
                                               // Register
#define PIE_O_IFR1                0x3U         // Interrupt Group 1 Flag
                                               // Register
#define PIE_O_IER2                0x4U         // Interrupt Group 2 Enable
                                               // Register
#define PIE_O_IFR2                0x5U         // Interrupt Group 2 Flag
                                               // Register
#define PIE_O_IER3                0x6U         // Interrupt Group 3 Enable
                                               // Register
#define PIE_O_IFR3                0x7U         // Interrupt Group 3 Flag
                                               // Register
#define PIE_O_IER4                0x8U         // Interrupt Group 4 Enable
                                               // Register
#define PIE_O_IFR4                0x9U         // Interrupt Group 4 Flag
                                               // Register
#define PIE_O_IER5                0xAU         // Interrupt Group 5 Enable
                                               // Register
#define PIE_O_IFR5                0xBU         // Interrupt Group 5 Flag
                                               // Register
#define PIE_O_IER6                0xCU         // Interrupt Group 6 Enable
                                               // Register
#define PIE_O_IFR6                0xDU         // Interrupt Group 6 Flag
                                               // Register
#define PIE_O_IER7                0xEU         // Interrupt Group 7 Enable
                                               // Register
#define PIE_O_IFR7                0xFU         // Interrupt Group 7 Flag
                                               // Register
#define PIE_O_IER8                0x10U        // Interrupt Group 8 Enable
                                               // Register
#define PIE_O_IFR8                0x11U        // Interrupt Group 8 Flag
                                               // Register
#define PIE_O_IER9                0x12U        // Interrupt Group 9 Enable
                                               // Register
#define PIE_O_IFR9                0x13U        // Interrupt Group 9 Flag
                                               // Register
#define PIE_O_IER10               0x14U        // Interrupt Group 10 Enable
                                               // Register
#define PIE_O_IFR10               0x15U        // Interrupt Group 10 Flag
                                               // Register
#define PIE_O_IER11               0x16U        // Interrupt Group 11 Enable
                                               // Register
#define PIE_O_IFR11               0x17U        // Interrupt Group 11 Flag
                                               // Register
#define PIE_O_IER12               0x18U        // Interrupt Group 12 Enable
                                               // Register
#define PIE_O_IFR12               0x19U        // Interrupt Group 12 Flag
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the PIECTRL register
//
//*****************************************************************************
#define PIE_CTRL_ENPIE            0x1U         // PIE Enable
#define PIE_CTRL_PIEVECT_S        1U
#define PIE_CTRL_PIEVECT_M        0xFFFEU      // PIE Vector Address

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEACK register
//
//*****************************************************************************
#define PIE_ACK_ACK1              0x1U         // Acknowledge PIE Interrupt
                                               // Group 1
#define PIE_ACK_ACK2              0x2U         // Acknowledge PIE Interrupt
                                               // Group 2
#define PIE_ACK_ACK3              0x4U         // Acknowledge PIE Interrupt
                                               // Group 3
#define PIE_ACK_ACK4              0x8U         // Acknowledge PIE Interrupt
                                               // Group 4
#define PIE_ACK_ACK5              0x10U        // Acknowledge PIE Interrupt
                                               // Group 5
#define PIE_ACK_ACK6              0x20U        // Acknowledge PIE Interrupt
                                               // Group 6
#define PIE_ACK_ACK7              0x40U        // Acknowledge PIE Interrupt
                                               // Group 7
#define PIE_ACK_ACK8              0x80U        // Acknowledge PIE Interrupt
                                               // Group 8
#define PIE_ACK_ACK9              0x100U       // Acknowledge PIE Interrupt
                                               // Group 9
#define PIE_ACK_ACK10             0x200U       // Acknowledge PIE Interrupt
                                               // Group 10
#define PIE_ACK_ACK11             0x400U       // Acknowledge PIE Interrupt
                                               // Group 11
#define PIE_ACK_ACK12             0x800U       // Acknowledge PIE Interrupt
                                               // Group 12

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER1 register
//
//*****************************************************************************
#define PIE_IER1_INTX1            0x1U         // Enable for Interrupt 1.1
#define PIE_IER1_INTX2            0x2U         // Enable for Interrupt 1.2
#define PIE_IER1_INTX3            0x4U         // Enable for Interrupt 1.3
#define PIE_IER1_INTX4            0x8U         // Enable for Interrupt 1.4
#define PIE_IER1_INTX5            0x10U        // Enable for Interrupt 1.5
#define PIE_IER1_INTX6            0x20U        // Enable for Interrupt 1.6
#define PIE_IER1_INTX7            0x40U        // Enable for Interrupt 1.7
#define PIE_IER1_INTX8            0x80U        // Enable for Interrupt 1.8
#define PIE_IER1_INTX9            0x100U       // Enable for Interrupt 1.9
#define PIE_IER1_INTX10           0x200U       // Enable for Interrupt 1.10
#define PIE_IER1_INTX11           0x400U       // Enable for Interrupt 1.11
#define PIE_IER1_INTX12           0x800U       // Enable for Interrupt 1.12
#define PIE_IER1_INTX13           0x1000U      // Enable for Interrupt 1.13
#define PIE_IER1_INTX14           0x2000U      // Enable for Interrupt 1.14
#define PIE_IER1_INTX15           0x4000U      // Enable for Interrupt 1.15
#define PIE_IER1_INTX16           0x8000U      // Enable for Interrupt 1.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR1 register
//
//*****************************************************************************
#define PIE_IFR1_INTX1            0x1U         // Flag for Interrupt 1.1
#define PIE_IFR1_INTX2            0x2U         // Flag for Interrupt 1.2
#define PIE_IFR1_INTX3            0x4U         // Flag for Interrupt 1.3
#define PIE_IFR1_INTX4            0x8U         // Flag for Interrupt 1.4
#define PIE_IFR1_INTX5            0x10U        // Flag for Interrupt 1.5
#define PIE_IFR1_INTX6            0x20U        // Flag for Interrupt 1.6
#define PIE_IFR1_INTX7            0x40U        // Flag for Interrupt 1.7
#define PIE_IFR1_INTX8            0x80U        // Flag for Interrupt 1.8
#define PIE_IFR1_INTX9            0x100U       // Flag for Interrupt 1.9
#define PIE_IFR1_INTX10           0x200U       // Flag for Interrupt 1.10
#define PIE_IFR1_INTX11           0x400U       // Flag for Interrupt 1.11
#define PIE_IFR1_INTX12           0x800U       // Flag for Interrupt 1.12
#define PIE_IFR1_INTX13           0x1000U      // Flag for Interrupt 1.13
#define PIE_IFR1_INTX14           0x2000U      // Flag for Interrupt 1.14
#define PIE_IFR1_INTX15           0x4000U      // Flag for Interrupt 1.15
#define PIE_IFR1_INTX16           0x8000U      // Flag for Interrupt 1.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER2 register
//
//*****************************************************************************
#define PIE_IER2_INTX1            0x1U         // Enable for Interrupt 2.1
#define PIE_IER2_INTX2            0x2U         // Enable for Interrupt 2.2
#define PIE_IER2_INTX3            0x4U         // Enable for Interrupt 2.3
#define PIE_IER2_INTX4            0x8U         // Enable for Interrupt 2.4
#define PIE_IER2_INTX5            0x10U        // Enable for Interrupt 2.5
#define PIE_IER2_INTX6            0x20U        // Enable for Interrupt 2.6
#define PIE_IER2_INTX7            0x40U        // Enable for Interrupt 2.7
#define PIE_IER2_INTX8            0x80U        // Enable for Interrupt 2.8
#define PIE_IER2_INTX9            0x100U       // Enable for Interrupt 2.9
#define PIE_IER2_INTX10           0x200U       // Enable for Interrupt 2.10
#define PIE_IER2_INTX11           0x400U       // Enable for Interrupt 2.11
#define PIE_IER2_INTX12           0x800U       // Enable for Interrupt 2.12
#define PIE_IER2_INTX13           0x1000U      // Enable for Interrupt 2.13
#define PIE_IER2_INTX14           0x2000U      // Enable for Interrupt 2.14
#define PIE_IER2_INTX15           0x4000U      // Enable for Interrupt 2.15
#define PIE_IER2_INTX16           0x8000U      // Enable for Interrupt 2.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR2 register
//
//*****************************************************************************
#define PIE_IFR2_INTX1            0x1U         // Flag for Interrupt 2.1
#define PIE_IFR2_INTX2            0x2U         // Flag for Interrupt 2.2
#define PIE_IFR2_INTX3            0x4U         // Flag for Interrupt 2.3
#define PIE_IFR2_INTX4            0x8U         // Flag for Interrupt 2.4
#define PIE_IFR2_INTX5            0x10U        // Flag for Interrupt 2.5
#define PIE_IFR2_INTX6            0x20U        // Flag for Interrupt 2.6
#define PIE_IFR2_INTX7            0x40U        // Flag for Interrupt 2.7
#define PIE_IFR2_INTX8            0x80U        // Flag for Interrupt 2.8
#define PIE_IFR2_INTX9            0x100U       // Flag for Interrupt 2.9
#define PIE_IFR2_INTX10           0x200U       // Flag for Interrupt 2.10
#define PIE_IFR2_INTX11           0x400U       // Flag for Interrupt 2.11
#define PIE_IFR2_INTX12           0x800U       // Flag for Interrupt 2.12
#define PIE_IFR2_INTX13           0x1000U      // Flag for Interrupt 2.13
#define PIE_IFR2_INTX14           0x2000U      // Flag for Interrupt 2.14
#define PIE_IFR2_INTX15           0x4000U      // Flag for Interrupt 2.15
#define PIE_IFR2_INTX16           0x8000U      // Flag for Interrupt 2.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER3 register
//
//*****************************************************************************
#define PIE_IER3_INTX1            0x1U         // Enable for Interrupt 3.1
#define PIE_IER3_INTX2            0x2U         // Enable for Interrupt 3.2
#define PIE_IER3_INTX3            0x4U         // Enable for Interrupt 3.3
#define PIE_IER3_INTX4            0x8U         // Enable for Interrupt 3.4
#define PIE_IER3_INTX5            0x10U        // Enable for Interrupt 3.5
#define PIE_IER3_INTX6            0x20U        // Enable for Interrupt 3.6
#define PIE_IER3_INTX7            0x40U        // Enable for Interrupt 3.7
#define PIE_IER3_INTX8            0x80U        // Enable for Interrupt 3.8
#define PIE_IER3_INTX9            0x100U       // Enable for Interrupt 3.9
#define PIE_IER3_INTX10           0x200U       // Enable for Interrupt 3.10
#define PIE_IER3_INTX11           0x400U       // Enable for Interrupt 3.11
#define PIE_IER3_INTX12           0x800U       // Enable for Interrupt 3.12
#define PIE_IER3_INTX13           0x1000U      // Enable for Interrupt 3.13
#define PIE_IER3_INTX14           0x2000U      // Enable for Interrupt 3.14
#define PIE_IER3_INTX15           0x4000U      // Enable for Interrupt 3.15
#define PIE_IER3_INTX16           0x8000U      // Enable for Interrupt 3.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR3 register
//
//*****************************************************************************
#define PIE_IFR3_INTX1            0x1U         // Flag for Interrupt 3.1
#define PIE_IFR3_INTX2            0x2U         // Flag for Interrupt 3.2
#define PIE_IFR3_INTX3            0x4U         // Flag for Interrupt 3.3
#define PIE_IFR3_INTX4            0x8U         // Flag for Interrupt 3.4
#define PIE_IFR3_INTX5            0x10U        // Flag for Interrupt 3.5
#define PIE_IFR3_INTX6            0x20U        // Flag for Interrupt 3.6
#define PIE_IFR3_INTX7            0x40U        // Flag for Interrupt 3.7
#define PIE_IFR3_INTX8            0x80U        // Flag for Interrupt 3.8
#define PIE_IFR3_INTX9            0x100U       // Flag for Interrupt 3.9
#define PIE_IFR3_INTX10           0x200U       // Flag for Interrupt 3.10
#define PIE_IFR3_INTX11           0x400U       // Flag for Interrupt 3.11
#define PIE_IFR3_INTX12           0x800U       // Flag for Interrupt 3.12
#define PIE_IFR3_INTX13           0x1000U      // Flag for Interrupt 3.13
#define PIE_IFR3_INTX14           0x2000U      // Flag for Interrupt 3.14
#define PIE_IFR3_INTX15           0x4000U      // Flag for Interrupt 3.15
#define PIE_IFR3_INTX16           0x8000U      // Flag for Interrupt 3.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER4 register
//
//*****************************************************************************
#define PIE_IER4_INTX1            0x1U         // Enable for Interrupt 4.1
#define PIE_IER4_INTX2            0x2U         // Enable for Interrupt 4.2
#define PIE_IER4_INTX3            0x4U         // Enable for Interrupt 4.3
#define PIE_IER4_INTX4            0x8U         // Enable for Interrupt 4.4
#define PIE_IER4_INTX5            0x10U        // Enable for Interrupt 4.5
#define PIE_IER4_INTX6            0x20U        // Enable for Interrupt 4.6
#define PIE_IER4_INTX7            0x40U        // Enable for Interrupt 4.7
#define PIE_IER4_INTX8            0x80U        // Enable for Interrupt 4.8
#define PIE_IER4_INTX9            0x100U       // Enable for Interrupt 4.9
#define PIE_IER4_INTX10           0x200U       // Enable for Interrupt 4.10
#define PIE_IER4_INTX11           0x400U       // Enable for Interrupt 4.11
#define PIE_IER4_INTX12           0x800U       // Enable for Interrupt 4.12
#define PIE_IER4_INTX13           0x1000U      // Enable for Interrupt 4.13
#define PIE_IER4_INTX14           0x2000U      // Enable for Interrupt 4.14
#define PIE_IER4_INTX15           0x4000U      // Enable for Interrupt 4.15
#define PIE_IER4_INTX16           0x8000U      // Enable for Interrupt 4.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR4 register
//
//*****************************************************************************
#define PIE_IFR4_INTX1            0x1U         // Flag for Interrupt 4.1
#define PIE_IFR4_INTX2            0x2U         // Flag for Interrupt 4.2
#define PIE_IFR4_INTX3            0x4U         // Flag for Interrupt 4.3
#define PIE_IFR4_INTX4            0x8U         // Flag for Interrupt 4.4
#define PIE_IFR4_INTX5            0x10U        // Flag for Interrupt 4.5
#define PIE_IFR4_INTX6            0x20U        // Flag for Interrupt 4.6
#define PIE_IFR4_INTX7            0x40U        // Flag for Interrupt 4.7
#define PIE_IFR4_INTX8            0x80U        // Flag for Interrupt 4.8
#define PIE_IFR4_INTX9            0x100U       // Flag for Interrupt 4.9
#define PIE_IFR4_INTX10           0x200U       // Flag for Interrupt 4.10
#define PIE_IFR4_INTX11           0x400U       // Flag for Interrupt 4.11
#define PIE_IFR4_INTX12           0x800U       // Flag for Interrupt 4.12
#define PIE_IFR4_INTX13           0x1000U      // Flag for Interrupt 4.13
#define PIE_IFR4_INTX14           0x2000U      // Flag for Interrupt 4.14
#define PIE_IFR4_INTX15           0x4000U      // Flag for Interrupt 4.15
#define PIE_IFR4_INTX16           0x8000U      // Flag for Interrupt 4.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER5 register
//
//*****************************************************************************
#define PIE_IER5_INTX1            0x1U         // Enable for Interrupt 5.1
#define PIE_IER5_INTX2            0x2U         // Enable for Interrupt 5.2
#define PIE_IER5_INTX3            0x4U         // Enable for Interrupt 5.3
#define PIE_IER5_INTX4            0x8U         // Enable for Interrupt 5.4
#define PIE_IER5_INTX5            0x10U        // Enable for Interrupt 5.5
#define PIE_IER5_INTX6            0x20U        // Enable for Interrupt 5.6
#define PIE_IER5_INTX7            0x40U        // Enable for Interrupt 5.7
#define PIE_IER5_INTX8            0x80U        // Enable for Interrupt 5.8
#define PIE_IER5_INTX9            0x100U       // Enable for Interrupt 5.9
#define PIE_IER5_INTX10           0x200U       // Enable for Interrupt 5.10
#define PIE_IER5_INTX11           0x400U       // Enable for Interrupt 5.11
#define PIE_IER5_INTX12           0x800U       // Enable for Interrupt 5.12
#define PIE_IER5_INTX13           0x1000U      // Enable for Interrupt 5.13
#define PIE_IER5_INTX14           0x2000U      // Enable for Interrupt 5.14
#define PIE_IER5_INTX15           0x4000U      // Enable for Interrupt 5.15
#define PIE_IER5_INTX16           0x8000U      // Enable for Interrupt 5.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR5 register
//
//*****************************************************************************
#define PIE_IFR5_INTX1            0x1U         // Flag for Interrupt 5.1
#define PIE_IFR5_INTX2            0x2U         // Flag for Interrupt 5.2
#define PIE_IFR5_INTX3            0x4U         // Flag for Interrupt 5.3
#define PIE_IFR5_INTX4            0x8U         // Flag for Interrupt 5.4
#define PIE_IFR5_INTX5            0x10U        // Flag for Interrupt 5.5
#define PIE_IFR5_INTX6            0x20U        // Flag for Interrupt 5.6
#define PIE_IFR5_INTX7            0x40U        // Flag for Interrupt 5.7
#define PIE_IFR5_INTX8            0x80U        // Flag for Interrupt 5.8
#define PIE_IFR5_INTX9            0x100U       // Flag for Interrupt 5.9
#define PIE_IFR5_INTX10           0x200U       // Flag for Interrupt 5.10
#define PIE_IFR5_INTX11           0x400U       // Flag for Interrupt 5.11
#define PIE_IFR5_INTX12           0x800U       // Flag for Interrupt 5.12
#define PIE_IFR5_INTX13           0x1000U      // Flag for Interrupt 5.13
#define PIE_IFR5_INTX14           0x2000U      // Flag for Interrupt 5.14
#define PIE_IFR5_INTX15           0x4000U      // Flag for Interrupt 5.15
#define PIE_IFR5_INTX16           0x8000U      // Flag for Interrupt 5.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER6 register
//
//*****************************************************************************
#define PIE_IER6_INTX1            0x1U         // Enable for Interrupt 6.1
#define PIE_IER6_INTX2            0x2U         // Enable for Interrupt 6.2
#define PIE_IER6_INTX3            0x4U         // Enable for Interrupt 6.3
#define PIE_IER6_INTX4            0x8U         // Enable for Interrupt 6.4
#define PIE_IER6_INTX5            0x10U        // Enable for Interrupt 6.5
#define PIE_IER6_INTX6            0x20U        // Enable for Interrupt 6.6
#define PIE_IER6_INTX7            0x40U        // Enable for Interrupt 6.7
#define PIE_IER6_INTX8            0x80U        // Enable for Interrupt 6.8
#define PIE_IER6_INTX9            0x100U       // Enable for Interrupt 6.9
#define PIE_IER6_INTX10           0x200U       // Enable for Interrupt 6.10
#define PIE_IER6_INTX11           0x400U       // Enable for Interrupt 6.11
#define PIE_IER6_INTX12           0x800U       // Enable for Interrupt 6.12
#define PIE_IER6_INTX13           0x1000U      // Enable for Interrupt 6.13
#define PIE_IER6_INTX14           0x2000U      // Enable for Interrupt 6.14
#define PIE_IER6_INTX15           0x4000U      // Enable for Interrupt 6.15
#define PIE_IER6_INTX16           0x8000U      // Enable for Interrupt 6.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR6 register
//
//*****************************************************************************
#define PIE_IFR6_INTX1            0x1U         // Flag for Interrupt 6.1
#define PIE_IFR6_INTX2            0x2U         // Flag for Interrupt 6.2
#define PIE_IFR6_INTX3            0x4U         // Flag for Interrupt 6.3
#define PIE_IFR6_INTX4            0x8U         // Flag for Interrupt 6.4
#define PIE_IFR6_INTX5            0x10U        // Flag for Interrupt 6.5
#define PIE_IFR6_INTX6            0x20U        // Flag for Interrupt 6.6
#define PIE_IFR6_INTX7            0x40U        // Flag for Interrupt 6.7
#define PIE_IFR6_INTX8            0x80U        // Flag for Interrupt 6.8
#define PIE_IFR6_INTX9            0x100U       // Flag for Interrupt 6.9
#define PIE_IFR6_INTX10           0x200U       // Flag for Interrupt 6.10
#define PIE_IFR6_INTX11           0x400U       // Flag for Interrupt 6.11
#define PIE_IFR6_INTX12           0x800U       // Flag for Interrupt 6.12
#define PIE_IFR6_INTX13           0x1000U      // Flag for Interrupt 6.13
#define PIE_IFR6_INTX14           0x2000U      // Flag for Interrupt 6.14
#define PIE_IFR6_INTX15           0x4000U      // Flag for Interrupt 6.15
#define PIE_IFR6_INTX16           0x8000U      // Flag for Interrupt 6.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER7 register
//
//*****************************************************************************
#define PIE_IER7_INTX1            0x1U         // Enable for Interrupt 7.1
#define PIE_IER7_INTX2            0x2U         // Enable for Interrupt 7.2
#define PIE_IER7_INTX3            0x4U         // Enable for Interrupt 7.3
#define PIE_IER7_INTX4            0x8U         // Enable for Interrupt 7.4
#define PIE_IER7_INTX5            0x10U        // Enable for Interrupt 7.5
#define PIE_IER7_INTX6            0x20U        // Enable for Interrupt 7.6
#define PIE_IER7_INTX7            0x40U        // Enable for Interrupt 7.7
#define PIE_IER7_INTX8            0x80U        // Enable for Interrupt 7.8
#define PIE_IER7_INTX9            0x100U       // Enable for Interrupt 7.9
#define PIE_IER7_INTX10           0x200U       // Enable for Interrupt 7.10
#define PIE_IER7_INTX11           0x400U       // Enable for Interrupt 7.11
#define PIE_IER7_INTX12           0x800U       // Enable for Interrupt 7.12
#define PIE_IER7_INTX13           0x1000U      // Enable for Interrupt 7.13
#define PIE_IER7_INTX14           0x2000U      // Enable for Interrupt 7.14
#define PIE_IER7_INTX15           0x4000U      // Enable for Interrupt 7.15
#define PIE_IER7_INTX16           0x8000U      // Enable for Interrupt 7.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR7 register
//
//*****************************************************************************
#define PIE_IFR7_INTX1            0x1U         // Flag for Interrupt 7.1
#define PIE_IFR7_INTX2            0x2U         // Flag for Interrupt 7.2
#define PIE_IFR7_INTX3            0x4U         // Flag for Interrupt 7.3
#define PIE_IFR7_INTX4            0x8U         // Flag for Interrupt 7.4
#define PIE_IFR7_INTX5            0x10U        // Flag for Interrupt 7.5
#define PIE_IFR7_INTX6            0x20U        // Flag for Interrupt 7.6
#define PIE_IFR7_INTX7            0x40U        // Flag for Interrupt 7.7
#define PIE_IFR7_INTX8            0x80U        // Flag for Interrupt 7.8
#define PIE_IFR7_INTX9            0x100U       // Flag for Interrupt 7.9
#define PIE_IFR7_INTX10           0x200U       // Flag for Interrupt 7.10
#define PIE_IFR7_INTX11           0x400U       // Flag for Interrupt 7.11
#define PIE_IFR7_INTX12           0x800U       // Flag for Interrupt 7.12
#define PIE_IFR7_INTX13           0x1000U      // Flag for Interrupt 7.13
#define PIE_IFR7_INTX14           0x2000U      // Flag for Interrupt 7.14
#define PIE_IFR7_INTX15           0x4000U      // Flag for Interrupt 7.15
#define PIE_IFR7_INTX16           0x8000U      // Flag for Interrupt 7.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER8 register
//
//*****************************************************************************
#define PIE_IER8_INTX1            0x1U         // Enable for Interrupt 8.1
#define PIE_IER8_INTX2            0x2U         // Enable for Interrupt 8.2
#define PIE_IER8_INTX3            0x4U         // Enable for Interrupt 8.3
#define PIE_IER8_INTX4            0x8U         // Enable for Interrupt 8.4
#define PIE_IER8_INTX5            0x10U        // Enable for Interrupt 8.5
#define PIE_IER8_INTX6            0x20U        // Enable for Interrupt 8.6
#define PIE_IER8_INTX7            0x40U        // Enable for Interrupt 8.7
#define PIE_IER8_INTX8            0x80U        // Enable for Interrupt 8.8
#define PIE_IER8_INTX9            0x100U       // Enable for Interrupt 8.9
#define PIE_IER8_INTX10           0x200U       // Enable for Interrupt 8.10
#define PIE_IER8_INTX11           0x400U       // Enable for Interrupt 8.11
#define PIE_IER8_INTX12           0x800U       // Enable for Interrupt 8.12
#define PIE_IER8_INTX13           0x1000U      // Enable for Interrupt 8.13
#define PIE_IER8_INTX14           0x2000U      // Enable for Interrupt 8.14
#define PIE_IER8_INTX15           0x4000U      // Enable for Interrupt 8.15
#define PIE_IER8_INTX16           0x8000U      // Enable for Interrupt 8.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR8 register
//
//*****************************************************************************
#define PIE_IFR8_INTX1            0x1U         // Flag for Interrupt 8.1
#define PIE_IFR8_INTX2            0x2U         // Flag for Interrupt 8.2
#define PIE_IFR8_INTX3            0x4U         // Flag for Interrupt 8.3
#define PIE_IFR8_INTX4            0x8U         // Flag for Interrupt 8.4
#define PIE_IFR8_INTX5            0x10U        // Flag for Interrupt 8.5
#define PIE_IFR8_INTX6            0x20U        // Flag for Interrupt 8.6
#define PIE_IFR8_INTX7            0x40U        // Flag for Interrupt 8.7
#define PIE_IFR8_INTX8            0x80U        // Flag for Interrupt 8.8
#define PIE_IFR8_INTX9            0x100U       // Flag for Interrupt 8.9
#define PIE_IFR8_INTX10           0x200U       // Flag for Interrupt 8.10
#define PIE_IFR8_INTX11           0x400U       // Flag for Interrupt 8.11
#define PIE_IFR8_INTX12           0x800U       // Flag for Interrupt 8.12
#define PIE_IFR8_INTX13           0x1000U      // Flag for Interrupt 8.13
#define PIE_IFR8_INTX14           0x2000U      // Flag for Interrupt 8.14
#define PIE_IFR8_INTX15           0x4000U      // Flag for Interrupt 8.15
#define PIE_IFR8_INTX16           0x8000U      // Flag for Interrupt 8.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER9 register
//
//*****************************************************************************
#define PIE_IER9_INTX1            0x1U         // Enable for Interrupt 9.1
#define PIE_IER9_INTX2            0x2U         // Enable for Interrupt 9.2
#define PIE_IER9_INTX3            0x4U         // Enable for Interrupt 9.3
#define PIE_IER9_INTX4            0x8U         // Enable for Interrupt 9.4
#define PIE_IER9_INTX5            0x10U        // Enable for Interrupt 9.5
#define PIE_IER9_INTX6            0x20U        // Enable for Interrupt 9.6
#define PIE_IER9_INTX7            0x40U        // Enable for Interrupt 9.7
#define PIE_IER9_INTX8            0x80U        // Enable for Interrupt 9.8
#define PIE_IER9_INTX9            0x100U       // Enable for Interrupt 9.9
#define PIE_IER9_INTX10           0x200U       // Enable for Interrupt 9.10
#define PIE_IER9_INTX11           0x400U       // Enable for Interrupt 9.11
#define PIE_IER9_INTX12           0x800U       // Enable for Interrupt 9.12
#define PIE_IER9_INTX13           0x1000U      // Enable for Interrupt 9.13
#define PIE_IER9_INTX14           0x2000U      // Enable for Interrupt 9.14
#define PIE_IER9_INTX15           0x4000U      // Enable for Interrupt 9.15
#define PIE_IER9_INTX16           0x8000U      // Enable for Interrupt 9.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR9 register
//
//*****************************************************************************
#define PIE_IFR9_INTX1            0x1U         // Flag for Interrupt 9.1
#define PIE_IFR9_INTX2            0x2U         // Flag for Interrupt 9.2
#define PIE_IFR9_INTX3            0x4U         // Flag for Interrupt 9.3
#define PIE_IFR9_INTX4            0x8U         // Flag for Interrupt 9.4
#define PIE_IFR9_INTX5            0x10U        // Flag for Interrupt 9.5
#define PIE_IFR9_INTX6            0x20U        // Flag for Interrupt 9.6
#define PIE_IFR9_INTX7            0x40U        // Flag for Interrupt 9.7
#define PIE_IFR9_INTX8            0x80U        // Flag for Interrupt 9.8
#define PIE_IFR9_INTX9            0x100U       // Flag for Interrupt 9.9
#define PIE_IFR9_INTX10           0x200U       // Flag for Interrupt 9.10
#define PIE_IFR9_INTX11           0x400U       // Flag for Interrupt 9.11
#define PIE_IFR9_INTX12           0x800U       // Flag for Interrupt 9.12
#define PIE_IFR9_INTX13           0x1000U      // Flag for Interrupt 9.13
#define PIE_IFR9_INTX14           0x2000U      // Flag for Interrupt 9.14
#define PIE_IFR9_INTX15           0x4000U      // Flag for Interrupt 9.15
#define PIE_IFR9_INTX16           0x8000U      // Flag for Interrupt 9.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER10 register
//
//*****************************************************************************
#define PIE_IER10_INTX1           0x1U         // Enable for Interrupt 10.1
#define PIE_IER10_INTX2           0x2U         // Enable for Interrupt 10.2
#define PIE_IER10_INTX3           0x4U         // Enable for Interrupt 10.3
#define PIE_IER10_INTX4           0x8U         // Enable for Interrupt 10.4
#define PIE_IER10_INTX5           0x10U        // Enable for Interrupt 10.5
#define PIE_IER10_INTX6           0x20U        // Enable for Interrupt 10.6
#define PIE_IER10_INTX7           0x40U        // Enable for Interrupt 10.7
#define PIE_IER10_INTX8           0x80U        // Enable for Interrupt 10.8
#define PIE_IER10_INTX9           0x100U       // Enable for Interrupt 10.9
#define PIE_IER10_INTX10          0x200U       // Enable for Interrupt 10.10
#define PIE_IER10_INTX11          0x400U       // Enable for Interrupt 10.11
#define PIE_IER10_INTX12          0x800U       // Enable for Interrupt 10.12
#define PIE_IER10_INTX13          0x1000U      // Enable for Interrupt 10.13
#define PIE_IER10_INTX14          0x2000U      // Enable for Interrupt 10.14
#define PIE_IER10_INTX15          0x4000U      // Enable for Interrupt 10.15
#define PIE_IER10_INTX16          0x8000U      // Enable for Interrupt 10.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR10 register
//
//*****************************************************************************
#define PIE_IFR10_INTX1           0x1U         // Flag for Interrupt 10.1
#define PIE_IFR10_INTX2           0x2U         // Flag for Interrupt 10.2
#define PIE_IFR10_INTX3           0x4U         // Flag for Interrupt 10.3
#define PIE_IFR10_INTX4           0x8U         // Flag for Interrupt 10.4
#define PIE_IFR10_INTX5           0x10U        // Flag for Interrupt 10.5
#define PIE_IFR10_INTX6           0x20U        // Flag for Interrupt 10.6
#define PIE_IFR10_INTX7           0x40U        // Flag for Interrupt 10.7
#define PIE_IFR10_INTX8           0x80U        // Flag for Interrupt 10.8
#define PIE_IFR10_INTX9           0x100U       // Flag for Interrupt 10.9
#define PIE_IFR10_INTX10          0x200U       // Flag for Interrupt 10.10
#define PIE_IFR10_INTX11          0x400U       // Flag for Interrupt 10.11
#define PIE_IFR10_INTX12          0x800U       // Flag for Interrupt 10.12
#define PIE_IFR10_INTX13          0x1000U      // Flag for Interrupt 10.13
#define PIE_IFR10_INTX14          0x2000U      // Flag for Interrupt 10.14
#define PIE_IFR10_INTX15          0x4000U      // Flag for Interrupt 10.15
#define PIE_IFR10_INTX16          0x8000U      // Flag for Interrupt 10.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER11 register
//
//*****************************************************************************
#define PIE_IER11_INTX1           0x1U         // Enable for Interrupt 11.1
#define PIE_IER11_INTX2           0x2U         // Enable for Interrupt 11.2
#define PIE_IER11_INTX3           0x4U         // Enable for Interrupt 11.3
#define PIE_IER11_INTX4           0x8U         // Enable for Interrupt 11.4
#define PIE_IER11_INTX5           0x10U        // Enable for Interrupt 11.5
#define PIE_IER11_INTX6           0x20U        // Enable for Interrupt 11.6
#define PIE_IER11_INTX7           0x40U        // Enable for Interrupt 11.7
#define PIE_IER11_INTX8           0x80U        // Enable for Interrupt 11.8
#define PIE_IER11_INTX9           0x100U       // Enable for Interrupt 11.9
#define PIE_IER11_INTX10          0x200U       // Enable for Interrupt 11.10
#define PIE_IER11_INTX11          0x400U       // Enable for Interrupt 11.11
#define PIE_IER11_INTX12          0x800U       // Enable for Interrupt 11.12
#define PIE_IER11_INTX13          0x1000U      // Enable for Interrupt 11.13
#define PIE_IER11_INTX14          0x2000U      // Enable for Interrupt 11.14
#define PIE_IER11_INTX15          0x4000U      // Enable for Interrupt 11.15
#define PIE_IER11_INTX16          0x8000U      // Enable for Interrupt 11.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR11 register
//
//*****************************************************************************
#define PIE_IFR11_INTX1           0x1U         // Flag for Interrupt 11.1
#define PIE_IFR11_INTX2           0x2U         // Flag for Interrupt 11.2
#define PIE_IFR11_INTX3           0x4U         // Flag for Interrupt 11.3
#define PIE_IFR11_INTX4           0x8U         // Flag for Interrupt 11.4
#define PIE_IFR11_INTX5           0x10U        // Flag for Interrupt 11.5
#define PIE_IFR11_INTX6           0x20U        // Flag for Interrupt 11.6
#define PIE_IFR11_INTX7           0x40U        // Flag for Interrupt 11.7
#define PIE_IFR11_INTX8           0x80U        // Flag for Interrupt 11.8
#define PIE_IFR11_INTX9           0x100U       // Flag for Interrupt 11.9
#define PIE_IFR11_INTX10          0x200U       // Flag for Interrupt 11.10
#define PIE_IFR11_INTX11          0x400U       // Flag for Interrupt 11.11
#define PIE_IFR11_INTX12          0x800U       // Flag for Interrupt 11.12
#define PIE_IFR11_INTX13          0x1000U      // Flag for Interrupt 11.13
#define PIE_IFR11_INTX14          0x2000U      // Flag for Interrupt 11.14
#define PIE_IFR11_INTX15          0x4000U      // Flag for Interrupt 11.15
#define PIE_IFR11_INTX16          0x8000U      // Flag for Interrupt 11.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIER12 register
//
//*****************************************************************************
#define PIE_IER12_INTX1           0x1U         // Enable for Interrupt 12.1
#define PIE_IER12_INTX2           0x2U         // Enable for Interrupt 12.2
#define PIE_IER12_INTX3           0x4U         // Enable for Interrupt 12.3
#define PIE_IER12_INTX4           0x8U         // Enable for Interrupt 12.4
#define PIE_IER12_INTX5           0x10U        // Enable for Interrupt 12.5
#define PIE_IER12_INTX6           0x20U        // Enable for Interrupt 12.6
#define PIE_IER12_INTX7           0x40U        // Enable for Interrupt 12.7
#define PIE_IER12_INTX8           0x80U        // Enable for Interrupt 12.8
#define PIE_IER12_INTX9           0x100U       // Enable for Interrupt 12.9
#define PIE_IER12_INTX10          0x200U       // Enable for Interrupt 12.10
#define PIE_IER12_INTX11          0x400U       // Enable for Interrupt 12.11
#define PIE_IER12_INTX12          0x800U       // Enable for Interrupt 12.12
#define PIE_IER12_INTX13          0x1000U      // Enable for Interrupt 12.13
#define PIE_IER12_INTX14          0x2000U      // Enable for Interrupt 12.14
#define PIE_IER12_INTX15          0x4000U      // Enable for Interrupt 12.15
#define PIE_IER12_INTX16          0x8000U      // Enable for Interrupt 12.16

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEIFR12 register
//
//*****************************************************************************
#define PIE_IFR12_INTX1           0x1U         // Flag for Interrupt 12.1
#define PIE_IFR12_INTX2           0x2U         // Flag for Interrupt 12.2
#define PIE_IFR12_INTX3           0x4U         // Flag for Interrupt 12.3
#define PIE_IFR12_INTX4           0x8U         // Flag for Interrupt 12.4
#define PIE_IFR12_INTX5           0x10U        // Flag for Interrupt 12.5
#define PIE_IFR12_INTX6           0x20U        // Flag for Interrupt 12.6
#define PIE_IFR12_INTX7           0x40U        // Flag for Interrupt 12.7
#define PIE_IFR12_INTX8           0x80U        // Flag for Interrupt 12.8
#define PIE_IFR12_INTX9           0x100U       // Flag for Interrupt 12.9
#define PIE_IFR12_INTX10          0x200U       // Flag for Interrupt 12.10
#define PIE_IFR12_INTX11          0x400U       // Flag for Interrupt 12.11
#define PIE_IFR12_INTX12          0x800U       // Flag for Interrupt 12.12
#define PIE_IFR12_INTX13          0x1000U      // Flag for Interrupt 12.13
#define PIE_IFR12_INTX14          0x2000U      // Flag for Interrupt 12.14
#define PIE_IFR12_INTX15          0x4000U      // Flag for Interrupt 12.15
#define PIE_IFR12_INTX16          0x8000U      // Flag for Interrupt 12.16
#endif

//###########################################################################
//
// FILE:    hw_pmbus.h
//
// TITLE:   Definitions for the PMBUS registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_PMBUS_H
#define HW_PMBUS_H

//*****************************************************************************
//
// The following are defines for the PMBUS register offsets
//
//*****************************************************************************
#define PMBUS_O_PMBMC             0x0U         // PMBUS Master Mode Control
                                               // Register
#define PMBUS_O_PMBTXBUF          0x2U         // PMBUS Transmit Buffer
#define PMBUS_O_PMBRXBUF          0x4U         // PMBUS Receive buffer
#define PMBUS_O_PMBACK            0x6U         // PMBUS Acknowledge Register
#define PMBUS_O_PMBSTS            0x8U         // PMBUS Status Register
#define PMBUS_O_PMBINTM           0xAU         // PMBUS Interrupt Mask Register
#define PMBUS_O_PMBSC             0xCU         // PMBUS Slave Mode
                                               // Configuration Register
#define PMBUS_O_PMBHSA            0xEU         // PMBUS Hold Slave Address
                                               // Register
#define PMBUS_O_PMBCTRL           0x10U        // PMBUS Control Register
#define PMBUS_O_PMBTIMCTL         0x12U        // PMBUS Timing Control Register
#define PMBUS_O_PMBTIMCLK         0x14U        // PMBUS Clock Timing Register
#define PMBUS_O_PMBTIMSTSETUP     0x16U        // PMBUS Start Setup Time
                                               // Register
#define PMBUS_O_PMBTIMBIDLE       0x18U        // PMBUS Bus Idle Time Register
#define PMBUS_O_PMBTIMLOWTIMOUT   0x1AU        // PMBUS Clock Low Timeout Value
                                               // Register
#define PMBUS_O_PMBTIMHIGHTIMOUT  0x1CU        // PMBUS Clock High Timeout
                                               // Value Register

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBMC register
//
//*****************************************************************************
#define PMBUS_PMBMC_RW            0x1U         // RnW bit of the Message
#define PMBUS_PMBMC_SLAVE_ADDR_S  1U
#define PMBUS_PMBMC_SLAVE_ADDR_M  0xFEU        // Slave Address
#define PMBUS_PMBMC_BYTE_COUNT_S  8U
#define PMBUS_PMBMC_BYTE_COUNT_M  0xFF00U      // Number of Bytes Transmitted
#define PMBUS_PMBMC_CMD_ENA       0x10000U     // Master Command Code Enable
#define PMBUS_PMBMC_EXT_CMD       0x20000U     // Master Extended Command Code
                                               // Enable
#define PMBUS_PMBMC_PEC_ENA       0x40000U     // Master PEC Processing Enable
#define PMBUS_PMBMC_GRP_CMD       0x80000U     // Master Group Command Message
                                               // Enable
#define PMBUS_PMBMC_PRC_CALL      0x100000U    // Master Process Call Message
                                               // Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBACK register
//
//*****************************************************************************
#define PMBUS_PMBACK_ACK          0x1U         // Allows firmware to ack/nack
                                               // received data

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBSTS register
//
//*****************************************************************************
#define PMBUS_PMBSTS_RD_BYTE_COUNT_S  0U
#define PMBUS_PMBSTS_RD_BYTE_COUNT_M  0x7U         // Number of Data Bytes
                                               // available in Receive Data Register
#define PMBUS_PMBSTS_DATA_READY   0x8U         // Data Ready Flag
#define PMBUS_PMBSTS_DATA_REQUEST  0x10U        // Data Request Flag
#define PMBUS_PMBSTS_EOM          0x20U        // End of Message Indicator
#define PMBUS_PMBSTS_NACK         0x40U        // Not Acknowledge Flag Status
#define PMBUS_PMBSTS_PEC_VALID    0x80U        // PEC Valid Indicator
#define PMBUS_PMBSTS_CLK_LOW_TIMEOUT  0x100U       // Clock Low Timeout Status
#define PMBUS_PMBSTS_CLK_HIGH_DETECTED  0x200U       // Clock High Detection Status
#define PMBUS_PMBSTS_SLAVE_ADDR_READY  0x400U       // Slave Address Ready
#define PMBUS_PMBSTS_RPT_START    0x800U       // Repeated Start Flag
#define PMBUS_PMBSTS_UNIT_BUSY    0x1000U      // PMBus Busy Indicator
#define PMBUS_PMBSTS_BUS_FREE     0x2000U      // PMBus Free Indicator
#define PMBUS_PMBSTS_LOST_ARB     0x4000U      // Lost Arbitration Flag
#define PMBUS_PMBSTS_MASTER       0x8000U      // Master Indicator
#define PMBUS_PMBSTS_ALERT_EDGE   0x10000U     // Alert Edge Detection Status
#define PMBUS_PMBSTS_CONTROL_EDGE  0x20000U     // Control Edge Detection Status
#define PMBUS_PMBSTS_ALERT_RAW    0x40000U     // Alert Pin Real Time Status
#define PMBUS_PMBSTS_CONTROL_RAW  0x80000U     // Control Pin Real Time Status
#define PMBUS_PMBSTS_SDA_RAW      0x100000U    // PMBus Data Pin Real Time
                                               // Status
#define PMBUS_PMBSTS_SCL_RAW      0x200000U    // PMBus Clock Pin Real Time
                                               // Status

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBINTM register
//
//*****************************************************************************
#define PMBUS_PMBINTM_BUS_FREE    0x1U         // Bus Free Interrupt Mask
#define PMBUS_PMBINTM_BUS_LOW_TIMEOUT  0x2U         // Clock Low Timeout Interrupt
                                               // Mask
#define PMBUS_PMBINTM_DATA_READY  0x4U         // Data Ready Interrupt Mask
#define PMBUS_PMBINTM_DATA_REQUEST  0x8U         // Data Request Interrupt Mask
#define PMBUS_PMBINTM_SLAVE_ADDR_READY  0x10U        // Slave Address Ready Interrupt
                                               // Mask
#define PMBUS_PMBINTM_EOM         0x20U        // End of Message Interrupt Mask
#define PMBUS_PMBINTM_ALERT       0x40U        // Alert Detection Interrupt
                                               // Mask
#define PMBUS_PMBINTM_CONTROL     0x80U        // Control Detection Interrupt
                                               // Mask
#define PMBUS_PMBINTM_LOST_ARB    0x100U       // Lost Arbitration Interrupt
                                               // Mask
#define PMBUS_PMBINTM_CLK_HIGH_DETECT  0x200U       // Clock High Detection
                                               // Interrupt Mask

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBSC register
//
//*****************************************************************************
#define PMBUS_PMBSC_SLAVE_ADDR_S  0U
#define PMBUS_PMBSC_SLAVE_ADDR_M  0x7FU        // Configures the current device
                                               // address of the slave.
#define PMBUS_PMBSC_MAN_SLAVE_ACK  0x80U        // Manual Slave Address
                                               // Acknowledgement Mode
#define PMBUS_PMBSC_SLAVE_MASK_S  8U
#define PMBUS_PMBSC_SLAVE_MASK_M  0x7F00U      // Slave address mask
#define PMBUS_PMBSC_PEC_ENA       0x8000U      // PEC Processing Enable
#define PMBUS_PMBSC_TX_COUNT_S    16U
#define PMBUS_PMBSC_TX_COUNT_M    0x70000U     // Number of valid bytes in
                                               // Transmit Data Register
#define PMBUS_PMBSC_TX_PEC        0x80000U     // send a PEC byte at end of
                                               // message
#define PMBUS_PMBSC_MAN_CMD       0x100000U    // Manual Command
                                               // Acknowledgement Mode
#define PMBUS_PMBSC_RX_BYTE_ACK_CNT_S  21U
#define PMBUS_PMBSC_RX_BYTE_ACK_CNT_M  0x600000U    // Number of data bytes to
                                               // automatically acknowledge

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBHSA register
//
//*****************************************************************************
#define PMBUS_PMBHSA_SLAVE_RW     0x1U         // Stored R/W bit
#define PMBUS_PMBHSA_SLAVE_ADDR_S  1U
#define PMBUS_PMBHSA_SLAVE_ADDR_M  0xFEU        // Stored device address

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBCTRL register
//
//*****************************************************************************
#define PMBUS_PMBCTRL_RESET       0x1U         // PMBus Interface Synchronous
                                               // Reset
#define PMBUS_PMBCTRL_ALERT_EN    0x2U         // Slave Alert Enable
#define PMBUS_PMBCTRL_BUS_LO_INT_EDGE  0x4U         // Clock Low Timeout Interrupt
                                               // Edge Select
#define PMBUS_PMBCTRL_FAST_MODE   0x8U         // Fast Mode Enable
#define PMBUS_PMBCTRL_CNTL_INT_EDGE  0x20U        // Control Interrupt Edge Select
#define PMBUS_PMBCTRL_ALERT_MODE  0x40U        // Configures mode of Alert pin
#define PMBUS_PMBCTRL_ALERT_VALUE  0x80U        // Configures output value of
                                               // Alert pin in GPIO Mode
#define PMBUS_PMBCTRL_ALERT_DIR   0x100U       // Configures direction of Alert
                                               // pin in GPIO mode
#define PMBUS_PMBCTRL_CNTL_MODE   0x200U       // Configures mode of Control
                                               // pin
#define PMBUS_PMBCTRL_CNTL_VALUE  0x400U       // Configures output value of
                                               // Control pin in GPIO Mode
#define PMBUS_PMBCTRL_CNTL_DIR    0x800U       // Configures direction of
                                               // Control pin in GPIO mode
#define PMBUS_PMBCTRL_SDA_MODE    0x1000U      // Configures mode of PMBus Data
                                               // pin
#define PMBUS_PMBCTRL_SDA_VALUE   0x2000U      // Configures output value of
                                               // PMBus data pin in GPIO Mode
#define PMBUS_PMBCTRL_SDA_DIR     0x4000U      // Configures direction of PMBus
                                               // data pin in GPIO mode
#define PMBUS_PMBCTRL_SCL_MODE    0x8000U      // Configures mode of PMBus
                                               // Clock pin
#define PMBUS_PMBCTRL_SCL_VALUE   0x10000U     // Configures output value of
                                               // PMBus clock pin in GPIO Mode
#define PMBUS_PMBCTRL_SCL_DIR     0x20000U     // Configures direction of PMBus
                                               // clock pin in GPIO mode
#define PMBUS_PMBCTRL_IBIAS_A_EN  0x40000U     // PMBus Current Source A
                                               // Control
#define PMBUS_PMBCTRL_IBIAS_B_EN  0x80000U     // PMBus Current Source B
                                               // Control
#define PMBUS_PMBCTRL_CLK_LO_DIS  0x100000U    // Clock Low Timeout Disable
#define PMBUS_PMBCTRL_SLAVE_EN    0x200000U    // PMBus Slave Enable
#define PMBUS_PMBCTRL_MASTER_EN   0x400000U    // PMBus Master Enable
#define PMBUS_PMBCTRL_CLKDIV_S    23U
#define PMBUS_PMBCTRL_CLKDIV_M    0xF800000U   // PMBUS Clock Divide Value
#define PMBUS_PMBCTRL_I2CMODE     0x80000000U  // Bit to enable I2C mode

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBTIMCTL register
//
//*****************************************************************************
#define PMBUS_PMBTIMCTL_TIM_OVERRIDE  0x1U         // Overide the default settings
                                               // of the timing parameters.

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBTIMCLK register
//
//*****************************************************************************
#define PMBUS_PMBTIMCLK_CLK_HIGH_LIMIT_S  0U
#define PMBUS_PMBTIMCLK_CLK_HIGH_LIMIT_M  0xFFU        // Determines the PMBUS master
                                               // clock high pulse width.
#define PMBUS_PMBTIMCLK_CLK_FREQ_S  16U
#define PMBUS_PMBTIMCLK_CLK_FREQ_M  0xFF0000U    // Determines the PMBUS master
                                               // clock frequency.

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBTIMSTSETUP register
//
//*****************************************************************************
#define PMBUS_PMBTIMSTSETUP_TSU_STA_S  0U
#define PMBUS_PMBTIMSTSETUP_TSU_STA_M  0xFFU        // Setup time, rise edge of
                                               // PMBUS master clock to start edge.

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBTIMBIDLE register
//
//*****************************************************************************
#define PMBUS_PMBTIMBIDLE_BUSIDLE_S  0U
#define PMBUS_PMBTIMBIDLE_BUSIDLE_M  0x3FFU       // Determines the Bus Idle Limit

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBTIMLOWTIMOUT register
//
//*****************************************************************************
#define PMBUS_PMBTIMLOWTIMOUT_CLKLOWTIMOUT_S  0U
#define PMBUS_PMBTIMLOWTIMOUT_CLKLOWTIMOUT_M  0xFFFFFU     // Determines the clock low
                                               // timeout value

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBTIMHIGHTIMOUT register
//
//*****************************************************************************
#define PMBUS_PMBTIMHIGHTIMOUT_CLKHIGHTIMOUT_S  0U
#define PMBUS_PMBTIMHIGHTIMOUT_CLKHIGHTIMOUT_M  0x3FFU       // Determines the clock high
                                               // timeout value
#endif

//###########################################################################
//
// FILE:    hw_sci.h
//
// TITLE:   Definitions for the SCI registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_SCI_H
#define HW_SCI_H

//*****************************************************************************
//
// The following are defines for the SCI register offsets
//
//*****************************************************************************
#define SCI_O_CCR                 0x0U         // Communications control
                                               // register
#define SCI_O_CTL1                0x1U         // Control register 1
#define SCI_O_HBAUD               0x2U         // Baud rate (high) register
#define SCI_O_LBAUD               0x3U         // Baud rate (low) register
#define SCI_O_CTL2                0x4U         // Control register 2
#define SCI_O_RXST                0x5U         // Receive status register
#define SCI_O_RXEMU               0x6U         // Receive emulation buffer
                                               // register
#define SCI_O_RXBUF               0x7U         // Receive data buffer
#define SCI_O_TXBUF               0x9U         // Transmit data buffer
#define SCI_O_FFTX                0xAU         // FIFO transmit register
#define SCI_O_FFRX                0xBU         // FIFO receive register
#define SCI_O_FFCT                0xCU         // FIFO control register
#define SCI_O_PRI                 0xFU         // SCI priority control

//*****************************************************************************
//
// The following are defines for the bit fields in the SCICCR register
//
//*****************************************************************************
#define SCI_CCR_SCICHAR_S         0U
#define SCI_CCR_SCICHAR_M         0x7U         // Character length control
#define SCI_CCR_ADDRIDLE_MODE     0x8U         // ADDR/IDLE Mode control
#define SCI_CCR_LOOPBKENA         0x10U        // Loop Back enable
#define SCI_CCR_PARITYENA         0x20U        // Parity enable
#define SCI_CCR_PARITY            0x40U        // Even or Odd Parity
#define SCI_CCR_STOPBITS          0x80U        // Number of Stop Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the SCICTL1 register
//
//*****************************************************************************
#define SCI_CTL1_RXENA            0x1U         // SCI receiver enable
#define SCI_CTL1_TXENA            0x2U         // SCI transmitter enable
#define SCI_CTL1_SLEEP            0x4U         // SCI sleep
#define SCI_CTL1_TXWAKE           0x8U         // Transmitter wakeup method
#define SCI_CTL1_SWRESET          0x20U        // Software reset
#define SCI_CTL1_RXERRINTENA      0x40U        // Receive error interrupt
                                               // enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIHBAUD register
//
//*****************************************************************************
#define SCI_HBAUD_BAUD_S          0U
#define SCI_HBAUD_BAUD_M          0xFFU        // SCI 16-bit baud selection
                                               // Registers SCIHBAUD

//*****************************************************************************
//
// The following are defines for the bit fields in the SCILBAUD register
//
//*****************************************************************************
#define SCI_LBAUD_BAUD_S          0U
#define SCI_LBAUD_BAUD_M          0xFFU        // SCI 16-bit baud selection
                                               // Registers SCILBAUD

//*****************************************************************************
//
// The following are defines for the bit fields in the SCICTL2 register
//
//*****************************************************************************
#define SCI_CTL2_TXINTENA         0x1U         // Transmit __interrupt enable
#define SCI_CTL2_RXBKINTENA       0x2U         // Receiver-buffer break enable
#define SCI_CTL2_TXEMPTY          0x40U        // Transmitter empty flag
#define SCI_CTL2_TXRDY            0x80U        // Transmitter ready flag

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIRXST register
//
//*****************************************************************************
#define SCI_RXST_RXWAKE           0x2U         // Receiver wakeup detect flag
#define SCI_RXST_PE               0x4U         // Parity error flag
#define SCI_RXST_OE               0x8U         // Overrun error flag
#define SCI_RXST_FE               0x10U        // Framing error flag
#define SCI_RXST_BRKDT            0x20U        // Break-detect flag
#define SCI_RXST_RXRDY            0x40U        // Receiver ready flag
#define SCI_RXST_RXERROR          0x80U        // Receiver error flag

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIRXEMU register
//
//*****************************************************************************
#define SCI_RXEMU_ERXDT_S         0U
#define SCI_RXEMU_ERXDT_M         0xFFU        // Receive emulation buffer data

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIRXBUF register
//
//*****************************************************************************
#define SCI_RXBUF_SAR_S           0U
#define SCI_RXBUF_SAR_M           0xFFU        // Receive Character bits
#define SCI_RXBUF_SCIFFPE         0x4000U      // Receiver error flag
#define SCI_RXBUF_SCIFFFE         0x8000U      // Receiver error flag

//*****************************************************************************
//
// The following are defines for the bit fields in the SCITXBUF register
//
//*****************************************************************************
#define SCI_TXBUF_TXDT_S          0U
#define SCI_TXBUF_TXDT_M          0xFFU        // Transmit data buffer

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIFFTX register
//
//*****************************************************************************
#define SCI_FFTX_TXFFIL_S         0U
#define SCI_FFTX_TXFFIL_M         0x1FU        // Interrupt level
#define SCI_FFTX_TXFFIENA         0x20U        // Interrupt enable
#define SCI_FFTX_TXFFINTCLR       0x40U        // Clear INT flag
#define SCI_FFTX_TXFFINT          0x80U        // INT flag
#define SCI_FFTX_TXFFST_S         8U
#define SCI_FFTX_TXFFST_M         0x1F00U      // FIFO status
#define SCI_FFTX_TXFIFORESET      0x2000U      // FIFO reset
#define SCI_FFTX_SCIFFENA         0x4000U      // Enhancement enable
#define SCI_FFTX_SCIRST           0x8000U      // SCI reset rx/tx channels

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIFFRX register
//
//*****************************************************************************
#define SCI_FFRX_RXFFIL_S         0U
#define SCI_FFRX_RXFFIL_M         0x1FU        // Interrupt level
#define SCI_FFRX_RXFFIENA         0x20U        // Interrupt enable
#define SCI_FFRX_RXFFINTCLR       0x40U        // Clear INT flag
#define SCI_FFRX_RXFFINT          0x80U        // INT flag
#define SCI_FFRX_RXFFST_S         8U
#define SCI_FFRX_RXFFST_M         0x1F00U      // FIFO status
#define SCI_FFRX_RXFIFORESET      0x2000U      // FIFO reset
#define SCI_FFRX_RXFFOVRCLR       0x4000U      // Clear overflow
#define SCI_FFRX_RXFFOVF          0x8000U      // FIFO overflow

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIFFCT register
//
//*****************************************************************************
#define SCI_FFCT_FFTXDLY_S        0U
#define SCI_FFCT_FFTXDLY_M        0xFFU        // FIFO transmit delay
#define SCI_FFCT_CDC              0x2000U      // Auto baud mode enable
#define SCI_FFCT_ABDCLR           0x4000U      // Auto baud clear
#define SCI_FFCT_ABD              0x8000U      // Auto baud detect

//*****************************************************************************
//
// The following are defines for the bit fields in the SCIPRI register
//
//*****************************************************************************
#define SCI_PRI_FREESOFT_S        3U
#define SCI_PRI_FREESOFT_M        0x18U        // Emulation modes
#endif

//###########################################################################
//
// FILE:    hw_sdfm.h
//
// TITLE:   Definitions for the SDFM registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_SDFM_H
#define HW_SDFM_H

//*****************************************************************************
//
// The following are defines for the SDFM register offsets
//
//*****************************************************************************
#define SDFM_O_SDIFLG             0x0U         // SD Interrupt Flag Register
#define SDFM_O_SDIFLGCLR          0x2U         // SD Interrupt Flag Clear
                                               // Register
#define SDFM_O_SDCTL              0x4U         // SD Control Register
#define SDFM_O_SDMFILEN           0x6U         // SD Master Filter Enable
#define SDFM_O_SDSTATUS           0x7U         // SD Status Register
#define SDFM_O_SDCTLPARM1         0x10U        // Control Parameter Register
                                               // for Ch1
#define SDFM_O_SDDFPARM1          0x11U        // Data Filter Parameter
                                               // Register for Ch1
#define SDFM_O_SDDPARM1           0x12U        // Data Parameter Register for
                                               // Ch1
#define SDFM_O_SDCMPH1            0x13U        // High-level Threshold Register
                                               // for Ch1
#define SDFM_O_SDCMPL1            0x14U        // Low-level Threshold Register
                                               // for Ch1
#define SDFM_O_SDCPARM1           0x15U        // Comparator Filter Parameter
                                               // Register for Ch1
#define SDFM_O_SDDATA1            0x16U        // Data Filter Data Register (16
                                               // or 32bit) for Ch1
#define SDFM_O_SDDATFIFO1         0x18U        // Filter Data FIFO Output(32b)
                                               // for Ch1
#define SDFM_O_SDCDATA1           0x1AU        // Comparator Filter Data
                                               // Register (16b) for Ch1
#define SDFM_O_SDCMPHZ1           0x1CU        // High-level (Z) Threshold
                                               // Register for Ch1
#define SDFM_O_SDFIFOCTL1         0x1DU        // FIFO Control Register for Ch1
#define SDFM_O_SDSYNC1            0x1EU        // SD Filter Sync control for
                                               // Ch1
#define SDFM_O_SDCTLPARM2         0x20U        // Control Parameter Register
                                               // for Ch2
#define SDFM_O_SDDFPARM2          0x21U        // Data Filter Parameter
                                               // Register for Ch2
#define SDFM_O_SDDPARM2           0x22U        // Data Parameter Register for
                                               // Ch2
#define SDFM_O_SDCMPH2            0x23U        // High-level Threshold Register
                                               // for Ch2
#define SDFM_O_SDCMPL2            0x24U        // Low-level Threshold Register
                                               // for Ch2
#define SDFM_O_SDCPARM2           0x25U        // Comparator Filter Parameter
                                               // Register for Ch2
#define SDFM_O_SDDATA2            0x26U        // Data Filter Data Register (16
                                               // or 32bit) for Ch2
#define SDFM_O_SDDATFIFO2         0x28U        // Filter Data FIFO Output(32b)
                                               // for Ch2
#define SDFM_O_SDCDATA2           0x2AU        // Comparator Filter Data
                                               // Register (16b) for Ch2
#define SDFM_O_SDCMPHZ2           0x2CU        // High-level (Z) Threshold
                                               // Register for Ch2
#define SDFM_O_SDFIFOCTL2         0x2DU        // FIFO Control Register for Ch2
#define SDFM_O_SDSYNC2            0x2EU        // SD Filter Sync control for
                                               // Ch2
#define SDFM_O_SDCTLPARM3         0x30U        // Control Parameter Register
                                               // for Ch3
#define SDFM_O_SDDFPARM3          0x31U        // Data Filter Parameter
                                               // Register for Ch3
#define SDFM_O_SDDPARM3           0x32U        // Data Parameter Register for
                                               // Ch3
#define SDFM_O_SDCMPH3            0x33U        // High-level Threshold Register
                                               // for Ch3
#define SDFM_O_SDCMPL3            0x34U        // Low-level Threshold Register
                                               // for Ch3
#define SDFM_O_SDCPARM3           0x35U        // Comparator Filter Parameter
                                               // Register for Ch3
#define SDFM_O_SDDATA3            0x36U        // Data Filter Data Register (16
                                               // or 32bit) for Ch3
#define SDFM_O_SDDATFIFO3         0x38U        // Filter Data FIFO Output(32b)
                                               // for Ch3
#define SDFM_O_SDCDATA3           0x3AU        // Comparator Filter Data
                                               // Register (16b) for Ch3
#define SDFM_O_SDCMPHZ3           0x3CU        // High-level (Z) Threshold
                                               // Register for Ch3
#define SDFM_O_SDFIFOCTL3         0x3DU        // FIFO Control Register for Ch3
#define SDFM_O_SDSYNC3            0x3EU        // SD Filter Sync control for
                                               // Ch3
#define SDFM_O_SDCTLPARM4         0x40U        // Control Parameter Register
                                               // for Ch4
#define SDFM_O_SDDFPARM4          0x41U        // Data Filter Parameter
                                               // Register for Ch4
#define SDFM_O_SDDPARM4           0x42U        // Data Parameter Register for
                                               // Ch4
#define SDFM_O_SDCMPH4            0x43U        // High-level Threshold Register
                                               // for Ch4
#define SDFM_O_SDCMPL4            0x44U        // Low-level Threshold Register
                                               // for Ch4
#define SDFM_O_SDCPARM4           0x45U        // Comparator Filter Parameter
                                               // Register for Ch4
#define SDFM_O_SDDATA4            0x46U        // Data Filter Data Register (16
                                               // or 32bit) for Ch4
#define SDFM_O_SDDATFIFO4         0x48U        // Filter Data FIFO Output(32b)
                                               // for Ch4
#define SDFM_O_SDCDATA4           0x4AU        // Comparator Filter Data
                                               // Register (16b) for Ch4
#define SDFM_O_SDCMPHZ4           0x4CU        // High-level (Z) Threshold
                                               // Register for Ch4
#define SDFM_O_SDFIFOCTL4         0x4DU        // FIFO Control Register for Ch4
#define SDFM_O_SDSYNC4            0x4EU        // SD Filter Sync control for
                                               // Ch4

//*****************************************************************************
//
// The following are defines for the bit fields in the SDIFLG register
//
//*****************************************************************************
#define SDFM_SDIFLG_IFH1          0x1U         // High-level Interrupt flag for
                                               // Ch1
#define SDFM_SDIFLG_IFL1          0x2U         // Low-level Interrupt flag for
                                               // Ch1
#define SDFM_SDIFLG_IFH2          0x4U         // High-level Interrupt flag for
                                               // Ch2
#define SDFM_SDIFLG_IFL2          0x8U         // Low-level Interrupt flag for
                                               // Ch2
#define SDFM_SDIFLG_IFH3          0x10U        // High-level Interrupt flag for
                                               // Ch3
#define SDFM_SDIFLG_IFL3          0x20U        // Low-level Interrupt flag for
                                               // Ch3
#define SDFM_SDIFLG_IFH4          0x40U        // High-level Interrupt flag for
                                               // Ch4
#define SDFM_SDIFLG_IFL4          0x80U        // Low-level Interrupt flag for
                                               // Ch4
#define SDFM_SDIFLG_MF1           0x100U       // Modulator Failure for Filter
                                               // 1
#define SDFM_SDIFLG_MF2           0x200U       // Modulator Failure for Filter
                                               // 2
#define SDFM_SDIFLG_MF3           0x400U       // Modulator Failure for Filter
                                               // 3
#define SDFM_SDIFLG_MF4           0x800U       // Modulator Failure for Filter
                                               // 4
#define SDFM_SDIFLG_AF1           0x1000U      // Acknowledge flag for Filter 1
#define SDFM_SDIFLG_AF2           0x2000U      // Acknowledge flag for Filter 2
#define SDFM_SDIFLG_AF3           0x4000U      // Acknowledge flag for Filter 3
#define SDFM_SDIFLG_AF4           0x8000U      // Acknowledge flag for Filter 4
#define SDFM_SDIFLG_SDFFOVF1      0x10000U     // FIFO Overflow Flag for Ch1.
#define SDFM_SDIFLG_SDFFOVF2      0x20000U     // FIFO Overflow Flag for Ch2
#define SDFM_SDIFLG_SDFFOVF3      0x40000U     // FIFO Overflow Flag for Ch3
#define SDFM_SDIFLG_SDFFOVF4      0x80000U     // FIFO Overflow Flag for Ch4
#define SDFM_SDIFLG_SDFFINT1      0x100000U    // SDFIFO interrupt for Ch1
#define SDFM_SDIFLG_SDFFINT2      0x200000U    // SDFIFO interrupt for Ch2
#define SDFM_SDIFLG_SDFFINT3      0x400000U    // SDFIFO interrupt for Ch3
#define SDFM_SDIFLG_SDFFINT4      0x800000U    // SDFIFO interrupt for Ch4
#define SDFM_SDIFLG_MIF           0x80000000U  // Master Interrupt Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the SDIFLGCLR register
//
//*****************************************************************************
#define SDFM_SDIFLGCLR_IFH1       0x1U         // High-level Interrupt flag for
                                               // Ch1
#define SDFM_SDIFLGCLR_IFL1       0x2U         // Low-level Interrupt flag for
                                               // Ch1
#define SDFM_SDIFLGCLR_IFH2       0x4U         // High-level Interrupt flag for
                                               // Ch2
#define SDFM_SDIFLGCLR_IFL2       0x8U         // Low-level Interrupt flag for
                                               // Ch2
#define SDFM_SDIFLGCLR_IFH3       0x10U        // High-level Interrupt flag for
                                               // Ch3
#define SDFM_SDIFLGCLR_IFL3       0x20U        // Low-level Interrupt flag for
                                               // Ch3
#define SDFM_SDIFLGCLR_IFH4       0x40U        // High-level Interrupt flag for
                                               // Ch4
#define SDFM_SDIFLGCLR_IFL4       0x80U        // Low-level Interrupt flag for
                                               // Ch4
#define SDFM_SDIFLGCLR_MF1        0x100U       // Modulator Failure for Filter
                                               // 1
#define SDFM_SDIFLGCLR_MF2        0x200U       // Modulator Failure for Filter
                                               // 2
#define SDFM_SDIFLGCLR_MF3        0x400U       // Modulator Failure for Filter
                                               // 3
#define SDFM_SDIFLGCLR_MF4        0x800U       // Modulator Failure for Filter
                                               // 4
#define SDFM_SDIFLGCLR_AF1        0x1000U      // Acknowledge flag for Filter 1
#define SDFM_SDIFLGCLR_AF2        0x2000U      // Acknowledge flag for Filter 2
#define SDFM_SDIFLGCLR_AF3        0x4000U      // Acknowledge flag for Filter 3
#define SDFM_SDIFLGCLR_AF4        0x8000U      // Acknowledge flag for Filter 4
#define SDFM_SDIFLGCLR_SDFFOVF1   0x10000U     // SDFIFO overflow clear Ch1
#define SDFM_SDIFLGCLR_SDFFOVF2   0x20000U     // SDFIFO overflow clear Ch2
#define SDFM_SDIFLGCLR_SDFFOVF3   0x40000U     // SDFIFO overflow clear Ch3
#define SDFM_SDIFLGCLR_SDFFOVF4   0x80000U     // SDFIFO overflow clear Ch4
#define SDFM_SDIFLGCLR_SDFFINT1   0x100000U    // SDFIFO Interrupt flag-clear
                                               // bit for Ch1
#define SDFM_SDIFLGCLR_SDFFINT2   0x200000U    // SDFIFO Interrupt flag-clear
                                               // bit for Ch2
#define SDFM_SDIFLGCLR_SDFFINT3   0x400000U    // SDFIFO Interrupt flag-clear
                                               // bit for Ch3
#define SDFM_SDIFLGCLR_SDFFINT4   0x800000U    // SDFIFO Interrupt flag-clear
                                               // bit for Ch4
#define SDFM_SDIFLGCLR_MIF        0x80000000U  // Master Interrupt Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCTL register
//
//*****************************************************************************
#define SDFM_SDCTL_HZ1            0x1U         // High-level Threshold crossing
                                               // (Z) flag Ch1
#define SDFM_SDCTL_HZ2            0x2U         // High-level Threshold crossing
                                               // (Z) flag Ch2
#define SDFM_SDCTL_HZ3            0x4U         // High-level Threshold crossing
                                               // (Z) flag Ch3
#define SDFM_SDCTL_HZ4            0x8U         // High-level Threshold crossing
                                               // (Z) flag Ch4
#define SDFM_SDCTL_MIE            0x2000U      // Master SDy_ERR Interrupt
                                               // enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDMFILEN register
//
//*****************************************************************************
#define SDFM_SDMFILEN_MFE         0x800U       // Master Filter Enable.

//*****************************************************************************
//
// The following are defines for the bit fields in the SDSTATUS register
//
//*****************************************************************************
#define SDFM_SDSTATUS_HZ1         0x1U         // High-level Threshold crossing
                                               // (Z) flag Ch1
#define SDFM_SDSTATUS_HZ2         0x2U         // High-level Threshold crossing
                                               // (Z) flag Ch2
#define SDFM_SDSTATUS_HZ3         0x4U         // High-level Threshold crossing
                                               // (Z) flag Ch3
#define SDFM_SDSTATUS_HZ4         0x8U         // High-level Threshold crossing
                                               // (Z) flag Ch4

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCTLPARM1 register
//
//*****************************************************************************
#define SDFM_SDCTLPARM1_MOD_S     0U
#define SDFM_SDCTLPARM1_MOD_M     0x3U         // Modulator clocking modes

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDFPARM1 register
//
//*****************************************************************************
#define SDFM_SDDFPARM1_DOSR_S     0U
#define SDFM_SDDFPARM1_DOSR_M     0xFFU        // Data Filter Oversample Ratio=
                                               // DOSR+1
#define SDFM_SDDFPARM1_FEN        0x100U       // Filter Enable
#define SDFM_SDDFPARM1_AE         0x200U       // Ack Enable
#define SDFM_SDDFPARM1_SST_S      10U
#define SDFM_SDDFPARM1_SST_M      0xC00U       // Data filter Structure
                                               // (SincFast/1/2/3)
#define SDFM_SDDFPARM1_SDSYNCEN   0x1000U      // Data Filter Reset Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDPARM1 register
//
//*****************************************************************************
#define SDFM_SDDPARM1_DR          0x400U       // Data Representation (0/1 =
                                               // 16/32b 2's complement)
#define SDFM_SDDPARM1_SH_S        11U
#define SDFM_SDDPARM1_SH_M        0xF800U      // Shift Control (# bits to
                                               // shift in 16b mode)

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPH1 register
//
//*****************************************************************************
#define SDFM_SDCMPH1_HLT_S        0U
#define SDFM_SDCMPH1_HLT_M        0x7FFFU      // High-level threshold for the
                                               // comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPL1 register
//
//*****************************************************************************
#define SDFM_SDCMPL1_LLT_S        0U
#define SDFM_SDCMPL1_LLT_M        0x7FFFU      // Low-level threshold for the
                                               // comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCPARM1 register
//
//*****************************************************************************
#define SDFM_SDCPARM1_COSR_S      0U
#define SDFM_SDCPARM1_COSR_M      0x1FU        // Comparator Oversample Ratio.
                                               // Actual rate COSR+1
#define SDFM_SDCPARM1_IEH         0x20U        // High-level Interrupt enable.
#define SDFM_SDCPARM1_IEL         0x40U        // Low-level interrupt enable
#define SDFM_SDCPARM1_CS1_CS0_S   7U
#define SDFM_SDCPARM1_CS1_CS0_M   0x180U       // Comparator Filter Structure
                                               // (SincFast/1/2/3)
#define SDFM_SDCPARM1_MFIE        0x200U       // Modulator Failure Interrupt
                                               // enable
#define SDFM_SDCPARM1_HZEN        0x400U       // High level (Z) Threshold
                                               // crossing output enable
#define SDFM_SDCPARM1_CEN         0x2000U      // Comparator Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDATA1 register
//
//*****************************************************************************
#define SDFM_SDDATA1_DATA16_S     0U
#define SDFM_SDDATA1_DATA16_M     0xFFFFU      // Lo-order 16b in 32b mode
#define SDFM_SDDATA1_DATA32HI_S   16U
#define SDFM_SDDATA1_DATA32HI_M   0xFFFF0000U  // Hi-order 16b in 32b mode,
                                               // 16-bit Data in 16b mode

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDATFIFO1 register
//
//*****************************************************************************
#define SDFM_SDDATFIFO1_DATA16_S  0U
#define SDFM_SDDATFIFO1_DATA16_M  0xFFFFU      // Lo-order 16b in 32b mode
#define SDFM_SDDATFIFO1_DATA32HI_S  16U
#define SDFM_SDDATFIFO1_DATA32HI_M  0xFFFF0000U  // Hi-order 16b in 32b mode,
                                               // 16-bit Data in 16b mode

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPHZ1 register
//
//*****************************************************************************
#define SDFM_SDCMPHZ1_HLTZ_S      0U
#define SDFM_SDCMPHZ1_HLTZ_M      0x7FFFU      // High-level threshold (Z) for
                                               // the comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDFIFOCTL1 register
//
//*****************************************************************************
#define SDFM_SDFIFOCTL1_SDFFIL_S  0U
#define SDFM_SDFIFOCTL1_SDFFIL_M  0x1FU        // SDFIFO Interrupt Level
#define SDFM_SDFIFOCTL1_SDFFST_S  6U
#define SDFM_SDFIFOCTL1_SDFFST_M  0x7C0U       // SDFIFO Status
#define SDFM_SDFIFOCTL1_FFIEN     0x1000U      // SDFIFO data ready Interrupt
                                               // Enable
#define SDFM_SDFIFOCTL1_FFEN      0x2000U      // SDFIFO Enable
#define SDFM_SDFIFOCTL1_DRINTSEL  0x4000U      // Data-Ready Interrupt Source
                                               // Select
#define SDFM_SDFIFOCTL1_OVFIEN    0x8000U      // SDFIFO Overflow interrupt
                                               // enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDSYNC1 register
//
//*****************************************************************************
#define SDFM_SDSYNC1_SYNCSEL_S    0U
#define SDFM_SDSYNC1_SYNCSEL_M    0x3FU        // SDSYNC Source Select
#define SDFM_SDSYNC1_WTSYNCEN     0x40U        // Wait-for-Sync Enable
#define SDFM_SDSYNC1_WTSYNFLG     0x80U        // Wait-for-Sync Flag
#define SDFM_SDSYNC1_WTSYNCLR     0x100U       // Wait-for-Sync Flag Clear
#define SDFM_SDSYNC1_FFSYNCCLREN  0x200U       // FIFO Clear-on-SDSYNC Enable
#define SDFM_SDSYNC1_WTSCLREN     0x400U       // WTSYNFLG Clear-on-FIFOINT
                                               // Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCTLPARM2 register
//
//*****************************************************************************
#define SDFM_SDCTLPARM2_MOD_S     0U
#define SDFM_SDCTLPARM2_MOD_M     0x3U         // Modulator clocking modes

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDFPARM2 register
//
//*****************************************************************************
#define SDFM_SDDFPARM2_DOSR_S     0U
#define SDFM_SDDFPARM2_DOSR_M     0xFFU        // Data Filter Oversample Ratio=
                                               // DOSR+1
#define SDFM_SDDFPARM2_FEN        0x100U       // Filter Enable
#define SDFM_SDDFPARM2_AE         0x200U       // Ack Enable
#define SDFM_SDDFPARM2_SST_S      10U
#define SDFM_SDDFPARM2_SST_M      0xC00U       // Data filter Structure
                                               // (SincFast/1/2/3)
#define SDFM_SDDFPARM2_SDSYNCEN   0x1000U      // Data Filter Reset Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDPARM2 register
//
//*****************************************************************************
#define SDFM_SDDPARM2_DR          0x400U       // Data Representation (0/1 =
                                               // 16/32b 2's complement)
#define SDFM_SDDPARM2_SH_S        11U
#define SDFM_SDDPARM2_SH_M        0xF800U      // Shift Control (# bits to
                                               // shift in 16b mode)

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPH2 register
//
//*****************************************************************************
#define SDFM_SDCMPH2_HLT_S        0U
#define SDFM_SDCMPH2_HLT_M        0x7FFFU      // High-level threshold for the
                                               // comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPL2 register
//
//*****************************************************************************
#define SDFM_SDCMPL2_LLT_S        0U
#define SDFM_SDCMPL2_LLT_M        0x7FFFU      // Low-level threshold for the
                                               // comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCPARM2 register
//
//*****************************************************************************
#define SDFM_SDCPARM2_COSR_S      0U
#define SDFM_SDCPARM2_COSR_M      0x1FU        // Comparator Oversample Ratio.
                                               // Actual rate COSR+1
#define SDFM_SDCPARM2_IEH         0x20U        // High-level Interrupt enable.
#define SDFM_SDCPARM2_IEL         0x40U        // Low-level interrupt enable
#define SDFM_SDCPARM2_CS1_CS0_S   7U
#define SDFM_SDCPARM2_CS1_CS0_M   0x180U       // Comparator Filter Structure
                                               // (SincFast/1/2/3)
#define SDFM_SDCPARM2_MFIE        0x200U       // Modulator Failure Interrupt
                                               // enable
#define SDFM_SDCPARM2_HZEN        0x400U       // High level (Z) Threshold
                                               // crossing output enable
#define SDFM_SDCPARM2_CEN         0x2000U      // Comparator Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDATA2 register
//
//*****************************************************************************
#define SDFM_SDDATA2_DATA16_S     0U
#define SDFM_SDDATA2_DATA16_M     0xFFFFU      // Lo-order 16b in 32b mode
#define SDFM_SDDATA2_DATA32HI_S   16U
#define SDFM_SDDATA2_DATA32HI_M   0xFFFF0000U  // Hi-order 16b in 32b mode,
                                               // 16-bit Data in 16b mode

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDATFIFO2 register
//
//*****************************************************************************
#define SDFM_SDDATFIFO2_DATA16_S  0U
#define SDFM_SDDATFIFO2_DATA16_M  0xFFFFU      // Lo-order 16b in 32b mode
#define SDFM_SDDATFIFO2_DATA32HI_S  16U
#define SDFM_SDDATFIFO2_DATA32HI_M  0xFFFF0000U  // Hi-order 16b in 32b mode,
                                               // 16-bit Data in 16b mode

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPHZ2 register
//
//*****************************************************************************
#define SDFM_SDCMPHZ2_HLTZ_S      0U
#define SDFM_SDCMPHZ2_HLTZ_M      0x7FFFU      // High-level threshold (Z) for
                                               // the comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDFIFOCTL2 register
//
//*****************************************************************************
#define SDFM_SDFIFOCTL2_SDFFIL_S  0U
#define SDFM_SDFIFOCTL2_SDFFIL_M  0x1FU        // SDFIFO Interrupt Level
#define SDFM_SDFIFOCTL2_SDFFST_S  6U
#define SDFM_SDFIFOCTL2_SDFFST_M  0x7C0U       // SDFIFO Status
#define SDFM_SDFIFOCTL2_FFIEN     0x1000U      // SDFIFO data ready Interrupt
                                               // Enable
#define SDFM_SDFIFOCTL2_FFEN      0x2000U      // SDFIFO Enable
#define SDFM_SDFIFOCTL2_DRINTSEL  0x4000U      // Data-Ready Interrupt Source
                                               // Select
#define SDFM_SDFIFOCTL2_OVFIEN    0x8000U      // SDFIFO Overflow interrupt
                                               // enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDSYNC2 register
//
//*****************************************************************************
#define SDFM_SDSYNC2_SYNCSEL_S    0U
#define SDFM_SDSYNC2_SYNCSEL_M    0x3FU        // SDSYNC Source Select
#define SDFM_SDSYNC2_WTSYNCEN     0x40U        // Wait-for-Sync Enable
#define SDFM_SDSYNC2_WTSYNFLG     0x80U        // Wait-for-Sync Flag
#define SDFM_SDSYNC2_WTSYNCLR     0x100U       // Wait-for-Sync Flag Clear
#define SDFM_SDSYNC2_FFSYNCCLREN  0x200U       // FIFO Clear-on-SDSYNC Enable
#define SDFM_SDSYNC2_WTSCLREN     0x400U       // WTSYNFLG Clear-on-FIFOINT
                                               // Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCTLPARM3 register
//
//*****************************************************************************
#define SDFM_SDCTLPARM3_MOD_S     0U
#define SDFM_SDCTLPARM3_MOD_M     0x3U         // Modulator clocking modes

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDFPARM3 register
//
//*****************************************************************************
#define SDFM_SDDFPARM3_DOSR_S     0U
#define SDFM_SDDFPARM3_DOSR_M     0xFFU        // Data Filter Oversample Ratio=
                                               // DOSR+1
#define SDFM_SDDFPARM3_FEN        0x100U       // Filter Enable
#define SDFM_SDDFPARM3_AE         0x200U       // Ack Enable
#define SDFM_SDDFPARM3_SST_S      10U
#define SDFM_SDDFPARM3_SST_M      0xC00U       // Data filter Structure
                                               // (SincFast/1/2/3)
#define SDFM_SDDFPARM3_SDSYNCEN   0x1000U      // Data Filter Reset Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDPARM3 register
//
//*****************************************************************************
#define SDFM_SDDPARM3_DR          0x400U       // Data Representation (0/1 =
                                               // 16/32b 2's complement)
#define SDFM_SDDPARM3_SH_S        11U
#define SDFM_SDDPARM3_SH_M        0xF800U      // Shift Control (# bits to
                                               // shift in 16b mode)

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPH3 register
//
//*****************************************************************************
#define SDFM_SDCMPH3_HLT_S        0U
#define SDFM_SDCMPH3_HLT_M        0x7FFFU      // High-level threshold for the
                                               // comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPL3 register
//
//*****************************************************************************
#define SDFM_SDCMPL3_LLT_S        0U
#define SDFM_SDCMPL3_LLT_M        0x7FFFU      // Low-level threshold for the
                                               // comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCPARM3 register
//
//*****************************************************************************
#define SDFM_SDCPARM3_COSR_S      0U
#define SDFM_SDCPARM3_COSR_M      0x1FU        // Comparator Oversample Ratio.
                                               // Actual rate COSR+1
#define SDFM_SDCPARM3_IEH         0x20U        // High-level Interrupt enable.
#define SDFM_SDCPARM3_IEL         0x40U        // Low-level interrupt enable
#define SDFM_SDCPARM3_CS1_CS0_S   7U
#define SDFM_SDCPARM3_CS1_CS0_M   0x180U       // Comparator Filter Structure
                                               // (SincFast/1/2/3)
#define SDFM_SDCPARM3_MFIE        0x200U       // Modulator Failure Interrupt
                                               // enable
#define SDFM_SDCPARM3_HZEN        0x400U       // High level (Z) Threshold
                                               // crossing output enable
#define SDFM_SDCPARM3_CEN         0x2000U      // Comparator Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDATA3 register
//
//*****************************************************************************
#define SDFM_SDDATA3_DATA16_S     0U
#define SDFM_SDDATA3_DATA16_M     0xFFFFU      // Lo-order 16b in 32b mode
#define SDFM_SDDATA3_DATA32HI_S   16U
#define SDFM_SDDATA3_DATA32HI_M   0xFFFF0000U  // Hi-order 16b in 32b mode,
                                               // 16-bit Data in 16b mode

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDATFIFO3 register
//
//*****************************************************************************
#define SDFM_SDDATFIFO3_DATA16_S  0U
#define SDFM_SDDATFIFO3_DATA16_M  0xFFFFU      // Lo-order 16b in 32b mode
#define SDFM_SDDATFIFO3_DATA32HI_S  16U
#define SDFM_SDDATFIFO3_DATA32HI_M  0xFFFF0000U  // Hi-order 16b in 32b mode,
                                               // 16-bit Data in 16b mode

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPHZ3 register
//
//*****************************************************************************
#define SDFM_SDCMPHZ3_HLTZ_S      0U
#define SDFM_SDCMPHZ3_HLTZ_M      0x7FFFU      // High-level threshold (Z) for
                                               // the comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDFIFOCTL3 register
//
//*****************************************************************************
#define SDFM_SDFIFOCTL3_SDFFIL_S  0U
#define SDFM_SDFIFOCTL3_SDFFIL_M  0x1FU        // SDFIFO Interrupt Level
#define SDFM_SDFIFOCTL3_SDFFST_S  6U
#define SDFM_SDFIFOCTL3_SDFFST_M  0x7C0U       // SDFIFO Status
#define SDFM_SDFIFOCTL3_FFIEN     0x1000U      // SDFIFO data ready Interrupt
                                               // Enable
#define SDFM_SDFIFOCTL3_FFEN      0x2000U      // SDFIFO Enable
#define SDFM_SDFIFOCTL3_DRINTSEL  0x4000U      // Data-Ready Interrupt Source
                                               // Select
#define SDFM_SDFIFOCTL3_OVFIEN    0x8000U      // SDFIFO Overflow interrupt
                                               // enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDSYNC3 register
//
//*****************************************************************************
#define SDFM_SDSYNC3_SYNCSEL_S    0U
#define SDFM_SDSYNC3_SYNCSEL_M    0x3FU        // SDSYNC Source Select
#define SDFM_SDSYNC3_WTSYNCEN     0x40U        // Wait-for-Sync Enable
#define SDFM_SDSYNC3_WTSYNFLG     0x80U        // Wait-for-Sync Flag
#define SDFM_SDSYNC3_WTSYNCLR     0x100U       // Wait-for-Sync Flag Clear
#define SDFM_SDSYNC3_FFSYNCCLREN  0x200U       // FIFO Clear-on-SDSYNC Enable
#define SDFM_SDSYNC3_WTSCLREN     0x400U       // WTSYNFLG Clear-on-FIFOINT
                                               // Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCTLPARM4 register
//
//*****************************************************************************
#define SDFM_SDCTLPARM4_MOD_S     0U
#define SDFM_SDCTLPARM4_MOD_M     0x3U         // Modulator clocking modes

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDFPARM4 register
//
//*****************************************************************************
#define SDFM_SDDFPARM4_DOSR_S     0U
#define SDFM_SDDFPARM4_DOSR_M     0xFFU        // Data Filter Oversample Ratio=
                                               // DOSR+1
#define SDFM_SDDFPARM4_FEN        0x100U       // Filter Enable
#define SDFM_SDDFPARM4_AE         0x200U       // Ack Enable
#define SDFM_SDDFPARM4_SST_S      10U
#define SDFM_SDDFPARM4_SST_M      0xC00U       // Data filter Structure
                                               // (SincFast/1/2/3)
#define SDFM_SDDFPARM4_SDSYNCEN   0x1000U      // Data Filter Reset Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDPARM4 register
//
//*****************************************************************************
#define SDFM_SDDPARM4_DR          0x400U       // Data Representation (0/1 =
                                               // 16/32b 2's complement)
#define SDFM_SDDPARM4_SH_S        11U
#define SDFM_SDDPARM4_SH_M        0xF800U      // Shift Control (# bits to
                                               // shift in 16b mode)

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPH4 register
//
//*****************************************************************************
#define SDFM_SDCMPH4_HLT_S        0U
#define SDFM_SDCMPH4_HLT_M        0x7FFFU      // High-level threshold for the
                                               // comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPL4 register
//
//*****************************************************************************
#define SDFM_SDCMPL4_LLT_S        0U
#define SDFM_SDCMPL4_LLT_M        0x7FFFU      // Low-level threshold for the
                                               // comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCPARM4 register
//
//*****************************************************************************
#define SDFM_SDCPARM4_COSR_S      0U
#define SDFM_SDCPARM4_COSR_M      0x1FU        // Comparator Oversample Ratio.
                                               // Actual rate COSR+1
#define SDFM_SDCPARM4_IEH         0x20U        // High-level Interrupt enable.
#define SDFM_SDCPARM4_IEL         0x40U        // Low-level interrupt enable
#define SDFM_SDCPARM4_CS1_CS0_S   7U
#define SDFM_SDCPARM4_CS1_CS0_M   0x180U       // Comparator Filter Structure
                                               // (SincFast/1/2/3)
#define SDFM_SDCPARM4_MFIE        0x200U       // Modulator Failure Interrupt
                                               // enable
#define SDFM_SDCPARM4_HZEN        0x400U       // High level (Z) Threshold
                                               // crossing output enable
#define SDFM_SDCPARM4_CEN         0x2000U      // Comparator Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDATA4 register
//
//*****************************************************************************
#define SDFM_SDDATA4_DATA16_S     0U
#define SDFM_SDDATA4_DATA16_M     0xFFFFU      // Lo-order 16b in 32b mode
#define SDFM_SDDATA4_DATA32HI_S   16U
#define SDFM_SDDATA4_DATA32HI_M   0xFFFF0000U  // Hi-order 16b in 32b mode,
                                               // 16-bit Data in 16b mode

//*****************************************************************************
//
// The following are defines for the bit fields in the SDDATFIFO4 register
//
//*****************************************************************************
#define SDFM_SDDATFIFO4_DATA16_S  0U
#define SDFM_SDDATFIFO4_DATA16_M  0xFFFFU      // Lo-order 16b in 32b mode
#define SDFM_SDDATFIFO4_DATA32HI_S  16U
#define SDFM_SDDATFIFO4_DATA32HI_M  0xFFFF0000U  // Hi-order 16b in 32b mode,
                                               // 16-bit Data in 16b mode

//*****************************************************************************
//
// The following are defines for the bit fields in the SDCMPHZ4 register
//
//*****************************************************************************
#define SDFM_SDCMPHZ4_HLTZ_S      0U
#define SDFM_SDCMPHZ4_HLTZ_M      0x7FFFU      // High-level threshold (Z) for
                                               // the comparator filter output

//*****************************************************************************
//
// The following are defines for the bit fields in the SDFIFOCTL4 register
//
//*****************************************************************************
#define SDFM_SDFIFOCTL4_SDFFIL_S  0U
#define SDFM_SDFIFOCTL4_SDFFIL_M  0x1FU        // SDFIFO Interrupt Level
#define SDFM_SDFIFOCTL4_SDFFST_S  6U
#define SDFM_SDFIFOCTL4_SDFFST_M  0x7C0U       // SDFIFO Status
#define SDFM_SDFIFOCTL4_FFIEN     0x1000U      // SDFIFO data ready Interrupt
                                               // Enable
#define SDFM_SDFIFOCTL4_FFEN      0x2000U      // SDFIFO Enable
#define SDFM_SDFIFOCTL4_DRINTSEL  0x4000U      // Data-Ready Interrupt Source
                                               // Select
#define SDFM_SDFIFOCTL4_OVFIEN    0x8000U      // SDFIFO Overflow interrupt
                                               // enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SDSYNC4 register
//
//*****************************************************************************
#define SDFM_SDSYNC4_SYNCSEL_S    0U
#define SDFM_SDSYNC4_SYNCSEL_M    0x3FU        // SDSYNC Source Select
#define SDFM_SDSYNC4_WTSYNCEN     0x40U        // Wait-for-Sync Enable
#define SDFM_SDSYNC4_WTSYNFLG     0x80U        // Wait-for-Sync Flag
#define SDFM_SDSYNC4_WTSYNCLR     0x100U       // Wait-for-Sync Flag Clear
#define SDFM_SDSYNC4_FFSYNCCLREN  0x200U       // FIFO Clear-on-SDSYNC Enable
#define SDFM_SDSYNC4_WTSCLREN     0x400U       // WTSYNFLG Clear-on-FIFOINT
                                               // Enable
#endif

//###########################################################################
//
// FILE:    hw_spi.h
//
// TITLE:   Definitions for the SPI registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_SPI_H
#define HW_SPI_H

//*****************************************************************************
//
// The following are defines for the SPI register offsets
//
//*****************************************************************************
#define SPI_O_CCR                 0x0U         // SPI Configuration Control
                                               // Register
#define SPI_O_CTL                 0x1U         // SPI Operation Control
                                               // Register
#define SPI_O_STS                 0x2U         // SPI Status Register
#define SPI_O_BRR                 0x4U         // SPI Baud Rate Register
#define SPI_O_RXEMU               0x6U         // SPI Emulation Buffer Register
#define SPI_O_RXBUF               0x7U         // SPI Serial Input Buffer
                                               // Register
#define SPI_O_TXBUF               0x8U         // SPI Serial Output Buffer
                                               // Register
#define SPI_O_DAT                 0x9U         // SPI Serial Data Register
#define SPI_O_FFTX                0xAU         // SPI FIFO Transmit Register
#define SPI_O_FFRX                0xBU         // SPI FIFO Receive Register
#define SPI_O_FFCT                0xCU         // SPI FIFO Control Register
#define SPI_O_PRI                 0xFU         // SPI Priority Control Register

//*****************************************************************************
//
// The following are defines for the bit fields in the SPICCR register
//
//*****************************************************************************
#define SPI_CCR_SPICHAR_S         0U
#define SPI_CCR_SPICHAR_M         0xFU         // Character Length Control
#define SPI_CCR_SPILBK            0x10U        // SPI Loopback
#define SPI_CCR_HS_MODE           0x20U        // High Speed mode control
#define SPI_CCR_CLKPOLARITY       0x40U        // Shift Clock Polarity
#define SPI_CCR_SPISWRESET        0x80U        // SPI Software Reset

//*****************************************************************************
//
// The following are defines for the bit fields in the SPICTL register
//
//*****************************************************************************
#define SPI_CTL_SPIINTENA         0x1U         // SPI Interupt Enable
#define SPI_CTL_TALK              0x2U         // Master/Slave Transmit Enable
#define SPI_CTL_MASTER_SLAVE      0x4U         // SPI Network Mode Control
#define SPI_CTL_CLK_PHASE         0x8U         // SPI Clock Phase
#define SPI_CTL_OVERRUNINTENA     0x10U        // Overrun Interrupt Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the SPISTS register
//
//*****************************************************************************
#define SPI_STS_BUFFULL_FLAG      0x20U        // SPI Transmit Buffer Full Flag
#define SPI_STS_INT_FLAG          0x40U        // SPI Interrupt Flag
#define SPI_STS_OVERRUN_FLAG      0x80U        // SPI Receiver Overrun Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the SPIBRR register
//
//*****************************************************************************
#define SPI_BRR_SPI_BIT_RATE_S    0U
#define SPI_BRR_SPI_BIT_RATE_M    0x7FU        // SPI Bit Rate Control

//*****************************************************************************
//
// The following are defines for the bit fields in the SPIFFTX register
//
//*****************************************************************************
#define SPI_FFTX_TXFFIL_S         0U
#define SPI_FFTX_TXFFIL_M         0x1FU        // TXFIFO Interrupt Level
#define SPI_FFTX_TXFFIENA         0x20U        // TXFIFO Interrupt Enable
#define SPI_FFTX_TXFFINTCLR       0x40U        // TXFIFO Interrupt Clear
#define SPI_FFTX_TXFFINT          0x80U        // TXFIFO Interrupt Flag
#define SPI_FFTX_TXFFST_S         8U
#define SPI_FFTX_TXFFST_M         0x1F00U      // Transmit FIFO Status
#define SPI_FFTX_TXFIFO           0x2000U      // TXFIFO Reset
#define SPI_FFTX_SPIFFENA         0x4000U      // FIFO Enhancements Enable
#define SPI_FFTX_SPIRST           0x8000U      // SPI Reset

//*****************************************************************************
//
// The following are defines for the bit fields in the SPIFFRX register
//
//*****************************************************************************
#define SPI_FFRX_RXFFIL_S         0U
#define SPI_FFRX_RXFFIL_M         0x1FU        // RXFIFO Interrupt Level
#define SPI_FFRX_RXFFIENA         0x20U        // RXFIFO Interrupt Enable
#define SPI_FFRX_RXFFINTCLR       0x40U        // RXFIFO Interupt Clear
#define SPI_FFRX_RXFFINT          0x80U        // RXFIFO Interrupt Flag
#define SPI_FFRX_RXFFST_S         8U
#define SPI_FFRX_RXFFST_M         0x1F00U      // Receive FIFO Status
#define SPI_FFRX_RXFIFORESET      0x2000U      // RXFIFO Reset
#define SPI_FFRX_RXFFOVFCLR       0x4000U      // Receive FIFO Overflow Clear
#define SPI_FFRX_RXFFOVF          0x8000U      // Receive FIFO Overflow Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the SPIFFCT register
//
//*****************************************************************************
#define SPI_FFCT_TXDLY_S          0U
#define SPI_FFCT_TXDLY_M          0xFFU        // FIFO Transmit Delay Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the SPIPRI register
//
//*****************************************************************************
#define SPI_PRI_TRIWIRE           0x1U         // 3-wire mode select bit
#define SPI_PRI_STEINV            0x2U         // SPISTE inversion bit
#define SPI_PRI_FREE              0x10U        // Free emulation mode
#define SPI_PRI_SOFT              0x20U        // Soft emulation mode
#endif

//###########################################################################
//
// FILE:    hw_sysctl.h
//
// TITLE:   Definitions for the SYSCTL registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_SYSCTL_H
#define HW_SYSCTL_H

//*****************************************************************************
//
// The following are defines for the SYSCTL register offsets
//
//*****************************************************************************
#define SYSCTL_O_PARTIDL          0x8U         // Lower 32-bit of Device PART
                                               // Identification Number
#define SYSCTL_O_PARTIDH          0xAU         // Upper 32-bit of Device PART
                                               // Identification Number
#define SYSCTL_O_REVID            0xCU         // Device Revision Number
#define SYSCTL_O_DC21             0x3AU        // Device Capability: CLB
#define SYSCTL_O_FUSEERR          0x74U        // e-Fuse error Status register
#define SYSCTL_O_SOFTPRES0        0x82U        // Processing Block Software
                                               // Reset register
#define SYSCTL_O_SOFTPRES2        0x86U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES3        0x88U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES4        0x8AU        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES6        0x8EU        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES7        0x90U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES8        0x92U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES9        0x94U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES10       0x96U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES13       0x9CU        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES14       0x9EU        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES15       0xA0U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES16       0xA2U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES17       0xA4U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES19       0xA8U        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_SOFTPRES20       0xAAU        // Peripheral Software Reset
                                               // register
#define SYSCTL_O_TAP_STATUS       0x130U       // Status of JTAG State machine
                                               // & Debugger Connect
#define SYSCTL_O_CLKCFGLOCK1      0x2U         // Lock bit for CLKCFG registers
#define SYSCTL_O_CLKSRCCTL1       0x8U         // Clock Source Control
                                               // register-1
#define SYSCTL_O_CLKSRCCTL2       0xAU         // Clock Source Control
                                               // register-2
#define SYSCTL_O_CLKSRCCTL3       0xCU         // Clock Source Control
                                               // register-3
#define SYSCTL_O_SYSPLLCTL1       0xEU         // SYSPLL Control register-1
#define SYSCTL_O_SYSPLLMULT       0x14U        // SYSPLL Multiplier register
#define SYSCTL_O_SYSPLLSTS        0x16U        // SYSPLL Status register
#define SYSCTL_O_SYSCLKDIVSEL     0x22U        // System Clock Divider Select
                                               // register
#define SYSCTL_O_XCLKOUTDIVSEL    0x28U        // XCLKOUT Divider Select
                                               // register
#define SYSCTL_O_LOSPCP           0x2CU        // Low Speed Clock Source
                                               // Prescalar
#define SYSCTL_O_MCDCR            0x2EU        // Missing Clock Detect Control
                                               // Register
#define SYSCTL_O_X1CNT            0x30U        // 10-bit Counter on X1 Clock
#define SYSCTL_O_XTALCR           0x32U        // XTAL Control Register
#define SYSCTL_O_CPUSYSLOCK1      0x0U         // Lock bit for CPUSYS registers
#define SYSCTL_O_PIEVERRADDR      0xAU         // PIE Vector Fetch Error
                                               // Address register
#define SYSCTL_O_PCLKCR0          0x22U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR2          0x26U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR3          0x28U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR4          0x2AU        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR6          0x2EU        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR7          0x30U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR8          0x32U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR9          0x34U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR10         0x36U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR13         0x3CU        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR14         0x3EU        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR15         0x40U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR16         0x42U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR17         0x44U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR18         0x46U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR19         0x48U        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR20         0x4AU        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_PCLKCR21         0x4CU        // Peripheral Clock Gating
                                               // Registers
#define SYSCTL_O_LPMCR            0x76U        // LPM Control Register
#define SYSCTL_O_GPIOLPMSEL0      0x78U        // GPIO LPM Wakeup select
                                               // registers
#define SYSCTL_O_GPIOLPMSEL1      0x7AU        // GPIO LPM Wakeup select
                                               // registers
#define SYSCTL_O_TMR2CLKCTL       0x7CU        // Timer2 Clock Measurement
                                               // functionality control register
#define SYSCTL_O_RESCCLR          0x7EU        // Reset Cause Clear Register
#define SYSCTL_O_RESC             0x80U        // Reset Cause register
#define SYSCTL_O_SCSR             0x22U        // System Control & Status
                                               // Register
#define SYSCTL_O_WDCNTR           0x23U        // Watchdog Counter Register
#define SYSCTL_O_WDKEY            0x25U        // Watchdog Reset Key Register
#define SYSCTL_O_WDCR             0x29U        // Watchdog Control Register
#define SYSCTL_O_WDWCR            0x2AU        // Watchdog Windowed Control
                                               // Register
#define SYSCTL_O_CLA1TASKSRCSELLOCK  0x0U         // CLA1 Task Trigger Source
                                               // Select Lock Register
#define SYSCTL_O_DMACHSRCSELLOCK  0x4U         // DMA Channel Triger Source
                                               // Select Lock Register
#define SYSCTL_O_CLA1TASKSRCSEL1  0x6U         // CLA1 Task Trigger Source
                                               // Select Register-1
#define SYSCTL_O_CLA1TASKSRCSEL2  0x8U         // CLA1 Task Trigger Source
                                               // Select Register-2
#define SYSCTL_O_DMACHSRCSEL1     0x16U        // DMA Channel Trigger Source
                                               // Select Register-1
#define SYSCTL_O_DMACHSRCSEL2     0x18U        // DMA Channel Trigger Source
                                               // Select Register-2
#define SYSCTL_O_ADCA_AC          0x0U         // ADCA Master Access Control
                                               // Register
#define SYSCTL_O_ADCB_AC          0x2U         // ADCB Master Access Control
                                               // Register
#define SYSCTL_O_ADCC_AC          0x4U         // ADCC Master Access Control
                                               // Register
#define SYSCTL_O_CMPSS1_AC        0x10U        // CMPSS1 Master Access Control
                                               // Register
#define SYSCTL_O_CMPSS2_AC        0x12U        // CMPSS2 Master Access Control
                                               // Register
#define SYSCTL_O_CMPSS3_AC        0x14U        // CMPSS3 Master Access Control
                                               // Register
#define SYSCTL_O_CMPSS4_AC        0x16U        // CMPSS4 Master Access Control
                                               // Register
#define SYSCTL_O_CMPSS5_AC        0x18U        // CMPSS5 Master Access Control
                                               // Register
#define SYSCTL_O_CMPSS6_AC        0x1AU        // CMPSS6 Master Access Control
                                               // Register
#define SYSCTL_O_CMPSS7_AC        0x1CU        // CMPSS7 Master Access Control
                                               // Register
#define SYSCTL_O_DACA_AC          0x28U        // DACA Master Access Control
                                               // Register
#define SYSCTL_O_DACB_AC          0x2AU        // DACB Master Access Control
                                               // Register
#define SYSCTL_O_PGA1_AC          0x38U        // PGAA Master Access Control
                                               // Register
#define SYSCTL_O_PGA2_AC          0x3AU        // PGAB Master Access Control
                                               // Register
#define SYSCTL_O_PGA3_AC          0x3CU        // PGAC Master Access Control
                                               // Register
#define SYSCTL_O_PGA4_AC          0x3EU        // PGAD Master Access Control
                                               // Register
#define SYSCTL_O_PGA5_AC          0x40U        // PGAE Master Access Control
                                               // Register
#define SYSCTL_O_PGA6_AC          0x42U        // PGAF Master Access Control
                                               // Register
#define SYSCTL_O_PGA7_AC          0x44U        // PGAG Master Access Control
                                               // Register
#define SYSCTL_O_EPWM1_AC         0x48U        // EPWM1 Master Access Control
                                               // Register
#define SYSCTL_O_EPWM2_AC         0x4AU        // EPWM2 Master Access Control
                                               // Register
#define SYSCTL_O_EPWM3_AC         0x4CU        // EPWM3 Master Access Control
                                               // Register
#define SYSCTL_O_EPWM4_AC         0x4EU        // EPWM4 Master Access Control
                                               // Register
#define SYSCTL_O_EPWM5_AC         0x50U        // EPWM5 Master Access Control
                                               // Register
#define SYSCTL_O_EPWM6_AC         0x52U        // EPWM6 Master Access Control
                                               // Register
#define SYSCTL_O_EPWM7_AC         0x54U        // EPWM7 Master Access Control
                                               // Register
#define SYSCTL_O_EPWM8_AC         0x56U        // EPWM8 Master Access Control
                                               // Register
#define SYSCTL_O_EQEP1_AC         0x70U        // EQEP1 Master Access Control
                                               // Register
#define SYSCTL_O_EQEP2_AC         0x72U        // EQEP2 Master Access Control
                                               // Register
#define SYSCTL_O_ECAP1_AC         0x80U        // ECAP1 Master Access Control
                                               // Register
#define SYSCTL_O_ECAP2_AC         0x82U        // ECAP2 Master Access Control
                                               // Register
#define SYSCTL_O_ECAP3_AC         0x84U        // ECAP3 Master Access Control
                                               // Register
#define SYSCTL_O_ECAP4_AC         0x86U        // ECAP4 Master Access Control
                                               // Register
#define SYSCTL_O_ECAP5_AC         0x88U        // ECAP5 Master Access Control
                                               // Register
#define SYSCTL_O_ECAP6_AC         0x8AU        // ECAP6 Master Access Control
                                               // Register
#define SYSCTL_O_ECAP7_AC         0x8CU        // ECAP7 Master Access Control
                                               // Register
#define SYSCTL_O_SDFM1_AC         0xA8U        // SDFM1 Master Access Control
                                               // Register
#define SYSCTL_O_CLB1_AC          0xB0U        // CLB1 Master Access Control
                                               // Register
#define SYSCTL_O_CLB2_AC          0xB2U        // CLB2 Master Access Control
                                               // Register
#define SYSCTL_O_CLB3_AC          0xB4U        // CLB3 Master Access Control
                                               // Register
#define SYSCTL_O_CLB4_AC          0xB6U        // CLB4 Master Access Control
                                               // Register
#define SYSCTL_O_CLA1PROMCRC_AC   0xC0U        // CLA1PROMCRC Master Access
                                               // Control Register
#define SYSCTL_O_SPIA_AC          0x110U       // SPIA Master Access Control
                                               // Register
#define SYSCTL_O_SPIB_AC          0x112U       // SPIB Master Access Control
                                               // Register
#define SYSCTL_O_PMBUS_A_AC       0x130U       // PMBUSA Master Access Control
                                               // Register
#define SYSCTL_O_LIN_A_AC         0x138U       // LINA Master Access Control
                                               // Register
#define SYSCTL_O_DCANA_AC         0x140U       // DCANA Master Access Control
                                               // Register
#define SYSCTL_O_DCANB_AC         0x142U       // DCANB Master Access Control
                                               // Register
#define SYSCTL_O_FSIATX_AC        0x158U       // FSIA Master Access Control
                                               // Register
#define SYSCTL_O_FSIARX_AC        0x15AU       // FSIB Master Access Control
                                               // Register
#define SYSCTL_O_HRPWM_A_AC       0x1AAU       // HRPWM Master Access Control
                                               // Register
#define SYSCTL_O_PERIPH_AC_LOCK   0x1FEU       // Lock Register to stop Write
                                               // access to peripheral Access
                                               // register.
#define SYSCTL_O_SYNCSELECT       0x0U         // Sync Input and Output Select
                                               // Register
#define SYSCTL_O_ADCSOCOUTSELECT  0x2U         // External ADCSOC Select
                                               // Register
#define SYSCTL_O_SYNCSOCLOCK      0x4U         // SYNCSEL and EXTADCSOC Select
                                               // Lock register

//*****************************************************************************
//
// The following are defines for the bit fields in the PARTIDL register
//
//*****************************************************************************
#define SYSCTL_PARTIDL_QUAL_S     6U
#define SYSCTL_PARTIDL_QUAL_M     0xC0U        // Qualification Status
#define SYSCTL_PARTIDL_PIN_COUNT_S  8U
#define SYSCTL_PARTIDL_PIN_COUNT_M  0x700U       // Device Pin Count
#define SYSCTL_PARTIDL_INSTASPIN_S  13U
#define SYSCTL_PARTIDL_INSTASPIN_M  0x6000U      // Instaspin feature set
#define SYSCTL_PARTIDL_FLASH_SIZE_S  16U
#define SYSCTL_PARTIDL_FLASH_SIZE_M  0xFF0000U    // Flash size in KB

//*****************************************************************************
//
// The following are defines for the bit fields in the PARTIDH register
//
//*****************************************************************************
#define SYSCTL_PARTIDH_FAMILY_S   8U
#define SYSCTL_PARTIDH_FAMILY_M   0xFF00U      // Device family
#define SYSCTL_PARTIDH_PARTNO_S   16U
#define SYSCTL_PARTIDH_PARTNO_M   0xFF0000U    // Device part number
#define SYSCTL_PARTIDH_DEVICE_CLASS_ID_S  24U
#define SYSCTL_PARTIDH_DEVICE_CLASS_ID_M  0xFF000000U  // Device class ID

//*****************************************************************************
//
// The following are defines for the bit fields in the REVID register
//
//*****************************************************************************
#define SYSCTL_REVID_REVID_S      0U
#define SYSCTL_REVID_REVID_M      0xFFFFU      // Device Revision ID. This is
                                               // specific to the Device

//*****************************************************************************
//
// The following are defines for the bit fields in the DC21 register
//
//*****************************************************************************
#define SYSCTL_DC21_CLB1          0x1U         // CLB1 Present
#define SYSCTL_DC21_CLB2          0x2U         // CLB2 Present
#define SYSCTL_DC21_CLB3          0x4U         // CLB3 Present
#define SYSCTL_DC21_CLB4          0x8U         // CLB4 Present

//*****************************************************************************
//
// The following are defines for the bit fields in the FUSEERR register
//
//*****************************************************************************
#define SYSCTL_FUSEERR_ALERR_S    0U
#define SYSCTL_FUSEERR_ALERR_M    0x1FU        // Efuse Autoload Error Status
#define SYSCTL_FUSEERR_ERR        0x20U        // Efuse Self Test Error Status

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES0 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES0_CPU1_CLA1  0x1U         // CPU1_CLA1 software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES2 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES2_EPWM1    0x1U         // EPWM1 software reset bit
#define SYSCTL_SOFTPRES2_EPWM2    0x2U         // EPWM2 software reset bit
#define SYSCTL_SOFTPRES2_EPWM3    0x4U         // EPWM3 software reset bit
#define SYSCTL_SOFTPRES2_EPWM4    0x8U         // EPWM4 software reset bit
#define SYSCTL_SOFTPRES2_EPWM5    0x10U        // EPWM5 software reset bit
#define SYSCTL_SOFTPRES2_EPWM6    0x20U        // EPWM6 software reset bit
#define SYSCTL_SOFTPRES2_EPWM7    0x40U        // EPWM7 software reset bit
#define SYSCTL_SOFTPRES2_EPWM8    0x80U        // EPWM8 software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES3 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES3_ECAP1    0x1U         // ECAP1 software reset bit
#define SYSCTL_SOFTPRES3_ECAP2    0x2U         // ECAP2 software reset bit
#define SYSCTL_SOFTPRES3_ECAP3    0x4U         // ECAP3 software reset bit
#define SYSCTL_SOFTPRES3_ECAP4    0x8U         // ECAP4 software reset bit
#define SYSCTL_SOFTPRES3_ECAP5    0x10U        // ECAP5 software reset bit
#define SYSCTL_SOFTPRES3_ECAP6    0x20U        // ECAP6 software reset bit
#define SYSCTL_SOFTPRES3_ECAP7    0x40U        // ECAP7 software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES4 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES4_EQEP1    0x1U         // EQEP1 software reset bit
#define SYSCTL_SOFTPRES4_EQEP2    0x2U         // EQEP2 software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES6 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES6_SD1      0x1U         // SD1 software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES7 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES7_SCI_A    0x1U         // SCI_A software reset bit
#define SYSCTL_SOFTPRES7_SCI_B    0x2U         // SCI_B software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES8 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES8_SPI_A    0x1U         // SPI_A software reset bit
#define SYSCTL_SOFTPRES8_SPI_B    0x2U         // SPI_B software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES9 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES9_I2C_A    0x1U         // I2C_A software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES10 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES10_CAN_A   0x1U         // CAN_A software reset bit
#define SYSCTL_SOFTPRES10_CAN_B   0x2U         // CAN_B software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES13 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES13_ADC_A   0x1U         // ADC_A software reset bit
#define SYSCTL_SOFTPRES13_ADC_B   0x2U         // ADC_B software reset bit
#define SYSCTL_SOFTPRES13_ADC_C   0x4U         // ADC_C software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES14 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES14_CMPSS1  0x1U         // CMPSS1 software reset bit
#define SYSCTL_SOFTPRES14_CMPSS2  0x2U         // CMPSS2 software reset bit
#define SYSCTL_SOFTPRES14_CMPSS3  0x4U         // CMPSS3 software reset bit
#define SYSCTL_SOFTPRES14_CMPSS4  0x8U         // CMPSS4 software reset bit
#define SYSCTL_SOFTPRES14_CMPSS5  0x10U        // CMPSS5 software reset bit
#define SYSCTL_SOFTPRES14_CMPSS6  0x20U        // CMPSS6 software reset bit
#define SYSCTL_SOFTPRES14_CMPSS7  0x40U        // CMPSS7 software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES15 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES15_PGA1    0x1U         // PGA1 software reset bit
#define SYSCTL_SOFTPRES15_PGA2    0x2U         // PGA2 software reset bit
#define SYSCTL_SOFTPRES15_PGA3    0x4U         // PGA3 software reset bit
#define SYSCTL_SOFTPRES15_PGA4    0x8U         // PGA4 software reset bit
#define SYSCTL_SOFTPRES15_PGA5    0x10U        // PGA5 software reset bit
#define SYSCTL_SOFTPRES15_PGA6    0x20U        // PGA6 software reset bit
#define SYSCTL_SOFTPRES15_PGA7    0x40U        // PGA7 software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES16 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES16_DAC_A   0x10000U     // Buffered_DAC_A software reset
                                               // bit
#define SYSCTL_SOFTPRES16_DAC_B   0x20000U     // Buffered_DAC_B software reset
                                               // bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES17 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES17_CLB1    0x1U         // CLB1 software reset bit
#define SYSCTL_SOFTPRES17_CLB2    0x2U         // CLB2 software reset bit
#define SYSCTL_SOFTPRES17_CLB3    0x4U         // CLB3 software reset bit
#define SYSCTL_SOFTPRES17_CLB4    0x8U         // CLB4 software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES19 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES19_LIN_A   0x1U         // LIN_A software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTPRES20 register
//
//*****************************************************************************
#define SYSCTL_SOFTPRES20_PMBUS_A  0x1U         // PMBUS_A software reset bit

//*****************************************************************************
//
// The following are defines for the bit fields in the TAP_STATUS register
//
//*****************************************************************************
#define SYSCTL_TAP_STATUS_TAP_STATE_S  0U
#define SYSCTL_TAP_STATUS_TAP_STATE_M  0xFFFFU      // Present TAP State
#define SYSCTL_TAP_STATUS_DCON    0x80000000U  // Debugger Connect Indication

//*****************************************************************************
//
// The following are defines for the bit fields in the CLKCFGLOCK1 register
//
//*****************************************************************************
#define SYSCTL_CLKCFGLOCK1_CLKSRCCTL1  0x1U         // Lock bit for CLKSRCCTL1
                                               // register
#define SYSCTL_CLKCFGLOCK1_CLKSRCCTL2  0x2U         // Lock bit for CLKSRCCTL2
                                               // register
#define SYSCTL_CLKCFGLOCK1_CLKSRCCTL3  0x4U         // Lock bit for CLKSRCCTL3
                                               // register
#define SYSCTL_CLKCFGLOCK1_SYSPLLCTL1  0x8U         // Lock bit for SYSPLLCTL1
                                               // register
#define SYSCTL_CLKCFGLOCK1_SYSPLLMULT  0x40U        // Lock bit for SYSPLLMULT
                                               // register
#define SYSCTL_CLKCFGLOCK1_SYSCLKDIVSEL  0x800U       // Lock bit for SYSCLKDIVSEL
                                               // register
#define SYSCTL_CLKCFGLOCK1_LOSPCP  0x8000U      // Lock bit for LOSPCP register
#define SYSCTL_CLKCFGLOCK1_XTALCR  0x10000U     // Lock bit for XTALCR register

//*****************************************************************************
//
// The following are defines for the bit fields in the CLKSRCCTL1 register
//
//*****************************************************************************
#define SYSCTL_CLKSRCCTL1_OSCCLKSRCSEL_S  0U
#define SYSCTL_CLKSRCCTL1_OSCCLKSRCSEL_M  0x3U         // OSCCLK Source Select Bit
#define SYSCTL_CLKSRCCTL1_INTOSC2OFF  0x8U         // Internal Oscillator 2 Off Bit
#define SYSCTL_CLKSRCCTL1_WDHALTI  0x20U        // Watchdog HALT Mode Ignore Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the CLKSRCCTL2 register
//
//*****************************************************************************
#define SYSCTL_CLKSRCCTL2_CANABCLKSEL_S  2U
#define SYSCTL_CLKSRCCTL2_CANABCLKSEL_M  0xCU         // CANA Bit Clock Source Select
                                               // Bit
#define SYSCTL_CLKSRCCTL2_CANBBCLKSEL_S  4U
#define SYSCTL_CLKSRCCTL2_CANBBCLKSEL_M  0x30U        // CANB Bit Clock Source Select
                                               // Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the CLKSRCCTL3 register
//
//*****************************************************************************
#define SYSCTL_CLKSRCCTL3_XCLKOUTSEL_S  0U
#define SYSCTL_CLKSRCCTL3_XCLKOUTSEL_M  0x7U         // XCLKOUT Source Select Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SYSPLLCTL1 register
//
//*****************************************************************************
#define SYSCTL_SYSPLLCTL1_PLLEN   0x1U         // SYSPLL enable/disable bit
#define SYSCTL_SYSPLLCTL1_PLLCLKEN  0x2U         // SYSPLL bypassed or included
                                               // in the PLLSYSCLK path

//*****************************************************************************
//
// The following are defines for the bit fields in the SYSPLLMULT register
//
//*****************************************************************************
#define SYSCTL_SYSPLLMULT_IMULT_S  0U
#define SYSCTL_SYSPLLMULT_IMULT_M  0x7FU        // SYSPLL Integer Multiplier
#define SYSCTL_SYSPLLMULT_FMULT_S  8U
#define SYSCTL_SYSPLLMULT_FMULT_M  0x300U       // SYSPLL Fractional Multiplier
#define SYSCTL_SYSPLLMULT_ODIV_S  16U
#define SYSCTL_SYSPLLMULT_ODIV_M  0x70000U     // Output Clock Divider

//*****************************************************************************
//
// The following are defines for the bit fields in the SYSPLLSTS register
//
//*****************************************************************************
#define SYSCTL_SYSPLLSTS_LOCKS    0x1U         // SYSPLL Lock Status Bit
#define SYSCTL_SYSPLLSTS_SLIPS    0x2U         // SYSPLL Slip Status Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SYSCLKDIVSEL register
//
//*****************************************************************************
#define SYSCTL_SYSCLKDIVSEL_PLLSYSCLKDIV_S  0U
#define SYSCTL_SYSCLKDIVSEL_PLLSYSCLKDIV_M  0x3FU        // PLLSYSCLK Divide Select

//*****************************************************************************
//
// The following are defines for the bit fields in the XCLKOUTDIVSEL register
//
//*****************************************************************************
#define SYSCTL_XCLKOUTDIVSEL_XCLKOUTDIV_S  0U
#define SYSCTL_XCLKOUTDIVSEL_XCLKOUTDIV_M  0x3U         // XCLKOUT Divide Select

//*****************************************************************************
//
// The following are defines for the bit fields in the LOSPCP register
//
//*****************************************************************************
#define SYSCTL_LOSPCP_LSPCLKDIV_S  0U
#define SYSCTL_LOSPCP_LSPCLKDIV_M  0x7U         // LSPCLK Divide Select

//*****************************************************************************
//
// The following are defines for the bit fields in the MCDCR register
//
//*****************************************************************************
#define SYSCTL_MCDCR_MCLKSTS      0x1U         // Missing Clock Status Bit
#define SYSCTL_MCDCR_MCLKCLR      0x2U         // Missing Clock Clear Bit
#define SYSCTL_MCDCR_MCLKOFF      0x4U         // Missing Clock Detect Off Bit
#define SYSCTL_MCDCR_OSCOFF       0x8U         // Oscillator Clock Off Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the X1CNT register
//
//*****************************************************************************
#define SYSCTL_X1CNT_X1CNT_S      0U
#define SYSCTL_X1CNT_X1CNT_M      0x3FFU       // X1 Counter
#define SYSCTL_X1CNT_CLR          0x10000U     // X1 Counter Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the XTALCR register
//
//*****************************************************************************
#define SYSCTL_XTALCR_OSCOFF      0x1U         // XTAL Oscillator powered-down
#define SYSCTL_XTALCR_SE          0x2U         // XTAL Oscilator in
                                               // Single-Ended mode

//*****************************************************************************
//
// The following are defines for the bit fields in the CPUSYSLOCK1 register
//
//*****************************************************************************
#define SYSCTL_CPUSYSLOCK1_PIEVERRADDR  0x4U         // Lock bit for PIEVERRADDR
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR0  0x8U         // Lock bit for PCLKCR0 Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR2  0x20U        // Lock bit for PCLKCR2 Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR3  0x40U        // Lock bit for PCLKCR3 Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR4  0x80U        // Lock bit for PCLKCR4 Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR6  0x200U       // Lock bit for PCLKCR6 Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR7  0x400U       // Lock bit for PCLKCR7 Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR8  0x800U       // Lock bit for PCLKCR8 Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR9  0x1000U      // Lock bit for PCLKCR9 Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR10  0x2000U      // Lock bit for PCLKCR10
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR13  0x10000U     // Lock bit for PCLKCR13
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR14  0x20000U     // Lock bit for PCLKCR14
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR15  0x40000U     // Lock bit for PCLKCR15
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR16  0x80000U     // Lock bit for PCLKCR16
                                               // Register
#define SYSCTL_CPUSYSLOCK1_LPMCR  0x200000U    // Lock bit for LPMCR Register
#define SYSCTL_CPUSYSLOCK1_GPIOLPMSEL0  0x400000U    // Lock bit for GPIOLPMSEL0
                                               // Register
#define SYSCTL_CPUSYSLOCK1_GPIOLPMSEL1  0x800000U    // Lock bit for GPIOLPMSEL1
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR17  0x1000000U   // Lock bit for PCLKCR17
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR18  0x2000000U   // Lock bit for PCLKCR18
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR19  0x4000000U   // Lock bit for PCLKCR19
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR20  0x8000000U   // Lock bit for PCLKCR20
                                               // Register
#define SYSCTL_CPUSYSLOCK1_PCLKCR21  0x10000000U  // Lock bit for PCLKCR21
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the PIEVERRADDR register
//
//*****************************************************************************
#define SYSCTL_PIEVERRADDR_ADDR_S  0U
#define SYSCTL_PIEVERRADDR_ADDR_M  0x3FFFFFU    // PIE Vector Fetch Error
                                               // Handler Routine Address

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR0 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR0_CLA1       0x1U         // CLA1 Clock Enable Bit
#define SYSCTL_PCLKCR0_DMA        0x4U         // DMA Clock Enable bit
#define SYSCTL_PCLKCR0_CPUTIMER0  0x8U         // CPUTIMER0 Clock Enable bit
#define SYSCTL_PCLKCR0_CPUTIMER1  0x10U        // CPUTIMER1 Clock Enable bit
#define SYSCTL_PCLKCR0_CPUTIMER2  0x20U        // CPUTIMER2 Clock Enable bit
#define SYSCTL_PCLKCR0_HRPWM      0x10000U     // HRPWM Clock Enable Bit
#define SYSCTL_PCLKCR0_TBCLKSYNC  0x40000U     // EPWM Time Base Clock sync

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR2 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR2_EPWM1      0x1U         // EPWM1 Clock Enable bit
#define SYSCTL_PCLKCR2_EPWM2      0x2U         // EPWM2 Clock Enable bit
#define SYSCTL_PCLKCR2_EPWM3      0x4U         // EPWM3 Clock Enable bit
#define SYSCTL_PCLKCR2_EPWM4      0x8U         // EPWM4 Clock Enable bit
#define SYSCTL_PCLKCR2_EPWM5      0x10U        // EPWM5 Clock Enable bit
#define SYSCTL_PCLKCR2_EPWM6      0x20U        // EPWM6 Clock Enable bit
#define SYSCTL_PCLKCR2_EPWM7      0x40U        // EPWM7 Clock Enable bit
#define SYSCTL_PCLKCR2_EPWM8      0x80U        // EPWM8 Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR3 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR3_ECAP1      0x1U         // ECAP1 Clock Enable bit
#define SYSCTL_PCLKCR3_ECAP2      0x2U         // ECAP2 Clock Enable bit
#define SYSCTL_PCLKCR3_ECAP3      0x4U         // ECAP3 Clock Enable bit
#define SYSCTL_PCLKCR3_ECAP4      0x8U         // ECAP4 Clock Enable bit
#define SYSCTL_PCLKCR3_ECAP5      0x10U        // ECAP5 Clock Enable bit
#define SYSCTL_PCLKCR3_ECAP6      0x20U        // ECAP6 Clock Enable bit
#define SYSCTL_PCLKCR3_ECAP7      0x40U        // ECAP7 Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR4 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR4_EQEP1      0x1U         // EQEP1 Clock Enable bit
#define SYSCTL_PCLKCR4_EQEP2      0x2U         // EQEP2 Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR6 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR6_SD1        0x1U         // SD1 Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR7 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR7_SCI_A      0x1U         // SCI_A Clock Enable bit
#define SYSCTL_PCLKCR7_SCI_B      0x2U         // SCI_B Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR8 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR8_SPI_A      0x1U         // SPI_A Clock Enable bit
#define SYSCTL_PCLKCR8_SPI_B      0x2U         // SPI_B Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR9 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR9_I2C_A      0x1U         // I2C_A Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR10 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR10_CAN_A     0x1U         // CAN_A Clock Enable bit
#define SYSCTL_PCLKCR10_CAN_B     0x2U         // CAN_B Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR13 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR13_ADC_A     0x1U         // ADC_A Clock Enable bit
#define SYSCTL_PCLKCR13_ADC_B     0x2U         // ADC_B Clock Enable bit
#define SYSCTL_PCLKCR13_ADC_C     0x4U         // ADC_C Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR14 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR14_CMPSS1    0x1U         // CMPSS1 Clock Enable bit
#define SYSCTL_PCLKCR14_CMPSS2    0x2U         // CMPSS2 Clock Enable bit
#define SYSCTL_PCLKCR14_CMPSS3    0x4U         // CMPSS3 Clock Enable bit
#define SYSCTL_PCLKCR14_CMPSS4    0x8U         // CMPSS4 Clock Enable bit
#define SYSCTL_PCLKCR14_CMPSS5    0x10U        // CMPSS5 Clock Enable bit
#define SYSCTL_PCLKCR14_CMPSS6    0x20U        // CMPSS6 Clock Enable bit
#define SYSCTL_PCLKCR14_CMPSS7    0x40U        // CMPSS7 Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR15 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR15_PGA1      0x1U         // PGA1 Clock Enable bit
#define SYSCTL_PCLKCR15_PGA2      0x2U         // PGA2 Clock Enable bit
#define SYSCTL_PCLKCR15_PGA3      0x4U         // PGA3 Clock Enable bit
#define SYSCTL_PCLKCR15_PGA4      0x8U         // PGA4 Clock Enable bit
#define SYSCTL_PCLKCR15_PGA5      0x10U        // PGA5 Clock Enable bit
#define SYSCTL_PCLKCR15_PGA6      0x20U        // PGA6 Clock Enable bit
#define SYSCTL_PCLKCR15_PGA7      0x40U        // PGA7 Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR16 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR16_DAC_A     0x10000U     // Buffered_DAC_A Clock Enable
                                               // Bit
#define SYSCTL_PCLKCR16_DAC_B     0x20000U     // Buffered_DAC_B Clock Enable
                                               // Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR17 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR17_CLB1      0x1U         // CLB1 Clock Enable bit
#define SYSCTL_PCLKCR17_CLB2      0x2U         // CLB2 Clock Enable bit
#define SYSCTL_PCLKCR17_CLB3      0x4U         // CLB3 Clock Enable bit
#define SYSCTL_PCLKCR17_CLB4      0x8U         // CLB4 Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR18 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR18_FSITX_A   0x1U         // FSITX_A Clock Enable bit
#define SYSCTL_PCLKCR18_FSIRX_A   0x2U         // FSIRX_A Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR19 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR19_LIN_A     0x1U         // LIN_A Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR20 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR20_PMBUS_A   0x1U         // PMBUS_A Clock Enable bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PCLKCR21 register
//
//*****************************************************************************
#define SYSCTL_PCLKCR21_DCC_0     0x1U         // DCC_0 Clock Enable Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the LPMCR register
//
//*****************************************************************************
#define SYSCTL_LPMCR_LPM_S        0U
#define SYSCTL_LPMCR_LPM_M        0x3U         // Low Power Mode setting

//*****************************************************************************
//
// The following are defines for the bit fields in the GPIOLPMSEL0 register
//
//*****************************************************************************
#define SYSCTL_GPIOLPMSEL0_GPIO0  0x1U         // GPIO0 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO1  0x2U         // GPIO1 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO2  0x4U         // GPIO2 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO3  0x8U         // GPIO3 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO4  0x10U        // GPIO4 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO5  0x20U        // GPIO5 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO6  0x40U        // GPIO6 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO7  0x80U        // GPIO7 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO8  0x100U       // GPIO8 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO9  0x200U       // GPIO9 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO10  0x400U       // GPIO10 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO11  0x800U       // GPIO11 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO12  0x1000U      // GPIO12 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO13  0x2000U      // GPIO13 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO14  0x4000U      // GPIO14 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO15  0x8000U      // GPIO15 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO16  0x10000U     // GPIO16 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO17  0x20000U     // GPIO17 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO18  0x40000U     // GPIO18 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO19  0x80000U     // GPIO19 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO20  0x100000U    // GPIO20 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO21  0x200000U    // GPIO21 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO22  0x400000U    // GPIO22 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO23  0x800000U    // GPIO23 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO24  0x1000000U   // GPIO24 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO25  0x2000000U   // GPIO25 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO26  0x4000000U   // GPIO26 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO27  0x8000000U   // GPIO27 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO28  0x10000000U  // GPIO28 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO29  0x20000000U  // GPIO29 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO30  0x40000000U  // GPIO30 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL0_GPIO31  0x80000000U  // GPIO31 Enable for LPM Wakeup

//*****************************************************************************
//
// The following are defines for the bit fields in the GPIOLPMSEL1 register
//
//*****************************************************************************
#define SYSCTL_GPIOLPMSEL1_GPIO32  0x1U         // GPIO32 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO33  0x2U         // GPIO33 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO34  0x4U         // GPIO34 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO35  0x8U         // GPIO35 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO36  0x10U        // GPIO36 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO37  0x20U        // GPIO37 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO38  0x40U        // GPIO38 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO39  0x80U        // GPIO39 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO40  0x100U       // GPIO40 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO41  0x200U       // GPIO41 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO42  0x400U       // GPIO42 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO43  0x800U       // GPIO43 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO44  0x1000U      // GPIO44 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO45  0x2000U      // GPIO45 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO46  0x4000U      // GPIO46 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO47  0x8000U      // GPIO47 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO48  0x10000U     // GPIO48 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO49  0x20000U     // GPIO49 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO50  0x40000U     // GPIO50 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO51  0x80000U     // GPIO51 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO52  0x100000U    // GPIO52 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO53  0x200000U    // GPIO53 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO54  0x400000U    // GPIO54 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO55  0x800000U    // GPIO55 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO56  0x1000000U   // GPIO56 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO57  0x2000000U   // GPIO57 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO58  0x4000000U   // GPIO58 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO59  0x8000000U   // GPIO59 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO60  0x10000000U  // GPIO60 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO61  0x20000000U  // GPIO61 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO62  0x40000000U  // GPIO62 Enable for LPM Wakeup
#define SYSCTL_GPIOLPMSEL1_GPIO63  0x80000000U  // GPIO63 Enable for LPM Wakeup

//*****************************************************************************
//
// The following are defines for the bit fields in the TMR2CLKCTL register
//
//*****************************************************************************
#define SYSCTL_TMR2CLKCTL_TMR2CLKSRCSEL_S  0U
#define SYSCTL_TMR2CLKCTL_TMR2CLKSRCSEL_M  0x7U         // CPU Timer 2 Clock Source
                                               // Select Bit
#define SYSCTL_TMR2CLKCTL_TMR2CLKPRESCALE_S  3U
#define SYSCTL_TMR2CLKCTL_TMR2CLKPRESCALE_M  0x38U        // CPU Timer 2 Clock Pre-Scale
                                               // Value

//*****************************************************************************
//
// The following are defines for the bit fields in the RESCCLR register
//
//*****************************************************************************
#define SYSCTL_RESCCLR_POR        0x1U         // POR Reset Cause Indication
                                               // Bit
#define SYSCTL_RESCCLR_XRSN       0x2U         // XRSn Reset Cause Indication
                                               // Bit
#define SYSCTL_RESCCLR_WDRSN      0x4U         // WDRSn Reset Cause Indication
                                               // Bit
#define SYSCTL_RESCCLR_NMIWDRSN   0x8U         // NMIWDRSn Reset Cause
                                               // Indication Bit
#define SYSCTL_RESCCLR_SCCRESETN  0x100U       // SCCRESETn Reset Cause
                                               // Indication Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the RESC register
//
//*****************************************************************************
#define SYSCTL_RESC_POR           0x1U         // POR Reset Cause Indication
                                               // Bit
#define SYSCTL_RESC_XRSN          0x2U         // XRSn Reset Cause Indication
                                               // Bit
#define SYSCTL_RESC_WDRSN         0x4U         // WDRSn Reset Cause Indication
                                               // Bit
#define SYSCTL_RESC_NMIWDRSN      0x8U         // NMIWDRSn Reset Cause
                                               // Indication Bit
#define SYSCTL_RESC_SCCRESETN     0x100U       // SCCRESETn Reset Cause
                                               // Indication Bit
#define SYSCTL_RESC_XRSN_PIN_STATUS  0x40000000U  // XRSN Pin Status
#define SYSCTL_RESC_DCON          0x80000000U  // Debugger conntion status to
                                               // C28x

//*****************************************************************************
//
// The following are defines for the bit fields in the SCSR register
//
//*****************************************************************************
#define SYSCTL_SCSR_WDOVERRIDE    0x1U         // WD Override for WDDIS bit
#define SYSCTL_SCSR_WDENINT       0x2U         // WD Interrupt Enable
#define SYSCTL_SCSR_WDINTS        0x4U         // WD Interrupt Status

//*****************************************************************************
//
// The following are defines for the bit fields in the WDCNTR register
//
//*****************************************************************************
#define SYSCTL_WDCNTR_WDCNTR_S    0U
#define SYSCTL_WDCNTR_WDCNTR_M    0xFFU        // WD Counter

//*****************************************************************************
//
// The following are defines for the bit fields in the WDKEY register
//
//*****************************************************************************
#define SYSCTL_WDKEY_WDKEY_S      0U
#define SYSCTL_WDKEY_WDKEY_M      0xFFU        // Key to pet the watchdog
                                               // timer.

//*****************************************************************************
//
// The following are defines for the bit fields in the WDCR register
//
//*****************************************************************************
#define SYSCTL_WDCR_WDPS_S        0U
#define SYSCTL_WDCR_WDPS_M        0x7U         // WD Clock Prescalar
#define SYSCTL_WDCR_WDCHK_S       3U
#define SYSCTL_WDCR_WDCHK_M       0x38U        // WD Check Bits
#define SYSCTL_WDCR_WDDIS         0x40U        // WD Disable
#define SYSCTL_WDCR_WDPRECLKDIV_S  8U
#define SYSCTL_WDCR_WDPRECLKDIV_M  0xF00U       // WD Pre Clock Divider

//*****************************************************************************
//
// The following are defines for the bit fields in the WDWCR register
//
//*****************************************************************************
#define SYSCTL_WDWCR_MIN_S        0U
#define SYSCTL_WDWCR_MIN_M        0xFFU        // WD Min Threshold setting for
                                               // Windowed Watchdog
                                               // functionality

//*****************************************************************************
//
// The following are defines for the bit fields in the CLA1TASKSRCSELLOCK register
//
//*****************************************************************************
#define SYSCTL_CLA1TASKSRCSELLOCK_CLA1TASKSRCSEL1  0x1U         // CLA1TASKSRCSEL1 Register Lock
                                               // bit
#define SYSCTL_CLA1TASKSRCSELLOCK_CLA1TASKSRCSEL2  0x2U         // CLA1TASKSRCSEL2 Register Lock
                                               // bit

//*****************************************************************************
//
// The following are defines for the bit fields in the DMACHSRCSELLOCK register
//
//*****************************************************************************
#define SYSCTL_DMACHSRCSELLOCK_DMACHSRCSEL1  0x1U         // DMACHSRCSEL1 Register Lock
                                               // bit
#define SYSCTL_DMACHSRCSELLOCK_DMACHSRCSEL2  0x2U         // DMACHSRCSEL2 Register Lock
                                               // bit

//*****************************************************************************
//
// The following are defines for the bit fields in the CLA1TASKSRCSEL1 register
//
//*****************************************************************************
#define SYSCTL_CLA1TASKSRCSEL1_TASK1_S  0U
#define SYSCTL_CLA1TASKSRCSEL1_TASK1_M  0xFFU        // Selects the Trigger Source
                                               // for TASK1 of CLA1
#define SYSCTL_CLA1TASKSRCSEL1_TASK2_S  8U
#define SYSCTL_CLA1TASKSRCSEL1_TASK2_M  0xFF00U      // Selects the Trigger Source
                                               // for TASK2 of CLA1
#define SYSCTL_CLA1TASKSRCSEL1_TASK3_S  16U
#define SYSCTL_CLA1TASKSRCSEL1_TASK3_M  0xFF0000U    // Selects the Trigger Source
                                               // for TASK3 of CLA1
#define SYSCTL_CLA1TASKSRCSEL1_TASK4_S  24U
#define SYSCTL_CLA1TASKSRCSEL1_TASK4_M  0xFF000000U  // Selects the Trigger Source
                                               // for TASK4 of CLA1

//*****************************************************************************
//
// The following are defines for the bit fields in the CLA1TASKSRCSEL2 register
//
//*****************************************************************************
#define SYSCTL_CLA1TASKSRCSEL2_TASK5_S  0U
#define SYSCTL_CLA1TASKSRCSEL2_TASK5_M  0xFFU        // Selects the Trigger Source
                                               // for TASK5 of CLA1
#define SYSCTL_CLA1TASKSRCSEL2_TASK6_S  8U
#define SYSCTL_CLA1TASKSRCSEL2_TASK6_M  0xFF00U      // Selects the Trigger Source
                                               // for TASK6 of CLA1
#define SYSCTL_CLA1TASKSRCSEL2_TASK7_S  16U
#define SYSCTL_CLA1TASKSRCSEL2_TASK7_M  0xFF0000U    // Selects the Trigger Source
                                               // for TASK7 of CLA1
#define SYSCTL_CLA1TASKSRCSEL2_TASK8_S  24U
#define SYSCTL_CLA1TASKSRCSEL2_TASK8_M  0xFF000000U  // Selects the Trigger Source
                                               // for TASK8 of CLA1

//*****************************************************************************
//
// The following are defines for the bit fields in the DMACHSRCSEL1 register
//
//*****************************************************************************
#define SYSCTL_DMACHSRCSEL1_CH1_S  0U
#define SYSCTL_DMACHSRCSEL1_CH1_M  0xFFU        // Selects the Trigger and Sync
                                               // Source CH1 of DMA
#define SYSCTL_DMACHSRCSEL1_CH2_S  8U
#define SYSCTL_DMACHSRCSEL1_CH2_M  0xFF00U      // Selects the Trigger and Sync
                                               // Source CH2 of DMA
#define SYSCTL_DMACHSRCSEL1_CH3_S  16U
#define SYSCTL_DMACHSRCSEL1_CH3_M  0xFF0000U    // Selects the Trigger and Sync
                                               // Source CH3 of DMA
#define SYSCTL_DMACHSRCSEL1_CH4_S  24U
#define SYSCTL_DMACHSRCSEL1_CH4_M  0xFF000000U  // Selects the Trigger and Sync
                                               // Source CH4 of DMA

//*****************************************************************************
//
// The following are defines for the bit fields in the DMACHSRCSEL2 register
//
//*****************************************************************************
#define SYSCTL_DMACHSRCSEL2_CH5_S  0U
#define SYSCTL_DMACHSRCSEL2_CH5_M  0xFFU        // Selects the Trigger and Sync
                                               // Source CH5 of DMA
#define SYSCTL_DMACHSRCSEL2_CH6_S  8U
#define SYSCTL_DMACHSRCSEL2_CH6_M  0xFF00U      // Selects the Trigger and Sync
                                               // Source CH6 of DMA

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCA_AC register
//
//*****************************************************************************
#define SYSCTL_ADCA_AC_CPU1_ACC_S  0U
#define SYSCTL_ADCA_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ADCA_AC_CLA1_ACC_S  2U
#define SYSCTL_ADCA_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ADCA_AC_DMA1_ACC_S  4U
#define SYSCTL_ADCA_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCB_AC register
//
//*****************************************************************************
#define SYSCTL_ADCB_AC_CPU1_ACC_S  0U
#define SYSCTL_ADCB_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ADCB_AC_CLA1_ACC_S  2U
#define SYSCTL_ADCB_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ADCB_AC_DMA1_ACC_S  4U
#define SYSCTL_ADCB_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCC_AC register
//
//*****************************************************************************
#define SYSCTL_ADCC_AC_CPU1_ACC_S  0U
#define SYSCTL_ADCC_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ADCC_AC_CLA1_ACC_S  2U
#define SYSCTL_ADCC_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ADCC_AC_DMA1_ACC_S  4U
#define SYSCTL_ADCC_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPSS1_AC register
//
//*****************************************************************************
#define SYSCTL_CMPSS1_AC_CPU1_ACC_S  0U
#define SYSCTL_CMPSS1_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CMPSS1_AC_CLA1_ACC_S  2U
#define SYSCTL_CMPSS1_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_CMPSS1_AC_DMA1_ACC_S  4U
#define SYSCTL_CMPSS1_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPSS2_AC register
//
//*****************************************************************************
#define SYSCTL_CMPSS2_AC_CPU1_ACC_S  0U
#define SYSCTL_CMPSS2_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CMPSS2_AC_CLA1_ACC_S  2U
#define SYSCTL_CMPSS2_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_CMPSS2_AC_DMA1_ACC_S  4U
#define SYSCTL_CMPSS2_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPSS3_AC register
//
//*****************************************************************************
#define SYSCTL_CMPSS3_AC_CPU1_ACC_S  0U
#define SYSCTL_CMPSS3_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CMPSS3_AC_CLA1_ACC_S  2U
#define SYSCTL_CMPSS3_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_CMPSS3_AC_DMA1_ACC_S  4U
#define SYSCTL_CMPSS3_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPSS4_AC register
//
//*****************************************************************************
#define SYSCTL_CMPSS4_AC_CPU1_ACC_S  0U
#define SYSCTL_CMPSS4_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CMPSS4_AC_CLA1_ACC_S  2U
#define SYSCTL_CMPSS4_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_CMPSS4_AC_DMA1_ACC_S  4U
#define SYSCTL_CMPSS4_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPSS5_AC register
//
//*****************************************************************************
#define SYSCTL_CMPSS5_AC_CPU1_ACC_S  0U
#define SYSCTL_CMPSS5_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CMPSS5_AC_CLA1_ACC_S  2U
#define SYSCTL_CMPSS5_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_CMPSS5_AC_DMA1_ACC_S  4U
#define SYSCTL_CMPSS5_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPSS6_AC register
//
//*****************************************************************************
#define SYSCTL_CMPSS6_AC_CPU1_ACC_S  0U
#define SYSCTL_CMPSS6_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CMPSS6_AC_CLA1_ACC_S  2U
#define SYSCTL_CMPSS6_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_CMPSS6_AC_DMA1_ACC_S  4U
#define SYSCTL_CMPSS6_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPSS7_AC register
//
//*****************************************************************************
#define SYSCTL_CMPSS7_AC_CPU1_ACC_S  0U
#define SYSCTL_CMPSS7_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CMPSS7_AC_CLA1_ACC_S  2U
#define SYSCTL_CMPSS7_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_CMPSS7_AC_DMA1_ACC_S  4U
#define SYSCTL_CMPSS7_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the DACA_AC register
//
//*****************************************************************************
#define SYSCTL_DACA_AC_CPU1_ACC_S  0U
#define SYSCTL_DACA_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_DACA_AC_CLA1_ACC_S  2U
#define SYSCTL_DACA_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_DACA_AC_DMA1_ACC_S  4U
#define SYSCTL_DACA_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the DACB_AC register
//
//*****************************************************************************
#define SYSCTL_DACB_AC_CPU1_ACC_S  0U
#define SYSCTL_DACB_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_DACB_AC_CLA1_ACC_S  2U
#define SYSCTL_DACB_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_DACB_AC_DMA1_ACC_S  4U
#define SYSCTL_DACB_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the PGA1_AC register
//
//*****************************************************************************
#define SYSCTL_PGA1_AC_CPU1_ACC_S  0U
#define SYSCTL_PGA1_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_PGA1_AC_CLA1_ACC_S  2U
#define SYSCTL_PGA1_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_PGA1_AC_DMA1_ACC_S  4U
#define SYSCTL_PGA1_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the PGA2_AC register
//
//*****************************************************************************
#define SYSCTL_PGA2_AC_CPU1_ACC_S  0U
#define SYSCTL_PGA2_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_PGA2_AC_CLA1_ACC_S  2U
#define SYSCTL_PGA2_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_PGA2_AC_DMA1_ACC_S  4U
#define SYSCTL_PGA2_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the PGA3_AC register
//
//*****************************************************************************
#define SYSCTL_PGA3_AC_CPU1_ACC_S  0U
#define SYSCTL_PGA3_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_PGA3_AC_CLA1_ACC_S  2U
#define SYSCTL_PGA3_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_PGA3_AC_DMA1_ACC_S  4U
#define SYSCTL_PGA3_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the PGA4_AC register
//
//*****************************************************************************
#define SYSCTL_PGA4_AC_CPU1_ACC_S  0U
#define SYSCTL_PGA4_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_PGA4_AC_CLA1_ACC_S  2U
#define SYSCTL_PGA4_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_PGA4_AC_DMA1_ACC_S  4U
#define SYSCTL_PGA4_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the PGA5_AC register
//
//*****************************************************************************
#define SYSCTL_PGA5_AC_CPU1_ACC_S  0U
#define SYSCTL_PGA5_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_PGA5_AC_CLA1_ACC_S  2U
#define SYSCTL_PGA5_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_PGA5_AC_DMA1_ACC_S  4U
#define SYSCTL_PGA5_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the PGA6_AC register
//
//*****************************************************************************
#define SYSCTL_PGA6_AC_CPU1_ACC_S  0U
#define SYSCTL_PGA6_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_PGA6_AC_CLA1_ACC_S  2U
#define SYSCTL_PGA6_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_PGA6_AC_DMA1_ACC_S  4U
#define SYSCTL_PGA6_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the PGA7_AC register
//
//*****************************************************************************
#define SYSCTL_PGA7_AC_CPU1_ACC_S  0U
#define SYSCTL_PGA7_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_PGA7_AC_CLA1_ACC_S  2U
#define SYSCTL_PGA7_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_PGA7_AC_DMA1_ACC_S  4U
#define SYSCTL_PGA7_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWM1_AC register
//
//*****************************************************************************
#define SYSCTL_EPWM1_AC_CPU1_ACC_S  0U
#define SYSCTL_EPWM1_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EPWM1_AC_CLA1_ACC_S  2U
#define SYSCTL_EPWM1_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EPWM1_AC_DMA1_ACC_S  4U
#define SYSCTL_EPWM1_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWM2_AC register
//
//*****************************************************************************
#define SYSCTL_EPWM2_AC_CPU1_ACC_S  0U
#define SYSCTL_EPWM2_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EPWM2_AC_CLA1_ACC_S  2U
#define SYSCTL_EPWM2_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EPWM2_AC_DMA1_ACC_S  4U
#define SYSCTL_EPWM2_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWM3_AC register
//
//*****************************************************************************
#define SYSCTL_EPWM3_AC_CPU1_ACC_S  0U
#define SYSCTL_EPWM3_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EPWM3_AC_CLA1_ACC_S  2U
#define SYSCTL_EPWM3_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EPWM3_AC_DMA1_ACC_S  4U
#define SYSCTL_EPWM3_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWM4_AC register
//
//*****************************************************************************
#define SYSCTL_EPWM4_AC_CPU1_ACC_S  0U
#define SYSCTL_EPWM4_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EPWM4_AC_CLA1_ACC_S  2U
#define SYSCTL_EPWM4_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EPWM4_AC_DMA1_ACC_S  4U
#define SYSCTL_EPWM4_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWM5_AC register
//
//*****************************************************************************
#define SYSCTL_EPWM5_AC_CPU1_ACC_S  0U
#define SYSCTL_EPWM5_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EPWM5_AC_CLA1_ACC_S  2U
#define SYSCTL_EPWM5_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EPWM5_AC_DMA1_ACC_S  4U
#define SYSCTL_EPWM5_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWM6_AC register
//
//*****************************************************************************
#define SYSCTL_EPWM6_AC_CPU1_ACC_S  0U
#define SYSCTL_EPWM6_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EPWM6_AC_CLA1_ACC_S  2U
#define SYSCTL_EPWM6_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EPWM6_AC_DMA1_ACC_S  4U
#define SYSCTL_EPWM6_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWM7_AC register
//
//*****************************************************************************
#define SYSCTL_EPWM7_AC_CPU1_ACC_S  0U
#define SYSCTL_EPWM7_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EPWM7_AC_CLA1_ACC_S  2U
#define SYSCTL_EPWM7_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EPWM7_AC_DMA1_ACC_S  4U
#define SYSCTL_EPWM7_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWM8_AC register
//
//*****************************************************************************
#define SYSCTL_EPWM8_AC_CPU1_ACC_S  0U
#define SYSCTL_EPWM8_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EPWM8_AC_CLA1_ACC_S  2U
#define SYSCTL_EPWM8_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EPWM8_AC_DMA1_ACC_S  4U
#define SYSCTL_EPWM8_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EQEP1_AC register
//
//*****************************************************************************
#define SYSCTL_EQEP1_AC_CPU1_ACC_S  0U
#define SYSCTL_EQEP1_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EQEP1_AC_CLA1_ACC_S  2U
#define SYSCTL_EQEP1_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EQEP1_AC_DMA1_ACC_S  4U
#define SYSCTL_EQEP1_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the EQEP2_AC register
//
//*****************************************************************************
#define SYSCTL_EQEP2_AC_CPU1_ACC_S  0U
#define SYSCTL_EQEP2_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_EQEP2_AC_CLA1_ACC_S  2U
#define SYSCTL_EQEP2_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_EQEP2_AC_DMA1_ACC_S  4U
#define SYSCTL_EQEP2_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the ECAP1_AC register
//
//*****************************************************************************
#define SYSCTL_ECAP1_AC_CPU1_ACC_S  0U
#define SYSCTL_ECAP1_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ECAP1_AC_CLA1_ACC_S  2U
#define SYSCTL_ECAP1_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ECAP1_AC_DMA1_ACC_S  4U
#define SYSCTL_ECAP1_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the ECAP2_AC register
//
//*****************************************************************************
#define SYSCTL_ECAP2_AC_CPU1_ACC_S  0U
#define SYSCTL_ECAP2_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ECAP2_AC_CLA1_ACC_S  2U
#define SYSCTL_ECAP2_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ECAP2_AC_DMA1_ACC_S  4U
#define SYSCTL_ECAP2_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the ECAP3_AC register
//
//*****************************************************************************
#define SYSCTL_ECAP3_AC_CPU1_ACC_S  0U
#define SYSCTL_ECAP3_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ECAP3_AC_CLA1_ACC_S  2U
#define SYSCTL_ECAP3_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ECAP3_AC_DMA1_ACC_S  4U
#define SYSCTL_ECAP3_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the ECAP4_AC register
//
//*****************************************************************************
#define SYSCTL_ECAP4_AC_CPU1_ACC_S  0U
#define SYSCTL_ECAP4_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ECAP4_AC_CLA1_ACC_S  2U
#define SYSCTL_ECAP4_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ECAP4_AC_DMA1_ACC_S  4U
#define SYSCTL_ECAP4_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the ECAP5_AC register
//
//*****************************************************************************
#define SYSCTL_ECAP5_AC_CPU1_ACC_S  0U
#define SYSCTL_ECAP5_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ECAP5_AC_CLA1_ACC_S  2U
#define SYSCTL_ECAP5_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ECAP5_AC_DMA1_ACC_S  4U
#define SYSCTL_ECAP5_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the ECAP6_AC register
//
//*****************************************************************************
#define SYSCTL_ECAP6_AC_CPU1_ACC_S  0U
#define SYSCTL_ECAP6_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ECAP6_AC_CLA1_ACC_S  2U
#define SYSCTL_ECAP6_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ECAP6_AC_DMA1_ACC_S  4U
#define SYSCTL_ECAP6_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the ECAP7_AC register
//
//*****************************************************************************
#define SYSCTL_ECAP7_AC_CPU1_ACC_S  0U
#define SYSCTL_ECAP7_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_ECAP7_AC_CLA1_ACC_S  2U
#define SYSCTL_ECAP7_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_ECAP7_AC_DMA1_ACC_S  4U
#define SYSCTL_ECAP7_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the SDFM1_AC register
//
//*****************************************************************************
#define SYSCTL_SDFM1_AC_CPU1_ACC_S  0U
#define SYSCTL_SDFM1_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_SDFM1_AC_CLA1_ACC_S  2U
#define SYSCTL_SDFM1_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_SDFM1_AC_DMA1_ACC_S  4U
#define SYSCTL_SDFM1_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB1_AC register
//
//*****************************************************************************
#define SYSCTL_CLB1_AC_CPU1_ACC_S  0U
#define SYSCTL_CLB1_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CLB1_AC_CLA1_ACC_S  2U
#define SYSCTL_CLB1_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB2_AC register
//
//*****************************************************************************
#define SYSCTL_CLB2_AC_CPU1_ACC_S  0U
#define SYSCTL_CLB2_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CLB2_AC_CLA1_ACC_S  2U
#define SYSCTL_CLB2_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB3_AC register
//
//*****************************************************************************
#define SYSCTL_CLB3_AC_CPU1_ACC_S  0U
#define SYSCTL_CLB3_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CLB3_AC_CLA1_ACC_S  2U
#define SYSCTL_CLB3_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB4_AC register
//
//*****************************************************************************
#define SYSCTL_CLB4_AC_CPU1_ACC_S  0U
#define SYSCTL_CLB4_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CLB4_AC_CLA1_ACC_S  2U
#define SYSCTL_CLB4_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the CLA1PROMCRC_AC register
//
//*****************************************************************************
#define SYSCTL_CLA1PROMCRC_AC_CPU1_ACC_S  0U
#define SYSCTL_CLA1PROMCRC_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_CLA1PROMCRC_AC_CLA1_ACC_S  2U
#define SYSCTL_CLA1PROMCRC_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the SPIA_AC register
//
//*****************************************************************************
#define SYSCTL_SPIA_AC_CPU1_ACC_S  0U
#define SYSCTL_SPIA_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_SPIA_AC_CLA1_ACC_S  2U
#define SYSCTL_SPIA_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_SPIA_AC_DMA1_ACC_S  4U
#define SYSCTL_SPIA_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the SPIB_AC register
//
//*****************************************************************************
#define SYSCTL_SPIB_AC_CPU1_ACC_S  0U
#define SYSCTL_SPIB_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_SPIB_AC_CLA1_ACC_S  2U
#define SYSCTL_SPIB_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_SPIB_AC_DMA1_ACC_S  4U
#define SYSCTL_SPIB_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the PMBUS_A_AC register
//
//*****************************************************************************
#define SYSCTL_PMBUS_A_AC_CPU1_ACC_S  0U
#define SYSCTL_PMBUS_A_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_PMBUS_A_AC_CLA1_ACC_S  2U
#define SYSCTL_PMBUS_A_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_PMBUS_A_AC_DMA1_ACC_S  4U
#define SYSCTL_PMBUS_A_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the LIN_A_AC register
//
//*****************************************************************************
#define SYSCTL_LIN_A_AC_CPU1_ACC_S  0U
#define SYSCTL_LIN_A_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_LIN_A_AC_CLA1_ACC_S  2U
#define SYSCTL_LIN_A_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_LIN_A_AC_DMA1_ACC_S  4U
#define SYSCTL_LIN_A_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the DCANA_AC register
//
//*****************************************************************************
#define SYSCTL_DCANA_AC_CPU1_ACC_S  0U
#define SYSCTL_DCANA_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_DCANA_AC_DMA1_ACC_S  4U
#define SYSCTL_DCANA_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the DCANB_AC register
//
//*****************************************************************************
#define SYSCTL_DCANB_AC_CPU1_ACC_S  0U
#define SYSCTL_DCANB_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_DCANB_AC_DMA1_ACC_S  4U
#define SYSCTL_DCANB_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the FSIATX_AC register
//
//*****************************************************************************
#define SYSCTL_FSIATX_AC_CPU1_ACC_S  0U
#define SYSCTL_FSIATX_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_FSIATX_AC_CLA1_ACC_S  2U
#define SYSCTL_FSIATX_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_FSIATX_AC_DMA1_ACC_S  4U
#define SYSCTL_FSIATX_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the FSIARX_AC register
//
//*****************************************************************************
#define SYSCTL_FSIARX_AC_CPU1_ACC_S  0U
#define SYSCTL_FSIARX_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_FSIARX_AC_CLA1_ACC_S  2U
#define SYSCTL_FSIARX_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_FSIARX_AC_DMA1_ACC_S  4U
#define SYSCTL_FSIARX_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the HRPWM_A_AC register
//
//*****************************************************************************
#define SYSCTL_HRPWM_A_AC_CPU1_ACC_S  0U
#define SYSCTL_HRPWM_A_AC_CPU1_ACC_M  0x3U         // CPU1 Access conditions to
                                               // peripheral
#define SYSCTL_HRPWM_A_AC_CLA1_ACC_S  2U
#define SYSCTL_HRPWM_A_AC_CLA1_ACC_M  0xCU         // CLA1 Access Conditions to
                                               // Peripheral
#define SYSCTL_HRPWM_A_AC_DMA1_ACC_S  4U
#define SYSCTL_HRPWM_A_AC_DMA1_ACC_M  0x30U        // DMA1 Access Conditions to
                                               // Peripheral

//*****************************************************************************
//
// The following are defines for the bit fields in the PERIPH_AC_LOCK register
//
//*****************************************************************************
#define SYSCTL_PERIPH_AC_LOCK_LOCK_AC_WR  0x1U         // Lock control for Access
                                               // control registers write.

//*****************************************************************************
//
// The following are defines for the bit fields in the SYNCSELECT register
//
//*****************************************************************************
#define SYSCTL_SYNCSELECT_EPWM4SYNCIN_S  0U
#define SYSCTL_SYNCSELECT_EPWM4SYNCIN_M  0x7U         // Selects Sync Input Source for
                                               // EPWM4
#define SYSCTL_SYNCSELECT_EPWM7SYNCIN_S  3U
#define SYSCTL_SYNCSELECT_EPWM7SYNCIN_M  0x38U        // Selects Sync Input Source for
                                               // EPWM7
#define SYSCTL_SYNCSELECT_ECAP1SYNCIN_S  9U
#define SYSCTL_SYNCSELECT_ECAP1SYNCIN_M  0xE00U       // Selects Sync Input Source for
                                               // ECAP1
#define SYSCTL_SYNCSELECT_ECAP4SYNCIN_S  12U
#define SYSCTL_SYNCSELECT_ECAP4SYNCIN_M  0x7000U      // Selects Sync Input Source for
                                               // ECAP4
#define SYSCTL_SYNCSELECT_ECAP6SYNCIN_S  15U
#define SYSCTL_SYNCSELECT_ECAP6SYNCIN_M  0x38000U     // Selects Sync Input Source for
                                               // ECAP6
#define SYSCTL_SYNCSELECT_SYNCOUT_S  27U
#define SYSCTL_SYNCSELECT_SYNCOUT_M  0x18000000U  // Select Syncout Source
#define SYSCTL_SYNCSELECT_EPWM1SYNCIN_S  29U
#define SYSCTL_SYNCSELECT_EPWM1SYNCIN_M  0xE0000000U  // Selects Sync Input Source for
                                               // EPWM1

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOCOUTSELECT register
//
//*****************************************************************************
#define SYSCTL_ADCSOCOUTSELECT_PWM1SOCAEN  0x1U         // PWM1SOCAEN Enable for
                                               // ADCSOCAOn
#define SYSCTL_ADCSOCOUTSELECT_PWM2SOCAEN  0x2U         // PWM2SOCAEN Enable for
                                               // ADCSOCAOn
#define SYSCTL_ADCSOCOUTSELECT_PWM3SOCAEN  0x4U         // PWM3SOCAEN Enable for
                                               // ADCSOCAOn
#define SYSCTL_ADCSOCOUTSELECT_PWM4SOCAEN  0x8U         // PWM4SOCAEN Enable for
                                               // ADCSOCAOn
#define SYSCTL_ADCSOCOUTSELECT_PWM5SOCAEN  0x10U        // PWM5SOCAEN Enable for
                                               // ADCSOCAOn
#define SYSCTL_ADCSOCOUTSELECT_PWM6SOCAEN  0x20U        // PWM6SOCAEN Enable for
                                               // ADCSOCAOn
#define SYSCTL_ADCSOCOUTSELECT_PWM7SOCAEN  0x40U        // PWM7SOCAEN Enable for
                                               // ADCSOCAOn
#define SYSCTL_ADCSOCOUTSELECT_PWM8SOCAEN  0x80U        // PWM8SOCAEN Enable for
                                               // ADCSOCAOn
#define SYSCTL_ADCSOCOUTSELECT_PWM1SOCBEN  0x10000U     // PWM1SOCBEN Enable for
                                               // ADCSOCBOn
#define SYSCTL_ADCSOCOUTSELECT_PWM2SOCBEN  0x20000U     // PWM2SOCBEN Enable for
                                               // ADCSOCBOn
#define SYSCTL_ADCSOCOUTSELECT_PWM3SOCBEN  0x40000U     // PWM3SOCBEN Enable for
                                               // ADCSOCBOn
#define SYSCTL_ADCSOCOUTSELECT_PWM4SOCBEN  0x80000U     // PWM4SOCBEN Enable for
                                               // ADCSOCBOn
#define SYSCTL_ADCSOCOUTSELECT_PWM5SOCBEN  0x100000U    // PWM5SOCBEN Enable for
                                               // ADCSOCBOn
#define SYSCTL_ADCSOCOUTSELECT_PWM6SOCBEN  0x200000U    // PWM6SOCBEN Enable for
                                               // ADCSOCBOn
#define SYSCTL_ADCSOCOUTSELECT_PWM7SOCBEN  0x400000U    // PWM7SOCBEN Enable for
                                               // ADCSOCBOn
#define SYSCTL_ADCSOCOUTSELECT_PWM8SOCBEN  0x800000U    // PWM8SOCBEN Enable for
                                               // ADCSOCBOn

//*****************************************************************************
//
// The following are defines for the bit fields in the SYNCSOCLOCK register
//
//*****************************************************************************
#define SYSCTL_SYNCSOCLOCK_SYNCSELECT  0x1U         // SYNCSEL Register Lock bit
#define SYSCTL_SYNCSOCLOCK_ADCSOCOUTSELECT  0x2U         // ADCSOCOUTSELECT Register Lock
                                               // bit
#endif

//###########################################################################
//
// FILE:   hw_types.h
//
// TITLE:  Type definitions used in driverlib functions.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_TYPES_H
#define HW_TYPES_H

//*****************************************************************************
//
// Macros for hardware access
//
//*****************************************************************************
#define HWREG(x)                                                              \
        (*((volatile uint32_t *)((uintptr_t)(x))))
#define HWREG_BP(x)                                                           \
        __byte_peripheral_32((uint32_t *)(x))
#define HWREGH(x)                                                             \
        (*((volatile uint16_t *)((uintptr_t)(x))))
#define HWREGB(x)                                                             \
        __byte((int16_t *)(x),0)

//*****************************************************************************
//
// SUCCESS and FAILURE for API return value
//
//*****************************************************************************
#define STATUS_S_SUCCESS    (0)
#define STATUS_E_FAILURE    (-1)

//*****************************************************************************
//
// 32-bit & 64-bit float type
//
//*****************************************************************************
#ifndef C2000_IEEE754_TYPES
#define C2000_IEEE754_TYPES
#ifdef __TI_EABI__
typedef float         float32_t;
typedef double        float64_t;
#else // TI COFF
typedef float         float32_t;
typedef long double   float64_t;
#endif // __TI_EABI__
#endif // C2000_IEEE754_TYPES

//*****************************************************************************
//
// Extern compiler intrinsic prototypes. See compiler User's Guide for details.
// These are provided to satisfy static analysis tools. The #ifndef is required
// because the '&' is for a C++-style reference, and although it is the correct
// prototype, it will not build in C code.
//
//*****************************************************************************
#if(defined(__TMS320C28XX__) || defined(__TMS320C28XX_CLA__))
#else
extern int16_t &__byte(int16_t *array, uint16_t byte_index);
extern uint32_t &__byte_peripheral_32(uint32_t *x);
#endif

#endif // HW_TYPES_H

//###########################################################################
//
// FILE:    hw_xbar.h
//
// TITLE:   Definitions for the XBAR registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_XBAR_H
#define HW_XBAR_H

//*****************************************************************************
//
// The following are defines for the XBAR register offsets
//
//*****************************************************************************
#define XBAR_O_FLG1               0x0U         // X-Bar Input Flag Register 1
#define XBAR_O_FLG2               0x2U         // X-Bar Input Flag Register 2
#define XBAR_O_FLG3               0x4U         // X-Bar Input Flag Register 3
#define XBAR_O_FLG4               0x6U         // X-Bar Input Flag Register 4
#define XBAR_O_CLR1               0x8U         // X-Bar Input Flag Clear
                                               // Register 1
#define XBAR_O_CLR2               0xAU         // X-Bar Input Flag Clear
                                               // Register 2
#define XBAR_O_CLR3               0xCU         // X-Bar Input Flag Clear
                                               // Register 3
#define XBAR_O_CLR4               0xEU         // X-Bar Input Flag Clear
                                               // Register 4

//*****************************************************************************
//
// The following are defines for the bit fields in the XBARFLG1 register
//
//*****************************************************************************
#define XBAR_FLG1_CMPSS1_CTRIPL   0x1U         // Input Flag for CMPSS1.CTRIPL
                                               // Signal
#define XBAR_FLG1_CMPSS1_CTRIPH   0x2U         // Input Flag for CMPSS1.CTRIPH
                                               // Signal
#define XBAR_FLG1_CMPSS2_CTRIPL   0x4U         // Input Flag for CMPSS2.CTRIPL
                                               // Signal
#define XBAR_FLG1_CMPSS2_CTRIPH   0x8U         // Input Flag for CMPSS2.CTRIPH
                                               // Signal
#define XBAR_FLG1_CMPSS3_CTRIPL   0x10U        // Input Flag for CMPSS3.CTRIPL
                                               // Signal
#define XBAR_FLG1_CMPSS3_CTRIPH   0x20U        // Input Flag for CMPSS3.CTRIPH
                                               // Signal
#define XBAR_FLG1_CMPSS4_CTRIPL   0x40U        // Input Flag for CMPSS4.CTRIPL
                                               // Signal
#define XBAR_FLG1_CMPSS4_CTRIPH   0x80U        // Input Flag for CMPSS4.CTRIPH
                                               // Signal
#define XBAR_FLG1_CMPSS5_CTRIPL   0x100U       // Input Flag for CMPSS5.CTRIPL
                                               // Signal
#define XBAR_FLG1_CMPSS5_CTRIPH   0x200U       // Input Flag for CMPSS5.CTRIPH
                                               // Signal
#define XBAR_FLG1_CMPSS6_CTRIPL   0x400U       // Input Flag for CMPSS6.CTRIPL
                                               // Signal
#define XBAR_FLG1_CMPSS6_CTRIPH   0x800U       // Input Flag for CMPSS6.CTRIPH
                                               // Signal
#define XBAR_FLG1_CMPSS7_CTRIPL   0x1000U      // Input Flag for CMPSS7.CTRIPL
                                               // Signal
#define XBAR_FLG1_CMPSS7_CTRIPH   0x2000U      // Input Flag for CMPSS7.CTRIPH
                                               // Signal
#define XBAR_FLG1_CMPSS8_CTRIPL   0x4000U      // Input Flag for CMPSS8.CTRIPL
                                               // Signal
#define XBAR_FLG1_CMPSS8_CTRIPH   0x8000U      // Input Flag for CMPSS8.CTRIPH
                                               // Signal
#define XBAR_FLG1_CMPSS1_CTRIPOUTL  0x10000U     // Input Flag for
                                               // CMPSS1.CTRIPOUTL Signal
#define XBAR_FLG1_CMPSS1_CTRIPOUTH  0x20000U     // Input Flag for
                                               // CMPSS1.CTRIPOUTH Signal
#define XBAR_FLG1_CMPSS2_CTRIPOUTL  0x40000U     // Input Flag for
                                               // CMPSS2.CTRIPOUTL Signal
#define XBAR_FLG1_CMPSS2_CTRIPOUTH  0x80000U     // Input Flag for
                                               // CMPSS2.CTRIPOUTH Signal
#define XBAR_FLG1_CMPSS3_CTRIPOUTL  0x100000U    // Input Flag for
                                               // CMPSS3.CTRIPOUTL Signal
#define XBAR_FLG1_CMPSS3_CTRIPOUTH  0x200000U    // Input Flag for
                                               // CMPSS3.CTRIPOUTH Signal
#define XBAR_FLG1_CMPSS4_CTRIPOUTL  0x400000U    // Input Flag for
                                               // CMPSS4.CTRIPOUTL Signal
#define XBAR_FLG1_CMPSS4_CTRIPOUTH  0x800000U    // Input Flag for
                                               // CMPSS4.CTRIPOUTH Signal
#define XBAR_FLG1_CMPSS5_CTRIPOUTL  0x1000000U   // Input Flag for
                                               // CMPSS5.CTRIPOUTL Signal
#define XBAR_FLG1_CMPSS5_CTRIPOUTH  0x2000000U   // Input Flag for
                                               // CMPSS5.CTRIPOUTH Signal
#define XBAR_FLG1_CMPSS6_CTRIPOUTL  0x4000000U   // Input Flag for
                                               // CMPSS6.CTRIPOUTL Signal
#define XBAR_FLG1_CMPSS6_CTRIPOUTH  0x8000000U   // Input Flag for
                                               // CMPSS6.CTRIPOUTH Signal
#define XBAR_FLG1_CMPSS7_CTRIPOUTL  0x10000000U  // Input Flag for
                                               // CMPSS7.CTRIPOUTL Signal
#define XBAR_FLG1_CMPSS7_CTRIPOUTH  0x20000000U  // Input Flag for
                                               // CMPSS7.CTRIPOUTH Signal
#define XBAR_FLG1_CMPSS8_CTRIPOUTL  0x40000000U  // Input Flag for
                                               // CMPSS8.CTRIPOUTL Signal
#define XBAR_FLG1_CMPSS8_CTRIPOUTH  0x80000000U  // Input Flag for
                                               // CMPSS8.CTRIPOUTH Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the XBARFLG2 register
//
//*****************************************************************************
#define XBAR_FLG2_INPUT1          0x1U         // Input Flag for INPUT1 Signal
#define XBAR_FLG2_INPUT2          0x2U         // Input Flag for INPUT2 Signal
#define XBAR_FLG2_INPUT3          0x4U         // Input Flag for INPUT3 Signal
#define XBAR_FLG2_INPUT4          0x8U         // Input Flag for INPUT4 Signal
#define XBAR_FLG2_INPUT5          0x10U        // Input Flag for INPUT5 Signal
#define XBAR_FLG2_INPUT6          0x20U        // Input Flag for INPUT6 Signal
#define XBAR_FLG2_ADCSOCA         0x40U        // Input Flag for ADCSOCA Signal
#define XBAR_FLG2_ADCSOCB         0x80U        // Input Flag for ADCSOCB Signal
#define XBAR_FLG2_INPUT7          0x100U       // Input Flag for INPUT7 Signal
#define XBAR_FLG2_INPUT8          0x200U       // Input Flag for INPUT8 Signal
#define XBAR_FLG2_INPUT9          0x400U       // Input Flag for INPUT9 Signal
#define XBAR_FLG2_INPUT10         0x800U       // Input Flag for INPUT10\
                                               // Signal
#define XBAR_FLG2_INPUT11         0x1000U      // Input Flag for INPUT11 Signal
#define XBAR_FLG2_INPUT12         0x2000U      // Input Flag for INPUT12 Signal
#define XBAR_FLG2_INPUT13         0x4000U      // Input Flag for INPUT13 Signal
#define XBAR_FLG2_INPUT14         0x8000U      // Input Flag for INPUT14 Signal
#define XBAR_FLG2_ECAP1_OUT       0x10000U     // Input Flag for ECAP1.OUT
                                               // Signal
#define XBAR_FLG2_ECAP2_OUT       0x20000U     // Input Flag for ECAP2.OUT
                                               // Signal
#define XBAR_FLG2_ECAP3_OUT       0x40000U     // Input Flag for ECAP3.OUT
                                               // Signal
#define XBAR_FLG2_ECAP4_OUT       0x80000U     // Input Flag for ECAP4.OUT
                                               // Signal
#define XBAR_FLG2_ECAP5_OUT       0x100000U    // Input Flag for ECAP5.OUT
                                               // Signal
#define XBAR_FLG2_ECAP6_OUT       0x200000U    // Input Flag for ECAP6.OUT
                                               // Signal
#define XBAR_FLG2_EXTSYNCOUT      0x400000U    // Input Flag for EXTSYNCOUT
                                               // Signal
#define XBAR_FLG2_ADCAEVT1        0x800000U    // Input Flag for ADCAEVT1
                                               // Signal
#define XBAR_FLG2_ADCAEVT2        0x1000000U   // Input Flag for ADCAEVT2
                                               // Signal
#define XBAR_FLG2_ADCAEVT3        0x2000000U   // Input Flag for ADCAEVT3
                                               // Signal
#define XBAR_FLG2_ADCAEVT4        0x4000000U   // Input Flag for ADCAEVT4
                                               // Signal
#define XBAR_FLG2_ADCBEVT1        0x8000000U   // Input Flag for ADCBEVT1
                                               // Signal
#define XBAR_FLG2_ADCBEVT2        0x10000000U  // Input Flag for ADCBEVT2
                                               // Signal
#define XBAR_FLG2_ADCBEVT3        0x20000000U  // Input Flag for ADCBEVT3
                                               // Signal
#define XBAR_FLG2_ADCBEVT4        0x40000000U  // Input Flag for ADCBEVT4
                                               // Signal
#define XBAR_FLG2_ADCCEVT1        0x80000000U  // Input Flag for ADCCEVT1
                                               // Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the XBARFLG3 register
//
//*****************************************************************************
#define XBAR_FLG3_ADCCEVT2        0x1U         // Input Flag for ADCCEVT2
                                               // Signal
#define XBAR_FLG3_ADCCEVT3        0x2U         // Input Flag for ADCCEVT3
                                               // Signal
#define XBAR_FLG3_ADCCEVT4        0x4U         // Input Flag for ADCCEVT4
                                               // Signal
#define XBAR_FLG3_SD1FLT1_COMPL   0x80U        // Input Flag for SD1FLT1.COMPL
                                               // Signal
#define XBAR_FLG3_SD1FLT1_COMPH   0x100U       // Input Flag for SD1FLT1.COMPH
                                               // Signal
#define XBAR_FLG3_SD1FLT2_COMPL   0x200U       // Input Flag for SD1FLT2.COMPL
                                               // Signal
#define XBAR_FLG3_SD1FLT2_COMPH   0x400U       // Input Flag for SD1FLT2.COMPH
                                               // Signal
#define XBAR_FLG3_SD1FLT3_COMPL   0x800U       // Input Flag for SD1FLT3.COMPL
                                               // Signal
#define XBAR_FLG3_SD1FLT3_COMPH   0x1000U      // Input Flag for SD1FLT3.COMPH
                                               // Signal
#define XBAR_FLG3_SD1FLT4_COMPL   0x2000U      // Input Flag for SD1FLT4.COMPL
                                               // Signal
#define XBAR_FLG3_SD1FLT4_COMPH   0x4000U      // Input Flag for SD1FLT4.COMPH
                                               // Signal
#define XBAR_FLG3_SD2FLT1_COMPL   0x8000U      // Input Flag for SD2FLT1.COMPL
                                               // Signal
#define XBAR_FLG3_SD2FLT1_COMPH   0x10000U     // Input Flag for SD2FLT1.COMPH
                                               // Signal
#define XBAR_FLG3_SD2FLT2_COMPL   0x20000U     // Input Flag for SD2FLT2.COMPL
                                               // Signal
#define XBAR_FLG3_SD2FLT2_COMPH   0x40000U     // Input Flag for SD2FLT2.COMPH
                                               // Signal
#define XBAR_FLG3_SD2FLT3_COMPL   0x80000U     // Input Flag for SD2FLT3.COMPL
                                               // Signal
#define XBAR_FLG3_SD2FLT3_COMPH   0x100000U    // Input Flag for SD2FLT3.COMPH
                                               // Signal
#define XBAR_FLG3_SD2FLT4_COMPL   0x200000U    // Input Flag for SD2FLT4.COMPL
                                               // Signal
#define XBAR_FLG3_SD2FLT4_COMPH   0x400000U    // Input Flag for SD2FLT4.COMPH
                                               // Signal
#define XBAR_FLG3_ECAP7_OUT       0x800000U    // Input Flag for ECAP7.OUT
                                               // Signal
#define XBAR_FLG3_SD1FLT1_COMPZ   0x1000000U   // Input Flag for SD1FLT1.COMPZ
                                               // Signal
#define XBAR_FLG3_SD1FLT1_DRINT   0x2000000U   // Input Flag for SD1FLT1.DRINT
                                               // Signal
#define XBAR_FLG3_SD1FLT2_COMPZ   0x4000000U   // Input Flag for SD1FLT2.COMPZ
                                               // Signal
#define XBAR_FLG3_SD1FLT2_DRINT   0x8000000U   // Input Flag for SD1FLT2.DRINT
                                               // Signal
#define XBAR_FLG3_SD1FLT3_COMPZ   0x10000000U  // Input Flag for SD1FLT3.COMPZ
                                               // Signal
#define XBAR_FLG3_SD1FLT3_DRINT   0x20000000U  // Input Flag for SD1FLT3.DRINT
                                               // Signal
#define XBAR_FLG3_SD1FLT4_COMPZ   0x40000000U  // Input Flag for SD1FLT4.COMPZ
                                               // Signal
#define XBAR_FLG3_SD1FLT4_DRINT   0x80000000U  // Input Flag for SD1FLT4.DRINT
                                               // Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the XBARFLG4 register
//
//*****************************************************************************
#define XBAR_FLG4_SD2FLT1_COMPZ   0x1U         // Input Flag for SD2FLT1.COMPZ
                                               // Signal
#define XBAR_FLG4_SD2FLT1_DRINT   0x2U         // Input Flag for SD2FLT1.DRINT
                                               // Signal
#define XBAR_FLG4_SD2FLT2_COMPZ   0x4U         // Input Flag for SD2FLT2.COMPZ
                                               // Signal
#define XBAR_FLG4_SD2FLT2_DRINT   0x8U         // Input Flag for SD2FLT2.DRINT
                                               // Signal
#define XBAR_FLG4_SD2FLT3_COMPZ   0x10U        // Input Flag for SD2FLT3.COMPZ
                                               // Signal
#define XBAR_FLG4_SD2FLT3_DRINT   0x20U        // Input Flag for SD2FLT3.DRINT
                                               // Signal
#define XBAR_FLG4_SD2FLT4_COMPZ   0x40U        // Input Flag for SD2FLT4.COMPZ
                                               // Signal
#define XBAR_FLG4_SD2FLT4_DRINT   0x80U        // Input Flag for SD2FLT4.DRINT
                                               // Signal
#define XBAR_FLG4_CLB1_OUT4       0x10000U     // Input Flag for CLB1_OUT4
                                               // Signal
#define XBAR_FLG4_CLB1_OUT5       0x20000U     // Input Flag for CLB1_OUT5
                                               // Signal
#define XBAR_FLG4_CLB2_OUT4       0x40000U     // Input Flag for CLB2_OUT4
                                               // Signal
#define XBAR_FLG4_CLB2_OUT5       0x80000U     // Input Flag for CLB2_OUT5
                                               // Signal
#define XBAR_FLG4_CLB3_OUT4       0x100000U    // Input Flag for CLB3_OUT4
                                               // Signal
#define XBAR_FLG4_CLB3_OUT5       0x200000U    // Input Flag for CLB3_OUT5
                                               // Signal
#define XBAR_FLG4_CLB4_OUT4       0x400000U    // Input Flag for CLB4_OUT4
                                               // Signal
#define XBAR_FLG4_CLB4_OUT5       0x800000U    // Input Flag for CLB4_OUT5
                                               // Signal
#define XBAR_FLG4_CLAHALT         0x80000000U  // Input Latch for CLAHALT
                                               // Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the XBARCLR1 register
//
//*****************************************************************************
#define XBAR_CLR1_CMPSS1_CTRIPL   0x1U         // Input Flag Clear for
                                               // CMPSS1.CTRIPL Signal
#define XBAR_CLR1_CMPSS1_CTRIPH   0x2U         // Input Flag Clear for
                                               // CMPSS1.CTRIPH Signal
#define XBAR_CLR1_CMPSS2_CTRIPL   0x4U         // Input Flag Clear for
                                               // CMPSS2.CTRIPL Signal
#define XBAR_CLR1_CMPSS2_CTRIPH   0x8U         // Input Flag Clear for
                                               // CMPSS2.CTRIPH Signal
#define XBAR_CLR1_CMPSS3_CTRIPL   0x10U        // Input Flag Clear for
                                               // CMPSS3.CTRIPL Signal
#define XBAR_CLR1_CMPSS3_CTRIPH   0x20U        // Input Flag Clear for
                                               // CMPSS3.CTRIPH Signal
#define XBAR_CLR1_CMPSS4_CTRIPL   0x40U        // Input Flag Clear for
                                               // CMPSS4.CTRIPL Signal
#define XBAR_CLR1_CMPSS4_CTRIPH   0x80U        // Input Flag Clear for
                                               // CMPSS4.CTRIPH Signal
#define XBAR_CLR1_CMPSS5_CTRIPL   0x100U       // Input Flag Clear for
                                               // CMPSS5.CTRIPL Signal
#define XBAR_CLR1_CMPSS5_CTRIPH   0x200U       // Input Flag Clear for
                                               // CMPSS5.CTRIPH Signal
#define XBAR_CLR1_CMPSS6_CTRIPL   0x400U       // Input Flag Clear for
                                               // CMPSS6.CTRIPL Signal
#define XBAR_CLR1_CMPSS6_CTRIPH   0x800U       // Input Flag Clear for
                                               // CMPSS6.CTRIPH Signal
#define XBAR_CLR1_CMPSS7_CTRIPL   0x1000U      // Input Flag Clear for
                                               // CMPSS7.CTRIPL Signal
#define XBAR_CLR1_CMPSS7_CTRIPH   0x2000U      // Input Flag Clear for
                                               // CMPSS7.CTRIPH Signal
#define XBAR_CLR1_CMPSS8_CTRIPL   0x4000U      // Input Flag Clear for
                                               // CMPSS8.CTRIPL Signal
#define XBAR_CLR1_CMPSS8_CTRIPH   0x8000U      // Input Flag Clear for
                                               // CMPSS8.CTRIPH Signal
#define XBAR_CLR1_CMPSS1_CTRIPOUTL  0x10000U     // Input Flag Clear for
                                               // CMPSS1.CTRIPOUTL Signal
#define XBAR_CLR1_CMPSS1_CTRIPOUTH  0x20000U     // Input Flag Clear for
                                               // CMPSS1.CTRIPOUTH Signal
#define XBAR_CLR1_CMPSS2_CTRIPOUTL  0x40000U     // Input Flag Clear for
                                               // CMPSS2.CTRIPOUTL Signal
#define XBAR_CLR1_CMPSS2_CTRIPOUTH  0x80000U     // Input Flag Clear for
                                               // CMPSS2.CTRIPOUTH Signal
#define XBAR_CLR1_CMPSS3_CTRIPOUTL  0x100000U    // Input Flag Clear for
                                               // CMPSS3.CTRIPOUTL Signal
#define XBAR_CLR1_CMPSS3_CTRIPOUTH  0x200000U    // Input Flag Clear for
                                               // CMPSS3.CTRIPOUTH Signal
#define XBAR_CLR1_CMPSS4_CTRIPOUTL  0x400000U    // Input Flag Clear for
                                               // CMPSS4.CTRIPOUTL Signal
#define XBAR_CLR1_CMPSS4_CTRIPOUTH  0x800000U    // Input Flag Clear for
                                               // CMPSS4.CTRIPOUTH Signal
#define XBAR_CLR1_CMPSS5_CTRIPOUTL  0x1000000U   // Input Flag Clear for
                                               // CMPSS5.CTRIPOUTL Signal
#define XBAR_CLR1_CMPSS5_CTRIPOUTH  0x2000000U   // Input Flag Clear for
                                               // CMPSS5.CTRIPOUTH Signal
#define XBAR_CLR1_CMPSS6_CTRIPOUTL  0x4000000U   // Input Flag Clear for
                                               // CMPSS6.CTRIPOUTL Signal
#define XBAR_CLR1_CMPSS6_CTRIPOUTH  0x8000000U   // Input Flag Clear for
                                               // CMPSS6.CTRIPOUTH Signal
#define XBAR_CLR1_CMPSS7_CTRIPOUTL  0x10000000U  // Input Flag Clear for
                                               // CMPSS7.CTRIPOUTL Signal
#define XBAR_CLR1_CMPSS7_CTRIPOUTH  0x20000000U  // Input Flag Clear for
                                               // CMPSS7.CTRIPOUTH Signal
#define XBAR_CLR1_CMPSS8_CTRIPOUTL  0x40000000U  // Input Flag Clear for
                                               // CMPSS8.CTRIPOUTL Signal
#define XBAR_CLR1_CMPSS8_CTRIPOUTH  0x80000000U  // Input Flag Clear for
                                               // CMPSS8.CTRIPOUTH Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the XBARCLR2 register
//
//*****************************************************************************
#define XBAR_CLR2_INPUT1          0x1U         // Input Flag Clear for INPUT1
                                               // Signal
#define XBAR_CLR2_INPUT2          0x2U         // Input Flag Clear for INPUT2
                                               // Signal
#define XBAR_CLR2_INPUT3          0x4U         // Input Flag Clear for INPUT3
                                               // Signal
#define XBAR_CLR2_INPUT4          0x8U         // Input Flag Clear for INPUT4
                                               // Signal
#define XBAR_CLR2_INPUT5          0x10U        // Input Flag Clear for INPUT5
                                               // Signal
#define XBAR_CLR2_INPUT6          0x20U        // Input Flag Clear for INPUT6
                                               // Signal
#define XBAR_CLR2_ADCSOCA         0x40U        // Input Flag Clear for ADCSOCA
                                               // Signal
#define XBAR_CLR2_ADCSOCB         0x80U        // Input Flag Clear for ADCSOCB
                                               // Signal
#define XBAR_CLR2_INPUT7          0x100U       // Input Flag Clear for INPUT7
                                               // Signal
#define XBAR_CLR2_INPUT8          0x200U       // Input Flag Clear for INPUT8
                                               // Signal
#define XBAR_CLR2_INPUT9          0x400U       // Input Flag Clear for INPUT9
                                               // Signal
#define XBAR_CLR2_INPUT10         0x800U       // Input Flag Clear for INPUT10
                                               // Signal
#define XBAR_CLR2_INPUT11         0x1000U      // Input Flag Clear for INPUT11
                                               // Signal
#define XBAR_CLR2_INPUT12         0x2000U      // Input Flag Clear for INPUT12
                                               // Signal
#define XBAR_CLR2_INPUT13         0x4000U      // Input Flag Clear for INPUT13
                                               // Signal
#define XBAR_CLR2_INPUT14         0x8000U      // Input Flag Clear for INPUT14
                                               // Signal
#define XBAR_CLR2_ECAP1_OUT       0x10000U     // Input Flag Clear for
                                               // ECAP1.OUT Signal
#define XBAR_CLR2_ECAP2_OUT       0x20000U     // Input Flag Clear for
                                               // ECAP2.OUT Signal
#define XBAR_CLR2_ECAP3_OUT       0x40000U     // Input Flag Clear for
                                               // ECAP3.OUT Signal
#define XBAR_CLR2_ECAP4_OUT       0x80000U     // Input Flag Clear for
                                               // ECAP4.OUT Signal
#define XBAR_CLR2_ECAP5_OUT       0x100000U    // Input Flag Clear for
                                               // ECAP5.OUT Signal
#define XBAR_CLR2_ECAP6_OUT       0x200000U    // Input Flag Clear for
                                               // ECAP6.OUT Signal
#define XBAR_CLR2_EXTSYNCOUT      0x400000U    // Input Flag Clear for
                                               // EXTSYNCOUT Signal
#define XBAR_CLR2_ADCAEVT1        0x800000U    // Input Flag Clear for ADCAEVT1
                                               // Signal
#define XBAR_CLR2_ADCAEVT2        0x1000000U   // Input Flag Clear for ADCAEVT2
                                               // Signal
#define XBAR_CLR2_ADCAEVT3        0x2000000U   // Input Flag Clear for ADCAEVT3
                                               // Signal
#define XBAR_CLR2_ADCAEVT4        0x4000000U   // Input Flag Clear for ADCAEVT4
                                               // Signal
#define XBAR_CLR2_ADCBEVT1        0x8000000U   // Input Flag Clear for ADCBEVT1
                                               // Signal
#define XBAR_CLR2_ADCBEVT2        0x10000000U  // Input Flag Clear for ADCBEVT2
                                               // Signal
#define XBAR_CLR2_ADCBEVT3        0x20000000U  // Input Flag Clear for ADCBEVT3
                                               // Signal
#define XBAR_CLR2_ADCBEVT4        0x40000000U  // Input Flag Clear for ADCBEVT4
                                               // Signal
#define XBAR_CLR2_ADCCEVT1        0x80000000U  // Input Flag Clear for ADCCEVT1
                                               // Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the XBARCLR3 register
//
//*****************************************************************************
#define XBAR_CLR3_ADCCEVT2        0x1U         // Input Flag Clear for ADCCEVT2
                                               // Signal
#define XBAR_CLR3_ADCCEVT3        0x2U         // Input Flag Clear for ADCCEVT3
                                               // Signal
#define XBAR_CLR3_ADCCEVT4        0x4U         // Input Flag Clear for ADCCEVT4
                                               // Signal
#define XBAR_CLR3_SD1FLT1_COMPL   0x80U        // Input Flag Clear for
                                               // SD1FLT1.COMPL Signal
#define XBAR_CLR3_SD1FLT1_COMPH   0x100U       // Input Flag Clear for
                                               // SD1FLT1.COMPH Signal
#define XBAR_CLR3_SD1FLT2_COMPL   0x200U       // Input Flag Clear for
                                               // SD1FLT2.COMPL Signal
#define XBAR_CLR3_SD1FLT2_COMPH   0x400U       // Input Flag Clear for
                                               // SD1FLT2.COMPH Signal
#define XBAR_CLR3_SD1FLT3_COMPL   0x800U       // Input Flag Clear for
                                               // SD1FLT3.COMPL Signal
#define XBAR_CLR3_SD1FLT3_COMPH   0x1000U      // Input Flag Clear for
                                               // SD1FLT3.COMPH Signal
#define XBAR_CLR3_SD1FLT4_COMPL   0x2000U      // Input Flag Clear for
                                               // SD1FLT4.COMPL Signal
#define XBAR_CLR3_SD1FLT4_COMPH   0x4000U      // Input Flag Clear for
                                               // SD1FLT4.COMPH Signal
#define XBAR_CLR3_SD2FLT1_COMPL   0x8000U      // Input Flag Clear for
                                               // SD2FLT1.COMPL Signal
#define XBAR_CLR3_SD2FLT1_COMPH   0x10000U     // Input Flag Clear for
                                               // SD2FLT1.COMPH Signal
#define XBAR_CLR3_SD2FLT2_COMPL   0x20000U     // Input Flag Clear for
                                               // SD2FLT2.COMPL Signal
#define XBAR_CLR3_SD2FLT2_COMPH   0x40000U     // Input Flag Clear for
                                               // SD2FLT2.COMPH Signal
#define XBAR_CLR3_SD2FLT3_COMPL   0x80000U     // Input Flag Clear for
                                               // SD2FLT3.COMPL Signal
#define XBAR_CLR3_SD2FLT3_COMPH   0x100000U    // Input Flag Clear for
                                               // SD2FLT3.COMPH Signal
#define XBAR_CLR3_SD2FLT4_COMPL   0x200000U    // Input Flag Clear for
                                               // SD2FLT4.COMPL Signal
#define XBAR_CLR3_SD2FLT4_COMPH   0x400000U    // Input Flag Clear for
                                               // SD2FLT4.COMPH Signal
#define XBAR_CLR3_ECAP7_OUT       0x800000U    // Input Flag clear for
                                               // ECAP7.OUT Signal
#define XBAR_CLR3_SD1FLT1_COMPZ   0x1000000U   // Input Flag clear for
                                               // SD1FLT1.COMPZ Signal
#define XBAR_CLR3_SD1FLT1_DRINT   0x2000000U   // Input Flag clear for
                                               // SD1FLT1.DRINT Signal
#define XBAR_CLR3_SD1FLT2_COMPZ   0x4000000U   // Input Flag clear for
                                               // SD1FLT2.COMPZ Signal
#define XBAR_CLR3_SD1FLT2_DRINT   0x8000000U   // Input Flag clear for
                                               // SD1FLT2.DRINT Signal
#define XBAR_CLR3_SD1FLT3_COMPZ   0x10000000U  // Input Flag clear for
                                               // SD1FLT3.COMPZ Signal
#define XBAR_CLR3_SD1FLT3_DRINT   0x20000000U  // Input Flag clear for
                                               // SD1FLT3.DRINT Signal
#define XBAR_CLR3_SD1FLT4_COMPZ   0x40000000U  // Input Flag clear for
                                               // SD1FLT4.COMPZ Signal
#define XBAR_CLR3_SD1FLT4_DRINT   0x80000000U  // Input Flag clear for
                                               // SD1FLT4.DRINT Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the XBARCLR4 register
//
//*****************************************************************************
#define XBAR_CLR4_SD2FLT1_COMPZ   0x1U         // Input Flag clear for
                                               // SD2FLT1.COMPZ Signal
#define XBAR_CLR4_SD2FLT1_DRINT   0x2U         // Input Flag clear for
                                               // SD2FLT1.DRINT Signal
#define XBAR_CLR4_SD2FLT2_COMPZ   0x4U         // Input Flag clear for
                                               // SD2FLT2.COMPZ Signal
#define XBAR_CLR4_SD2FLT2_DRINT   0x8U         // Input Flag clear for
                                               // SD2FLT2.DRINT Signal
#define XBAR_CLR4_SD2FLT3_COMPZ   0x10U        // Input Flag clear for
                                               // SD2FLT3.COMPZ Signal
#define XBAR_CLR4_SD2FLT3_DRINT   0x20U        // Input Flag clear for
                                               // SD2FLT3.DRINT Signal
#define XBAR_CLR4_SD2FLT4_COMPZ   0x40U        // Input Flag clear for
                                               // SD2FLT4.COMPZ Signal
#define XBAR_CLR4_SD2FLT4_DRINT   0x80U        // Input Flag clear for
                                               // SD2FLT4.DRINT Signal
#define XBAR_CLR4_CLB1_OUT4       0x10000U     // Input Flag clear for
                                               // CLB1_OUT4 Signal
#define XBAR_CLR4_CLB1_OUT5       0x20000U     // Input Flag clear for
                                               // CLB1_OUT5 Signal
#define XBAR_CLR4_CLB2_OUT4       0x40000U     // Input Flag clear for
                                               // CLB2_OUT4 Signal
#define XBAR_CLR4_CLB2_OUT5       0x80000U     // Input Flag clear for
                                               // CLB2_OUT5 Signal
#define XBAR_CLR4_CLB3_OUT4       0x100000U    // Input Flag clear for
                                               // CLB3_OUT4 Signal
#define XBAR_CLR4_CLB3_OUT5       0x200000U    // Input Flag clear for
                                               // CLB3_OUT5 Signal
#define XBAR_CLR4_CLB4_OUT4       0x400000U    // Input Flag clear for
                                               // CLB4_OUT4 Signal
#define XBAR_CLR4_CLB4_OUT5       0x800000U    // Input Flag clear for
                                               // CLB4_OUT5 Signal
#define XBAR_CLR4_CLAHALT         0x80000000U  // Input Flag clear for CLAHALT
                                               // Signal
#endif

//###########################################################################
//
// FILE:    hw_xint.h
//
// TITLE:   Definitions for the XINT registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_XINT_H
#define HW_XINT_H

//*****************************************************************************
//
// The following are defines for the XINT register offsets
//
//*****************************************************************************
#define XINT_O_1CR                0x0U         // XINT1 configuration register
#define XINT_O_2CR                0x1U         // XINT2 configuration register
#define XINT_O_3CR                0x2U         // XINT3 configuration register
#define XINT_O_4CR                0x3U         // XINT4 configuration register
#define XINT_O_5CR                0x4U         // XINT5 configuration register
#define XINT_O_1CTR               0x8U         // XINT1 counter register
#define XINT_O_2CTR               0x9U         // XINT2 counter register
#define XINT_O_3CTR               0xAU         // XINT3 counter register

//*****************************************************************************
//
// The following are defines for the bit fields in the XINT1CR register
//
//*****************************************************************************
#define XINT_1CR_ENABLE           0x1U         // XINT1 Enable
#define XINT_1CR_POLARITY_S       2U
#define XINT_1CR_POLARITY_M       0xCU         // XINT1 Polarity

//*****************************************************************************
//
// The following are defines for the bit fields in the XINT2CR register
//
//*****************************************************************************
#define XINT_2CR_ENABLE           0x1U         // XINT2 Enable
#define XINT_2CR_POLARITY_S       2U
#define XINT_2CR_POLARITY_M       0xCU         // XINT2 Polarity

//*****************************************************************************
//
// The following are defines for the bit fields in the XINT3CR register
//
//*****************************************************************************
#define XINT_3CR_ENABLE           0x1U         // XINT3 Enable
#define XINT_3CR_POLARITY_S       2U
#define XINT_3CR_POLARITY_M       0xCU         // XINT3 Polarity

//*****************************************************************************
//
// The following are defines for the bit fields in the XINT4CR register
//
//*****************************************************************************
#define XINT_4CR_ENABLE           0x1U         // XINT4 Enable
#define XINT_4CR_POLARITY_S       2U
#define XINT_4CR_POLARITY_M       0xCU         // XINT4 Polarity

//*****************************************************************************
//
// The following are defines for the bit fields in the XINT5CR register
//
//*****************************************************************************
#define XINT_5CR_ENABLE           0x1U         // XINT5 Enable
#define XINT_5CR_POLARITY_S       2U
#define XINT_5CR_POLARITY_M       0xCU         // XINT5 Polarity
#endif

//###########################################################################
//
// FILE:    hw_adc.h
//
// TITLE:   Definitions for the ADC registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_ADC_H
#define HW_ADC_H

//*****************************************************************************
//
// The following are defines for the ADC register offsets
//
//*****************************************************************************
#define ADC_O_CTL1                0x0U         // ADC Control 1 Register
#define ADC_O_CTL2                0x1U         // ADC Control 2 Register
#define ADC_O_BURSTCTL            0x2U         // ADC Burst Control Register
#define ADC_O_INTFLG              0x3U         // ADC Interrupt Flag Register
#define ADC_O_INTFLGCLR           0x4U         // ADC Interrupt Flag Clear
                                               // Register
#define ADC_O_INTOVF              0x5U         // ADC Interrupt Overflow
                                               // Register
#define ADC_O_INTOVFCLR           0x6U         // ADC Interrupt Overflow Clear
                                               // Register
#define ADC_O_INTSEL1N2           0x7U         // ADC Interrupt 1 and 2
                                               // Selection Register
#define ADC_O_INTSEL3N4           0x8U         // ADC Interrupt 3 and 4
                                               // Selection Register
#define ADC_O_SOCPRICTL           0x9U         // ADC SOC Priority Control
                                               // Register
#define ADC_O_INTSOCSEL1          0xAU         // ADC Interrupt SOC Selection 1
                                               // Register
#define ADC_O_INTSOCSEL2          0xBU         // ADC Interrupt SOC Selection 2
                                               // Register
#define ADC_O_SOCFLG1             0xCU         // ADC SOC Flag 1 Register
#define ADC_O_SOCFRC1             0xDU         // ADC SOC Force 1 Register
#define ADC_O_SOCOVF1             0xEU         // ADC SOC Overflow 1 Register
#define ADC_O_SOCOVFCLR1          0xFU         // ADC SOC Overflow Clear 1
                                               // Register
#define ADC_O_SOC0CTL             0x10U        // ADC SOC0 Control Register
#define ADC_O_SOC1CTL             0x12U        // ADC SOC1 Control Register
#define ADC_O_SOC2CTL             0x14U        // ADC SOC2 Control Register
#define ADC_O_SOC3CTL             0x16U        // ADC SOC3 Control Register
#define ADC_O_SOC4CTL             0x18U        // ADC SOC4 Control Register
#define ADC_O_SOC5CTL             0x1AU        // ADC SOC5 Control Register
#define ADC_O_SOC6CTL             0x1CU        // ADC SOC6 Control Register
#define ADC_O_SOC7CTL             0x1EU        // ADC SOC7 Control Register
#define ADC_O_SOC8CTL             0x20U        // ADC SOC8 Control Register
#define ADC_O_SOC9CTL             0x22U        // ADC SOC9 Control Register
#define ADC_O_SOC10CTL            0x24U        // ADC SOC10 Control Register
#define ADC_O_SOC11CTL            0x26U        // ADC SOC11 Control Register
#define ADC_O_SOC12CTL            0x28U        // ADC SOC12 Control Register
#define ADC_O_SOC13CTL            0x2AU        // ADC SOC13 Control Register
#define ADC_O_SOC14CTL            0x2CU        // ADC SOC14 Control Register
#define ADC_O_SOC15CTL            0x2EU        // ADC SOC15 Control Register
#define ADC_O_EVTSTAT             0x30U        // ADC Event Status Register
#define ADC_O_EVTCLR              0x32U        // ADC Event Clear Register
#define ADC_O_EVTSEL              0x34U        // ADC Event Selection Register
#define ADC_O_EVTINTSEL           0x36U        // ADC Event Interrupt Selection
                                               // Register
#define ADC_O_OSDETECT            0x38U        // ADC Open and Shorts Detect
                                               // Register
#define ADC_O_COUNTER             0x39U        // ADC Counter Register
#define ADC_O_REV                 0x3AU        // ADC Revision Register
#define ADC_O_OFFTRIM             0x3BU        // ADC Offset Trim Register
#define ADC_O_PPB1CONFIG          0x40U        // ADC PPB1 Config Register
#define ADC_O_PPB1STAMP           0x41U        // ADC PPB1 Sample Delay Time
                                               // Stamp Register
#define ADC_O_PPB1OFFCAL          0x42U        // ADC PPB1 Offset Calibration
                                               // Register
#define ADC_O_PPB1OFFREF          0x43U        // ADC PPB1 Offset Reference
                                               // Register
#define ADC_O_PPB1TRIPHI          0x44U        // ADC PPB1 Trip High Register
#define ADC_O_PPB1TRIPLO          0x46U        // ADC PPB1 Trip Low/Trigger
                                               // Time Stamp Register
#define ADC_O_PPB2CONFIG          0x48U        // ADC PPB2 Config Register
#define ADC_O_PPB2STAMP           0x49U        // ADC PPB2 Sample Delay Time
                                               // Stamp Register
#define ADC_O_PPB2OFFCAL          0x4AU        // ADC PPB2 Offset Calibration
                                               // Register
#define ADC_O_PPB2OFFREF          0x4BU        // ADC PPB2 Offset Reference
                                               // Register
#define ADC_O_PPB2TRIPHI          0x4CU        // ADC PPB2 Trip High Register
#define ADC_O_PPB2TRIPLO          0x4EU        // ADC PPB2 Trip Low/Trigger
                                               // Time Stamp Register
#define ADC_O_PPB3CONFIG          0x50U        // ADC PPB3 Config Register
#define ADC_O_PPB3STAMP           0x51U        // ADC PPB3 Sample Delay Time
                                               // Stamp Register
#define ADC_O_PPB3OFFCAL          0x52U        // ADC PPB3 Offset Calibration
                                               // Register
#define ADC_O_PPB3OFFREF          0x53U        // ADC PPB3 Offset Reference
                                               // Register
#define ADC_O_PPB3TRIPHI          0x54U        // ADC PPB3 Trip High Register
#define ADC_O_PPB3TRIPLO          0x56U        // ADC PPB3 Trip Low/Trigger
                                               // Time Stamp Register
#define ADC_O_PPB4CONFIG          0x58U        // ADC PPB4 Config Register
#define ADC_O_PPB4STAMP           0x59U        // ADC PPB4 Sample Delay Time
                                               // Stamp Register
#define ADC_O_PPB4OFFCAL          0x5AU        // ADC PPB4 Offset Calibration
                                               // Register
#define ADC_O_PPB4OFFREF          0x5BU        // ADC PPB4 Offset Reference
                                               // Register
#define ADC_O_PPB4TRIPHI          0x5CU        // ADC PPB4 Trip High Register
#define ADC_O_PPB4TRIPLO          0x5EU        // ADC PPB4 Trip Low/Trigger
                                               // Time Stamp Register
#define ADC_O_INTCYCLE            0x6FU        // ADC Early Interrupt
                                               // Generation Cycle
#define ADC_O_INLTRIM1            0x70U        // ADC Linearity Trim 1 Register
#define ADC_O_INLTRIM2            0x72U        // ADC Linearity Trim 2 Register
#define ADC_O_INLTRIM3            0x74U        // ADC Linearity Trim 3 Register
#define ADC_O_RESULT0             0x0U         // ADC Result 0 Register
#define ADC_O_RESULT1             0x1U         // ADC Result 1 Register
#define ADC_O_RESULT2             0x2U         // ADC Result 2 Register
#define ADC_O_RESULT3             0x3U         // ADC Result 3 Register
#define ADC_O_RESULT4             0x4U         // ADC Result 4 Register
#define ADC_O_RESULT5             0x5U         // ADC Result 5 Register
#define ADC_O_RESULT6             0x6U         // ADC Result 6 Register
#define ADC_O_RESULT7             0x7U         // ADC Result 7 Register
#define ADC_O_RESULT8             0x8U         // ADC Result 8 Register
#define ADC_O_RESULT9             0x9U         // ADC Result 9 Register
#define ADC_O_RESULT10            0xAU         // ADC Result 10 Register
#define ADC_O_RESULT11            0xBU         // ADC Result 11 Register
#define ADC_O_RESULT12            0xCU         // ADC Result 12 Register
#define ADC_O_RESULT13            0xDU         // ADC Result 13 Register
#define ADC_O_RESULT14            0xEU         // ADC Result 14 Register
#define ADC_O_RESULT15            0xFU         // ADC Result 15 Register
#define ADC_O_PPB1RESULT          0x10U        // ADC Post Processing Block 1
                                               // Result Register
#define ADC_O_PPB2RESULT          0x12U        // ADC Post Processing Block 2
                                               // Result Register
#define ADC_O_PPB3RESULT          0x14U        // ADC Post Processing Block 3
                                               // Result Register
#define ADC_O_PPB4RESULT          0x16U        // ADC Post Processing Block 4
                                               // Result Register

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCCTL1 register
//
//*****************************************************************************
#define ADC_CTL1_INTPULSEPOS      0x4U         // ADC Interrupt Pulse Position
#define ADC_CTL1_ADCPWDNZ         0x80U        // ADC Power Down
#define ADC_CTL1_ADCBSYCHN_S      8U
#define ADC_CTL1_ADCBSYCHN_M      0xF00U       // ADC Busy Channel
#define ADC_CTL1_ADCBSY           0x2000U      // ADC Busy

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCCTL2 register
//
//*****************************************************************************
#define ADC_CTL2_PRESCALE_S       0U
#define ADC_CTL2_PRESCALE_M       0xFU         // ADC Clock Prescaler

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCBURSTCTL register
//
//*****************************************************************************
#define ADC_BURSTCTL_BURSTTRIGSEL_S  0U
#define ADC_BURSTCTL_BURSTTRIGSEL_M  0x3FU        // SOC Burst Trigger Source
                                               // Select
#define ADC_BURSTCTL_BURSTSIZE_S  8U
#define ADC_BURSTCTL_BURSTSIZE_M  0xF00U       // SOC Burst Size Select
#define ADC_BURSTCTL_BURSTEN      0x8000U      // SOC Burst Mode Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCINTFLG register
//
//*****************************************************************************
#define ADC_INTFLG_ADCINT1        0x1U         // ADC Interrupt 1 Flag
#define ADC_INTFLG_ADCINT2        0x2U         // ADC Interrupt 2 Flag
#define ADC_INTFLG_ADCINT3        0x4U         // ADC Interrupt 3 Flag
#define ADC_INTFLG_ADCINT4        0x8U         // ADC Interrupt 4 Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCINTFLGCLR register
//
//*****************************************************************************
#define ADC_INTFLGCLR_ADCINT1     0x1U         // ADC Interrupt 1 Flag Clear
#define ADC_INTFLGCLR_ADCINT2     0x2U         // ADC Interrupt 2 Flag Clear
#define ADC_INTFLGCLR_ADCINT3     0x4U         // ADC Interrupt 3 Flag Clear
#define ADC_INTFLGCLR_ADCINT4     0x8U         // ADC Interrupt 4 Flag Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCINTOVF register
//
//*****************************************************************************
#define ADC_INTOVF_ADCINT1        0x1U         // ADC Interrupt 1 Overflow
                                               // Flags
#define ADC_INTOVF_ADCINT2        0x2U         // ADC Interrupt 2 Overflow
                                               // Flags
#define ADC_INTOVF_ADCINT3        0x4U         // ADC Interrupt 3 Overflow
                                               // Flags
#define ADC_INTOVF_ADCINT4        0x8U         // ADC Interrupt 4 Overflow
                                               // Flags

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCINTOVFCLR register
//
//*****************************************************************************
#define ADC_INTOVFCLR_ADCINT1     0x1U         // ADC Interrupt 1 Overflow
                                               // Clear Bits
#define ADC_INTOVFCLR_ADCINT2     0x2U         // ADC Interrupt 2 Overflow
                                               // Clear Bits
#define ADC_INTOVFCLR_ADCINT3     0x4U         // ADC Interrupt 3 Overflow
                                               // Clear Bits
#define ADC_INTOVFCLR_ADCINT4     0x8U         // ADC Interrupt 4 Overflow
                                               // Clear Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCINTSEL1N2 register
//
//*****************************************************************************
#define ADC_INTSEL1N2_INT1SEL_S   0U
#define ADC_INTSEL1N2_INT1SEL_M   0xFU         // ADCINT1 EOC Source Select
#define ADC_INTSEL1N2_INT1E       0x20U        // ADCINT1 Interrupt Enable
#define ADC_INTSEL1N2_INT1CONT    0x40U        // ADCINT1 Continue to Interrupt
                                               // Mode
#define ADC_INTSEL1N2_INT2SEL_S   8U
#define ADC_INTSEL1N2_INT2SEL_M   0xF00U       // ADCINT2 EOC Source Select
#define ADC_INTSEL1N2_INT2E       0x2000U      // ADCINT2 Interrupt Enable
#define ADC_INTSEL1N2_INT2CONT    0x4000U      // ADCINT2 Continue to Interrupt
                                               // Mode

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCINTSEL3N4 register
//
//*****************************************************************************
#define ADC_INTSEL3N4_INT3SEL_S   0U
#define ADC_INTSEL3N4_INT3SEL_M   0xFU         // ADCINT3 EOC Source Select
#define ADC_INTSEL3N4_INT3E       0x20U        // ADCINT3 Interrupt Enable
#define ADC_INTSEL3N4_INT3CONT    0x40U        // ADCINT3 Continue to Interrupt
                                               // Mode
#define ADC_INTSEL3N4_INT4SEL_S   8U
#define ADC_INTSEL3N4_INT4SEL_M   0xF00U       // ADCINT4 EOC Source Select
#define ADC_INTSEL3N4_INT4E       0x2000U      // ADCINT4 Interrupt Enable
#define ADC_INTSEL3N4_INT4CONT    0x4000U      // ADCINT4 Continue to Interrupt
                                               // Mode

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOCPRICTL register
//
//*****************************************************************************
#define ADC_SOCPRICTL_SOCPRIORITY_S  0U
#define ADC_SOCPRICTL_SOCPRIORITY_M  0x1FU        // SOC Priority
#define ADC_SOCPRICTL_RRPOINTER_S  5U
#define ADC_SOCPRICTL_RRPOINTER_M  0x3E0U       // Round Robin Pointer

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCINTSOCSEL1 register
//
//*****************************************************************************
#define ADC_INTSOCSEL1_SOC0_S     0U
#define ADC_INTSOCSEL1_SOC0_M     0x3U         // SOC0 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL1_SOC1_S     2U
#define ADC_INTSOCSEL1_SOC1_M     0xCU         // SOC1 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL1_SOC2_S     4U
#define ADC_INTSOCSEL1_SOC2_M     0x30U        // SOC2 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL1_SOC3_S     6U
#define ADC_INTSOCSEL1_SOC3_M     0xC0U        // SOC3 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL1_SOC4_S     8U
#define ADC_INTSOCSEL1_SOC4_M     0x300U       // SOC4 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL1_SOC5_S     10U
#define ADC_INTSOCSEL1_SOC5_M     0xC00U       // SOC5 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL1_SOC6_S     12U
#define ADC_INTSOCSEL1_SOC6_M     0x3000U      // SOC6 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL1_SOC7_S     14U
#define ADC_INTSOCSEL1_SOC7_M     0xC000U      // SOC7 ADC Interrupt Trigger
                                               // Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCINTSOCSEL2 register
//
//*****************************************************************************
#define ADC_INTSOCSEL2_SOC8_S     0U
#define ADC_INTSOCSEL2_SOC8_M     0x3U         // SOC8 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL2_SOC9_S     2U
#define ADC_INTSOCSEL2_SOC9_M     0xCU         // SOC9 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL2_SOC10_S    4U
#define ADC_INTSOCSEL2_SOC10_M    0x30U        // SOC10 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL2_SOC11_S    6U
#define ADC_INTSOCSEL2_SOC11_M    0xC0U        // SOC11 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL2_SOC12_S    8U
#define ADC_INTSOCSEL2_SOC12_M    0x300U       // SOC12 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL2_SOC13_S    10U
#define ADC_INTSOCSEL2_SOC13_M    0xC00U       // SOC13 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL2_SOC14_S    12U
#define ADC_INTSOCSEL2_SOC14_M    0x3000U      // SOC14 ADC Interrupt Trigger
                                               // Select
#define ADC_INTSOCSEL2_SOC15_S    14U
#define ADC_INTSOCSEL2_SOC15_M    0xC000U      // SOC15 ADC Interrupt Trigger
                                               // Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOCFLG1 register
//
//*****************************************************************************
#define ADC_SOCFLG1_SOC0          0x1U         // SOC0 Start of Conversion Flag
#define ADC_SOCFLG1_SOC1          0x2U         // SOC1 Start of Conversion Flag
#define ADC_SOCFLG1_SOC2          0x4U         // SOC2 Start of Conversion Flag
#define ADC_SOCFLG1_SOC3          0x8U         // SOC3 Start of Conversion Flag
#define ADC_SOCFLG1_SOC4          0x10U        // SOC4 Start of Conversion Flag
#define ADC_SOCFLG1_SOC5          0x20U        // SOC5 Start of Conversion Flag
#define ADC_SOCFLG1_SOC6          0x40U        // SOC6 Start of Conversion Flag
#define ADC_SOCFLG1_SOC7          0x80U        // SOC7 Start of Conversion Flag
#define ADC_SOCFLG1_SOC8          0x100U       // SOC8 Start of Conversion Flag
#define ADC_SOCFLG1_SOC9          0x200U       // SOC9 Start of Conversion Flag
#define ADC_SOCFLG1_SOC10         0x400U       // SOC10 Start of Conversion
                                               // Flag
#define ADC_SOCFLG1_SOC11         0x800U       // SOC11 Start of Conversion
                                               // Flag
#define ADC_SOCFLG1_SOC12         0x1000U      // SOC12 Start of Conversion
                                               // Flag
#define ADC_SOCFLG1_SOC13         0x2000U      // SOC13 Start of Conversion
                                               // Flag
#define ADC_SOCFLG1_SOC14         0x4000U      // SOC14 Start of Conversion
                                               // Flag
#define ADC_SOCFLG1_SOC15         0x8000U      // SOC15 Start of Conversion
                                               // Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOCFRC1 register
//
//*****************************************************************************
#define ADC_SOCFRC1_SOC0          0x1U         // SOC0 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC1          0x2U         // SOC1 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC2          0x4U         // SOC2 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC3          0x8U         // SOC3 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC4          0x10U        // SOC4 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC5          0x20U        // SOC5 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC6          0x40U        // SOC6 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC7          0x80U        // SOC7 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC8          0x100U       // SOC8 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC9          0x200U       // SOC9 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC10         0x400U       // SOC10 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC11         0x800U       // SOC11 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC12         0x1000U      // SOC12 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC13         0x2000U      // SOC13 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC14         0x4000U      // SOC14 Force Start of
                                               // Conversion Bit
#define ADC_SOCFRC1_SOC15         0x8000U      // SOC15 Force Start of
                                               // Conversion Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOCOVF1 register
//
//*****************************************************************************
#define ADC_SOCOVF1_SOC0          0x1U         // SOC0 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC1          0x2U         // SOC1 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC2          0x4U         // SOC2 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC3          0x8U         // SOC3 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC4          0x10U        // SOC4 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC5          0x20U        // SOC5 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC6          0x40U        // SOC6 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC7          0x80U        // SOC7 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC8          0x100U       // SOC8 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC9          0x200U       // SOC9 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC10         0x400U       // SOC10 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC11         0x800U       // SOC11 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC12         0x1000U      // SOC12 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC13         0x2000U      // SOC13 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC14         0x4000U      // SOC14 Start of Conversion
                                               // Overflow Flag
#define ADC_SOCOVF1_SOC15         0x8000U      // SOC15 Start of Conversion
                                               // Overflow Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOCOVFCLR1 register
//
//*****************************************************************************
#define ADC_SOCOVFCLR1_SOC0       0x1U         // SOC0 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC1       0x2U         // SOC1 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC2       0x4U         // SOC2 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC3       0x8U         // SOC3 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC4       0x10U        // SOC4 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC5       0x20U        // SOC5 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC6       0x40U        // SOC6 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC7       0x80U        // SOC7 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC8       0x100U       // SOC8 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC9       0x200U       // SOC9 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC10      0x400U       // SOC10 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC11      0x800U       // SOC11 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC12      0x1000U      // SOC12 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC13      0x2000U      // SOC13 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC14      0x4000U      // SOC14 Clear Start of
                                               // Conversion Overflow Bit
#define ADC_SOCOVFCLR1_SOC15      0x8000U      // SOC15 Clear Start of
                                               // Conversion Overflow Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC0CTL register
//
//*****************************************************************************
#define ADC_SOC0CTL_ACQPS_S       0U
#define ADC_SOC0CTL_ACQPS_M       0x1FFU       // SOC0 Acquisition Prescale
#define ADC_SOC0CTL_CHSEL_S       15U
#define ADC_SOC0CTL_CHSEL_M       0x78000U     // SOC0 Channel Select
#define ADC_SOC0CTL_TRIGSEL_S     20U
#define ADC_SOC0CTL_TRIGSEL_M     0x1F00000U   // SOC0 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC1CTL register
//
//*****************************************************************************
#define ADC_SOC1CTL_ACQPS_S       0U
#define ADC_SOC1CTL_ACQPS_M       0x1FFU       // SOC1 Acquisition Prescale
#define ADC_SOC1CTL_CHSEL_S       15U
#define ADC_SOC1CTL_CHSEL_M       0x78000U     // SOC1 Channel Select
#define ADC_SOC1CTL_TRIGSEL_S     20U
#define ADC_SOC1CTL_TRIGSEL_M     0x1F00000U   // SOC1 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC2CTL register
//
//*****************************************************************************
#define ADC_SOC2CTL_ACQPS_S       0U
#define ADC_SOC2CTL_ACQPS_M       0x1FFU       // SOC2 Acquisition Prescale
#define ADC_SOC2CTL_CHSEL_S       15U
#define ADC_SOC2CTL_CHSEL_M       0x78000U     // SOC2 Channel Select
#define ADC_SOC2CTL_TRIGSEL_S     20U
#define ADC_SOC2CTL_TRIGSEL_M     0x1F00000U   // SOC2 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC3CTL register
//
//*****************************************************************************
#define ADC_SOC3CTL_ACQPS_S       0U
#define ADC_SOC3CTL_ACQPS_M       0x1FFU       // SOC3 Acquisition Prescale
#define ADC_SOC3CTL_CHSEL_S       15U
#define ADC_SOC3CTL_CHSEL_M       0x78000U     // SOC3 Channel Select
#define ADC_SOC3CTL_TRIGSEL_S     20U
#define ADC_SOC3CTL_TRIGSEL_M     0x1F00000U   // SOC3 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC4CTL register
//
//*****************************************************************************
#define ADC_SOC4CTL_ACQPS_S       0U
#define ADC_SOC4CTL_ACQPS_M       0x1FFU       // SOC4 Acquisition Prescale
#define ADC_SOC4CTL_CHSEL_S       15U
#define ADC_SOC4CTL_CHSEL_M       0x78000U     // SOC4 Channel Select
#define ADC_SOC4CTL_TRIGSEL_S     20U
#define ADC_SOC4CTL_TRIGSEL_M     0x1F00000U   // SOC4 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC5CTL register
//
//*****************************************************************************
#define ADC_SOC5CTL_ACQPS_S       0U
#define ADC_SOC5CTL_ACQPS_M       0x1FFU       // SOC5 Acquisition Prescale
#define ADC_SOC5CTL_CHSEL_S       15U
#define ADC_SOC5CTL_CHSEL_M       0x78000U     // SOC5 Channel Select
#define ADC_SOC5CTL_TRIGSEL_S     20U
#define ADC_SOC5CTL_TRIGSEL_M     0x1F00000U   // SOC5 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC6CTL register
//
//*****************************************************************************
#define ADC_SOC6CTL_ACQPS_S       0U
#define ADC_SOC6CTL_ACQPS_M       0x1FFU       // SOC6 Acquisition Prescale
#define ADC_SOC6CTL_CHSEL_S       15U
#define ADC_SOC6CTL_CHSEL_M       0x78000U     // SOC6 Channel Select
#define ADC_SOC6CTL_TRIGSEL_S     20U
#define ADC_SOC6CTL_TRIGSEL_M     0x1F00000U   // SOC6 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC7CTL register
//
//*****************************************************************************
#define ADC_SOC7CTL_ACQPS_S       0U
#define ADC_SOC7CTL_ACQPS_M       0x1FFU       // SOC7 Acquisition Prescale
#define ADC_SOC7CTL_CHSEL_S       15U
#define ADC_SOC7CTL_CHSEL_M       0x78000U     // SOC7 Channel Select
#define ADC_SOC7CTL_TRIGSEL_S     20U
#define ADC_SOC7CTL_TRIGSEL_M     0x1F00000U   // SOC7 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC8CTL register
//
//*****************************************************************************
#define ADC_SOC8CTL_ACQPS_S       0U
#define ADC_SOC8CTL_ACQPS_M       0x1FFU       // SOC8 Acquisition Prescale
#define ADC_SOC8CTL_CHSEL_S       15U
#define ADC_SOC8CTL_CHSEL_M       0x78000U     // SOC8 Channel Select
#define ADC_SOC8CTL_TRIGSEL_S     20U
#define ADC_SOC8CTL_TRIGSEL_M     0x1F00000U   // SOC8 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC9CTL register
//
//*****************************************************************************
#define ADC_SOC9CTL_ACQPS_S       0U
#define ADC_SOC9CTL_ACQPS_M       0x1FFU       // SOC9 Acquisition Prescale
#define ADC_SOC9CTL_CHSEL_S       15U
#define ADC_SOC9CTL_CHSEL_M       0x78000U     // SOC9 Channel Select
#define ADC_SOC9CTL_TRIGSEL_S     20U
#define ADC_SOC9CTL_TRIGSEL_M     0x1F00000U   // SOC9 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC10CTL register
//
//*****************************************************************************
#define ADC_SOC10CTL_ACQPS_S      0U
#define ADC_SOC10CTL_ACQPS_M      0x1FFU       // SOC10 Acquisition Prescale
#define ADC_SOC10CTL_CHSEL_S      15U
#define ADC_SOC10CTL_CHSEL_M      0x78000U     // SOC10 Channel Select
#define ADC_SOC10CTL_TRIGSEL_S    20U
#define ADC_SOC10CTL_TRIGSEL_M    0x1F00000U   // SOC10 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC11CTL register
//
//*****************************************************************************
#define ADC_SOC11CTL_ACQPS_S      0U
#define ADC_SOC11CTL_ACQPS_M      0x1FFU       // SOC11 Acquisition Prescale
#define ADC_SOC11CTL_CHSEL_S      15U
#define ADC_SOC11CTL_CHSEL_M      0x78000U     // SOC11 Channel Select
#define ADC_SOC11CTL_TRIGSEL_S    20U
#define ADC_SOC11CTL_TRIGSEL_M    0x1F00000U   // SOC11 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC12CTL register
//
//*****************************************************************************
#define ADC_SOC12CTL_ACQPS_S      0U
#define ADC_SOC12CTL_ACQPS_M      0x1FFU       // SOC12 Acquisition Prescale
#define ADC_SOC12CTL_CHSEL_S      15U
#define ADC_SOC12CTL_CHSEL_M      0x78000U     // SOC12 Channel Select
#define ADC_SOC12CTL_TRIGSEL_S    20U
#define ADC_SOC12CTL_TRIGSEL_M    0x1F00000U   // SOC12 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC13CTL register
//
//*****************************************************************************
#define ADC_SOC13CTL_ACQPS_S      0U
#define ADC_SOC13CTL_ACQPS_M      0x1FFU       // SOC13 Acquisition Prescale
#define ADC_SOC13CTL_CHSEL_S      15U
#define ADC_SOC13CTL_CHSEL_M      0x78000U     // SOC13 Channel Select
#define ADC_SOC13CTL_TRIGSEL_S    20U
#define ADC_SOC13CTL_TRIGSEL_M    0x1F00000U   // SOC13 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC14CTL register
//
//*****************************************************************************
#define ADC_SOC14CTL_ACQPS_S      0U
#define ADC_SOC14CTL_ACQPS_M      0x1FFU       // SOC14 Acquisition Prescale
#define ADC_SOC14CTL_CHSEL_S      15U
#define ADC_SOC14CTL_CHSEL_M      0x78000U     // SOC14 Channel Select
#define ADC_SOC14CTL_TRIGSEL_S    20U
#define ADC_SOC14CTL_TRIGSEL_M    0x1F00000U   // SOC14 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCSOC15CTL register
//
//*****************************************************************************
#define ADC_SOC15CTL_ACQPS_S      0U
#define ADC_SOC15CTL_ACQPS_M      0x1FFU       // SOC15 Acquisition Prescale
#define ADC_SOC15CTL_CHSEL_S      15U
#define ADC_SOC15CTL_CHSEL_M      0x78000U     // SOC15 Channel Select
#define ADC_SOC15CTL_TRIGSEL_S    20U
#define ADC_SOC15CTL_TRIGSEL_M    0x1F00000U   // SOC15 Trigger Source Select

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCEVTSTAT register
//
//*****************************************************************************
#define ADC_EVTSTAT_PPB1TRIPHI    0x1U         // Post Processing Block 1 Trip
                                               // High Flag
#define ADC_EVTSTAT_PPB1TRIPLO    0x2U         // Post Processing Block 1 Trip
                                               // Low Flag
#define ADC_EVTSTAT_PPB1ZERO      0x4U         // Post Processing Block 1 Zero
                                               // Crossing Flag
#define ADC_EVTSTAT_PPB2TRIPHI    0x10U        // Post Processing Block 2 Trip
                                               // High Flag
#define ADC_EVTSTAT_PPB2TRIPLO    0x20U        // Post Processing Block 2 Trip
                                               // Low Flag
#define ADC_EVTSTAT_PPB2ZERO      0x40U        // Post Processing Block 2 Zero
                                               // Crossing Flag
#define ADC_EVTSTAT_PPB3TRIPHI    0x100U       // Post Processing Block 3 Trip
                                               // High Flag
#define ADC_EVTSTAT_PPB3TRIPLO    0x200U       // Post Processing Block 3 Trip
                                               // Low Flag
#define ADC_EVTSTAT_PPB3ZERO      0x400U       // Post Processing Block 3 Zero
                                               // Crossing Flag
#define ADC_EVTSTAT_PPB4TRIPHI    0x1000U      // Post Processing Block 4 Trip
                                               // High Flag
#define ADC_EVTSTAT_PPB4TRIPLO    0x2000U      // Post Processing Block 4 Trip
                                               // Low Flag
#define ADC_EVTSTAT_PPB4ZERO      0x4000U      // Post Processing Block 4 Zero
                                               // Crossing Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCEVTCLR register
//
//*****************************************************************************
#define ADC_EVTCLR_PPB1TRIPHI     0x1U         // Post Processing Block 1 Trip
                                               // High Clear
#define ADC_EVTCLR_PPB1TRIPLO     0x2U         // Post Processing Block 1 Trip
                                               // Low Clear
#define ADC_EVTCLR_PPB1ZERO       0x4U         // Post Processing Block 1 Zero
                                               // Crossing Clear
#define ADC_EVTCLR_PPB2TRIPHI     0x10U        // Post Processing Block 2 Trip
                                               // High Clear
#define ADC_EVTCLR_PPB2TRIPLO     0x20U        // Post Processing Block 2 Trip
                                               // Low Clear
#define ADC_EVTCLR_PPB2ZERO       0x40U        // Post Processing Block 2 Zero
                                               // Crossing Clear
#define ADC_EVTCLR_PPB3TRIPHI     0x100U       // Post Processing Block 3 Trip
                                               // High Clear
#define ADC_EVTCLR_PPB3TRIPLO     0x200U       // Post Processing Block 3 Trip
                                               // Low Clear
#define ADC_EVTCLR_PPB3ZERO       0x400U       // Post Processing Block 3 Zero
                                               // Crossing Clear
#define ADC_EVTCLR_PPB4TRIPHI     0x1000U      // Post Processing Block 4 Trip
                                               // High Clear
#define ADC_EVTCLR_PPB4TRIPLO     0x2000U      // Post Processing Block 4 Trip
                                               // Low Clear
#define ADC_EVTCLR_PPB4ZERO       0x4000U      // Post Processing Block 4 Zero
                                               // Crossing Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCEVTSEL register
//
//*****************************************************************************
#define ADC_EVTSEL_PPB1TRIPHI     0x1U         // Post Processing Block 1 Trip
                                               // High Event Enable
#define ADC_EVTSEL_PPB1TRIPLO     0x2U         // Post Processing Block 1 Trip
                                               // Low Event Enable
#define ADC_EVTSEL_PPB1ZERO       0x4U         // Post Processing Block 1 Zero
                                               // Crossing Event Enable
#define ADC_EVTSEL_PPB2TRIPHI     0x10U        // Post Processing Block 2 Trip
                                               // High Event Enable
#define ADC_EVTSEL_PPB2TRIPLO     0x20U        // Post Processing Block 2 Trip
                                               // Low Event Enable
#define ADC_EVTSEL_PPB2ZERO       0x40U        // Post Processing Block 2 Zero
                                               // Crossing Event Enable
#define ADC_EVTSEL_PPB3TRIPHI     0x100U       // Post Processing Block 3 Trip
                                               // High Event Enable
#define ADC_EVTSEL_PPB3TRIPLO     0x200U       // Post Processing Block 3 Trip
                                               // Low Event Enable
#define ADC_EVTSEL_PPB3ZERO       0x400U       // Post Processing Block 3 Zero
                                               // Crossing Event Enable
#define ADC_EVTSEL_PPB4TRIPHI     0x1000U      // Post Processing Block 4 Trip
                                               // High Event Enable
#define ADC_EVTSEL_PPB4TRIPLO     0x2000U      // Post Processing Block 4 Trip
                                               // Low Event Enable
#define ADC_EVTSEL_PPB4ZERO       0x4000U      // Post Processing Block 4 Zero
                                               // Crossing Event Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCEVTINTSEL register
//
//*****************************************************************************
#define ADC_EVTINTSEL_PPB1TRIPHI  0x1U         // Post Processing Block 1 Trip
                                               // High Interrupt Enable
#define ADC_EVTINTSEL_PPB1TRIPLO  0x2U         // Post Processing Block 1 Trip
                                               // Low Interrupt Enable
#define ADC_EVTINTSEL_PPB1ZERO    0x4U         // Post Processing Block 1 Zero
                                               // Crossing Interrupt Enable
#define ADC_EVTINTSEL_PPB2TRIPHI  0x10U        // Post Processing Block 2 Trip
                                               // High Interrupt Enable
#define ADC_EVTINTSEL_PPB2TRIPLO  0x20U        // Post Processing Block 2 Trip
                                               // Low Interrupt Enable
#define ADC_EVTINTSEL_PPB2ZERO    0x40U        // Post Processing Block 2 Zero
                                               // Crossing Interrupt Enable
#define ADC_EVTINTSEL_PPB3TRIPHI  0x100U       // Post Processing Block 3 Trip
                                               // High Interrupt Enable
#define ADC_EVTINTSEL_PPB3TRIPLO  0x200U       // Post Processing Block 3 Trip
                                               // Low Interrupt Enable
#define ADC_EVTINTSEL_PPB3ZERO    0x400U       // Post Processing Block 3 Zero
                                               // Crossing Interrupt Enable
#define ADC_EVTINTSEL_PPB4TRIPHI  0x1000U      // Post Processing Block 4 Trip
                                               // High Interrupt Enable
#define ADC_EVTINTSEL_PPB4TRIPLO  0x2000U      // Post Processing Block 4 Trip
                                               // Low Interrupt Enable
#define ADC_EVTINTSEL_PPB4ZERO    0x4000U      // Post Processing Block 4 Zero
                                               // Crossing Interrupt Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCOSDETECT register
//
//*****************************************************************************
#define ADC_OSDETECT_DETECTCFG_S  0U
#define ADC_OSDETECT_DETECTCFG_M  0x7U         // ADC Opens and Shorts Detect
                                               // Configuration

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCCOUNTER register
//
//*****************************************************************************
#define ADC_COUNTER_FREECOUNT_S   0U
#define ADC_COUNTER_FREECOUNT_M   0xFFFU       // ADC Free Running Counter
                                               // Value

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCREV register
//
//*****************************************************************************
#define ADC_REV_TYPE_S            0U
#define ADC_REV_TYPE_M            0xFFU        // ADC Type
#define ADC_REV_REV_S             8U
#define ADC_REV_REV_M             0xFF00U      // ADC Revision

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCOFFTRIM register
//
//*****************************************************************************
#define ADC_OFFTRIM_OFFTRIM_S     0U
#define ADC_OFFTRIM_OFFTRIM_M     0xFFU        // ADC Offset Trim

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB1CONFIG register
//
//*****************************************************************************
#define ADC_PPB1CONFIG_CONFIG_S   0U
#define ADC_PPB1CONFIG_CONFIG_M   0xFU         // ADC Post Processing Block 1
                                               // Configuration
#define ADC_PPB1CONFIG_TWOSCOMPEN  0x10U        // ADC Post Processing Block 1
                                               // Two's Complement Enable
#define ADC_PPB1CONFIG_CBCEN      0x20U        // Cycle By Cycle Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB1STAMP register
//
//*****************************************************************************
#define ADC_PPB1STAMP_DLYSTAMP_S  0U
#define ADC_PPB1STAMP_DLYSTAMP_M  0xFFFU       // ADC Post Processing Block 1
                                               // Delay Time Stamp

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB1OFFCAL register
//
//*****************************************************************************
#define ADC_PPB1OFFCAL_OFFCAL_S   0U
#define ADC_PPB1OFFCAL_OFFCAL_M   0x3FFU       // ADC Post Processing Block
                                               // Offset Correction

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB1TRIPHI register
//
//*****************************************************************************
#define ADC_PPB1TRIPHI_LIMITHI_S  0U
#define ADC_PPB1TRIPHI_LIMITHI_M  0xFFFFU      // ADC Post Processing Block 1
                                               // Trip High Limit
#define ADC_PPB1TRIPHI_HSIGN      0x10000U     // High Limit Sign Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB1TRIPLO register
//
//*****************************************************************************
#define ADC_PPB1TRIPLO_LIMITLO_S  0U
#define ADC_PPB1TRIPLO_LIMITLO_M  0xFFFFU      // ADC Post Processing Block 1
                                               // Trip Low Limit
#define ADC_PPB1TRIPLO_LSIGN      0x10000U     // Low Limit Sign Bit
#define ADC_PPB1TRIPLO_REQSTAMP_S  20U
#define ADC_PPB1TRIPLO_REQSTAMP_M  0xFFF00000U  // ADC Post Processing Block 1
                                               // Request Time Stamp

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB2CONFIG register
//
//*****************************************************************************
#define ADC_PPB2CONFIG_CONFIG_S   0U
#define ADC_PPB2CONFIG_CONFIG_M   0xFU         // ADC Post Processing Block 2
                                               // Configuration
#define ADC_PPB2CONFIG_TWOSCOMPEN  0x10U        // ADC Post Processing Block 2
                                               // Two's Complement Enable
#define ADC_PPB2CONFIG_CBCEN      0x20U        // Cycle By Cycle Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB2STAMP register
//
//*****************************************************************************
#define ADC_PPB2STAMP_DLYSTAMP_S  0U
#define ADC_PPB2STAMP_DLYSTAMP_M  0xFFFU       // ADC Post Processing Block 2
                                               // Delay Time Stamp

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB2OFFCAL register
//
//*****************************************************************************
#define ADC_PPB2OFFCAL_OFFCAL_S   0U
#define ADC_PPB2OFFCAL_OFFCAL_M   0x3FFU       // ADC Post Processing Block
                                               // Offset Correction

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB2TRIPHI register
//
//*****************************************************************************
#define ADC_PPB2TRIPHI_LIMITHI_S  0U
#define ADC_PPB2TRIPHI_LIMITHI_M  0xFFFFU      // ADC Post Processing Block 2
                                               // Trip High Limit
#define ADC_PPB2TRIPHI_HSIGN      0x10000U     // High Limit Sign Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB2TRIPLO register
//
//*****************************************************************************
#define ADC_PPB2TRIPLO_LIMITLO_S  0U
#define ADC_PPB2TRIPLO_LIMITLO_M  0xFFFFU      // ADC Post Processing Block 2
                                               // Trip Low Limit
#define ADC_PPB2TRIPLO_LSIGN      0x10000U     // Low Limit Sign Bit
#define ADC_PPB2TRIPLO_REQSTAMP_S  20U
#define ADC_PPB2TRIPLO_REQSTAMP_M  0xFFF00000U  // ADC Post Processing Block 2
                                               // Request Time Stamp

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB3CONFIG register
//
//*****************************************************************************
#define ADC_PPB3CONFIG_CONFIG_S   0U
#define ADC_PPB3CONFIG_CONFIG_M   0xFU         // ADC Post Processing Block 3
                                               // Configuration
#define ADC_PPB3CONFIG_TWOSCOMPEN  0x10U        // ADC Post Processing Block 3
                                               // Two's Complement Enable
#define ADC_PPB3CONFIG_CBCEN      0x20U        // Cycle By Cycle Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB3STAMP register
//
//*****************************************************************************
#define ADC_PPB3STAMP_DLYSTAMP_S  0U
#define ADC_PPB3STAMP_DLYSTAMP_M  0xFFFU       // ADC Post Processing Block 3
                                               // Delay Time Stamp

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB3OFFCAL register
//
//*****************************************************************************
#define ADC_PPB3OFFCAL_OFFCAL_S   0U
#define ADC_PPB3OFFCAL_OFFCAL_M   0x3FFU       // ADC Post Processing Block
                                               // Offset Correction

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB3TRIPHI register
//
//*****************************************************************************
#define ADC_PPB3TRIPHI_LIMITHI_S  0U
#define ADC_PPB3TRIPHI_LIMITHI_M  0xFFFFU      // ADC Post Processing Block 3
                                               // Trip High Limit
#define ADC_PPB3TRIPHI_HSIGN      0x10000U     // High Limit Sign Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB3TRIPLO register
//
//*****************************************************************************
#define ADC_PPB3TRIPLO_LIMITLO_S  0U
#define ADC_PPB3TRIPLO_LIMITLO_M  0xFFFFU      // ADC Post Processing Block 3
                                               // Trip Low Limit
#define ADC_PPB3TRIPLO_LSIGN      0x10000U     // Low Limit Sign Bit
#define ADC_PPB3TRIPLO_REQSTAMP_S  20U
#define ADC_PPB3TRIPLO_REQSTAMP_M  0xFFF00000U  // ADC Post Processing Block 3
                                               // Request Time Stamp

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB4CONFIG register
//
//*****************************************************************************
#define ADC_PPB4CONFIG_CONFIG_S   0U
#define ADC_PPB4CONFIG_CONFIG_M   0xFU         // ADC Post Processing Block 4
                                               // Configuration
#define ADC_PPB4CONFIG_TWOSCOMPEN  0x10U        // ADC Post Processing Block 4
                                               // Two's Complement Enable
#define ADC_PPB4CONFIG_CBCEN      0x20U        // Cycle By Cycle Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB4STAMP register
//
//*****************************************************************************
#define ADC_PPB4STAMP_DLYSTAMP_S  0U
#define ADC_PPB4STAMP_DLYSTAMP_M  0xFFFU       // ADC Post Processing Block 4
                                               // Delay Time Stamp

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB4OFFCAL register
//
//*****************************************************************************
#define ADC_PPB4OFFCAL_OFFCAL_S   0U
#define ADC_PPB4OFFCAL_OFFCAL_M   0x3FFU       // ADC Post Processing Block
                                               // Offset Correction

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB4TRIPHI register
//
//*****************************************************************************
#define ADC_PPB4TRIPHI_LIMITHI_S  0U
#define ADC_PPB4TRIPHI_LIMITHI_M  0xFFFFU      // ADC Post Processing Block 4
                                               // Trip High Limit
#define ADC_PPB4TRIPHI_HSIGN      0x10000U     // High Limit Sign Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB4TRIPLO register
//
//*****************************************************************************
#define ADC_PPB4TRIPLO_LIMITLO_S  0U
#define ADC_PPB4TRIPLO_LIMITLO_M  0xFFFFU      // ADC Post Processing Block 4
                                               // Trip Low Limit
#define ADC_PPB4TRIPLO_LSIGN      0x10000U     // Low Limit Sign Bit
#define ADC_PPB4TRIPLO_REQSTAMP_S  20U
#define ADC_PPB4TRIPLO_REQSTAMP_M  0xFFF00000U  // ADC Post Processing Block 4
                                               // Request Time Stamp

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB1RESULT register
//
//*****************************************************************************
#define ADC_PPB1RESULT_PPBRESULT_S  0U
#define ADC_PPB1RESULT_PPBRESULT_M  0xFFFFU      // ADC Post Processing Block
                                               // Result
#define ADC_PPB1RESULT_SIGN_S     16U
#define ADC_PPB1RESULT_SIGN_M     0xFFFF0000U  // Sign Extended Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB2RESULT register
//
//*****************************************************************************
#define ADC_PPB2RESULT_PPBRESULT_S  0U
#define ADC_PPB2RESULT_PPBRESULT_M  0xFFFFU      // ADC Post Processing Block
                                               // Result
#define ADC_PPB2RESULT_SIGN_S     16U
#define ADC_PPB2RESULT_SIGN_M     0xFFFF0000U  // Sign Extended Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB3RESULT register
//
//*****************************************************************************
#define ADC_PPB3RESULT_PPBRESULT_S  0U
#define ADC_PPB3RESULT_PPBRESULT_M  0xFFFFU      // ADC Post Processing Block
                                               // Result
#define ADC_PPB3RESULT_SIGN_S     16U
#define ADC_PPB3RESULT_SIGN_M     0xFFFF0000U  // Sign Extended Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the ADCPPB4RESULT register
//
//*****************************************************************************
#define ADC_PPB4RESULT_PPBRESULT_S  0U
#define ADC_PPB4RESULT_PPBRESULT_M  0xFFFFU      // ADC Post Processing Block
                                               // Result
#define ADC_PPB4RESULT_SIGN_S     16U
#define ADC_PPB4RESULT_SIGN_M     0xFFFF0000U  // Sign Extended Bits
#endif

//###########################################################################
//
// FILE:    hw_asysctl.h
//
// TITLE:   Definitions for the ASYSCTL registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_ASYSCTL_H
#define HW_ASYSCTL_H

//*****************************************************************************
//
// The following are defines for the ASYSCTL register offsets
//
//*****************************************************************************
#define ASYSCTL_O_ANAREFPP        0x1EU        // ADC Analog Reference
                                               // Peripheral Properties register
#define ASYSCTL_O_TSNSCTL         0x60U        // Temperature Sensor Control
                                               // Register
#define ASYSCTL_O_ANAREFCTL       0x68U        // Analog Reference Control
                                               // Register
#define ASYSCTL_O_VMONCTL         0x70U        // Voltage Monitor Control
                                               // Register
#define ASYSCTL_O_DCDCCTL         0x78U        // DC-DC control register.
#define ASYSCTL_O_DCDCSTS         0x7AU        // DC-DC status register.
#define ASYSCTL_O_CMPHPMXSEL      0x82U        // Bits to select one of the
                                               // many sources on CopmHP inputs.
                                               // Refer to Pimux diagram for
                                               // details.
#define ASYSCTL_O_CMPLPMXSEL      0x84U        // Bits to select one of the
                                               // many sources on CopmLP inputs.
                                               // Refer to Pimux diagram for
                                               // details.
#define ASYSCTL_O_CMPHNMXSEL      0x86U        // Bits to select one of the
                                               // many sources on CopmHN inputs.
                                               // Refer to Pimux diagram for
                                               // details.
#define ASYSCTL_O_CMPLNMXSEL      0x87U        // Bits to select one of the
                                               // many sources on CopmLN inputs.
                                               // Refer to Pimux diagram for
                                               // details.
#define ASYSCTL_O_LOCK            0x8EU        // Lock Register

//*****************************************************************************
//
// The following are defines for the bit fields in the ANAREFPP register
//
//*****************************************************************************
#define ASYSCTL_ANAREFPP_ANAREFBDIS  0x1U         // Disable ANAREFB
#define ASYSCTL_ANAREFPP_ANAREFCDIS  0x2U         // Disable ANAREFC

//*****************************************************************************
//
// The following are defines for the bit fields in the TSNSCTL register
//
//*****************************************************************************
#define ASYSCTL_TSNSCTL_ENABLE    0x1U         // Temperature Sensor Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ANAREFCTL register
//
//*****************************************************************************
#define ASYSCTL_ANAREFCTL_ANAREFASEL  0x1U         // Analog Reference A Select
#define ASYSCTL_ANAREFCTL_ANAREFBSEL  0x2U         // Analog Reference B Select
#define ASYSCTL_ANAREFCTL_ANAREFCSEL  0x4U         // Analog Reference C Select
#define ASYSCTL_ANAREFCTL_ANAREFA2P5SEL  0x100U       // Analog Reference A Select
#define ASYSCTL_ANAREFCTL_ANAREFB2P5SEL  0x200U       // Analog Reference B Select
#define ASYSCTL_ANAREFCTL_ANAREFC2P5SEL  0x400U       // Analog Reference B Select

//*****************************************************************************
//
// The following are defines for the bit fields in the VMONCTL register
//
//*****************************************************************************
#define ASYSCTL_VMONCTL_BORLVMONDIS  0x100U       // Disable BORL(ow) feature on
                                               // VDDIO

//*****************************************************************************
//
// The following are defines for the bit fields in the DCDCCTL register
//
//*****************************************************************************
#define ASYSCTL_DCDCCTL_DCDCEN    0x1U         // DCDC Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the DCDCSTS register
//
//*****************************************************************************
#define ASYSCTL_DCDCSTS_INDDETECT  0x1U         // Inductor Detected
#define ASYSCTL_DCDCSTS_SWSEQDONE  0x2U         // Switch sequence to DC-DC
                                               // done.

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPHPMXSEL register
//
//*****************************************************************************
#define ASYSCTL_CMPHPMXSEL_CMP1HPMXSEL_S  0U
#define ASYSCTL_CMPHPMXSEL_CMP1HPMXSEL_M  0x7U         // CMP1HPMXSEL bits
#define ASYSCTL_CMPHPMXSEL_CMP2HPMXSEL_S  3U
#define ASYSCTL_CMPHPMXSEL_CMP2HPMXSEL_M  0x38U        // CMP2HPMXSEL bits
#define ASYSCTL_CMPHPMXSEL_CMP3HPMXSEL_S  6U
#define ASYSCTL_CMPHPMXSEL_CMP3HPMXSEL_M  0x1C0U       // CMP3HPMXSEL bits
#define ASYSCTL_CMPHPMXSEL_CMP4HPMXSEL_S  9U
#define ASYSCTL_CMPHPMXSEL_CMP4HPMXSEL_M  0xE00U       // CMP4HPMXSEL bits
#define ASYSCTL_CMPHPMXSEL_CMP5HPMXSEL_S  12U
#define ASYSCTL_CMPHPMXSEL_CMP5HPMXSEL_M  0x7000U      // CMP5HPMXSEL bits
#define ASYSCTL_CMPHPMXSEL_CMP6HPMXSEL_S  16U
#define ASYSCTL_CMPHPMXSEL_CMP6HPMXSEL_M  0x70000U     // CMP6HPMXSEL bits
#define ASYSCTL_CMPHPMXSEL_CMP7HPMXSEL_S  19U
#define ASYSCTL_CMPHPMXSEL_CMP7HPMXSEL_M  0x380000U    // CMP7HPMXSEL bits

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPLPMXSEL register
//
//*****************************************************************************
#define ASYSCTL_CMPLPMXSEL_CMP1LPMXSEL_S  0U
#define ASYSCTL_CMPLPMXSEL_CMP1LPMXSEL_M  0x7U         // CMP1LPMXSEL bits
#define ASYSCTL_CMPLPMXSEL_CMP2LPMXSEL_S  3U
#define ASYSCTL_CMPLPMXSEL_CMP2LPMXSEL_M  0x38U        // CMP2LPMXSEL bits
#define ASYSCTL_CMPLPMXSEL_CMP3LPMXSEL_S  6U
#define ASYSCTL_CMPLPMXSEL_CMP3LPMXSEL_M  0x1C0U       // CMP3LPMXSEL bits
#define ASYSCTL_CMPLPMXSEL_CMP4LPMXSEL_S  9U
#define ASYSCTL_CMPLPMXSEL_CMP4LPMXSEL_M  0xE00U       // CMP4LPMXSEL bits
#define ASYSCTL_CMPLPMXSEL_CMP5LPMXSEL_S  12U
#define ASYSCTL_CMPLPMXSEL_CMP5LPMXSEL_M  0x7000U      // CMP5LPMXSEL bits
#define ASYSCTL_CMPLPMXSEL_CMP6LPMXSEL_S  16U
#define ASYSCTL_CMPLPMXSEL_CMP6LPMXSEL_M  0x70000U     // CMP6LPMXSEL bits
#define ASYSCTL_CMPLPMXSEL_CMP7LPMXSEL_S  19U
#define ASYSCTL_CMPLPMXSEL_CMP7LPMXSEL_M  0x380000U    // CMP7LPMXSEL bits

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPHNMXSEL register
//
//*****************************************************************************
#define ASYSCTL_CMPHNMXSEL_CMP1HNMXSEL  0x1U         // CMP1HNMXSEL bits
#define ASYSCTL_CMPHNMXSEL_CMP2HNMXSEL  0x2U         // CMP2HNMXSEL bits
#define ASYSCTL_CMPHNMXSEL_CMP3HNMXSEL  0x4U         // CMP3HNMXSEL bits
#define ASYSCTL_CMPHNMXSEL_CMP4HNMXSEL  0x8U         // CMP4HNMXSEL bits
#define ASYSCTL_CMPHNMXSEL_CMP5HNMXSEL  0x10U        // CMP5HNMXSEL bits
#define ASYSCTL_CMPHNMXSEL_CMP6HNMXSEL  0x20U        // CMP6HNMXSEL bits
#define ASYSCTL_CMPHNMXSEL_CMP7HNMXSEL  0x40U        // CMP7HNMXSEL bits

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPLNMXSEL register
//
//*****************************************************************************
#define ASYSCTL_CMPLNMXSEL_CMP1LNMXSEL  0x1U         // CMP1LNMXSEL bits
#define ASYSCTL_CMPLNMXSEL_CMP2LNMXSEL  0x2U         // CMP2LNMXSEL bits
#define ASYSCTL_CMPLNMXSEL_CMP3LNMXSEL  0x4U         // CMP3LNMXSEL bits
#define ASYSCTL_CMPLNMXSEL_CMP4LNMXSEL  0x8U         // CMP4LNMXSEL bits
#define ASYSCTL_CMPLNMXSEL_CMP5LNMXSEL  0x10U        // CMP5LNMXSEL bits
#define ASYSCTL_CMPLNMXSEL_CMP6LNMXSEL  0x20U        // CMP6LNMXSEL bits
#define ASYSCTL_CMPLNMXSEL_CMP7LNMXSEL  0x40U        // CMP7LNMXSEL bits

//*****************************************************************************
//
// The following are defines for the bit fields in the LOCK register
//
//*****************************************************************************
#define ASYSCTL_LOCK_TSNSCTL      0x1U         // TSNSCTL Register lock bit
#define ASYSCTL_LOCK_ANAREFCTL    0x2U         // ANAREFCTL Register lock bit
#define ASYSCTL_LOCK_VMONCTL      0x4U         // VMONCTL Register lock bit
#define ASYSCTL_LOCK_DCDCCTL      0x8U         // DCDCCTL Register lock bit
#define ASYSCTL_LOCK_ADCINMXSEL   0x10U        // ADCINMXSEL Register lock bit
#define ASYSCTL_LOCK_CMPHPMXSEL   0x20U        // CMPHPMXSEL Register lock bit
#define ASYSCTL_LOCK_CMPLPMXSEL   0x40U        // CMPLPMXSEL Register lock bit
#define ASYSCTL_LOCK_CMPHNMXSEL   0x80U        // CMPHNMXSEL Register lock bit
#define ASYSCTL_LOCK_CMPLNMXSEL   0x100U       // CMPLNMXSEL Register lock bit
#define ASYSCTL_LOCK_VREGCTL      0x200U       // VREGCTL Register lock bit
#endif

//###########################################################################
//
// FILE:    hw_can.h
//
// TITLE:   Definitions for the CAN registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_CAN_H
#define HW_CAN_H

//*****************************************************************************
//
// The following are defines for the CAN register offsets
//
//*****************************************************************************
#define CAN_O_CTL                 0x0U         // CAN Control Register
#define CAN_O_ES                  0x4U         // Error and Status Register
#define CAN_O_ERRC                0x8U         // Error Counter Register
#define CAN_O_BTR                 0xCU         // Bit Timing Register
#define CAN_O_INT                 0x10U        // Interrupt Register
#define CAN_O_TEST                0x14U        // Test Register
#define CAN_O_PERR                0x1CU        // CAN Parity Error Code
                                               // Register
#define CAN_O_RAM_INIT            0x40U        // CAN RAM Initialization
                                               // Register
#define CAN_O_GLB_INT_EN          0x50U        // CAN Global Interrupt Enable
                                               // Register
#define CAN_O_GLB_INT_FLG         0x54U        // CAN Global Interrupt Flag
                                               // Register
#define CAN_O_GLB_INT_CLR         0x58U        // CAN Global Interrupt Clear
                                               // Register
#define CAN_O_ABOTR               0x80U        // Auto-Bus-On Time Register
#define CAN_O_TXRQ_X              0x84U        // CAN Transmission Request
                                               // Register
#define CAN_O_TXRQ_21             0x88U        // CAN Transmission Request 2_1
                                               // Register
#define CAN_O_NDAT_X              0x98U        // CAN New Data Register
#define CAN_O_NDAT_21             0x9CU        // CAN New Data 2_1 Register
#define CAN_O_IPEN_X              0xACU        // CAN Interrupt Pending
                                               // Register
#define CAN_O_IPEN_21             0xB0U        // CAN Interrupt Pending 2_1
                                               // Register
#define CAN_O_MVAL_X              0xC0U        // CAN Message Valid Register
#define CAN_O_MVAL_21             0xC4U        // CAN Message Valid 2_1
                                               // Register
#define CAN_O_IP_MUX21            0xD8U        // CAN Interrupt Multiplexer 2_1
                                               // Register
#define CAN_O_IF1CMD              0x100U       // IF1 Command Register
#define CAN_O_IF1MSK              0x104U       // IF1 Mask Register
#define CAN_O_IF1ARB              0x108U       // IF1 Arbitration Register
#define CAN_O_IF1MCTL             0x10CU       // IF1 Message Control Register
#define CAN_O_IF1DATA             0x110U       // IF1 Data A Register
#define CAN_O_IF1DATB             0x114U       // IF1 Data B Register
#define CAN_O_IF2CMD              0x120U       // IF2 Command Register
#define CAN_O_IF2MSK              0x124U       // IF2 Mask Register
#define CAN_O_IF2ARB              0x128U       // IF2 Arbitration Register
#define CAN_O_IF2MCTL             0x12CU       // IF2 Message Control Register
#define CAN_O_IF2DATA             0x130U       // IF2 Data A Register
#define CAN_O_IF2DATB             0x134U       // IF2 Data B Register
#define CAN_O_IF3OBS              0x140U       // IF3 Observation Register
#define CAN_O_IF3MSK              0x144U       // IF3 Mask Register
#define CAN_O_IF3ARB              0x148U       // IF3 Arbitration Register
#define CAN_O_IF3MCTL             0x14CU       // IF3 Message Control Register
#define CAN_O_IF3DATA             0x150U       // IF3 Data A Register
#define CAN_O_IF3DATB             0x154U       // IF3 Data B Register
#define CAN_O_IF3UPD              0x160U       // IF3 Update Enable Register

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_CTL register
//
//*****************************************************************************
#define CAN_CTL_INIT              0x1U         // Initialization
#define CAN_CTL_IE0               0x2U         // Interrupt line 0 Enable
#define CAN_CTL_SIE               0x4U         // Status Change Interrupt
                                               // Enable
#define CAN_CTL_EIE               0x8U         // Error Interrupt Enable
#define CAN_CTL_DAR               0x20U        // Disable Automatic
                                               // Retransmission
#define CAN_CTL_CCE               0x40U        // Configuration Change Enable
#define CAN_CTL_TEST              0x80U        // Test Mode Enable
#define CAN_CTL_IDS               0x100U       // Interruption Debug Support
                                               // Enable
#define CAN_CTL_ABO               0x200U       // Auto-Bus-On Enable
#define CAN_CTL_PMD_S             10U
#define CAN_CTL_PMD_M             0x3C00U      // Parity on/off
#define CAN_CTL_SWR               0x8000U      // SW Reset Enable
#define CAN_CTL_INITDBG           0x10000U     // Debug Mode Status
#define CAN_CTL_IE1               0x20000U     // Interrupt line 1 Enable
                                               // Disabled
#define CAN_CTL_DE1               0x40000U     // Enable DMA request line
#define CAN_CTL_DE2               0x80000U     // Enable DMA request line
#define CAN_CTL_DE3               0x100000U    // Enable DMA request line

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_ES register
//
//*****************************************************************************
#define CAN_ES_LEC_S              0U
#define CAN_ES_LEC_M              0x7U         // Last Error Code
#define CAN_ES_TXOK               0x8U         // Transmission status
#define CAN_ES_RXOK               0x10U        // Reception status
#define CAN_ES_EPASS              0x20U        // Error Passive State
#define CAN_ES_EWARN              0x40U        // Warning State
#define CAN_ES_BOFF               0x80U        // Bus-Off State
#define CAN_ES_PER                0x100U       // Parity Error Detected

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_ERRC register
//
//*****************************************************************************
#define CAN_ERRC_TEC_S            0U
#define CAN_ERRC_TEC_M            0xFFU        // Transmit Error Counter
#define CAN_ERRC_REC_S            8U
#define CAN_ERRC_REC_M            0x7F00U      // Receive Error Counter
#define CAN_ERRC_RP               0x8000U      // Receive Error Passive

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_BTR register
//
//*****************************************************************************
#define CAN_BTR_BRP_S             0U
#define CAN_BTR_BRP_M             0x3FU        // Baud Rate Prescaler
#define CAN_BTR_SJW_S             6U
#define CAN_BTR_SJW_M             0xC0U        // Synchronization Jump Width
#define CAN_BTR_TSEG1_S           8U
#define CAN_BTR_TSEG1_M           0xF00U       // Time segment
#define CAN_BTR_TSEG2_S           12U
#define CAN_BTR_TSEG2_M           0x7000U      // Time segment
#define CAN_BTR_BRPE_S            16U
#define CAN_BTR_BRPE_M            0xF0000U     // Baud Rate Prescaler Extension

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_INT register
//
//*****************************************************************************
#define CAN_INT_INT0ID_S          0U
#define CAN_INT_INT0ID_M          0xFFFFU      // Interrupt Identifier
#define CAN_INT_INT1ID_S          16U
#define CAN_INT_INT1ID_M          0xFF0000U    // Interrupt 1 Identifier

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_TEST register
//
//*****************************************************************************
#define CAN_TEST_SILENT           0x8U         // Silent Mode
#define CAN_TEST_LBACK            0x10U        // Loopback Mode
#define CAN_TEST_TX_S             5U
#define CAN_TEST_TX_M             0x60U        // CANTX Pin Control
#define CAN_TEST_RX               0x80U        // CANRX Pin Status
#define CAN_TEST_EXL              0x100U       // External Loopback Mode
#define CAN_TEST_RDA              0x200U       // RAM Direct Access Enable:

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_PERR register
//
//*****************************************************************************
#define CAN_PERR_MSG_NUM_S        0U
#define CAN_PERR_MSG_NUM_M        0xFFU        // Message Number
#define CAN_PERR_WORD_NUM_S       8U
#define CAN_PERR_WORD_NUM_M       0x700U       // Word Number

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_RAM_INIT register
//
//*****************************************************************************
#define CAN_RAM_INIT_KEY0         0x1U         // KEY0
#define CAN_RAM_INIT_KEY1         0x2U         // KEY1
#define CAN_RAM_INIT_KEY2         0x4U         // KEY2
#define CAN_RAM_INIT_KEY3         0x8U         // KEY3
#define CAN_RAM_INIT_CAN_RAM_INIT  0x10U        // Initialize CAN Mailbox RAM
#define CAN_RAM_INIT_RAM_INIT_DONE  0x20U        // CAN RAM initialization
                                               // complete

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_GLB_INT_EN register
//
//*****************************************************************************
#define CAN_GLB_INT_EN_GLBINT0_EN  0x1U         // Global Interrupt Enable for 
                                               // CANINT0
#define CAN_GLB_INT_EN_GLBINT1_EN  0x2U         // Global Interrupt Enable for 
                                               // CANINT1

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_GLB_INT_FLG register
//
//*****************************************************************************
#define CAN_GLB_INT_FLG_INT0_FLG  0x1U         // Global Interrupt Flag for
                                               // CANINT0
#define CAN_GLB_INT_FLG_INT1_FLG  0x2U         // Global Interrupt Flag for
                                               // CANINT1

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_GLB_INT_CLR register
//
//*****************************************************************************
#define CAN_GLB_INT_CLR_INT0_FLG_CLR  0x1U         // Global Interrupt flag clear
                                               // for CANINT0
#define CAN_GLB_INT_CLR_INT1_FLG_CLR  0x2U         // Global Interrupt flag clear
                                               // for CANINT1

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_TXRQ_X register
//
//*****************************************************************************
#define CAN_TXRQ_X_TXRQSTREG1_S   0U
#define CAN_TXRQ_X_TXRQSTREG1_M   0x3U         // Transmit Request Register 1
#define CAN_TXRQ_X_TXRQSTREG2_S   2U
#define CAN_TXRQ_X_TXRQSTREG2_M   0xCU         // Transmit Request Register 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_NDAT_X register
//
//*****************************************************************************
#define CAN_NDAT_X_NEWDATREG1_S   0U
#define CAN_NDAT_X_NEWDATREG1_M   0x3U         // New Data Register 1
#define CAN_NDAT_X_NEWDATREG2_S   2U
#define CAN_NDAT_X_NEWDATREG2_M   0xCU         // New Data Register 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IPEN_X register
//
//*****************************************************************************
#define CAN_IPEN_X_INTPNDREG1_S   0U
#define CAN_IPEN_X_INTPNDREG1_M   0x3U         // Interrupt Pending Register 1
#define CAN_IPEN_X_INTPNDREG2_S   2U
#define CAN_IPEN_X_INTPNDREG2_M   0xCU         // Interrupt Pending Register 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_MVAL_X register
//
//*****************************************************************************
#define CAN_MVAL_X_MSGVALREG1_S   0U
#define CAN_MVAL_X_MSGVALREG1_M   0x3U         // Message Valid Register 1
#define CAN_MVAL_X_MSGVALREG2_S   2U
#define CAN_MVAL_X_MSGVALREG2_M   0xCU         // Message Valid Register 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF1CMD register
//
//*****************************************************************************
#define CAN_IF1CMD_MSG_NUM_S      0U
#define CAN_IF1CMD_MSG_NUM_M      0xFFU        // Message Number
#define CAN_IF1CMD_DMAACTIVE      0x4000U      // DMA Status
#define CAN_IF1CMD_BUSY           0x8000U      // Busy Flag
#define CAN_IF1CMD_DATA_B         0x10000U     // Access Data Bytes 4-7
#define CAN_IF1CMD_DATA_A         0x20000U     // Access Data Bytes 0-3
#define CAN_IF1CMD_TXRQST         0x40000U     // Access Transmission Request
                                               // Bit
#define CAN_IF1CMD_CLRINTPND      0x80000U     // Clear Interrupt Pending Bit
#define CAN_IF1CMD_CONTROL        0x100000U    // Access Control Bits
#define CAN_IF1CMD_ARB            0x200000U    // Access Arbitration Bits
#define CAN_IF1CMD_MASK           0x400000U    // Access Mask Bits
#define CAN_IF1CMD_DIR            0x800000U    // Write/Read Direction

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF1MSK register
//
//*****************************************************************************
#define CAN_IF1MSK_MSK_S          0U
#define CAN_IF1MSK_MSK_M          0x1FFFFFFFU  // Identifier Mask
#define CAN_IF1MSK_MDIR           0x40000000U  // Mask Message Direction
#define CAN_IF1MSK_MXTD           0x80000000U  // Mask Extended Identifier

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF1ARB register
//
//*****************************************************************************
#define CAN_IF1ARB_ID_S           0U
#define CAN_IF1ARB_ID_M           0x1FFFFFFFU  // `
#define CAN_IF1ARB_DIR            0x20000000U  // Message Direction
#define CAN_IF1ARB_XTD            0x40000000U  // Extended Identifier
#define CAN_IF1ARB_MSGVAL         0x80000000U  // Message Valid

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF1MCTL register
//
//*****************************************************************************
#define CAN_IF1MCTL_DLC_S         0U
#define CAN_IF1MCTL_DLC_M         0xFU         // Data length code
#define CAN_IF1MCTL_EOB           0x80U        // End of Block
#define CAN_IF1MCTL_TXRQST        0x100U       // Transmit Request
#define CAN_IF1MCTL_RMTEN         0x200U       // Remote Enable
#define CAN_IF1MCTL_RXIE          0x400U       // Receive Interrupt Enable
#define CAN_IF1MCTL_TXIE          0x800U       // Transmit Interrupt Enable
#define CAN_IF1MCTL_UMASK         0x1000U      // Use Acceptance Mask
#define CAN_IF1MCTL_INTPND        0x2000U      // Interrupt Pending
#define CAN_IF1MCTL_MSGLST        0x4000U      // Message Lost
#define CAN_IF1MCTL_NEWDAT        0x8000U      // New Data

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF1DATA register
//
//*****************************************************************************
#define CAN_IF1DATA_DATA_0_S      0U
#define CAN_IF1DATA_DATA_0_M      0xFFU        // Data Byte 0
#define CAN_IF1DATA_DATA_1_S      8U
#define CAN_IF1DATA_DATA_1_M      0xFF00U      // Data Byte 1
#define CAN_IF1DATA_DATA_2_S      16U
#define CAN_IF1DATA_DATA_2_M      0xFF0000U    // Data Byte 2
#define CAN_IF1DATA_DATA_3_S      24U
#define CAN_IF1DATA_DATA_3_M      0xFF000000U  // Data Byte 3

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF1DATB register
//
//*****************************************************************************
#define CAN_IF1DATB_DATA_4_S      0U
#define CAN_IF1DATB_DATA_4_M      0xFFU        // Data Byte 4
#define CAN_IF1DATB_DATA_5_S      8U
#define CAN_IF1DATB_DATA_5_M      0xFF00U      // Data Byte 5
#define CAN_IF1DATB_DATA_6_S      16U
#define CAN_IF1DATB_DATA_6_M      0xFF0000U    // Data Byte 6
#define CAN_IF1DATB_DATA_7_S      24U
#define CAN_IF1DATB_DATA_7_M      0xFF000000U  // Data Byte 7

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF2CMD register
//
//*****************************************************************************
#define CAN_IF2CMD_MSG_NUM_S      0U
#define CAN_IF2CMD_MSG_NUM_M      0xFFU        // Message Number
#define CAN_IF2CMD_DMAACTIVE      0x4000U      // DMA Status
#define CAN_IF2CMD_BUSY           0x8000U      // Busy Flag
#define CAN_IF2CMD_DATA_B         0x10000U     // Access Data Bytes 4-7
#define CAN_IF2CMD_DATA_A         0x20000U     // Access Data Bytes 0-3
#define CAN_IF2CMD_TXRQST         0x40000U     // Access Transmission Request
                                               // Bit
#define CAN_IF2CMD_CLRINTPND      0x80000U     // Clear Interrupt Pending Bit
#define CAN_IF2CMD_CONTROL        0x100000U    // Access Control Bits
#define CAN_IF2CMD_ARB            0x200000U    // Access Arbitration Bits
#define CAN_IF2CMD_MASK           0x400000U    // Access Mask Bits
#define CAN_IF2CMD_DIR            0x800000U    // Write/Read Direction

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF2MSK register
//
//*****************************************************************************
#define CAN_IF2MSK_MSK_S          0U
#define CAN_IF2MSK_MSK_M          0x1FFFFFFFU  // Identifier Mask
#define CAN_IF2MSK_MDIR           0x40000000U  // Mask Message Direction
#define CAN_IF2MSK_MXTD           0x80000000U  // Mask Extended Identifier

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF2ARB register
//
//*****************************************************************************
#define CAN_IF2ARB_ID_S           0U
#define CAN_IF2ARB_ID_M           0x1FFFFFFFU  // Message  Identifier
#define CAN_IF2ARB_DIR            0x20000000U  // Message Direction
#define CAN_IF2ARB_XTD            0x40000000U  // Extended Identifier
#define CAN_IF2ARB_MSGVAL         0x80000000U  // Message Valid

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF2MCTL register
//
//*****************************************************************************
#define CAN_IF2MCTL_DLC_S         0U
#define CAN_IF2MCTL_DLC_M         0xFU         // Data length code
#define CAN_IF2MCTL_EOB           0x80U        // End of Block
#define CAN_IF2MCTL_TXRQST        0x100U       // Transmit Request
#define CAN_IF2MCTL_RMTEN         0x200U       // Remote Enable
#define CAN_IF2MCTL_RXIE          0x400U       // Receive Interrupt Enable
#define CAN_IF2MCTL_TXIE          0x800U       // Transmit Interrupt Enable
#define CAN_IF2MCTL_UMASK         0x1000U      // Use Acceptance Mask
#define CAN_IF2MCTL_INTPND        0x2000U      // Interrupt Pending
#define CAN_IF2MCTL_MSGLST        0x4000U      // Message Lost
#define CAN_IF2MCTL_NEWDAT        0x8000U      // New Data

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF2DATA register
//
//*****************************************************************************
#define CAN_IF2DATA_DATA_0_S      0U
#define CAN_IF2DATA_DATA_0_M      0xFFU        // Data Byte 0
#define CAN_IF2DATA_DATA_1_S      8U
#define CAN_IF2DATA_DATA_1_M      0xFF00U      // Data Byte 1
#define CAN_IF2DATA_DATA_2_S      16U
#define CAN_IF2DATA_DATA_2_M      0xFF0000U    // Data Byte 2
#define CAN_IF2DATA_DATA_3_S      24U
#define CAN_IF2DATA_DATA_3_M      0xFF000000U  // Data Byte 3

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF2DATB register
//
//*****************************************************************************
#define CAN_IF2DATB_DATA_4_S      0U
#define CAN_IF2DATB_DATA_4_M      0xFFU        // Data Byte 4
#define CAN_IF2DATB_DATA_5_S      8U
#define CAN_IF2DATB_DATA_5_M      0xFF00U      // Data Byte 5
#define CAN_IF2DATB_DATA_6_S      16U
#define CAN_IF2DATB_DATA_6_M      0xFF0000U    // Data Byte 6
#define CAN_IF2DATB_DATA_7_S      24U
#define CAN_IF2DATB_DATA_7_M      0xFF000000U  // Data Byte 7

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF3OBS register
//
//*****************************************************************************
#define CAN_IF3OBS_MASK           0x1U         // Mask data read observation
#define CAN_IF3OBS_ARB            0x2U         // Arbitration data read
                                               // observation
#define CAN_IF3OBS_CTRL           0x4U         // Ctrl read observation
#define CAN_IF3OBS_DATA_A         0x8U         // Data A read observation
#define CAN_IF3OBS_DATA_B         0x10U        // Data B read observation
#define CAN_IF3OBS_IF3SM          0x100U       // IF3 Status of Mask data read
                                               // access
#define CAN_IF3OBS_IF3SA          0x200U       // IF3 Status of Arbitration
                                               // data read access
#define CAN_IF3OBS_IF3SC          0x400U       // IF3 Status of Control bits
                                               // read access
#define CAN_IF3OBS_IF3SDA         0x800U       // IF3 Status of Data A read
                                               // access
#define CAN_IF3OBS_IF3SDB         0x1000U      // IF3 Status of Data B read
                                               // access
#define CAN_IF3OBS_IF3UPD         0x8000U      // IF3 Update Data

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF3MSK register
//
//*****************************************************************************
#define CAN_IF3MSK_MSK_S          0U
#define CAN_IF3MSK_MSK_M          0x1FFFFFFFU  // Mask
#define CAN_IF3MSK_MDIR           0x40000000U  // Mask Message Direction
#define CAN_IF3MSK_MXTD           0x80000000U  // Mask Extended Identifier

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF3ARB register
//
//*****************************************************************************
#define CAN_IF3ARB_ID_S           0U
#define CAN_IF3ARB_ID_M           0x1FFFFFFFU  // Message  Identifier
#define CAN_IF3ARB_DIR            0x20000000U  // Message Direction
#define CAN_IF3ARB_XTD            0x40000000U  // Extended Identifier
#define CAN_IF3ARB_MSGVAL         0x80000000U  // Message Valid

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF3MCTL register
//
//*****************************************************************************
#define CAN_IF3MCTL_DLC_S         0U
#define CAN_IF3MCTL_DLC_M         0xFU         // Data length code
#define CAN_IF3MCTL_EOB           0x80U        // End of Block
#define CAN_IF3MCTL_TXRQST        0x100U       // Transmit Request
#define CAN_IF3MCTL_RMTEN         0x200U       // Remote Enable
#define CAN_IF3MCTL_RXIE          0x400U       // Receive Interrupt Enable
#define CAN_IF3MCTL_TXIE          0x800U       // Transmit Interrupt Enable
#define CAN_IF3MCTL_UMASK         0x1000U      // Use Acceptance Mask
#define CAN_IF3MCTL_INTPND        0x2000U      // Interrupt Pending
#define CAN_IF3MCTL_MSGLST        0x4000U      // Message Lost
#define CAN_IF3MCTL_NEWDAT        0x8000U      // New Data

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF3DATA register
//
//*****************************************************************************
#define CAN_IF3DATA_DATA_0_S      0U
#define CAN_IF3DATA_DATA_0_M      0xFFU        // Data Byte 0
#define CAN_IF3DATA_DATA_1_S      8U
#define CAN_IF3DATA_DATA_1_M      0xFF00U      // Data Byte 1
#define CAN_IF3DATA_DATA_2_S      16U
#define CAN_IF3DATA_DATA_2_M      0xFF0000U    // Data Byte 2
#define CAN_IF3DATA_DATA_3_S      24U
#define CAN_IF3DATA_DATA_3_M      0xFF000000U  // Data Byte 3

//*****************************************************************************
//
// The following are defines for the bit fields in the CAN_IF3DATB register
//
//*****************************************************************************
#define CAN_IF3DATB_DATA_4_S      0U
#define CAN_IF3DATB_DATA_4_M      0xFFU        // Data Byte 4
#define CAN_IF3DATB_DATA_5_S      8U
#define CAN_IF3DATB_DATA_5_M      0xFF00U      // Data Byte 5
#define CAN_IF3DATB_DATA_6_S      16U
#define CAN_IF3DATB_DATA_6_M      0xFF0000U    // Data Byte 6
#define CAN_IF3DATB_DATA_7_S      24U
#define CAN_IF3DATB_DATA_7_M      0xFF000000U  // Data Byte 7
#endif

//###########################################################################
//
// FILE:    hw_cla.h
//
// TITLE:   Definitions for the CLA registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_CLA_H
#define HW_CLA_H

//*****************************************************************************
//
// The following are defines for the CLA register offsets
//
//*****************************************************************************
#define CLA_O_MVECT1              0x0U         // Task Interrupt Vector
#define CLA_O_MVECT2              0x1U         // Task Interrupt Vector
#define CLA_O_MVECT3              0x2U         // Task Interrupt Vector
#define CLA_O_MVECT4              0x3U         // Task Interrupt Vector
#define CLA_O_MVECT5              0x4U         // Task Interrupt Vector
#define CLA_O_MVECT6              0x5U         // Task Interrupt Vector
#define CLA_O_MVECT7              0x6U         // Task Interrupt Vector
#define CLA_O_MVECT8              0x7U         // Task Interrupt Vector
#define CLA_O_MCTL                0x10U        // Control Register
#ifndef __TMS320C28XX_CLA2__
#define CLA_O_MVECTBGRNDACTIVE    0x1BU        // Active register for
                                               // MVECTBGRND.
#define CLA_O_SOFTINTEN           0x1CU        // CLA Software Interrupt Enable
                                               // Register
#endif
#define CLA_O_MSTSBGRND           0x1DU        // Status register for the back
                                               // ground task.
#define CLA_O_MCTLBGRND           0x1EU        // Control register for the back
                                               // ground task.
#define CLA_O_MVECTBGRND          0x1FU        // Vector for the back ground
                                               // task.
#define CLA_O_MIFR                0x20U        // Interrupt Flag Register
#define CLA_O_MIOVF               0x21U        // Interrupt Overflow Flag
                                               // Register
#define CLA_O_MIFRC               0x22U        // Interrupt Force Register
#define CLA_O_MICLR               0x23U        // Interrupt Flag Clear Register
#define CLA_O_MICLROVF            0x24U        // Interrupt Overflow Flag Clear
                                               // Register
#define CLA_O_MIER                0x25U        // Interrupt Enable Register
#define CLA_O_MIRUN               0x26U        // Interrupt Run Status Register
#define CLA_O_MPC                 0x28U        // CLA Program Counter
#define CLA_O_MAR0                0x2AU        // CLA Auxiliary Register 0
#define CLA_O_MAR1                0x2BU        // CLA Auxiliary Register 1
#define CLA_O_MSTF                0x2EU        // CLA Floating-Point Status
                                               // Register
#define CLA_O_MR0                 0x30U        // CLA Floating-Point Result
                                               // Register 0
#define CLA_O_MR1                 0x34U        // CLA Floating-Point Result
                                               // Register 1
#define CLA_O_MR2                 0x38U        // CLA Floating-Point Result
                                               // Register 2
#define CLA_O_MR3                 0x3CU        // CLA Floating-Point Result
                                               // Register 3
#ifndef __TMS320C28XX_CLA2__
#define CLA_O_MPSACTL             0x42U        // CLA PSA Control Register
#define CLA_O_MPSA1               0x44U        // CLA PSA1 Register
#define CLA_O_MPSA2               0x46U        // CLA PSA2 Register
#endif
#ifdef __TMS320C28XX_CLA2__
#define CLA_O_MVECTBGRNDACTIVE    0x80U        // Active register for
                                               // MVECTBGRND.
#define CLA_O_MPSACTL             0xC0U        // CLA PSA Control Register
#define CLA_O_MPSA1               0xC2U        // CLA PSA1 Register
#define CLA_O_MPSA2               0xC4U        // CLA PSA2 Register
#define CLA_O_SOFTINTEN           0xE0U        // CLA Software Interrupt Enable
                                               // Register
#define CLA_O_SOFTINTFRC          0xE2U        // CLA Software Interrupt Force
                                               // Register
#endif

//*****************************************************************************
//
// The following are defines for the bit fields in the MCTL register
//
//*****************************************************************************
#define CLA_MCTL_HARDRESET        0x1U         // Hard Reset
#define CLA_MCTL_SOFTRESET        0x2U         // Soft Reset
#define CLA_MCTL_IACKE            0x4U         // IACK enable

#ifndef __TMS320C28XX_CLA2__
//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTINTEN register
//
//*****************************************************************************
#define CLA_SOFTINTEN_TASK1       0x1U         // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK2       0x2U         // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK3       0x4U         // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK4       0x8U         // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK5       0x10U        // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK6       0x20U        // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK7       0x40U        // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK8       0x80U        // Configure Software Interrupt
                                               // or End of Task interrupt.
#endif

//*****************************************************************************
//
// The following are defines for the bit fields in the _MSTSBGRND register
//
//*****************************************************************************
#define CLA_MSTSBGRND_RUN         0x1U         // Background task run status
                                               // bit.
#define CLA_MSTSBGRND_BGINTM      0x2U         // Indicates whether background
                                               // task can be interrupted.
#define CLA_MSTSBGRND_BGOVF       0x4U         // background task harware
                                               // trigger overflow.

//*****************************************************************************
//
// The following are defines for the bit fields in the _MCTLBGRND register
//
//*****************************************************************************
#define CLA_MCTLBGRND_BGSTART     0x1U         // Background task start bit
#define CLA_MCTLBGRND_TRIGEN      0x2U         // Background task hardware
                                               // trigger enable
#define CLA_MCTLBGRND_BGEN        0x8000U      // Enable background task

//*****************************************************************************
//
// The following are defines for the bit fields in the MIFR register
//
//*****************************************************************************
#define CLA_MIFR_INT1             0x1U         // Task 1 Interrupt Flag
#define CLA_MIFR_INT2             0x2U         // Task 2 Interrupt Flag
#define CLA_MIFR_INT3             0x4U         // Task 3 Interrupt Flag
#define CLA_MIFR_INT4             0x8U         // Task 4 Interrupt Flag
#define CLA_MIFR_INT5             0x10U        // Task 5 Interrupt Flag
#define CLA_MIFR_INT6             0x20U        // Task 6 Interrupt Flag
#define CLA_MIFR_INT7             0x40U        // Task 7 Interrupt Flag
#define CLA_MIFR_INT8             0x80U        // Task 8 Interrupt Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the MIOVF register
//
//*****************************************************************************
#define CLA_MIOVF_INT1            0x1U         // Task 1 Interrupt Overflow
                                               // Flag
#define CLA_MIOVF_INT2            0x2U         // Task 2 Interrupt Overflow
                                               // Flag
#define CLA_MIOVF_INT3            0x4U         // Task 3 Interrupt Overflow
                                               // Flag
#define CLA_MIOVF_INT4            0x8U         // Task 4 Interrupt Overflow
                                               // Flag
#define CLA_MIOVF_INT5            0x10U        // Task 5 Interrupt Overflow
                                               // Flag
#define CLA_MIOVF_INT6            0x20U        // Task 6 Interrupt Overflow
                                               // Flag
#define CLA_MIOVF_INT7            0x40U        // Task 7 Interrupt Overflow
                                               // Flag
#define CLA_MIOVF_INT8            0x80U        // Task 8 Interrupt Overflow
                                               // Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the MIFRC register
//
//*****************************************************************************
#define CLA_MIFRC_INT1            0x1U         // Task 1 Interrupt Force
#define CLA_MIFRC_INT2            0x2U         // Task 2 Interrupt Force
#define CLA_MIFRC_INT3            0x4U         // Task 3 Interrupt Force
#define CLA_MIFRC_INT4            0x8U         // Task 4 Interrupt Force
#define CLA_MIFRC_INT5            0x10U        // Task 5 Interrupt Force
#define CLA_MIFRC_INT6            0x20U        // Task 6 Interrupt Force
#define CLA_MIFRC_INT7            0x40U        // Task 7 Interrupt Force
#define CLA_MIFRC_INT8            0x80U        // Task 8 Interrupt Force

//*****************************************************************************
//
// The following are defines for the bit fields in the MICLR register
//
//*****************************************************************************
#define CLA_MICLR_INT1            0x1U         // Task 1 Interrupt Flag Clear
#define CLA_MICLR_INT2            0x2U         // Task 2 Interrupt Flag Clear
#define CLA_MICLR_INT3            0x4U         // Task 3 Interrupt Flag Clear
#define CLA_MICLR_INT4            0x8U         // Task 4 Interrupt Flag Clear
#define CLA_MICLR_INT5            0x10U        // Task 5 Interrupt Flag Clear
#define CLA_MICLR_INT6            0x20U        // Task 6 Interrupt Flag Clear
#define CLA_MICLR_INT7            0x40U        // Task 7 Interrupt Flag Clear
#define CLA_MICLR_INT8            0x80U        // Task 8 Interrupt Flag Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the MICLROVF register
//
//*****************************************************************************
#define CLA_MICLROVF_INT1         0x1U         // Task 1 Interrupt Overflow
                                               // Flag Clear
#define CLA_MICLROVF_INT2         0x2U         // Task 2 Interrupt Overflow
                                               // Flag Clear
#define CLA_MICLROVF_INT3         0x4U         // Task 3 Interrupt Overflow
                                               // Flag Clear
#define CLA_MICLROVF_INT4         0x8U         // Task 4 Interrupt Overflow
                                               // Flag Clear
#define CLA_MICLROVF_INT5         0x10U        // Task 5 Interrupt Overflow
                                               // Flag Clear
#define CLA_MICLROVF_INT6         0x20U        // Task 6 Interrupt Overflow
                                               // Flag Clear
#define CLA_MICLROVF_INT7         0x40U        // Task 7 Interrupt Overflow
                                               // Flag Clear
#define CLA_MICLROVF_INT8         0x80U        // Task 8 Interrupt Overflow
                                               // Flag Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the MIER register
//
//*****************************************************************************
#define CLA_MIER_INT1             0x1U         // Task 1 Interrupt Enable
#define CLA_MIER_INT2             0x2U         // Task 2 Interrupt Enable
#define CLA_MIER_INT3             0x4U         // Task 3 Interrupt Enable
#define CLA_MIER_INT4             0x8U         // Task 4 Interrupt Enable
#define CLA_MIER_INT5             0x10U        // Task 5 Interrupt Enable
#define CLA_MIER_INT6             0x20U        // Task 6 Interrupt Enable
#define CLA_MIER_INT7             0x40U        // Task 7 Interrupt Enable
#define CLA_MIER_INT8             0x80U        // Task 8 Interrupt Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the MIRUN register
//
//*****************************************************************************
#define CLA_MIRUN_INT1            0x1U         // Task 1 Run Status
#define CLA_MIRUN_INT2            0x2U         // Task 2 Run Status
#define CLA_MIRUN_INT3            0x4U         // Task 3 Run Status
#define CLA_MIRUN_INT4            0x8U         // Task 4 Run Status
#define CLA_MIRUN_INT5            0x10U        // Task 5 Run Status
#define CLA_MIRUN_INT6            0x20U        // Task 6 Run Status
#define CLA_MIRUN_INT7            0x40U        // Task 7 Run Status
#define CLA_MIRUN_INT8            0x80U        // Task 8 Run Status

//*****************************************************************************
//
// The following are defines for the bit fields in the _MSTF register
//
//*****************************************************************************
#define CLA_MSTF_LVF              0x1U         // Latched Overflow Flag
#define CLA_MSTF_LUF              0x2U         // Latched Underflow Flag
#define CLA_MSTF_NF               0x4U         // Negative Float Flag
#define CLA_MSTF_ZF               0x8U         // Zero Float Flag
#define CLA_MSTF_TF               0x40U        // Test Flag
#define CLA_MSTF_RNDF32           0x200U       // Round 32-bit Floating-Point
                                               // Mode
#define CLA_MSTF_MEALLOW          0x800U       // MEALLOW Status
#define CLA_MSTF_RPC_S            12U
#define CLA_MSTF_RPC_M            0xFFFF000U   // Return PC

#ifndef __TMS320C28XX_CLA2__
//*****************************************************************************
//
// The following are defines for the bit fields in the _MPSACTL register
//
//*****************************************************************************
#define CLA_MPSACTL_MPABSTART     0x1U         // Start logging PAB onto PSA1
#define CLA_MPSACTL_MPABCYC       0x2U         // PAB logging into PSA1 is on
                                               // every cycle or when PAB
                                               // changes.
#define CLA_MPSACTL_MDWDBSTART    0x4U         // Start logging DWDB onto PSA2
#define CLA_MPSACTL_MDWDBCYC      0x8U         // DWDB logging into PSA2 is on
                                               // every cycle.
#define CLA_MPSACTL_MPSA1CLEAR    0x10U        // PSA1 clear
#define CLA_MPSACTL_MPSA2CLEAR    0x20U        // PSA2 Clear
#define CLA_MPSACTL_MPSA2CFG_S    6U
#define CLA_MPSACTL_MPSA2CFG_M    0xC0U        // PSA2 Polynomial Configuration
#endif

#ifdef __TMS320C28XX_CLA2__
//*****************************************************************************
//
// The following are defines for the bit fields in the _MPSACTL register
//
//*****************************************************************************
#define CLA_MPSACTL_MPABSTART     0x1U         // Start logging PAB onto PSA1
#define CLA_MPSACTL_MPABCYC       0x2U         // PAB logging into PSA1 is on
                                               // every cycle or when PAB
                                               // changes.
#define CLA_MPSACTL_MDWDBSTART    0x4U         // Start logging DWDB onto PSA2
#define CLA_MPSACTL_MDWDBCYC      0x8U         // DWDB logging into PSA2 is on
                                               // every cycle.
#define CLA_MPSACTL_MPSA1CLEAR    0x10U        // PSA1 clear
#define CLA_MPSACTL_MPSA2CLEAR    0x20U        // PSA2 Clear
#define CLA_MPSACTL_MPSA2CFG_S    6U
#define CLA_MPSACTL_MPSA2CFG_M    0xC0U        // PSA2 Polynomial Configuration

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTINTEN register
//
//*****************************************************************************
#define CLA_SOFTINTEN_TASK1       0x1U         // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK2       0x2U         // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK3       0x4U         // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK4       0x8U         // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK5       0x10U        // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK6       0x20U        // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK7       0x40U        // Configure Software Interrupt
                                               // or End of Task interrupt.
#define CLA_SOFTINTEN_TASK8       0x80U        // Configure Software Interrupt
                                               // or End of Task interrupt.

//*****************************************************************************
//
// The following are defines for the bit fields in the SOFTINTFRC register
//
//*****************************************************************************
#define CLA_SOFTINTFRC_TASK1      0x1U         // Force CLA software interrupt
                                               // for the corresponding task.
#define CLA_SOFTINTFRC_TASK2      0x2U         // Force CLA software interrupt
                                               // for the corresponding task.
#define CLA_SOFTINTFRC_TASK3      0x4U         // Force CLA software interrupt
                                               // for the corresponding task.
#define CLA_SOFTINTFRC_TASK4      0x8U         // Force CLA software interrupt
                                               // for the corresponding task.
#define CLA_SOFTINTFRC_TASK5      0x10U        // Force CLA software interrupt
                                               // for the corresponding task.
#define CLA_SOFTINTFRC_TASK6      0x20U        // Force CLA software interrupt
                                               // for the corresponding task.
#define CLA_SOFTINTFRC_TASK7      0x40U        // Force CLA software interrupt
                                               // for the corresponding task.
#define CLA_SOFTINTFRC_TASK8      0x80U        // Force CLA software interrupt
                                               // for the corresponding task.
#endif
#endif

//###########################################################################
//
// FILE:    hw_clapromcrc.h
//
// TITLE:   Definitions for the CLAPROMCRC registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_CLAPROMCRC_H
#define HW_CLAPROMCRC_H

//*****************************************************************************
//
// The following are defines for the CLAPROMCRC register offsets
//
//*****************************************************************************
#define CLAPROMCRC_O_CRC32_CONTROLREG  0x0U         // CRC32-Control Register
#define CLAPROMCRC_O_CRC32_STARTADDRESS  0x2U         // CRC32-Start address register
#define CLAPROMCRC_O_CRC32_SEED   0x4U         // CRC32-Seed Register
#define CLAPROMCRC_O_CRC32_STATUSREG  0x6U         // CRC32-Status Register
#define CLAPROMCRC_O_CRC32_CRCRESULT  0x8U         // CRC32-CRC result Register
#define CLAPROMCRC_O_CRC32_GOLDENCRC  0xAU         // CRC32-Golden CRC register
#define CLAPROMCRC_O_CRC32_INTEN  0x18U        // CRC32-Interrupt enable
                                               // register
#define CLAPROMCRC_O_CRC32_FLG    0x1AU        // CRC32-Interrupt Flag Register
#define CLAPROMCRC_O_CRC32_CLR    0x1CU        // CRC32-Interrupt Clear
                                               // Register
#define CLAPROMCRC_O_CRC32_FRC    0x1EU        // CRC32-Interrupt Force
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the CRC32_CONTROLREG register
//
//*****************************************************************************
#define CLAPROMCRC_CRC32_CONTROLREG_START  0x1U         // Start Bit
#define CLAPROMCRC_CRC32_CONTROLREG_FREE_SOFT  0x10U        // emulation control bit
#define CLAPROMCRC_CRC32_CONTROLREG_HALT  0x100U       // Halt Bit
#define CLAPROMCRC_CRC32_CONTROLREG_BLOCKSIZE_S  16U
#define CLAPROMCRC_CRC32_CONTROLREG_BLOCKSIZE_M  0x7F0000U    // Block size of ROM for which
                                               // CRC is to be calculated

//*****************************************************************************
//
// The following are defines for the bit fields in the CRC32_STATUSREG register
//
//*****************************************************************************
#define CLAPROMCRC_CRC32_STATUSREG_CURRENTADDR_S  0U
#define CLAPROMCRC_CRC32_STATUSREG_CURRENTADDR_M  0xFFFFU      // Point to the data fetch unit
                                               // current address
#define CLAPROMCRC_CRC32_STATUSREG_CRCCHECKSTATUS  0x800000U    // CRC active status
#define CLAPROMCRC_CRC32_STATUSREG_RUNSTATUS  0x80000000U  // CRC active status

//*****************************************************************************
//
// The following are defines for the bit fields in the CRC32_INTEN register
//
//*****************************************************************************
#define CLAPROMCRC_CRC32_INTEN_CRCDONE  0x2U         // CRCDONE interrupt enable
                                               // register

//*****************************************************************************
//
// The following are defines for the bit fields in the CRC32_FLG register
//
//*****************************************************************************
#define CLAPROMCRC_CRC32_FLG_INT  0x1U         // Global Interrupt status flag
#define CLAPROMCRC_CRC32_FLG_CRCDONE  0x2U         // CRCDONE Interrupt status flag

//*****************************************************************************
//
// The following are defines for the bit fields in the CRC32_CLR register
//
//*****************************************************************************
#define CLAPROMCRC_CRC32_CLR_INT  0x1U         // Global Interrupt clear
#define CLAPROMCRC_CRC32_CLR_CRCDONE  0x2U         // CRCDONE Interrupt clear

//*****************************************************************************
//
// The following are defines for the bit fields in the CRC32_FRC register
//
//*****************************************************************************
#define CLAPROMCRC_CRC32_FRC_CRCDONE  0x2U         // CRCDONE Interrupt force
#endif

//###########################################################################
//
// FILE:    hw_clb.h
//
// TITLE:   Definitions for the CLB registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_CLB_H
#define HW_CLB_H

//*****************************************************************************
//
// The following are defines for the CLB register offsets
//
//*****************************************************************************
#define CLB_O_COUNT_RESET         0x2U         // Counter Block RESET
#define CLB_O_COUNT_MODE_1        0x4U         // Counter Block MODE_1
#define CLB_O_COUNT_MODE_0        0x6U         // Counter Block MODE_0
#define CLB_O_COUNT_EVENT         0x8U         // Counter Block EVENT
#define CLB_O_FSM_EXTRA_IN0       0xAU         // FSM Extra EXT_IN0
#define CLB_O_FSM_EXTERNAL_IN0    0xCU         // FSM EXT_IN0
#define CLB_O_FSM_EXTERNAL_IN1    0xEU         // FSM_EXT_IN1
#define CLB_O_FSM_EXTRA_IN1       0x10U        // FSM Extra_EXT_IN1
#define CLB_O_LUT4_IN0            0x12U        // LUT4_0/1/2 IN0 input source
#define CLB_O_LUT4_IN1            0x14U        // LUT4_0/1/2 IN1 input source
#define CLB_O_LUT4_IN2            0x16U        // LUT4_0/1/2 IN2 input source
#define CLB_O_LUT4_IN3            0x18U        // LUT4_0/1/2 IN3 input source
#define CLB_O_FSM_LUT_FN1_0       0x1CU        // LUT function for FSM Unit 1
                                               // and Unit 0
#define CLB_O_FSM_LUT_FN2         0x1EU        // LUT function for FSM Unit 2
#define CLB_O_LUT4_FN1_0          0x20U        // LUT function for LUT4 block
                                               // of Unit 1 and 0
#define CLB_O_LUT4_FN2            0x22U        // LUT function for LUT4 block
                                               // of Unit 2
#define CLB_O_FSM_NEXT_STATE_0    0x24U        // FSM Next state equations for
                                               // Unit 0
#define CLB_O_FSM_NEXT_STATE_1    0x26U        // FSM Next state equations for
                                               // Unit 1
#define CLB_O_FSM_NEXT_STATE_2    0x28U        // FSM Next state equations for
                                               // Unit 2
#define CLB_O_MISC_CONTROL        0x2AU        // Static controls for Ctr,FSM
#define CLB_O_OUTPUT_LUT_0        0x2CU        // Inp Sel, LUT fns for Out0
#define CLB_O_OUTPUT_LUT_1        0x2EU        // Inp Sel, LUT fns for Out1
#define CLB_O_OUTPUT_LUT_2        0x30U        // Inp Sel, LUT fns for Out2
#define CLB_O_OUTPUT_LUT_3        0x32U        // Inp Sel, LUT fns for Out3
#define CLB_O_OUTPUT_LUT_4        0x34U        // Inp Sel, LUT fns for Out4
#define CLB_O_OUTPUT_LUT_5        0x36U        // Inp Sel, LUT fns for Out5
#define CLB_O_OUTPUT_LUT_6        0x38U        // Inp Sel, LUT fns for Out6
#define CLB_O_OUTPUT_LUT_7        0x3AU        // Inp Sel, LUT fns for Out7
#define CLB_O_HLC_EVENT_SEL       0x3CU        // Event Selector register for
                                               // the High Level controller
#define CLB_O_COUNT_MATCH_TAP_SEL  0x3EU        // Counter tap values for match1
                                               // and match2 outputs
#define CLB_O_OUTPUT_COND_CTRL_0  0x40U        // Output conditioning control
                                               // for output 0
#define CLB_O_OUTPUT_COND_CTRL_1  0x42U        // Output conditioning control
                                               // for output 1
#define CLB_O_OUTPUT_COND_CTRL_2  0x44U        // Output conditioning control
                                               // for output 2
#define CLB_O_OUTPUT_COND_CTRL_3  0x46U        // Output conditioning control
                                               // for output 3
#define CLB_O_OUTPUT_COND_CTRL_4  0x48U        // Output conditioning control
                                               // for output 4
#define CLB_O_OUTPUT_COND_CTRL_5  0x4AU        // Output conditioning control
                                               // for output 5
#define CLB_O_OUTPUT_COND_CTRL_6  0x4CU        // Output conditioning control
                                               // for output 6
#define CLB_O_OUTPUT_COND_CTRL_7  0x4EU        // Output conditioning control
                                               // for output 7
#define CLB_O_MISC_ACCESS_CTRL    0x50U        // Miscellaneous Access and
                                               // enable control
#define CLB_O_SPI_DATA_CTRL_HI    0x51U        // CLB to SPI buffer control
                                               // High
#define CLB_O_LOAD_EN             0x0U         // Global enable & indirect load
                                               // enable control
#define CLB_O_LOAD_ADDR           0x2U         // Indirect address
#define CLB_O_LOAD_DATA           0x4U         // Data for indirect loads
#define CLB_O_INPUT_FILTER        0x6U         // Input filter selection for
                                               // both edge detection and
                                               // synchronizers
#define CLB_O_IN_MUX_SEL_0        0x8U         // Input selection to decide
                                               // between Signals and GP register
#define CLB_O_LCL_MUX_SEL_1       0xAU         // Input Mux selection for local
                                               // mux
#define CLB_O_LCL_MUX_SEL_2       0xCU         // Input Mux selection for local
                                               // mux
#define CLB_O_BUF_PTR             0xEU         // PUSH and PULL pointers
#define CLB_O_GP_REG              0x10U        // General purpose register for
                                               // CELL inputs
#define CLB_O_OUT_EN              0x12U        // CELL output enable register
#define CLB_O_GLBL_MUX_SEL_1      0x14U        // Global Mux select for CELL
                                               // inputs
#define CLB_O_GLBL_MUX_SEL_2      0x16U        // Global Mux select for CELL
                                               // inputs
#define CLB_O_PRESCALE_CTRL       0x18U        // Prescaler register control
#define CLB_O_INTR_TAG_REG        0x20U        // Interrupt Tag register
#define CLB_O_LOCK                0x22U        // Lock control register
#define CLB_O_HLC_INSTR_READ_PTR  0x24U        // HLC instruction read pointer
#define CLB_O_HLC_INSTR_VALUE     0x26U        // HLC instruction read value
#define CLB_O_DBG_OUT_2           0x2EU        // Visibility for CLB inputs and
                                               // final  asynchronous outputs
#define CLB_O_DBG_R0              0x30U        // R0 of High level Controller
#define CLB_O_DBG_R1              0x32U        // R1 of High level Controller
#define CLB_O_DBG_R2              0x34U        // R2 of High level Controller
#define CLB_O_DBG_R3              0x36U        // R3 of High level Controller
#define CLB_O_DBG_C0              0x38U        // Count of Unit 0
#define CLB_O_DBG_C1              0x3AU        // Count of Unit 1
#define CLB_O_DBG_C2              0x3CU        // Count of Unit 2
#define CLB_O_DBG_OUT             0x3EU        // Outputs of various units in
                                               // the Cell
#define CLB_O_PUSH(i)             (0x0U + ((i) * 0x2U))   // (0 <= i < 4) CLB_PUSH FIFO Registers (from HLC)
#define CLB_O_PULL(i)             (0x100U + ((i) * 0x2U))   // (0 <= i < 4) CLB_PULL FIFO Registers (TO HLC)

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_COUNT_RESET register
//
//*****************************************************************************
#define CLB_COUNT_RESET_SEL_0_S   0U
#define CLB_COUNT_RESET_SEL_0_M   0x1FU        // Count Reset Select 0
#define CLB_COUNT_RESET_SEL_1_S   5U
#define CLB_COUNT_RESET_SEL_1_M   0x3E0U       // Count Reset Select 1
#define CLB_COUNT_RESET_SEL_2_S   10U
#define CLB_COUNT_RESET_SEL_2_M   0x7C00U      // Count Reset Select 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_COUNT_MODE_1 register
//
//*****************************************************************************
#define CLB_COUNT_MODE_1_SEL_0_S  0U
#define CLB_COUNT_MODE_1_SEL_0_M  0x1FU        // Counter mode 1 select 0
#define CLB_COUNT_MODE_1_SEL_1_S  5U
#define CLB_COUNT_MODE_1_SEL_1_M  0x3E0U       // Counter mode 1 select 1
#define CLB_COUNT_MODE_1_SEL_2_S  10U
#define CLB_COUNT_MODE_1_SEL_2_M  0x7C00U      // Counter mode 1 select 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_COUNT_MODE_0 register
//
//*****************************************************************************
#define CLB_COUNT_MODE_0_SEL_0_S  0U
#define CLB_COUNT_MODE_0_SEL_0_M  0x1FU        // Counter mode 0 select 0
#define CLB_COUNT_MODE_0_SEL_1_S  5U
#define CLB_COUNT_MODE_0_SEL_1_M  0x3E0U       // Counter mode 0 select 1
#define CLB_COUNT_MODE_0_SEL_2_S  10U
#define CLB_COUNT_MODE_0_SEL_2_M  0x7C00U      // Counter mode 0 select 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_COUNT_EVENT register
//
//*****************************************************************************
#define CLB_COUNT_EVENT_SEL_0_S   0U
#define CLB_COUNT_EVENT_SEL_0_M   0x1FU        // Counter event select 0
#define CLB_COUNT_EVENT_SEL_1_S   5U
#define CLB_COUNT_EVENT_SEL_1_M   0x3E0U       // Counter event select 1
#define CLB_COUNT_EVENT_SEL_2_S   10U
#define CLB_COUNT_EVENT_SEL_2_M   0x7C00U      // Counter event select 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_FSM_EXTRA_IN0 register
//
//*****************************************************************************
#define CLB_FSM_EXTRA_IN0_SEL_0_S  0U
#define CLB_FSM_EXTRA_IN0_SEL_0_M  0x1FU        // FSM extra ext input select 0
#define CLB_FSM_EXTRA_IN0_SEL_1_S  5U
#define CLB_FSM_EXTRA_IN0_SEL_1_M  0x3E0U       // FSM extra ext input select 1
#define CLB_FSM_EXTRA_IN0_SEL_2_S  10U
#define CLB_FSM_EXTRA_IN0_SEL_2_M  0x7C00U      // FSM extra ext input select 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_FSM_EXTERNAL_IN0 register
//
//*****************************************************************************
#define CLB_FSM_EXTERNAL_IN0_SEL_0_S  0U
#define CLB_FSM_EXTERNAL_IN0_SEL_0_M  0x1FU        // FSM EXT_IN0 select input for
                                               // unit 0
#define CLB_FSM_EXTERNAL_IN0_SEL_1_S  5U
#define CLB_FSM_EXTERNAL_IN0_SEL_1_M  0x3E0U       // FSM EXT_IN0 select input for
                                               // unit 1
#define CLB_FSM_EXTERNAL_IN0_SEL_2_S  10U
#define CLB_FSM_EXTERNAL_IN0_SEL_2_M  0x7C00U      // FSM EXT_IN0 select input for
                                               // unit 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_FSM_EXTERNAL_IN1 register
//
//*****************************************************************************
#define CLB_FSM_EXTERNAL_IN1_SEL_0_S  0U
#define CLB_FSM_EXTERNAL_IN1_SEL_0_M  0x1FU        // FSM EXT_IN1 select input for
                                               // unit 0
#define CLB_FSM_EXTERNAL_IN1_SEL_1_S  5U
#define CLB_FSM_EXTERNAL_IN1_SEL_1_M  0x3E0U       // FSM EXT_IN1 select input for
                                               // unit 1
#define CLB_FSM_EXTERNAL_IN1_SEL_2_S  10U
#define CLB_FSM_EXTERNAL_IN1_SEL_2_M  0x7C00U      // FSM EXT_IN1 select input for
                                               // unit 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_FSM_EXTRA_IN1 register
//
//*****************************************************************************
#define CLB_FSM_EXTRA_IN1_SEL_0_S  0U
#define CLB_FSM_EXTRA_IN1_SEL_0_M  0x1FU        // FSM extra ext input select 0
#define CLB_FSM_EXTRA_IN1_SEL_1_S  5U
#define CLB_FSM_EXTRA_IN1_SEL_1_M  0x3E0U       // FSM extra ext input select 1
#define CLB_FSM_EXTRA_IN1_SEL_2_S  10U
#define CLB_FSM_EXTRA_IN1_SEL_2_M  0x7C00U      // FSM extra ext input select 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LUT4_IN0 register
//
//*****************************************************************************
#define CLB_LUT4_IN0_SEL_0_S      0U
#define CLB_LUT4_IN0_SEL_0_M      0x1FU        // Select inputs for unit 0
#define CLB_LUT4_IN0_SEL_1_S      5U
#define CLB_LUT4_IN0_SEL_1_M      0x3E0U       // Select inputs for unit 1
#define CLB_LUT4_IN0_SEL_2_S      10U
#define CLB_LUT4_IN0_SEL_2_M      0x7C00U      // Select inputs for unit 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LUT4_IN1 register
//
//*****************************************************************************
#define CLB_LUT4_IN1_SEL_0_S      0U
#define CLB_LUT4_IN1_SEL_0_M      0x1FU        // Select inputs for unit 0
#define CLB_LUT4_IN1_SEL_1_S      5U
#define CLB_LUT4_IN1_SEL_1_M      0x3E0U       // Select inputs for unit 1
#define CLB_LUT4_IN1_SEL_2_S      10U
#define CLB_LUT4_IN1_SEL_2_M      0x7C00U      // Select inputs for unit 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LUT4_IN2 register
//
//*****************************************************************************
#define CLB_LUT4_IN2_SEL_0_S      0U
#define CLB_LUT4_IN2_SEL_0_M      0x1FU        // Select inputs for unit 0
#define CLB_LUT4_IN2_SEL_1_S      5U
#define CLB_LUT4_IN2_SEL_1_M      0x3E0U       // Select inputs for unit 1
#define CLB_LUT4_IN2_SEL_2_S      10U
#define CLB_LUT4_IN2_SEL_2_M      0x7C00U      // Select inputs for unit 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LUT4_IN3 register
//
//*****************************************************************************
#define CLB_LUT4_IN3_SEL_0_S      0U
#define CLB_LUT4_IN3_SEL_0_M      0x1FU        // Select inputs for unit 0
#define CLB_LUT4_IN3_SEL_1_S      5U
#define CLB_LUT4_IN3_SEL_1_M      0x3E0U       // Select inputs for unit 1
#define CLB_LUT4_IN3_SEL_2_S      10U
#define CLB_LUT4_IN3_SEL_2_M      0x7C00U      // Select inputs for unit 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_FSM_LUT_FN1_0 register
//
//*****************************************************************************
#define CLB_FSM_LUT_FN1_0_FN0_S   0U
#define CLB_FSM_LUT_FN1_0_FN0_M   0xFFFFU      // FSM LUT output function for
                                               // unit 0
#define CLB_FSM_LUT_FN1_0_FN1_S   16U
#define CLB_FSM_LUT_FN1_0_FN1_M   0xFFFF0000U  // FSM LUT output function for
                                               // unit 1

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_FSM_LUT_FN2 register
//
//*****************************************************************************
#define CLB_FSM_LUT_FN2_FN1_S     0U
#define CLB_FSM_LUT_FN2_FN1_M     0xFFFFU      // FSM LUT output function for
                                               // unit 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LUT4_FN1_0 register
//
//*****************************************************************************
#define CLB_LUT4_FN1_0_FN0_S      0U
#define CLB_LUT4_FN1_0_FN0_M      0xFFFFU      // LUT4 output function for unit
                                               // 0
#define CLB_LUT4_FN1_0_FN1_S      16U
#define CLB_LUT4_FN1_0_FN1_M      0xFFFF0000U  // LUT4 output function for unit
                                               // 1

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LUT4_FN2 register
//
//*****************************************************************************
#define CLB_LUT4_FN2_FN1_S        0U
#define CLB_LUT4_FN2_FN1_M        0xFFFFU      // LUT4 output function for unit
                                               // 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_FSM_NEXT_STATE_0 register
//
//*****************************************************************************
#define CLB_FSM_NEXT_STATE_0_S0_S  0U
#define CLB_FSM_NEXT_STATE_0_S0_M  0xFFFFU      // FSM next state function for
                                               // S0
#define CLB_FSM_NEXT_STATE_0_S1_S  16U
#define CLB_FSM_NEXT_STATE_0_S1_M  0xFFFF0000U  // FSM next state function for
                                               // S1

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_FSM_NEXT_STATE_1 register
//
//*****************************************************************************
#define CLB_FSM_NEXT_STATE_1_S0_S  0U
#define CLB_FSM_NEXT_STATE_1_S0_M  0xFFFFU      // FSM next state function for
                                               // S0
#define CLB_FSM_NEXT_STATE_1_S1_S  16U
#define CLB_FSM_NEXT_STATE_1_S1_M  0xFFFF0000U  // FSM next state function for
                                               // S1

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_FSM_NEXT_STATE_2 register
//
//*****************************************************************************
#define CLB_FSM_NEXT_STATE_2_S0_S  0U
#define CLB_FSM_NEXT_STATE_2_S0_M  0xFFFFU      // FSM next state function for
                                               // S0
#define CLB_FSM_NEXT_STATE_2_S1_S  16U
#define CLB_FSM_NEXT_STATE_2_S1_M  0xFFFF0000U  // FSM next state function for
                                               // S1

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_MISC_CONTROL register
//
//*****************************************************************************
#define CLB_MISC_CONTROL_COUNT_ADD_SHIFT_0  0x1U         // Add/Shift for counter 0
#define CLB_MISC_CONTROL_COUNT_DIR_0  0x2U         // Direction for counter 0
#define CLB_MISC_CONTROL_COUNT_EVENT_CTRL_0  0x4U         // Event control for counter 0
#define CLB_MISC_CONTROL_COUNT_ADD_SHIFT_1  0x8U         // Add/Shift for counter 1
#define CLB_MISC_CONTROL_COUNT_DIR_1  0x10U        // Direction for counter 1
#define CLB_MISC_CONTROL_COUNT_EVENT_CTRL_1  0x20U        // Event control for counter 1
#define CLB_MISC_CONTROL_COUNT_ADD_SHIFT_2  0x40U        // Add/Shift for counter 2
#define CLB_MISC_CONTROL_COUNT_DIR_2  0x80U        // Direction for counter 2
#define CLB_MISC_CONTROL_COUNT_EVENT_CTRL_2  0x100U       // Event control for counter 2
#define CLB_MISC_CONTROL_COUNT_SERIALIZER_0  0x200U       // Serializer enable 0
#define CLB_MISC_CONTROL_COUNT_SERIALIZER_1  0x400U       // Serializer enable 1
#define CLB_MISC_CONTROL_COUNT_SERIALIZER_2  0x800U       // Serializer enable 2
#define CLB_MISC_CONTROL_FSM_EXTRA_SEL0_0  0x1000U      // FSM extra_sel0 for 0
#define CLB_MISC_CONTROL_FSM_EXTRA_SEL1_0  0x2000U      // FSM extra_sel1 for 0
#define CLB_MISC_CONTROL_FSM_EXTRA_SEL0_1  0x4000U      // FSM extra_sel0 for 1
#define CLB_MISC_CONTROL_FSM_EXTRA_SEL1_1  0x8000U      // FSM extra_sel1 for 1
#define CLB_MISC_CONTROL_FSM_EXTRA_SEL0_2  0x10000U     // FSM extra_sel0 for 2
#define CLB_MISC_CONTROL_FSM_EXTRA_SEL1_2  0x20000U     // FSM extra_sel1 for 2
#define CLB_MISC_CONTROL_COUNT0_MATCH1_TAP_EN  0x40000U     // Match1 Tap Enable for Counter
                                               // 0
#define CLB_MISC_CONTROL_COUNT1_MATCH1_TAP_EN  0x80000U     // Match1 Tap Enable for Counter
                                               // 1
#define CLB_MISC_CONTROL_COUNT2_MATCH1_TAP_EN  0x100000U    // Match1 Tap Enable for Counter
                                               // 2
#define CLB_MISC_CONTROL_COUNT0_MATCH2_TAP_EN  0x200000U    // Match2 Tap Enable for Counter
                                               // 0
#define CLB_MISC_CONTROL_COUNT1_MATCH2_TAP_EN  0x400000U    // Match2 Tap Enable for Counter
                                               // 1
#define CLB_MISC_CONTROL_COUNT2_MATCH2_TAP_EN  0x800000U    // Match2 Tap Enable for Counter
                                               // 2
#define CLB_MISC_CONTROL_COUNT0_LFSR_EN  0x1000000U   // Enable LFSR mode for Counter
                                               // 0
#define CLB_MISC_CONTROL_COUNT1_LFSR_EN  0x2000000U   // Enable LFSR mode for Counter
                                               // 1
#define CLB_MISC_CONTROL_COUNT2_LFSR_EN  0x4000000U   // Enable LFSR mode for Counter
                                               // 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_LUT_0 register
//
//*****************************************************************************
#define CLB_OUTPUT_LUT_0_IN0_S    0U
#define CLB_OUTPUT_LUT_0_IN0_M    0x1FU        // Select value for IN0 of
                                               // output LUT
#define CLB_OUTPUT_LUT_0_IN1_S    5U
#define CLB_OUTPUT_LUT_0_IN1_M    0x3E0U       // Select value for IN1 of
                                               // output LUT
#define CLB_OUTPUT_LUT_0_IN2_S    10U
#define CLB_OUTPUT_LUT_0_IN2_M    0x7C00U      // Select value for IN2 of
                                               // output LUT
#define CLB_OUTPUT_LUT_0_FN_S     15U
#define CLB_OUTPUT_LUT_0_FN_M     0x7F8000U    // Output function for output
                                               // LUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_LUT_1 register
//
//*****************************************************************************
#define CLB_OUTPUT_LUT_1_IN0_S    0U
#define CLB_OUTPUT_LUT_1_IN0_M    0x1FU        // Select value for IN0 of
                                               // output LUT
#define CLB_OUTPUT_LUT_1_IN1_S    5U
#define CLB_OUTPUT_LUT_1_IN1_M    0x3E0U       // Select value for IN1 of
                                               // output LUT
#define CLB_OUTPUT_LUT_1_IN2_S    10U
#define CLB_OUTPUT_LUT_1_IN2_M    0x7C00U      // Select value for IN2 of
                                               // output LUT
#define CLB_OUTPUT_LUT_1_FN_S     15U
#define CLB_OUTPUT_LUT_1_FN_M     0x7F8000U    // Output function for output
                                               // LUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_LUT_2 register
//
//*****************************************************************************
#define CLB_OUTPUT_LUT_2_IN0_S    0U
#define CLB_OUTPUT_LUT_2_IN0_M    0x1FU        // Select value for IN0 of
                                               // output LUT
#define CLB_OUTPUT_LUT_2_IN1_S    5U
#define CLB_OUTPUT_LUT_2_IN1_M    0x3E0U       // Select value for IN1 of
                                               // output LUT
#define CLB_OUTPUT_LUT_2_IN2_S    10U
#define CLB_OUTPUT_LUT_2_IN2_M    0x7C00U      // Select value for IN2 of
                                               // output LUT
#define CLB_OUTPUT_LUT_2_FN_S     15U
#define CLB_OUTPUT_LUT_2_FN_M     0x7F8000U    // Output function for output
                                               // LUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_LUT_3 register
//
//*****************************************************************************
#define CLB_OUTPUT_LUT_3_IN0_S    0U
#define CLB_OUTPUT_LUT_3_IN0_M    0x1FU        // Select value for IN0 of
                                               // output LUT
#define CLB_OUTPUT_LUT_3_IN1_S    5U
#define CLB_OUTPUT_LUT_3_IN1_M    0x3E0U       // Select value for IN1 of
                                               // output LUT
#define CLB_OUTPUT_LUT_3_IN2_S    10U
#define CLB_OUTPUT_LUT_3_IN2_M    0x7C00U      // Select value for IN2 of
                                               // output LUT
#define CLB_OUTPUT_LUT_3_FN_S     15U
#define CLB_OUTPUT_LUT_3_FN_M     0x7F8000U    // Output function for output
                                               // LUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_LUT_4 register
//
//*****************************************************************************
#define CLB_OUTPUT_LUT_4_IN0_S    0U
#define CLB_OUTPUT_LUT_4_IN0_M    0x1FU        // Select value for IN0 of
                                               // output LUT
#define CLB_OUTPUT_LUT_4_IN1_S    5U
#define CLB_OUTPUT_LUT_4_IN1_M    0x3E0U       // Select value for IN1 of
                                               // output LUT
#define CLB_OUTPUT_LUT_4_IN2_S    10U
#define CLB_OUTPUT_LUT_4_IN2_M    0x7C00U      // Select value for IN2 of
                                               // output LUT
#define CLB_OUTPUT_LUT_4_FN_S     15U
#define CLB_OUTPUT_LUT_4_FN_M     0x7F8000U    // Output function for output
                                               // LUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_LUT_5 register
//
//*****************************************************************************
#define CLB_OUTPUT_LUT_5_IN0_S    0U
#define CLB_OUTPUT_LUT_5_IN0_M    0x1FU        // Select value for IN0 of
                                               // output LUT
#define CLB_OUTPUT_LUT_5_IN1_S    5U
#define CLB_OUTPUT_LUT_5_IN1_M    0x3E0U       // Select value for IN1 of
                                               // output LUT
#define CLB_OUTPUT_LUT_5_IN2_S    10U
#define CLB_OUTPUT_LUT_5_IN2_M    0x7C00U      // Select value for IN2 of
                                               // output LUT
#define CLB_OUTPUT_LUT_5_FN_S     15U
#define CLB_OUTPUT_LUT_5_FN_M     0x7F8000U    // Output function for output
                                               // LUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_LUT_6 register
//
//*****************************************************************************
#define CLB_OUTPUT_LUT_6_IN0_S    0U
#define CLB_OUTPUT_LUT_6_IN0_M    0x1FU        // Select value for IN0 of
                                               // output LUT
#define CLB_OUTPUT_LUT_6_IN1_S    5U
#define CLB_OUTPUT_LUT_6_IN1_M    0x3E0U       // Select value for IN1 of
                                               // output LUT
#define CLB_OUTPUT_LUT_6_IN2_S    10U
#define CLB_OUTPUT_LUT_6_IN2_M    0x7C00U      // Select value for IN2 of
                                               // output LUT
#define CLB_OUTPUT_LUT_6_FN_S     15U
#define CLB_OUTPUT_LUT_6_FN_M     0x7F8000U    // Output function for output
                                               // LUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_LUT_7 register
//
//*****************************************************************************
#define CLB_OUTPUT_LUT_7_IN0_S    0U
#define CLB_OUTPUT_LUT_7_IN0_M    0x1FU        // Select value for IN0 of
                                               // output LUT
#define CLB_OUTPUT_LUT_7_IN1_S    5U
#define CLB_OUTPUT_LUT_7_IN1_M    0x3E0U       // Select value for IN1 of
                                               // output LUT
#define CLB_OUTPUT_LUT_7_IN2_S    10U
#define CLB_OUTPUT_LUT_7_IN2_M    0x7C00U      // Select value for IN2 of
                                               // output LUT
#define CLB_OUTPUT_LUT_7_FN_S     15U
#define CLB_OUTPUT_LUT_7_FN_M     0x7F8000U    // Output function for output
                                               // LUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_HLC_EVENT_SEL register
//
//*****************************************************************************
#define CLB_HLC_EVENT_SEL_EVENT0_SEL_S  0U
#define CLB_HLC_EVENT_SEL_EVENT0_SEL_M  0x1FU        // Event Select 0
#define CLB_HLC_EVENT_SEL_EVENT1_SEL_S  5U
#define CLB_HLC_EVENT_SEL_EVENT1_SEL_M  0x3E0U       // Event Select 1
#define CLB_HLC_EVENT_SEL_EVENT2_SEL_S  10U
#define CLB_HLC_EVENT_SEL_EVENT2_SEL_M  0x7C00U      // Event Select 2
#define CLB_HLC_EVENT_SEL_EVENT3_SEL_S  15U
#define CLB_HLC_EVENT_SEL_EVENT3_SEL_M  0xF8000U     // Event Select 3
#define CLB_HLC_EVENT_SEL_ALT_EVENT0_SEL  0x100000U    // Event Select 3
#define CLB_HLC_EVENT_SEL_ALT_EVENT1_SEL  0x200000U    // Event Select 3
#define CLB_HLC_EVENT_SEL_ALT_EVENT2_SEL  0x400000U    // Event Select 3
#define CLB_HLC_EVENT_SEL_ALT_EVENT3_SEL  0x800000U    // Event Select 3

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_COUNT_MATCH_TAP_SEL register
//
//*****************************************************************************
#define CLB_COUNT_MATCH_TAP_SEL_COUNT0_MATCH1_S  0U
#define CLB_COUNT_MATCH_TAP_SEL_COUNT0_MATCH1_M  0x1FU        // Match1 tap select for Counter
                                               // 0
#define CLB_COUNT_MATCH_TAP_SEL_COUNT1_MATCH1_S  5U
#define CLB_COUNT_MATCH_TAP_SEL_COUNT1_MATCH1_M  0x3E0U       // Match1 tap select for Counter
                                               // 1
#define CLB_COUNT_MATCH_TAP_SEL_COUNT2_MATCH1_S  10U
#define CLB_COUNT_MATCH_TAP_SEL_COUNT2_MATCH1_M  0x7C00U      // Match1 tap select for Counter
                                               // 2
#define CLB_COUNT_MATCH_TAP_SEL_COUNT0_MATCH2_S  16U
#define CLB_COUNT_MATCH_TAP_SEL_COUNT0_MATCH2_M  0x1F0000U    // Match2 tap select for Counter
                                               // 0
#define CLB_COUNT_MATCH_TAP_SEL_COUNT1_MATCH2_S  21U
#define CLB_COUNT_MATCH_TAP_SEL_COUNT1_MATCH2_M  0x3E00000U   // Match2 tap select for Counter
                                               // 1
#define CLB_COUNT_MATCH_TAP_SEL_COUNT2_MATCH2_S  26U
#define CLB_COUNT_MATCH_TAP_SEL_COUNT2_MATCH2_M  0x7C000000U  // Match2 tap select for Counter
                                               // 2

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_COND_CTRL_0 register
//
//*****************************************************************************
#define CLB_OUTPUT_COND_CTRL_0_LEVEL_1_SEL  0x1U         // Level 1 Mux Select
#define CLB_OUTPUT_COND_CTRL_0_LEVEL_2_SEL_S  1U
#define CLB_OUTPUT_COND_CTRL_0_LEVEL_2_SEL_M  0x6U         // Level 2 Mux Select
#define CLB_OUTPUT_COND_CTRL_0_LEVEL_3_SEL_S  3U
#define CLB_OUTPUT_COND_CTRL_0_LEVEL_3_SEL_M  0x18U        // Level 3 Mux Select
#define CLB_OUTPUT_COND_CTRL_0_SEL_GATING_CTRL_S  5U
#define CLB_OUTPUT_COND_CTRL_0_SEL_GATING_CTRL_M  0xE0U        // Gating control mux select
#define CLB_OUTPUT_COND_CTRL_0_SEL_RELEASE_CTRL_S  8U
#define CLB_OUTPUT_COND_CTRL_0_SEL_RELEASE_CTRL_M  0x700U       // Releast control mux select
#define CLB_OUTPUT_COND_CTRL_0_HW_GATING_CTRL_SEL  0x800U       // Select HW for gating control
#define CLB_OUTPUT_COND_CTRL_0_HW_RLS_CTRL_SEL  0x1000U      // Select HW for release control
#define CLB_OUTPUT_COND_CTRL_0_SEL_RAW_IN  0x2000U      // Select Input for
#define CLB_OUTPUT_COND_CTRL_0_ASYNC_COND_EN  0x4000U      // Enable for conditioning

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_COND_CTRL_1 register
//
//*****************************************************************************
#define CLB_OUTPUT_COND_CTRL_1_LEVEL_1_SEL  0x1U         // Level 1 Mux Select
#define CLB_OUTPUT_COND_CTRL_1_LEVEL_2_SEL_S  1U
#define CLB_OUTPUT_COND_CTRL_1_LEVEL_2_SEL_M  0x6U         // Level 2 Mux Select
#define CLB_OUTPUT_COND_CTRL_1_LEVEL_3_SEL_S  3U
#define CLB_OUTPUT_COND_CTRL_1_LEVEL_3_SEL_M  0x18U        // Level 3 Mux Select
#define CLB_OUTPUT_COND_CTRL_1_SEL_GATING_CTRL_S  5U
#define CLB_OUTPUT_COND_CTRL_1_SEL_GATING_CTRL_M  0xE0U        // Gating control mux select
#define CLB_OUTPUT_COND_CTRL_1_SEL_RELEASE_CTRL_S  8U
#define CLB_OUTPUT_COND_CTRL_1_SEL_RELEASE_CTRL_M  0x700U       // Releast control mux select
#define CLB_OUTPUT_COND_CTRL_1_HW_GATING_CTRL_SEL  0x800U       // Select HW for gating control
#define CLB_OUTPUT_COND_CTRL_1_HW_RLS_CTRL_SEL  0x1000U      // Select HW for release control
#define CLB_OUTPUT_COND_CTRL_1_SEL_RAW_IN  0x2000U      // Select Input for
#define CLB_OUTPUT_COND_CTRL_1_ASYNC_COND_EN  0x4000U      // Enable for conditioning

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_COND_CTRL_2 register
//
//*****************************************************************************
#define CLB_OUTPUT_COND_CTRL_2_LEVEL_1_SEL  0x1U         // Level 1 Mux Select
#define CLB_OUTPUT_COND_CTRL_2_LEVEL_2_SEL_S  1U
#define CLB_OUTPUT_COND_CTRL_2_LEVEL_2_SEL_M  0x6U         // Level 2 Mux Select
#define CLB_OUTPUT_COND_CTRL_2_LEVEL_3_SEL_S  3U
#define CLB_OUTPUT_COND_CTRL_2_LEVEL_3_SEL_M  0x18U        // Level 3 Mux Select
#define CLB_OUTPUT_COND_CTRL_2_SEL_GATING_CTRL_S  5U
#define CLB_OUTPUT_COND_CTRL_2_SEL_GATING_CTRL_M  0xE0U        // Gating control mux select
#define CLB_OUTPUT_COND_CTRL_2_SEL_RELEASE_CTRL_S  8U
#define CLB_OUTPUT_COND_CTRL_2_SEL_RELEASE_CTRL_M  0x700U       // Releast control mux select
#define CLB_OUTPUT_COND_CTRL_2_HW_GATING_CTRL_SEL  0x800U       // Select HW for gating control
#define CLB_OUTPUT_COND_CTRL_2_HW_RLS_CTRL_SEL  0x1000U      // Select HW for release control
#define CLB_OUTPUT_COND_CTRL_2_SEL_RAW_IN  0x2000U      // Select Input for
#define CLB_OUTPUT_COND_CTRL_2_ASYNC_COND_EN  0x4000U      // Enable for conditioning

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_COND_CTRL_3 register
//
//*****************************************************************************
#define CLB_OUTPUT_COND_CTRL_3_LEVEL_1_SEL  0x1U         // Level 1 Mux Select
#define CLB_OUTPUT_COND_CTRL_3_LEVEL_2_SEL_S  1U
#define CLB_OUTPUT_COND_CTRL_3_LEVEL_2_SEL_M  0x6U         // Level 2 Mux Select
#define CLB_OUTPUT_COND_CTRL_3_LEVEL_3_SEL_S  3U
#define CLB_OUTPUT_COND_CTRL_3_LEVEL_3_SEL_M  0x18U        // Level 3 Mux Select
#define CLB_OUTPUT_COND_CTRL_3_SEL_GATING_CTRL_S  5U
#define CLB_OUTPUT_COND_CTRL_3_SEL_GATING_CTRL_M  0xE0U        // Gating control mux select
#define CLB_OUTPUT_COND_CTRL_3_SEL_RELEASE_CTRL_S  8U
#define CLB_OUTPUT_COND_CTRL_3_SEL_RELEASE_CTRL_M  0x700U       // Releast control mux select
#define CLB_OUTPUT_COND_CTRL_3_HW_GATING_CTRL_SEL  0x800U       // Select HW for gating control
#define CLB_OUTPUT_COND_CTRL_3_HW_RLS_CTRL_SEL  0x1000U      // Select HW for release control
#define CLB_OUTPUT_COND_CTRL_3_SEL_RAW_IN  0x2000U      // Select Input for
#define CLB_OUTPUT_COND_CTRL_3_ASYNC_COND_EN  0x4000U      // Enable for conditioning

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_COND_CTRL_4 register
//
//*****************************************************************************
#define CLB_OUTPUT_COND_CTRL_4_LEVEL_1_SEL  0x1U         // Level 1 Mux Select
#define CLB_OUTPUT_COND_CTRL_4_LEVEL_2_SEL_S  1U
#define CLB_OUTPUT_COND_CTRL_4_LEVEL_2_SEL_M  0x6U         // Level 2 Mux Select
#define CLB_OUTPUT_COND_CTRL_4_LEVEL_3_SEL_S  3U
#define CLB_OUTPUT_COND_CTRL_4_LEVEL_3_SEL_M  0x18U        // Level 3 Mux Select
#define CLB_OUTPUT_COND_CTRL_4_SEL_GATING_CTRL_S  5U
#define CLB_OUTPUT_COND_CTRL_4_SEL_GATING_CTRL_M  0xE0U        // Gating control mux select
#define CLB_OUTPUT_COND_CTRL_4_SEL_RELEASE_CTRL_S  8U
#define CLB_OUTPUT_COND_CTRL_4_SEL_RELEASE_CTRL_M  0x700U       // Releast control mux select
#define CLB_OUTPUT_COND_CTRL_4_HW_GATING_CTRL_SEL  0x800U       // Select HW for gating control
#define CLB_OUTPUT_COND_CTRL_4_HW_RLS_CTRL_SEL  0x1000U      // Select HW for release control
#define CLB_OUTPUT_COND_CTRL_4_SEL_RAW_IN  0x2000U      // Select Input for
#define CLB_OUTPUT_COND_CTRL_4_ASYNC_COND_EN  0x4000U      // Enable for conditioning

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_COND_CTRL_5 register
//
//*****************************************************************************
#define CLB_OUTPUT_COND_CTRL_5_LEVEL_1_SEL  0x1U         // Level 1 Mux Select
#define CLB_OUTPUT_COND_CTRL_5_LEVEL_2_SEL_S  1U
#define CLB_OUTPUT_COND_CTRL_5_LEVEL_2_SEL_M  0x6U         // Level 2 Mux Select
#define CLB_OUTPUT_COND_CTRL_5_LEVEL_3_SEL_S  3U
#define CLB_OUTPUT_COND_CTRL_5_LEVEL_3_SEL_M  0x18U        // Level 3 Mux Select
#define CLB_OUTPUT_COND_CTRL_5_SEL_GATING_CTRL_S  5U
#define CLB_OUTPUT_COND_CTRL_5_SEL_GATING_CTRL_M  0xE0U        // Gating control mux select
#define CLB_OUTPUT_COND_CTRL_5_SEL_RELEASE_CTRL_S  8U
#define CLB_OUTPUT_COND_CTRL_5_SEL_RELEASE_CTRL_M  0x700U       // Releast control mux select
#define CLB_OUTPUT_COND_CTRL_5_HW_GATING_CTRL_SEL  0x800U       // Select HW for gating control
#define CLB_OUTPUT_COND_CTRL_5_HW_RLS_CTRL_SEL  0x1000U      // Select HW for release control
#define CLB_OUTPUT_COND_CTRL_5_SEL_RAW_IN  0x2000U      // Select Input for
#define CLB_OUTPUT_COND_CTRL_5_ASYNC_COND_EN  0x4000U      // Enable for conditioning

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_COND_CTRL_6 register
//
//*****************************************************************************
#define CLB_OUTPUT_COND_CTRL_6_LEVEL_1_SEL  0x1U         // Level 1 Mux Select
#define CLB_OUTPUT_COND_CTRL_6_LEVEL_2_SEL_S  1U
#define CLB_OUTPUT_COND_CTRL_6_LEVEL_2_SEL_M  0x6U         // Level 2 Mux Select
#define CLB_OUTPUT_COND_CTRL_6_LEVEL_3_SEL_S  3U
#define CLB_OUTPUT_COND_CTRL_6_LEVEL_3_SEL_M  0x18U        // Level 3 Mux Select
#define CLB_OUTPUT_COND_CTRL_6_SEL_GATING_CTRL_S  5U
#define CLB_OUTPUT_COND_CTRL_6_SEL_GATING_CTRL_M  0xE0U        // Gating control mux select
#define CLB_OUTPUT_COND_CTRL_6_SEL_RELEASE_CTRL_S  8U
#define CLB_OUTPUT_COND_CTRL_6_SEL_RELEASE_CTRL_M  0x700U       // Releast control mux select
#define CLB_OUTPUT_COND_CTRL_6_HW_GATING_CTRL_SEL  0x800U       // Select HW for gating control
#define CLB_OUTPUT_COND_CTRL_6_HW_RLS_CTRL_SEL  0x1000U      // Select HW for release control
#define CLB_OUTPUT_COND_CTRL_6_SEL_RAW_IN  0x2000U      // Select Input for
#define CLB_OUTPUT_COND_CTRL_6_ASYNC_COND_EN  0x4000U      // Enable for conditioning

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_OUTPUT_COND_CTRL_7 register
//
//*****************************************************************************
#define CLB_OUTPUT_COND_CTRL_7_LEVEL_1_SEL  0x1U         // Level 1 Mux Select
#define CLB_OUTPUT_COND_CTRL_7_LEVEL_2_SEL_S  1U
#define CLB_OUTPUT_COND_CTRL_7_LEVEL_2_SEL_M  0x6U         // Level 2 Mux Select
#define CLB_OUTPUT_COND_CTRL_7_LEVEL_3_SEL_S  3U
#define CLB_OUTPUT_COND_CTRL_7_LEVEL_3_SEL_M  0x18U        // Level 3 Mux Select
#define CLB_OUTPUT_COND_CTRL_7_SEL_GATING_CTRL_S  5U
#define CLB_OUTPUT_COND_CTRL_7_SEL_GATING_CTRL_M  0xE0U        // Gating control mux select
#define CLB_OUTPUT_COND_CTRL_7_SEL_RELEASE_CTRL_S  8U
#define CLB_OUTPUT_COND_CTRL_7_SEL_RELEASE_CTRL_M  0x700U       // Releast control mux select
#define CLB_OUTPUT_COND_CTRL_7_HW_GATING_CTRL_SEL  0x800U       // Select HW for gating control
#define CLB_OUTPUT_COND_CTRL_7_HW_RLS_CTRL_SEL  0x1000U      // Select HW for release control
#define CLB_OUTPUT_COND_CTRL_7_SEL_RAW_IN  0x2000U      // Select Input for
#define CLB_OUTPUT_COND_CTRL_7_ASYNC_COND_EN  0x4000U      // Enable for conditioning

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_MISC_ACCESS_CTRL register
//
//*****************************************************************************
#define CLB_MISC_ACCESS_CTRL_SPIEN  0x1U         // Enable CLB SPI Buffer feature
#define CLB_MISC_ACCESS_CTRL_BLKEN  0x2U         // Block Register write

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_SPI_DATA_CTRL_HI register
//
//*****************************************************************************
#define CLB_SPI_DATA_CTRL_HI_STRB_S  0U
#define CLB_SPI_DATA_CTRL_HI_STRB_M  0x1FU        // Select value for strobe
#define CLB_SPI_DATA_CTRL_HI_SHIFT_S  8U
#define CLB_SPI_DATA_CTRL_HI_SHIFT_M  0x1F00U      // Shift value select

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LOAD_EN register
//
//*****************************************************************************
#define CLB_LOAD_EN_LOAD_EN       0x1U         // Load Enable
#define CLB_LOAD_EN_GLOBAL_EN     0x2U         // Global Enable
#define CLB_LOAD_EN_STOP          0x4U         // Debug stop control
#define CLB_LOAD_EN_NMI_EN        0x8U         // NMI output enable
#define CLB_LOAD_EN_PIPELINE_EN   0x10U        // Enable input pipelining

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LOAD_ADDR register
//
//*****************************************************************************
#define CLB_LOAD_ADDR_ADDR_S      0U
#define CLB_LOAD_ADDR_ADDR_M      0x3FU        // Indirect Address

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_INPUT_FILTER register
//
//*****************************************************************************
#define CLB_INPUT_FILTER_FIN0_S   0U
#define CLB_INPUT_FILTER_FIN0_M   0x3U         // Input filter control 0
#define CLB_INPUT_FILTER_FIN1_S   2U
#define CLB_INPUT_FILTER_FIN1_M   0xCU         // Input filter control 1
#define CLB_INPUT_FILTER_FIN2_S   4U
#define CLB_INPUT_FILTER_FIN2_M   0x30U        // Input filter control 2
#define CLB_INPUT_FILTER_FIN3_S   6U
#define CLB_INPUT_FILTER_FIN3_M   0xC0U        // Input filter control 3
#define CLB_INPUT_FILTER_FIN4_S   8U
#define CLB_INPUT_FILTER_FIN4_M   0x300U       // Input filter control 4
#define CLB_INPUT_FILTER_FIN5_S   10U
#define CLB_INPUT_FILTER_FIN5_M   0xC00U       // Input filter control 5
#define CLB_INPUT_FILTER_FIN6_S   12U
#define CLB_INPUT_FILTER_FIN6_M   0x3000U      // Input filter control 6
#define CLB_INPUT_FILTER_FIN7_S   14U
#define CLB_INPUT_FILTER_FIN7_M   0xC000U      // Input filter control 7
#define CLB_INPUT_FILTER_SYNC0    0x10000U     // Synchronizer control 0
#define CLB_INPUT_FILTER_SYNC1    0x20000U     // Synchronizer control 1
#define CLB_INPUT_FILTER_SYNC2    0x40000U     // Synchronizer control 2
#define CLB_INPUT_FILTER_SYNC3    0x80000U     // Synchronizer control 3
#define CLB_INPUT_FILTER_SYNC4    0x100000U    // Synchronizer control 4
#define CLB_INPUT_FILTER_SYNC5    0x200000U    // Synchronizer control 5
#define CLB_INPUT_FILTER_SYNC6    0x400000U    // Synchronizer control 6
#define CLB_INPUT_FILTER_SYNC7    0x800000U    // Synchronizer control 7
#define CLB_INPUT_FILTER_PIPE0    0x1000000U   // Enable pipeline 0
#define CLB_INPUT_FILTER_PIPE1    0x2000000U   // Enable pipeline 1
#define CLB_INPUT_FILTER_PIPE2    0x4000000U   // Enable pipeline 2
#define CLB_INPUT_FILTER_PIPE3    0x8000000U   // Enable pipeline 3
#define CLB_INPUT_FILTER_PIPE4    0x10000000U  // Enable pipeline 4
#define CLB_INPUT_FILTER_PIPE5    0x20000000U  // Enable pipeline 5
#define CLB_INPUT_FILTER_PIPE6    0x40000000U  // Enable pipeline 6
#define CLB_INPUT_FILTER_PIPE7    0x80000000U  // Enable pipeline 7

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_IN_MUX_SEL_0 register
//
//*****************************************************************************
#define CLB_IN_MUX_SEL_0_SEL_GP_IN_0  0x1U         // Select GP register 0
#define CLB_IN_MUX_SEL_0_SEL_GP_IN_1  0x2U         // Select GP register 1
#define CLB_IN_MUX_SEL_0_SEL_GP_IN_2  0x4U         // Select GP register 2
#define CLB_IN_MUX_SEL_0_SEL_GP_IN_3  0x8U         // Select GP register 3
#define CLB_IN_MUX_SEL_0_SEL_GP_IN_4  0x10U        // Select GP register 4
#define CLB_IN_MUX_SEL_0_SEL_GP_IN_5  0x20U        // Select GP register 5
#define CLB_IN_MUX_SEL_0_SEL_GP_IN_6  0x40U        // Select GP register 6
#define CLB_IN_MUX_SEL_0_SEL_GP_IN_7  0x80U        // Select GP register 7
#define CLB_IN_MUX_SEL_0_SW_RLS_CTRL_0  0x10000U     // Software release control 0
#define CLB_IN_MUX_SEL_0_SW_RLS_CTRL_1  0x20000U     // Software release control 1
#define CLB_IN_MUX_SEL_0_SW_RLS_CTRL_2  0x40000U     // Software release control 2
#define CLB_IN_MUX_SEL_0_SW_RLS_CTRL_3  0x80000U     // Software release control 3
#define CLB_IN_MUX_SEL_0_SW_RLS_CTRL_4  0x100000U    // Software release control 4
#define CLB_IN_MUX_SEL_0_SW_RLS_CTRL_5  0x200000U    // Software release control 5
#define CLB_IN_MUX_SEL_0_SW_RLS_CTRL_6  0x400000U    // Software release control 6
#define CLB_IN_MUX_SEL_0_SW_RLS_CTRL_7  0x800000U    // Software release control 7
#define CLB_IN_MUX_SEL_0_SW_GATING_CTRL_0  0x1000000U   // Software gating control 0
#define CLB_IN_MUX_SEL_0_SW_GATING_CTRL_1  0x2000000U   // Software gating control 1
#define CLB_IN_MUX_SEL_0_SW_GATING_CTRL_2  0x4000000U   // Software gating control 2
#define CLB_IN_MUX_SEL_0_SW_GATING_CTRL_3  0x8000000U   // Software gating control 3
#define CLB_IN_MUX_SEL_0_SW_GATING_CTRL_4  0x10000000U  // Software gating control 4
#define CLB_IN_MUX_SEL_0_SW_GATING_CTRL_5  0x20000000U  // Software gating control 5
#define CLB_IN_MUX_SEL_0_SW_GATING_CTRL_6  0x40000000U  // Software gating control 6
#define CLB_IN_MUX_SEL_0_SW_GATING_CTRL_7  0x80000000U  // Software gating control 7

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LCL_MUX_SEL_1 register
//
//*****************************************************************************
#define CLB_LCL_MUX_SEL_1_LCL_MUX_SEL_IN_0_S  0U
#define CLB_LCL_MUX_SEL_1_LCL_MUX_SEL_IN_0_M  0x1FU        // Local Mux select 0
#define CLB_LCL_MUX_SEL_1_LCL_MUX_SEL_IN_1_S  5U
#define CLB_LCL_MUX_SEL_1_LCL_MUX_SEL_IN_1_M  0x3E0U       // Local Mux select 1
#define CLB_LCL_MUX_SEL_1_LCL_MUX_SEL_IN_2_S  10U
#define CLB_LCL_MUX_SEL_1_LCL_MUX_SEL_IN_2_M  0x7C00U      // Local Mux select 2
#define CLB_LCL_MUX_SEL_1_LCL_MUX_SEL_IN_3_S  15U
#define CLB_LCL_MUX_SEL_1_LCL_MUX_SEL_IN_3_M  0xF8000U     // Local Mux select 3
#define CLB_LCL_MUX_SEL_1_MISC_INPUT_SEL_0  0x10000000U  // Select MISC_INPUT
#define CLB_LCL_MUX_SEL_1_MISC_INPUT_SEL_1  0x20000000U  // Select MISC_INPUT
#define CLB_LCL_MUX_SEL_1_MISC_INPUT_SEL_2  0x40000000U  // Select MISC_INPUT
#define CLB_LCL_MUX_SEL_1_MISC_INPUT_SEL_3  0x80000000U  // Select MISC_INPUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LCL_MUX_SEL_2 register
//
//*****************************************************************************
#define CLB_LCL_MUX_SEL_2_LCL_MUX_SEL_IN_4_S  0U
#define CLB_LCL_MUX_SEL_2_LCL_MUX_SEL_IN_4_M  0x1FU        // Local Mux select 4
#define CLB_LCL_MUX_SEL_2_LCL_MUX_SEL_IN_5_S  5U
#define CLB_LCL_MUX_SEL_2_LCL_MUX_SEL_IN_5_M  0x3E0U       // Local Mux select 5
#define CLB_LCL_MUX_SEL_2_LCL_MUX_SEL_IN_6_S  10U
#define CLB_LCL_MUX_SEL_2_LCL_MUX_SEL_IN_6_M  0x7C00U      // Local Mux select 6
#define CLB_LCL_MUX_SEL_2_LCL_MUX_SEL_IN_7_S  15U
#define CLB_LCL_MUX_SEL_2_LCL_MUX_SEL_IN_7_M  0xF8000U     // Local Mux select 7
#define CLB_LCL_MUX_SEL_2_MISC_INPUT_SEL_4  0x10000000U  // Select MISC_INPUT
#define CLB_LCL_MUX_SEL_2_MISC_INPUT_SEL_5  0x20000000U  // Select MISC_INPUT
#define CLB_LCL_MUX_SEL_2_MISC_INPUT_SEL_6  0x40000000U  // Select MISC_INPUT
#define CLB_LCL_MUX_SEL_2_MISC_INPUT_SEL_7  0x80000000U  // Select MISC_INPUT

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_BUF_PTR register
//
//*****************************************************************************
#define CLB_BUF_PTR_PULL_S        0U
#define CLB_BUF_PTR_PULL_M        0xFFU        // Data pointer for pull
#define CLB_BUF_PTR_PUSH_S        16U
#define CLB_BUF_PTR_PUSH_M        0xFF0000U    // Data pointer for pull

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_GP_REG register
//
//*****************************************************************************
#define CLB_GP_REG_REG_S          0U
#define CLB_GP_REG_REG_M          0xFFU        // General Purpose bit register

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_GLBL_MUX_SEL_1 register
//
//*****************************************************************************
#define CLB_GLBL_MUX_SEL_1_GLBL_MUX_SEL_IN_0_S  0U
#define CLB_GLBL_MUX_SEL_1_GLBL_MUX_SEL_IN_0_M  0x7FU        // Global Mux select 0
#define CLB_GLBL_MUX_SEL_1_GLBL_MUX_SEL_IN_1_S  7U
#define CLB_GLBL_MUX_SEL_1_GLBL_MUX_SEL_IN_1_M  0x3F80U      // Global Mux select 1
#define CLB_GLBL_MUX_SEL_1_GLBL_MUX_SEL_IN_2_S  14U
#define CLB_GLBL_MUX_SEL_1_GLBL_MUX_SEL_IN_2_M  0x1FC000U    // Global Mux select 2
#define CLB_GLBL_MUX_SEL_1_GLBL_MUX_SEL_IN_3_S  21U
#define CLB_GLBL_MUX_SEL_1_GLBL_MUX_SEL_IN_3_M  0xFE00000U   // Global Mux select 3

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_GLBL_MUX_SEL_2 register
//
//*****************************************************************************
#define CLB_GLBL_MUX_SEL_2_GLBL_MUX_SEL_IN_4_S  0U
#define CLB_GLBL_MUX_SEL_2_GLBL_MUX_SEL_IN_4_M  0x7FU        // Global Mux select 4
#define CLB_GLBL_MUX_SEL_2_GLBL_MUX_SEL_IN_5_S  7U
#define CLB_GLBL_MUX_SEL_2_GLBL_MUX_SEL_IN_5_M  0x3F80U      // Global Mux select 5
#define CLB_GLBL_MUX_SEL_2_GLBL_MUX_SEL_IN_6_S  14U
#define CLB_GLBL_MUX_SEL_2_GLBL_MUX_SEL_IN_6_M  0x1FC000U    // Global Mux select 6
#define CLB_GLBL_MUX_SEL_2_GLBL_MUX_SEL_IN_7_S  21U
#define CLB_GLBL_MUX_SEL_2_GLBL_MUX_SEL_IN_7_M  0xFE00000U   // Global Mux select 7

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_PRESCALE_CTRL register
//
//*****************************************************************************
#define CLB_PRESCALE_CTRL_CLKEN   0x1U         // Enable the prescale clock
                                               // generator
#define CLB_PRESCALE_CTRL_STRB    0x2U         // Enable the Strobe mode of
                                               // operation
#define CLB_PRESCALE_CTRL_TAP_S   2U
#define CLB_PRESCALE_CTRL_TAP_M   0x3CU        // TAP Select value
#define CLB_PRESCALE_CTRL_PRESCALE_S  16U
#define CLB_PRESCALE_CTRL_PRESCALE_M  0xFFFF0000U  // Value of prescale register

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_INTR_TAG_REG register
//
//*****************************************************************************
#define CLB_INTR_TAG_REG_TAG_S    0U
#define CLB_INTR_TAG_REG_TAG_M    0x3FU        // Interrupt tag

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_LOCK register
//
//*****************************************************************************
#define CLB_LOCK_LOCK             0x1U         // LOCK enable
#define CLB_LOCK_KEY_S            16U
#define CLB_LOCK_KEY_M            0xFFFF0000U  // Key for enabling write

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_HLC_INSTR_READ_PTR register
//
//*****************************************************************************
#define CLB_HLC_INSTR_READ_PTR_READ_PTR_S  0U
#define CLB_HLC_INSTR_READ_PTR_READ_PTR_M  0x1FU        // HLC instruction read pointer

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_HLC_INSTR_VALUE register
//
//*****************************************************************************
#define CLB_HLC_INSTR_VALUE_INSTR_S  0U
#define CLB_HLC_INSTR_VALUE_INSTR_M  0xFFFU       // HLC instruction value

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_DBG_OUT_2 register
//
//*****************************************************************************
#define CLB_DBG_OUT_2_OUT_S       0U
#define CLB_DBG_OUT_2_OUT_M       0xFFU        // Outputs of CLB Async block
#define CLB_DBG_OUT_2_IN_S        8U
#define CLB_DBG_OUT_2_IN_M        0xFF00U      // CLB CELL Inputs

//*****************************************************************************
//
// The following are defines for the bit fields in the CLB_DBG_OUT register
//
//*****************************************************************************
#define CLB_DBG_OUT_COUNT0_MATCH2  0x2U         // COUNT_MATCH2 UNIT 0
#define CLB_DBG_OUT_COUNT0_ZERO   0x4U         // COUNT_ZERO UNIT 0
#define CLB_DBG_OUT_COUNT0_MATCH1  0x8U         // COUNT_MATCH1 UNIT 0
#define CLB_DBG_OUT_FSM0_S0       0x10U        // FSM_S0 UNIT 0
#define CLB_DBG_OUT_FSM0_S1       0x20U        // FSM_S1 UNIT 0
#define CLB_DBG_OUT_FSM0_LUTOUT   0x40U        // FSM_LUT_OUT UNIT 0
#define CLB_DBG_OUT_LUT40_OUT     0x80U        // LUT4_OUT UNIT 0
#define CLB_DBG_OUT_COUNT1_MATCH2  0x200U       // COUNT_MATCH2 UNIT 1
#define CLB_DBG_OUT_COUNT1_ZERO   0x400U       // COUNT_ZERO UNIT 1
#define CLB_DBG_OUT_COUNT1_MATCH1  0x800U       // COUNT_MATCH1 UNIT 1
#define CLB_DBG_OUT_FSM1_S0       0x1000U      // FSM_S0 UNIT 1
#define CLB_DBG_OUT_FSM1_S1       0x2000U      // FSM_S1 UNIT 1
#define CLB_DBG_OUT_FSM1_LUTOUT   0x4000U      // FSM_LUT_OUT UNIT 1
#define CLB_DBG_OUT_LUT41_OUT     0x8000U      // LUT4_OUT UNIT 1
#define CLB_DBG_OUT_COUNT2_MATCH2  0x20000U     // COUNT_MATCH2 UNIT 2
#define CLB_DBG_OUT_COUNT2_ZERO   0x40000U     // COUNT_ZERO UNIT 2
#define CLB_DBG_OUT_COUNT2_MATCH1  0x80000U     // COUNT_MATCH1 UNIT 2
#define CLB_DBG_OUT_FSM2_S0       0x100000U    // FSM_S0 UNIT 2
#define CLB_DBG_OUT_FSM2_S1       0x200000U    // FSM_S1 UNIT 2
#define CLB_DBG_OUT_FSM2_LUTOUT   0x400000U    // FSM_LUT_OUT UNIT 2
#define CLB_DBG_OUT_LUT42_OUT     0x800000U    // LUT4_OUT UNIT 2
#define CLB_DBG_OUT_OUT0          0x1000000U   // CELL Output 0
#define CLB_DBG_OUT_OUT1          0x2000000U   // CELL Output 1
#define CLB_DBG_OUT_OUT2          0x4000000U   // CELL Output 2
#define CLB_DBG_OUT_OUT3          0x8000000U   // CELL Output 3
#define CLB_DBG_OUT_OUT4          0x10000000U  // CELL Output 4
#define CLB_DBG_OUT_OUT5          0x20000000U  // CELL Output 5
#define CLB_DBG_OUT_OUT6          0x40000000U  // CELL Output 6
#define CLB_DBG_OUT_OUT7          0x80000000U  // CELL Output 7
#endif

//###########################################################################
//
// FILE:    hw_clbxbar.h
//
// TITLE:   Definitions for the XBAR registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_CLBXBAR_H
#define HW_CLBXBAR_H

//*****************************************************************************
//
// The following are defines for the XBAR register offsets
//
//*****************************************************************************
#define XBAR_O_AUXSIG0MUX0TO15CFG  0x0U         // CLB XBAR Mux Configuration
                                               // for Output-0
#define XBAR_O_AUXSIG0MUX16TO31CFG  0x2U         // CLB XBAR Mux Configuration
                                               // for Output-0
#define XBAR_O_AUXSIG1MUX0TO15CFG  0x4U         // CLB XBAR Mux Configuration
                                               // for Output-1
#define XBAR_O_AUXSIG1MUX16TO31CFG  0x6U         // CLB XBAR Mux Configuration
                                               // for Output-1
#define XBAR_O_AUXSIG2MUX0TO15CFG  0x8U         // CLB XBAR Mux Configuration
                                               // for Output-2
#define XBAR_O_AUXSIG2MUX16TO31CFG  0xAU         // CLB XBAR Mux Configuration
                                               // for Output-2
#define XBAR_O_AUXSIG3MUX0TO15CFG  0xCU         // CLB XBAR Mux Configuration
                                               // for Output-3
#define XBAR_O_AUXSIG3MUX16TO31CFG  0xEU         // CLB XBAR Mux Configuration
                                               // for Output-3
#define XBAR_O_AUXSIG4MUX0TO15CFG  0x10U        // CLB XBAR Mux Configuration
                                               // for Output-4
#define XBAR_O_AUXSIG4MUX16TO31CFG  0x12U        // CLB XBAR Mux Configuration
                                               // for Output-4
#define XBAR_O_AUXSIG5MUX0TO15CFG  0x14U        // CLB XBAR Mux Configuration
                                               // for Output-5
#define XBAR_O_AUXSIG5MUX16TO31CFG  0x16U        // CLB XBAR Mux Configuration
                                               // for Output-5
#define XBAR_O_AUXSIG6MUX0TO15CFG  0x18U        // CLB XBAR Mux Configuration
                                               // for Output-6
#define XBAR_O_AUXSIG6MUX16TO31CFG  0x1AU        // CLB XBAR Mux Configuration
                                               // for Output-6
#define XBAR_O_AUXSIG7MUX0TO15CFG  0x1CU        // CLB XBAR Mux Configuration
                                               // for Output-7
#define XBAR_O_AUXSIG7MUX16TO31CFG  0x1EU        // CLB XBAR Mux Configuration
                                               // for Output-7
#define XBAR_O_AUXSIG0MUXENABLE   0x20U        // CLB XBAR Mux Enable Register
                                               // for Output-0
#define XBAR_O_AUXSIG1MUXENABLE   0x22U        // CLB XBAR Mux Enable Register
                                               // for Output-1
#define XBAR_O_AUXSIG2MUXENABLE   0x24U        // CLB XBAR Mux Enable Register
                                               // for Output-2
#define XBAR_O_AUXSIG3MUXENABLE   0x26U        // CLB XBAR Mux Enable Register
                                               // for Output-3
#define XBAR_O_AUXSIG4MUXENABLE   0x28U        // CLB XBAR Mux Enable Register
                                               // for Output-4
#define XBAR_O_AUXSIG5MUXENABLE   0x2AU        // CLB XBAR Mux Enable Register
                                               // for Output-5
#define XBAR_O_AUXSIG6MUXENABLE   0x2CU        // CLB XBAR Mux Enable Register
                                               // for Output-6
#define XBAR_O_AUXSIG7MUXENABLE   0x2EU        // CLB XBAR Mux Enable Register
                                               // for Output-7
#define XBAR_O_AUXSIGOUTINV       0x38U        // CLB XBAR Output Inversion
                                               // Register
#define XBAR_O_AUXSIGLOCK         0x3EU        // ClbXbar Configuration Lock
                                               // register

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG0MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG0MUX0TO15CFG_MUX0_S  0U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX0_M  0x3U         // MUX0 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX1_S  2U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX1_M  0xCU         // MUX1 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX2_S  4U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX2_M  0x30U        // MUX2 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX3_S  6U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX3_M  0xC0U        // MUX3 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX4_S  8U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX4_M  0x300U       // MUX4 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX5_S  10U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX5_M  0xC00U       // MUX5 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX6_S  12U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX6_M  0x3000U      // MUX6 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX7_S  14U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX7_M  0xC000U      // MUX7 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX8_S  16U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX8_M  0x30000U     // MUX8 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX9_S  18U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX9_M  0xC0000U     // MUX9 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX10_S  20U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX10_M  0x300000U    // MUX10 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX11_S  22U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX11_M  0xC00000U    // MUX11 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX12_S  24U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX12_M  0x3000000U   // MUX12 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX13_S  26U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX13_M  0xC000000U   // MUX13 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX14_S  28U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX14_M  0x30000000U  // MUX14 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX0TO15CFG_MUX15_S  30U
#define XBAR_AUXSIG0MUX0TO15CFG_MUX15_M  0xC0000000U  // MUX15 Configuration for
                                               // AUXSIG0 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG0MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG0MUX16TO31CFG_MUX16_S  0U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX16_M  0x3U         // MUX16 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX17_S  2U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX17_M  0xCU         // MUX17 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX18_S  4U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX18_M  0x30U        // MUX18 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX19_S  6U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX19_M  0xC0U        // MUX19 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX20_S  8U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX20_M  0x300U       // MUX20 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX21_S  10U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX21_M  0xC00U       // MUX21 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX22_S  12U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX22_M  0x3000U      // MUX22 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX23_S  14U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX23_M  0xC000U      // MUX23 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX24_S  16U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX24_M  0x30000U     // MUX24 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX25_S  18U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX25_M  0xC0000U     // MUX25 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX26_S  20U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX26_M  0x300000U    // MUX26 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX27_S  22U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX27_M  0xC00000U    // MUX27 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX28_S  24U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX28_M  0x3000000U   // MUX28 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX29_S  26U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX29_M  0xC000000U   // MUX29 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX30_S  28U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX30_M  0x30000000U  // MUX30 Configuration for
                                               // AUXSIG0 of CLB-XBAR
#define XBAR_AUXSIG0MUX16TO31CFG_MUX31_S  30U
#define XBAR_AUXSIG0MUX16TO31CFG_MUX31_M  0xC0000000U  // MUX31 Configuration for
                                               // AUXSIG0 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG1MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG1MUX0TO15CFG_MUX0_S  0U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX0_M  0x3U         // MUX0 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX1_S  2U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX1_M  0xCU         // MUX1 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX2_S  4U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX2_M  0x30U        // MUX2 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX3_S  6U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX3_M  0xC0U        // MUX3 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX4_S  8U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX4_M  0x300U       // MUX4 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX5_S  10U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX5_M  0xC00U       // MUX5 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX6_S  12U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX6_M  0x3000U      // MUX6 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX7_S  14U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX7_M  0xC000U      // MUX7 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX8_S  16U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX8_M  0x30000U     // MUX8 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX9_S  18U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX9_M  0xC0000U     // MUX9 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX10_S  20U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX10_M  0x300000U    // MUX10 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX11_S  22U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX11_M  0xC00000U    // MUX11 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX12_S  24U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX12_M  0x3000000U   // MUX12 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX13_S  26U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX13_M  0xC000000U   // MUX13 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX14_S  28U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX14_M  0x30000000U  // MUX14 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX0TO15CFG_MUX15_S  30U
#define XBAR_AUXSIG1MUX0TO15CFG_MUX15_M  0xC0000000U  // MUX15 Configuration for
                                               // AUXSIG1 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG1MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG1MUX16TO31CFG_MUX16_S  0U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX16_M  0x3U         // MUX16 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX17_S  2U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX17_M  0xCU         // MUX17 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX18_S  4U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX18_M  0x30U        // MUX18 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX19_S  6U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX19_M  0xC0U        // MUX19 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX20_S  8U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX20_M  0x300U       // MUX20 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX21_S  10U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX21_M  0xC00U       // MUX21 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX22_S  12U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX22_M  0x3000U      // MUX22 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX23_S  14U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX23_M  0xC000U      // MUX23 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX24_S  16U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX24_M  0x30000U     // MUX24 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX25_S  18U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX25_M  0xC0000U     // MUX25 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX26_S  20U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX26_M  0x300000U    // MUX26 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX27_S  22U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX27_M  0xC00000U    // MUX27 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX28_S  24U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX28_M  0x3000000U   // MUX28 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX29_S  26U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX29_M  0xC000000U   // MUX29 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX30_S  28U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX30_M  0x30000000U  // MUX30 Configuration for
                                               // AUXSIG1 of CLB-XBAR
#define XBAR_AUXSIG1MUX16TO31CFG_MUX31_S  30U
#define XBAR_AUXSIG1MUX16TO31CFG_MUX31_M  0xC0000000U  // MUX31 Configuration for
                                               // AUXSIG1 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG2MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG2MUX0TO15CFG_MUX0_S  0U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX0_M  0x3U         // MUX0 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX1_S  2U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX1_M  0xCU         // MUX1 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX2_S  4U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX2_M  0x30U        // MUX2 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX3_S  6U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX3_M  0xC0U        // MUX3 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX4_S  8U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX4_M  0x300U       // MUX4 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX5_S  10U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX5_M  0xC00U       // MUX5 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX6_S  12U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX6_M  0x3000U      // MUX6 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX7_S  14U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX7_M  0xC000U      // MUX7 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX8_S  16U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX8_M  0x30000U     // MUX8 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX9_S  18U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX9_M  0xC0000U     // MUX9 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX10_S  20U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX10_M  0x300000U    // MUX10 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX11_S  22U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX11_M  0xC00000U    // MUX11 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX12_S  24U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX12_M  0x3000000U   // MUX12 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX13_S  26U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX13_M  0xC000000U   // MUX13 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX14_S  28U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX14_M  0x30000000U  // MUX14 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX0TO15CFG_MUX15_S  30U
#define XBAR_AUXSIG2MUX0TO15CFG_MUX15_M  0xC0000000U  // MUX15 Configuration for
                                               // AUXSIG2 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG2MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG2MUX16TO31CFG_MUX16_S  0U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX16_M  0x3U         // MUX16 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX17_S  2U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX17_M  0xCU         // MUX17 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX18_S  4U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX18_M  0x30U        // MUX18 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX19_S  6U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX19_M  0xC0U        // MUX19 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX20_S  8U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX20_M  0x300U       // MUX20 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX21_S  10U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX21_M  0xC00U       // MUX21 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX22_S  12U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX22_M  0x3000U      // MUX22 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX23_S  14U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX23_M  0xC000U      // MUX23 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX24_S  16U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX24_M  0x30000U     // MUX24 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX25_S  18U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX25_M  0xC0000U     // MUX25 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX26_S  20U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX26_M  0x300000U    // MUX26 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX27_S  22U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX27_M  0xC00000U    // MUX27 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX28_S  24U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX28_M  0x3000000U   // MUX28 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX29_S  26U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX29_M  0xC000000U   // MUX29 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX30_S  28U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX30_M  0x30000000U  // MUX30 Configuration for
                                               // AUXSIG2 of CLB-XBAR
#define XBAR_AUXSIG2MUX16TO31CFG_MUX31_S  30U
#define XBAR_AUXSIG2MUX16TO31CFG_MUX31_M  0xC0000000U  // MUX31 Configuration for
                                               // AUXSIG2 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG3MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG3MUX0TO15CFG_MUX0_S  0U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX0_M  0x3U         // MUX0 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX1_S  2U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX1_M  0xCU         // MUX1 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX2_S  4U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX2_M  0x30U        // MUX2 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX3_S  6U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX3_M  0xC0U        // MUX3 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX4_S  8U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX4_M  0x300U       // MUX4 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX5_S  10U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX5_M  0xC00U       // MUX5 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX6_S  12U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX6_M  0x3000U      // MUX6 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX7_S  14U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX7_M  0xC000U      // MUX7 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX8_S  16U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX8_M  0x30000U     // MUX8 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX9_S  18U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX9_M  0xC0000U     // MUX9 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX10_S  20U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX10_M  0x300000U    // MUX10 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX11_S  22U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX11_M  0xC00000U    // MUX11 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX12_S  24U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX12_M  0x3000000U   // MUX12 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX13_S  26U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX13_M  0xC000000U   // MUX13 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX14_S  28U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX14_M  0x30000000U  // MUX14 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX0TO15CFG_MUX15_S  30U
#define XBAR_AUXSIG3MUX0TO15CFG_MUX15_M  0xC0000000U  // MUX15 Configuration for
                                               // AUXSIG3 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG3MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG3MUX16TO31CFG_MUX16_S  0U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX16_M  0x3U         // MUX16 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX17_S  2U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX17_M  0xCU         // MUX17 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX18_S  4U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX18_M  0x30U        // MUX18 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX19_S  6U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX19_M  0xC0U        // MUX19 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX20_S  8U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX20_M  0x300U       // MUX20 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX21_S  10U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX21_M  0xC00U       // MUX21 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX22_S  12U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX22_M  0x3000U      // MUX22 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX23_S  14U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX23_M  0xC000U      // MUX23 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX24_S  16U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX24_M  0x30000U     // MUX24 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX25_S  18U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX25_M  0xC0000U     // MUX25 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX26_S  20U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX26_M  0x300000U    // MUX26 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX27_S  22U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX27_M  0xC00000U    // MUX27 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX28_S  24U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX28_M  0x3000000U   // MUX28 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX29_S  26U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX29_M  0xC000000U   // MUX29 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX30_S  28U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX30_M  0x30000000U  // MUX30 Configuration for
                                               // AUXSIG3 of CLB-XBAR
#define XBAR_AUXSIG3MUX16TO31CFG_MUX31_S  30U
#define XBAR_AUXSIG3MUX16TO31CFG_MUX31_M  0xC0000000U  // MUX31 Configuration for
                                               // AUXSIG3 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG4MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG4MUX0TO15CFG_MUX0_S  0U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX0_M  0x3U         // MUX0 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX1_S  2U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX1_M  0xCU         // MUX1 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX2_S  4U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX2_M  0x30U        // MUX2 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX3_S  6U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX3_M  0xC0U        // MUX3 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX4_S  8U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX4_M  0x300U       // MUX4 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX5_S  10U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX5_M  0xC00U       // MUX5 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX6_S  12U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX6_M  0x3000U      // MUX6 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX7_S  14U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX7_M  0xC000U      // MUX7 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX8_S  16U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX8_M  0x30000U     // MUX8 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX9_S  18U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX9_M  0xC0000U     // MUX9 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX10_S  20U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX10_M  0x300000U    // MUX10 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX11_S  22U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX11_M  0xC00000U    // MUX11 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX12_S  24U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX12_M  0x3000000U   // MUX12 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX13_S  26U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX13_M  0xC000000U   // MUX13 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX14_S  28U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX14_M  0x30000000U  // MUX14 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX0TO15CFG_MUX15_S  30U
#define XBAR_AUXSIG4MUX0TO15CFG_MUX15_M  0xC0000000U  // MUX15 Configuration for
                                               // AUXSIG4 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG4MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG4MUX16TO31CFG_MUX16_S  0U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX16_M  0x3U         // MUX16 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX17_S  2U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX17_M  0xCU         // MUX17 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX18_S  4U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX18_M  0x30U        // MUX18 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX19_S  6U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX19_M  0xC0U        // MUX19 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX20_S  8U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX20_M  0x300U       // MUX20 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX21_S  10U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX21_M  0xC00U       // MUX21 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX22_S  12U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX22_M  0x3000U      // MUX22 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX23_S  14U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX23_M  0xC000U      // MUX23 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX24_S  16U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX24_M  0x30000U     // MUX24 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX25_S  18U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX25_M  0xC0000U     // MUX25 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX26_S  20U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX26_M  0x300000U    // MUX26 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX27_S  22U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX27_M  0xC00000U    // MUX27 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX28_S  24U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX28_M  0x3000000U   // MUX28 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX29_S  26U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX29_M  0xC000000U   // MUX29 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX30_S  28U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX30_M  0x30000000U  // MUX30 Configuration for
                                               // AUXSIG4 of CLB-XBAR
#define XBAR_AUXSIG4MUX16TO31CFG_MUX31_S  30U
#define XBAR_AUXSIG4MUX16TO31CFG_MUX31_M  0xC0000000U  // MUX31 Configuration for
                                               // AUXSIG4 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG5MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG5MUX0TO15CFG_MUX0_S  0U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX0_M  0x3U         // MUX0 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX1_S  2U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX1_M  0xCU         // MUX1 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX2_S  4U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX2_M  0x30U        // MUX2 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX3_S  6U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX3_M  0xC0U        // MUX3 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX4_S  8U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX4_M  0x300U       // MUX4 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX5_S  10U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX5_M  0xC00U       // MUX5 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX6_S  12U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX6_M  0x3000U      // MUX6 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX7_S  14U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX7_M  0xC000U      // MUX7 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX8_S  16U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX8_M  0x30000U     // MUX8 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX9_S  18U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX9_M  0xC0000U     // MUX9 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX10_S  20U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX10_M  0x300000U    // MUX10 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX11_S  22U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX11_M  0xC00000U    // MUX11 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX12_S  24U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX12_M  0x3000000U   // MUX12 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX13_S  26U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX13_M  0xC000000U   // MUX13 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX14_S  28U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX14_M  0x30000000U  // MUX14 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX0TO15CFG_MUX15_S  30U
#define XBAR_AUXSIG5MUX0TO15CFG_MUX15_M  0xC0000000U  // MUX15 Configuration for
                                               // AUXSIG5 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG5MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG5MUX16TO31CFG_MUX16_S  0U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX16_M  0x3U         // MUX16 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX17_S  2U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX17_M  0xCU         // MUX17 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX18_S  4U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX18_M  0x30U        // MUX18 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX19_S  6U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX19_M  0xC0U        // MUX19 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX20_S  8U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX20_M  0x300U       // MUX20 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX21_S  10U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX21_M  0xC00U       // MUX21 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX22_S  12U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX22_M  0x3000U      // MUX22 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX23_S  14U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX23_M  0xC000U      // MUX23 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX24_S  16U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX24_M  0x30000U     // MUX24 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX25_S  18U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX25_M  0xC0000U     // MUX25 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX26_S  20U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX26_M  0x300000U    // MUX26 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX27_S  22U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX27_M  0xC00000U    // MUX27 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX28_S  24U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX28_M  0x3000000U   // MUX28 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX29_S  26U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX29_M  0xC000000U   // MUX29 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX30_S  28U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX30_M  0x30000000U  // MUX30 Configuration for
                                               // AUXSIG5 of CLB-XBAR
#define XBAR_AUXSIG5MUX16TO31CFG_MUX31_S  30U
#define XBAR_AUXSIG5MUX16TO31CFG_MUX31_M  0xC0000000U  // MUX31 Configuration for
                                               // AUXSIG5 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG6MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG6MUX0TO15CFG_MUX0_S  0U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX0_M  0x3U         // MUX0 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX1_S  2U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX1_M  0xCU         // MUX1 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX2_S  4U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX2_M  0x30U        // MUX2 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX3_S  6U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX3_M  0xC0U        // MUX3 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX4_S  8U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX4_M  0x300U       // MUX4 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX5_S  10U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX5_M  0xC00U       // MUX5 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX6_S  12U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX6_M  0x3000U      // MUX6 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX7_S  14U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX7_M  0xC000U      // MUX7 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX8_S  16U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX8_M  0x30000U     // MUX8 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX9_S  18U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX9_M  0xC0000U     // MUX9 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX10_S  20U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX10_M  0x300000U    // MUX10 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX11_S  22U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX11_M  0xC00000U    // MUX11 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX12_S  24U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX12_M  0x3000000U   // MUX12 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX13_S  26U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX13_M  0xC000000U   // MUX13 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX14_S  28U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX14_M  0x30000000U  // MUX14 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX0TO15CFG_MUX15_S  30U
#define XBAR_AUXSIG6MUX0TO15CFG_MUX15_M  0xC0000000U  // MUX15 Configuration for
                                               // AUXSIG6 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG6MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG6MUX16TO31CFG_MUX16_S  0U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX16_M  0x3U         // MUX16 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX17_S  2U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX17_M  0xCU         // MUX17 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX18_S  4U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX18_M  0x30U        // MUX18 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX19_S  6U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX19_M  0xC0U        // MUX19 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX20_S  8U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX20_M  0x300U       // MUX20 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX21_S  10U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX21_M  0xC00U       // MUX21 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX22_S  12U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX22_M  0x3000U      // MUX22 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX23_S  14U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX23_M  0xC000U      // MUX23 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX24_S  16U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX24_M  0x30000U     // MUX24 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX25_S  18U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX25_M  0xC0000U     // MUX25 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX26_S  20U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX26_M  0x300000U    // MUX26 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX27_S  22U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX27_M  0xC00000U    // MUX27 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX28_S  24U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX28_M  0x3000000U   // MUX28 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX29_S  26U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX29_M  0xC000000U   // MUX29 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX30_S  28U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX30_M  0x30000000U  // MUX30 Configuration for
                                               // AUXSIG6 of CLB-XBAR
#define XBAR_AUXSIG6MUX16TO31CFG_MUX31_S  30U
#define XBAR_AUXSIG6MUX16TO31CFG_MUX31_M  0xC0000000U  // MUX31 Configuration for
                                               // AUXSIG6 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG7MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG7MUX0TO15CFG_MUX0_S  0U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX0_M  0x3U         // MUX0 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX1_S  2U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX1_M  0xCU         // MUX1 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX2_S  4U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX2_M  0x30U        // MUX2 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX3_S  6U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX3_M  0xC0U        // MUX3 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX4_S  8U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX4_M  0x300U       // MUX4 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX5_S  10U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX5_M  0xC00U       // MUX5 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX6_S  12U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX6_M  0x3000U      // MUX6 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX7_S  14U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX7_M  0xC000U      // MUX7 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX8_S  16U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX8_M  0x30000U     // MUX8 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX9_S  18U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX9_M  0xC0000U     // MUX9 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX10_S  20U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX10_M  0x300000U    // MUX10 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX11_S  22U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX11_M  0xC00000U    // MUX11 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX12_S  24U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX12_M  0x3000000U   // MUX12 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX13_S  26U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX13_M  0xC000000U   // MUX13 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX14_S  28U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX14_M  0x30000000U  // MUX14 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX0TO15CFG_MUX15_S  30U
#define XBAR_AUXSIG7MUX0TO15CFG_MUX15_M  0xC0000000U  // MUX15 Configuration for
                                               // AUXSIG7 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG7MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_AUXSIG7MUX16TO31CFG_MUX16_S  0U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX16_M  0x3U         // MUX16 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX17_S  2U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX17_M  0xCU         // MUX17 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX18_S  4U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX18_M  0x30U        // MUX18 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX19_S  6U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX19_M  0xC0U        // MUX19 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX20_S  8U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX20_M  0x300U       // MUX20 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX21_S  10U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX21_M  0xC00U       // MUX21 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX22_S  12U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX22_M  0x3000U      // MUX22 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX23_S  14U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX23_M  0xC000U      // MUX23 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX24_S  16U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX24_M  0x30000U     // MUX24 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX25_S  18U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX25_M  0xC0000U     // MUX25 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX26_S  20U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX26_M  0x300000U    // MUX26 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX27_S  22U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX27_M  0xC00000U    // MUX27 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX28_S  24U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX28_M  0x3000000U   // MUX28 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX29_S  26U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX29_M  0xC000000U   // MUX29 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX30_S  28U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX30_M  0x30000000U  // MUX30 Configuration for
                                               // AUXSIG7 of CLB-XBAR
#define XBAR_AUXSIG7MUX16TO31CFG_MUX31_S  30U
#define XBAR_AUXSIG7MUX16TO31CFG_MUX31_M  0xC0000000U  // MUX31 Configuration for
                                               // AUXSIG7 of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG0MUXENABLE register
//
//*****************************************************************************
#define XBAR_AUXSIG0MUXENABLE_MUX0  0x1U         // mux0 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX1  0x2U         // MUX1 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX2  0x4U         // MUX2 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX3  0x8U         // MUX3 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX4  0x10U        // MUX4 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX5  0x20U        // MUX5 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX6  0x40U        // MUX6 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX7  0x80U        // MUX7 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX8  0x100U       // MUX8 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX9  0x200U       // MUX9 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX10  0x400U       // MUX10 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX11  0x800U       // MUX11 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX12  0x1000U      // MUX12 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX13  0x2000U      // MUX13 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX14  0x4000U      // MUX14 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX15  0x8000U      // MUX15 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX16  0x10000U     // MUX16 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX17  0x20000U     // MUX17 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX18  0x40000U     // MUX18 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX19  0x80000U     // MUX19 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX20  0x100000U    // MUX20 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX21  0x200000U    // MUX21 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX22  0x400000U    // MUX22 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX23  0x800000U    // MUX23 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX24  0x1000000U   // MUX24 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX25  0x2000000U   // MUX25 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX26  0x4000000U   // MUX26 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX27  0x8000000U   // MUX27 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX28  0x10000000U  // MUX28 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX29  0x20000000U  // MUX29 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX30  0x40000000U  // MUX30 to drive AUXSIG0 of
                                               // CLB-XBAR
#define XBAR_AUXSIG0MUXENABLE_MUX31  0x80000000U  // MUX31 to drive AUXSIG0 of
                                               // CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG1MUXENABLE register
//
//*****************************************************************************
#define XBAR_AUXSIG1MUXENABLE_MUX0  0x1U         // mux0 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX1  0x2U         // MUX1 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX2  0x4U         // MUX2 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX3  0x8U         // MUX3 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX4  0x10U        // MUX4 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX5  0x20U        // MUX5 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX6  0x40U        // MUX6 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX7  0x80U        // MUX7 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX8  0x100U       // MUX8 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX9  0x200U       // MUX9 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX10  0x400U       // MUX10 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX11  0x800U       // MUX11 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX12  0x1000U      // MUX12 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX13  0x2000U      // MUX13 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX14  0x4000U      // MUX14 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX15  0x8000U      // MUX15 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX16  0x10000U     // MUX16 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX17  0x20000U     // MUX17 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX18  0x40000U     // MUX18 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX19  0x80000U     // MUX19 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX20  0x100000U    // MUX20 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX21  0x200000U    // MUX21 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX22  0x400000U    // MUX22 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX23  0x800000U    // MUX23 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX24  0x1000000U   // MUX24 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX25  0x2000000U   // MUX25 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX26  0x4000000U   // MUX26 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX27  0x8000000U   // MUX27 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX28  0x10000000U  // MUX28 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX29  0x20000000U  // MUX29 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX30  0x40000000U  // MUX30 to drive AUXSIG1 of
                                               // CLB-XBAR
#define XBAR_AUXSIG1MUXENABLE_MUX31  0x80000000U  // MUX31 to drive AUXSIG1 of
                                               // CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG2MUXENABLE register
//
//*****************************************************************************
#define XBAR_AUXSIG2MUXENABLE_MUX0  0x1U         // mux0 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX1  0x2U         // MUX1 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX2  0x4U         // MUX2 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX3  0x8U         // MUX3 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX4  0x10U        // MUX4 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX5  0x20U        // MUX5 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX6  0x40U        // MUX6 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX7  0x80U        // MUX7 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX8  0x100U       // MUX8 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX9  0x200U       // MUX9 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX10  0x400U       // MUX10 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX11  0x800U       // MUX11 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX12  0x1000U      // MUX12 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX13  0x2000U      // MUX13 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX14  0x4000U      // MUX14 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX15  0x8000U      // MUX15 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX16  0x10000U     // MUX16 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX17  0x20000U     // MUX17 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX18  0x40000U     // MUX18 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX19  0x80000U     // MUX19 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX20  0x100000U    // MUX20 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX21  0x200000U    // MUX21 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX22  0x400000U    // MUX22 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX23  0x800000U    // MUX23 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX24  0x1000000U   // MUX24 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX25  0x2000000U   // MUX25 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX26  0x4000000U   // MUX26 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX27  0x8000000U   // MUX27 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX28  0x10000000U  // MUX28 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX29  0x20000000U  // MUX29 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX30  0x40000000U  // MUX30 to drive AUXSIG2 of
                                               // CLB-XBAR
#define XBAR_AUXSIG2MUXENABLE_MUX31  0x80000000U  // MUX31 to drive AUXSIG2 of
                                               // CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG3MUXENABLE register
//
//*****************************************************************************
#define XBAR_AUXSIG3MUXENABLE_MUX0  0x1U         // mux0 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX1  0x2U         // MUX1 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX2  0x4U         // MUX2 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX3  0x8U         // MUX3 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX4  0x10U        // MUX4 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX5  0x20U        // MUX5 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX6  0x40U        // MUX6 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX7  0x80U        // MUX7 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX8  0x100U       // MUX8 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX9  0x200U       // MUX9 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX10  0x400U       // MUX10 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX11  0x800U       // MUX11 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX12  0x1000U      // MUX12 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX13  0x2000U      // MUX13 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX14  0x4000U      // MUX14 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX15  0x8000U      // MUX15 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX16  0x10000U     // MUX16 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX17  0x20000U     // MUX17 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX18  0x40000U     // MUX18 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX19  0x80000U     // MUX19 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX20  0x100000U    // MUX20 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX21  0x200000U    // MUX21 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX22  0x400000U    // MUX22 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX23  0x800000U    // MUX23 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX24  0x1000000U   // MUX24 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX25  0x2000000U   // MUX25 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX26  0x4000000U   // MUX26 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX27  0x8000000U   // MUX27 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX28  0x10000000U  // MUX28 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX29  0x20000000U  // MUX29 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX30  0x40000000U  // MUX30 to drive AUXSIG3 of
                                               // CLB-XBAR
#define XBAR_AUXSIG3MUXENABLE_MUX31  0x80000000U  // MUX31 to drive AUXSIG3 of
                                               // CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG4MUXENABLE register
//
//*****************************************************************************
#define XBAR_AUXSIG4MUXENABLE_MUX0  0x1U         // mux0 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX1  0x2U         // MUX1 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX2  0x4U         // MUX2 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX3  0x8U         // MUX3 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX4  0x10U        // MUX4 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX5  0x20U        // MUX5 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX6  0x40U        // MUX6 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX7  0x80U        // MUX7 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX8  0x100U       // MUX8 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX9  0x200U       // MUX9 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX10  0x400U       // MUX10 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX11  0x800U       // MUX11 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX12  0x1000U      // MUX12 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX13  0x2000U      // MUX13 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX14  0x4000U      // MUX14 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX15  0x8000U      // MUX15 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX16  0x10000U     // MUX16 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX17  0x20000U     // MUX17 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX18  0x40000U     // MUX18 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX19  0x80000U     // MUX19 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX20  0x100000U    // MUX20 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX21  0x200000U    // MUX21 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX22  0x400000U    // MUX22 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX23  0x800000U    // MUX23 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX24  0x1000000U   // MUX24 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX25  0x2000000U   // MUX25 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX26  0x4000000U   // MUX26 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX27  0x8000000U   // MUX27 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX28  0x10000000U  // MUX28 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX29  0x20000000U  // MUX29 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX30  0x40000000U  // MUX30 to drive AUXSIG4 of
                                               // CLB-XBAR
#define XBAR_AUXSIG4MUXENABLE_MUX31  0x80000000U  // MUX31 to drive AUXSIG4 of
                                               // CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG5MUXENABLE register
//
//*****************************************************************************
#define XBAR_AUXSIG5MUXENABLE_MUX0  0x1U         // mux0 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX1  0x2U         // MUX1 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX2  0x4U         // MUX2 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX3  0x8U         // MUX3 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX4  0x10U        // MUX4 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX5  0x20U        // MUX5 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX6  0x40U        // MUX6 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX7  0x80U        // MUX7 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX8  0x100U       // MUX8 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX9  0x200U       // MUX9 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX10  0x400U       // MUX10 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX11  0x800U       // MUX11 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX12  0x1000U      // MUX12 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX13  0x2000U      // MUX13 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX14  0x4000U      // MUX14 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX15  0x8000U      // MUX15 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX16  0x10000U     // MUX16 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX17  0x20000U     // MUX17 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX18  0x40000U     // MUX18 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX19  0x80000U     // MUX19 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX20  0x100000U    // MUX20 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX21  0x200000U    // MUX21 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX22  0x400000U    // MUX22 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX23  0x800000U    // MUX23 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX24  0x1000000U   // MUX24 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX25  0x2000000U   // MUX25 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX26  0x4000000U   // MUX26 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX27  0x8000000U   // MUX27 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX28  0x10000000U  // MUX28 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX29  0x20000000U  // MUX29 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX30  0x40000000U  // MUX30 to drive AUXSIG5 of
                                               // CLB-XBAR
#define XBAR_AUXSIG5MUXENABLE_MUX31  0x80000000U  // MUX31 to drive AUXSIG5 of
                                               // CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG6MUXENABLE register
//
//*****************************************************************************
#define XBAR_AUXSIG6MUXENABLE_MUX0  0x1U         // mux0 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX1  0x2U         // MUX1 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX2  0x4U         // MUX2 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX3  0x8U         // MUX3 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX4  0x10U        // MUX4 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX5  0x20U        // MUX5 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX6  0x40U        // MUX6 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX7  0x80U        // MUX7 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX8  0x100U       // MUX8 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX9  0x200U       // MUX9 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX10  0x400U       // MUX10 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX11  0x800U       // MUX11 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX12  0x1000U      // MUX12 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX13  0x2000U      // MUX13 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX14  0x4000U      // MUX14 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX15  0x8000U      // MUX15 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX16  0x10000U     // MUX16 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX17  0x20000U     // MUX17 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX18  0x40000U     // MUX18 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX19  0x80000U     // MUX19 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX20  0x100000U    // MUX20 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX21  0x200000U    // MUX21 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX22  0x400000U    // MUX22 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX23  0x800000U    // MUX23 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX24  0x1000000U   // MUX24 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX25  0x2000000U   // MUX25 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX26  0x4000000U   // MUX26 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX27  0x8000000U   // MUX27 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX28  0x10000000U  // MUX28 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX29  0x20000000U  // MUX29 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX30  0x40000000U  // MUX30 to drive AUXSIG6 of
                                               // CLB-XBAR
#define XBAR_AUXSIG6MUXENABLE_MUX31  0x80000000U  // MUX31 to drive AUXSIG6 of
                                               // CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIG7MUXENABLE register
//
//*****************************************************************************
#define XBAR_AUXSIG7MUXENABLE_MUX0  0x1U         // mux0 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX1  0x2U         // MUX1 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX2  0x4U         // MUX2 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX3  0x8U         // MUX3 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX4  0x10U        // MUX4 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX5  0x20U        // MUX5 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX6  0x40U        // MUX6 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX7  0x80U        // MUX7 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX8  0x100U       // MUX8 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX9  0x200U       // MUX9 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX10  0x400U       // MUX10 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX11  0x800U       // MUX11 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX12  0x1000U      // MUX12 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX13  0x2000U      // MUX13 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX14  0x4000U      // MUX14 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX15  0x8000U      // MUX15 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX16  0x10000U     // MUX16 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX17  0x20000U     // MUX17 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX18  0x40000U     // MUX18 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX19  0x80000U     // MUX19 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX20  0x100000U    // MUX20 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX21  0x200000U    // MUX21 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX22  0x400000U    // MUX22 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX23  0x800000U    // MUX23 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX24  0x1000000U   // MUX24 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX25  0x2000000U   // MUX25 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX26  0x4000000U   // MUX26 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX27  0x8000000U   // MUX27 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX28  0x10000000U  // MUX28 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX29  0x20000000U  // MUX29 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX30  0x40000000U  // MUX30 to drive AUXSIG7 of
                                               // CLB-XBAR
#define XBAR_AUXSIG7MUXENABLE_MUX31  0x80000000U  // MUX31 to drive AUXSIG7 of
                                               // CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIGOUTINV register
//
//*****************************************************************************
#define XBAR_AUXSIGOUTINV_OUT0    0x1U         // Selects polarity for AUXSIG0
                                               // of CLB-XBAR
#define XBAR_AUXSIGOUTINV_OUT1    0x2U         // Selects polarity for AUXSIG1
                                               // of CLB-XBAR
#define XBAR_AUXSIGOUTINV_OUT2    0x4U         // Selects polarity for AUXSIG2
                                               // of CLB-XBAR
#define XBAR_AUXSIGOUTINV_OUT3    0x8U         // Selects polarity for AUXSIG3
                                               // of CLB-XBAR
#define XBAR_AUXSIGOUTINV_OUT4    0x10U        // Selects polarity for AUXSIG4
                                               // of CLB-XBAR
#define XBAR_AUXSIGOUTINV_OUT5    0x20U        // Selects polarity for AUXSIG5
                                               // of CLB-XBAR
#define XBAR_AUXSIGOUTINV_OUT6    0x40U        // Selects polarity for AUXSIG6
                                               // of CLB-XBAR
#define XBAR_AUXSIGOUTINV_OUT7    0x80U        // Selects polarity for AUXSIG7
                                               // of CLB-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the AUXSIGLOCK register
//
//*****************************************************************************
#define XBAR_AUXSIGLOCK_LOCK      0x1U         // Locks the configuration for
                                               // CLB-XBAR
#define XBAR_AUXSIGLOCK_KEY_S     16U
#define XBAR_AUXSIGLOCK_KEY_M     0xFFFF0000U  // Write Protection KEY
#endif

//###########################################################################
//
// FILE:    hw_cmpss.h
//
// TITLE:   Definitions for the CMPSS registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_CMPSS_H
#define HW_CMPSS_H

//*****************************************************************************
//
// The following are defines for the CMPSS register offsets
//
//*****************************************************************************
#define CMPSS_O_COMPCTL           0x0U         // CMPSS Comparator Control
                                               // Register
#define CMPSS_O_COMPHYSCTL        0x1U         // CMPSS Comparator Hysteresis
                                               // Control Register
#define CMPSS_O_COMPSTS           0x2U         // CMPSS Comparator Status
                                               // Register
#define CMPSS_O_COMPSTSCLR        0x3U         // CMPSS Comparator Status Clear
                                               // Register
#define CMPSS_O_COMPDACCTL        0x4U         // CMPSS DAC Control Register
#define CMPSS_O_DACHVALS          0x6U         // CMPSS High DAC Value Shadow
                                               // Register
#define CMPSS_O_DACHVALA          0x7U         // CMPSS High DAC Value Active
                                               // Register
#define CMPSS_O_RAMPMAXREFA       0x8U         // CMPSS Ramp Max Reference
                                               // Active Register
#define CMPSS_O_RAMPMAXREFS       0xAU         // CMPSS Ramp Max Reference
                                               // Shadow Register
#define CMPSS_O_RAMPDECVALA       0xCU         // CMPSS Ramp Decrement Value
                                               // Active Register
#define CMPSS_O_RAMPDECVALS       0xEU         // CMPSS Ramp Decrement Value
                                               // Shadow Register
#define CMPSS_O_RAMPSTS           0x10U        // CMPSS Ramp Status Register
#define CMPSS_O_DACLVALS          0x12U        // CMPSS Low DAC Value Shadow
                                               // Register
#define CMPSS_O_DACLVALA          0x13U        // CMPSS Low DAC Value Active
                                               // Register
#define CMPSS_O_RAMPDLYA          0x14U        // CMPSS Ramp Delay Active
                                               // Register
#define CMPSS_O_RAMPDLYS          0x15U        // CMPSS Ramp Delay Shadow
                                               // Register
#define CMPSS_O_CTRIPLFILCTL      0x16U        // CTRIPL Filter Control
                                               // Register
#define CMPSS_O_CTRIPLFILCLKCTL   0x17U        // CTRIPL Filter Clock Control
                                               // Register
#define CMPSS_O_CTRIPHFILCTL      0x18U        // CTRIPH Filter Control
                                               // Register
#define CMPSS_O_CTRIPHFILCLKCTL   0x19U        // CTRIPH Filter Clock Control
                                               // Register
#define CMPSS_O_COMPLOCK          0x1AU        // CMPSS Lock Register

//*****************************************************************************
//
// The following are defines for the bit fields in the COMPCTL register
//
//*****************************************************************************
#define CMPSS_COMPCTL_COMPHSOURCE  0x1U         // High Comparator Source Select
#define CMPSS_COMPCTL_COMPHINV    0x2U         // High Comparator Invert Select
#define CMPSS_COMPCTL_CTRIPHSEL_S  2U
#define CMPSS_COMPCTL_CTRIPHSEL_M  0xCU         // High Comparator Trip Select
#define CMPSS_COMPCTL_CTRIPOUTHSEL_S  4U
#define CMPSS_COMPCTL_CTRIPOUTHSEL_M  0x30U        // High Comparator Trip Output
                                               // Select
#define CMPSS_COMPCTL_ASYNCHEN    0x40U        // High Comparator Asynchronous
                                               // Path Enable
#define CMPSS_COMPCTL_COMPLSOURCE  0x100U       // Low Comparator Source Select
#define CMPSS_COMPCTL_COMPLINV    0x200U       // Low Comparator Invert Select
#define CMPSS_COMPCTL_CTRIPLSEL_S  10U
#define CMPSS_COMPCTL_CTRIPLSEL_M  0xC00U       // Low Comparator Trip Select
#define CMPSS_COMPCTL_CTRIPOUTLSEL_S  12U
#define CMPSS_COMPCTL_CTRIPOUTLSEL_M  0x3000U      // Low Comparator Trip Output
                                               // Select
#define CMPSS_COMPCTL_ASYNCLEN    0x4000U      // Low Comparator Asynchronous
                                               // Path Enable
#define CMPSS_COMPCTL_COMPDACE    0x8000U      // Comparator/DAC Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the COMPHYSCTL register
//
//*****************************************************************************
#define CMPSS_COMPHYSCTL_COMPHYS_S  0U
#define CMPSS_COMPHYSCTL_COMPHYS_M  0x7U         // Comparator Hysteresis Trim

//*****************************************************************************
//
// The following are defines for the bit fields in the COMPSTS register
//
//*****************************************************************************
#define CMPSS_COMPSTS_COMPHSTS    0x1U         // High Comparator Status
#define CMPSS_COMPSTS_COMPHLATCH  0x2U         // High Comparator Latched
                                               // Status
#define CMPSS_COMPSTS_COMPLSTS    0x100U       // Low Comparator Status
#define CMPSS_COMPSTS_COMPLLATCH  0x200U       // Low Comparator Latched Status

//*****************************************************************************
//
// The following are defines for the bit fields in the COMPSTSCLR register
//
//*****************************************************************************
#define CMPSS_COMPSTSCLR_HLATCHCLR  0x2U         // High Comparator Latched
                                               // Status Clear
#define CMPSS_COMPSTSCLR_HSYNCCLREN  0x4U         // High Comparator EPWMSYNCPER
                                               // Clear Enable
#define CMPSS_COMPSTSCLR_LLATCHCLR  0x200U       // Low Comparator Latched Status
                                               // Clear
#define CMPSS_COMPSTSCLR_LSYNCCLREN  0x400U       // Low Comparator EPWMSYNCPER
                                               // Clear Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the COMPDACCTL register
//
//*****************************************************************************
#define CMPSS_COMPDACCTL_DACSOURCE  0x1U         // DAC Source Control
#define CMPSS_COMPDACCTL_RAMPSOURCE_S  1U
#define CMPSS_COMPDACCTL_RAMPSOURCE_M  0x1EU        // Ramp Generator Source Control
#define CMPSS_COMPDACCTL_SELREF   0x20U        // DAC Reference Select
#define CMPSS_COMPDACCTL_RAMPLOADSEL  0x40U        // Ramp Load Select
#define CMPSS_COMPDACCTL_SWLOADSEL  0x80U        // Software Load Select
#define CMPSS_COMPDACCTL_BLANKSOURCE_S  8U
#define CMPSS_COMPDACCTL_BLANKSOURCE_M  0xF00U       // EPWMBLANK Source Select
#define CMPSS_COMPDACCTL_BLANKEN  0x1000U      // EPWMBLANK Enable
#define CMPSS_COMPDACCTL_FREESOFT_S  14U
#define CMPSS_COMPDACCTL_FREESOFT_M  0xC000U      // Free/Soft Emulation Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the DACHVALS register
//
//*****************************************************************************
#define CMPSS_DACHVALS_DACVAL_S   0U
#define CMPSS_DACHVALS_DACVAL_M   0xFFFU       // DAC Value Control

//*****************************************************************************
//
// The following are defines for the bit fields in the DACHVALA register
//
//*****************************************************************************
#define CMPSS_DACHVALA_DACVAL_S   0U
#define CMPSS_DACHVALA_DACVAL_M   0xFFFU       // DAC Value Control

//*****************************************************************************
//
// The following are defines for the bit fields in the DACLVALS register
//
//*****************************************************************************
#define CMPSS_DACLVALS_DACVAL_S   0U
#define CMPSS_DACLVALS_DACVAL_M   0xFFFU       // DAC Value Control

//*****************************************************************************
//
// The following are defines for the bit fields in the DACLVALA register
//
//*****************************************************************************
#define CMPSS_DACLVALA_DACVAL_S   0U
#define CMPSS_DACLVALA_DACVAL_M   0xFFFU       // DAC Value Control

//*****************************************************************************
//
// The following are defines for the bit fields in the RAMPDLYA register
//
//*****************************************************************************
#define CMPSS_RAMPDLYA_DELAY_S    0U
#define CMPSS_RAMPDLYA_DELAY_M    0x1FFFU      // Ramp Delay Value

//*****************************************************************************
//
// The following are defines for the bit fields in the RAMPDLYS register
//
//*****************************************************************************
#define CMPSS_RAMPDLYS_DELAY_S    0U
#define CMPSS_RAMPDLYS_DELAY_M    0x1FFFU      // Ramp Delay Value

//*****************************************************************************
//
// The following are defines for the bit fields in the CTRIPLFILCTL register
//
//*****************************************************************************
#define CMPSS_CTRIPLFILCTL_SAMPWIN_S  4U
#define CMPSS_CTRIPLFILCTL_SAMPWIN_M  0x1F0U       // Sample Window
#define CMPSS_CTRIPLFILCTL_THRESH_S  9U
#define CMPSS_CTRIPLFILCTL_THRESH_M  0x3E00U      // Majority Voting Threshold
#define CMPSS_CTRIPLFILCTL_FILINIT  0x8000U      // Filter Initialization Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the CTRIPLFILCLKCTL register
//
//*****************************************************************************
#define CMPSS_CTRIPLFILCLKCTL_CLKPRESCALE_S  0U
#define CMPSS_CTRIPLFILCLKCTL_CLKPRESCALE_M  0x3FFU       // Sample Clock Prescale

//*****************************************************************************
//
// The following are defines for the bit fields in the CTRIPHFILCTL register
//
//*****************************************************************************
#define CMPSS_CTRIPHFILCTL_SAMPWIN_S  4U
#define CMPSS_CTRIPHFILCTL_SAMPWIN_M  0x1F0U       // Sample Window
#define CMPSS_CTRIPHFILCTL_THRESH_S  9U
#define CMPSS_CTRIPHFILCTL_THRESH_M  0x3E00U      // Majority Voting Threshold
#define CMPSS_CTRIPHFILCTL_FILINIT  0x8000U      // Filter Initialization Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the CTRIPHFILCLKCTL register
//
//*****************************************************************************
#define CMPSS_CTRIPHFILCLKCTL_CLKPRESCALE_S  0U
#define CMPSS_CTRIPHFILCLKCTL_CLKPRESCALE_M  0x3FFU       // Sample Clock Prescale

//*****************************************************************************
//
// The following are defines for the bit fields in the COMPLOCK register
//
//*****************************************************************************
#define CMPSS_COMPLOCK_COMPCTL    0x1U         // COMPCTL Lock
#define CMPSS_COMPLOCK_COMPHYSCTL  0x2U         // COMPHYSCTL Lock
#define CMPSS_COMPLOCK_DACCTL     0x4U         // DACCTL Lock
#define CMPSS_COMPLOCK_CTRIP      0x8U         // CTRIP Lock
#endif

//###########################################################################
//
// FILE:    hw_cputimer.h
//
// TITLE:   Definitions for the CPUTIMER registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_CPUTIMER_H
#define HW_CPUTIMER_H

//*****************************************************************************
//
// The following are defines for the CPUTIMER register offsets
//
//*****************************************************************************
#define CPUTIMER_O_TIM            0x0U         // CPU-Timer, Counter Register
#define CPUTIMER_O_PRD            0x2U         // CPU-Timer, Period Register
#define CPUTIMER_O_TCR            0x4U         // CPU-Timer, Control Register
#define CPUTIMER_O_TPR            0x6U         // CPU-Timer, Prescale Register
#define CPUTIMER_O_TPRH           0x7U         // CPU-Timer, Prescale Register
                                               // High

//*****************************************************************************
//
// The following are defines for the bit fields in the TIM register
//
//*****************************************************************************
#define CPUTIMER_TIM_LSW_S        0U
#define CPUTIMER_TIM_LSW_M        0xFFFFU      // CPU-Timer Counter Registers
#define CPUTIMER_TIM_MSW_S        16U
#define CPUTIMER_TIM_MSW_M        0xFFFF0000U  // CPU-Timer Counter Registers
                                               // High

//*****************************************************************************
//
// The following are defines for the bit fields in the PRD register
//
//*****************************************************************************
#define CPUTIMER_PRD_LSW_S        0U
#define CPUTIMER_PRD_LSW_M        0xFFFFU      // CPU-Timer Period Registers
#define CPUTIMER_PRD_MSW_S        16U
#define CPUTIMER_PRD_MSW_M        0xFFFF0000U  // CPU-Timer Period Registers
                                               // High

//*****************************************************************************
//
// The following are defines for the bit fields in the TCR register
//
//*****************************************************************************
#define CPUTIMER_TCR_TSS          0x10U        // CPU-Timer stop status bit.
#define CPUTIMER_TCR_TRB          0x20U        // Timer reload
#define CPUTIMER_TCR_SOFT         0x400U       // Emulation modes
#define CPUTIMER_TCR_FREE         0x800U       // Emulation modes
#define CPUTIMER_TCR_TIE          0x4000U      // CPU-Timer Interrupt Enable.
#define CPUTIMER_TCR_TIF          0x8000U      // CPU-Timer Interrupt Flag.

//*****************************************************************************
//
// The following are defines for the bit fields in the TPR register
//
//*****************************************************************************
#define CPUTIMER_TPR_TDDR_S       0U
#define CPUTIMER_TPR_TDDR_M       0xFFU        // CPU-Timer Divide-Down.
#define CPUTIMER_TPR_PSC_S        8U
#define CPUTIMER_TPR_PSC_M        0xFF00U      // CPU-Timer Prescale Counter.

//*****************************************************************************
//
// The following are defines for the bit fields in the TPRH register
//
//*****************************************************************************
#define CPUTIMER_TPRH_TDDRH_S     0U
#define CPUTIMER_TPRH_TDDRH_M     0xFFU        // CPU-Timer Divide-Down.
#define CPUTIMER_TPRH_PSCH_S      8U
#define CPUTIMER_TPRH_PSCH_M      0xFF00U      // CPU-Timer Prescale Counter.
#endif

//###########################################################################
//
// FILE:    hw_dac.h
//
// TITLE:   Definitions for the DAC registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_DAC_H
#define HW_DAC_H

//*****************************************************************************
//
// The following are defines for the DAC register offsets
//
//*****************************************************************************
#define DAC_O_REV                 0x0U         // DAC Revision Register
#define DAC_O_CTL                 0x1U         // DAC Control Register
#define DAC_O_VALA                0x2U         // DAC Value Register - Active
#define DAC_O_VALS                0x3U         // DAC Value Register - Shadow
#define DAC_O_OUTEN               0x4U         // DAC Output Enable Register
#define DAC_O_LOCK                0x5U         // DAC Lock Register
#define DAC_O_TRIM                0x6U         // DAC Trim Register

//*****************************************************************************
//
// The following are defines for the bit fields in the DACREV register
//
//*****************************************************************************
#define DAC_REV_REV_S             0U
#define DAC_REV_REV_M             0xFFU        // DAC Revision Register

//*****************************************************************************
//
// The following are defines for the bit fields in the DACCTL register
//
//*****************************************************************************
#define DAC_CTL_DACREFSEL         0x1U         // DAC Reference Select
#define DAC_CTL_MODE              0x2U         // DAC Mode Select
#define DAC_CTL_LOADMODE          0x4U         // DACVALA Load Mode
#define DAC_CTL_SYNCSEL_S         4U
#define DAC_CTL_SYNCSEL_M         0xF0U        // DAC EPWMSYNCPER Select

//*****************************************************************************
//
// The following are defines for the bit fields in the DACVALA register
//
//*****************************************************************************
#define DAC_VALA_DACVALA_S        0U
#define DAC_VALA_DACVALA_M        0xFFFU       // DAC Active Output Code

//*****************************************************************************
//
// The following are defines for the bit fields in the DACVALS register
//
//*****************************************************************************
#define DAC_VALS_DACVALS_S        0U
#define DAC_VALS_DACVALS_M        0xFFFU       // DAC Shadow Output Code

//*****************************************************************************
//
// The following are defines for the bit fields in the DACOUTEN register
//
//*****************************************************************************
#define DAC_OUTEN_DACOUTEN        0x1U         // DAC Output Code

//*****************************************************************************
//
// The following are defines for the bit fields in the DACLOCK register
//
//*****************************************************************************
#define DAC_LOCK_DACCTL           0x1U         // DAC Control Register Lock
#define DAC_LOCK_DACVAL           0x2U         // DAC Value Register Lock
#define DAC_LOCK_DACOUTEN         0x4U         // DAC Output Enable Register
                                               // Lock
#define DAC_LOCK_KEY_S            12U
#define DAC_LOCK_KEY_M            0xF000U      // DAC Register Lock Key

//*****************************************************************************
//
// The following are defines for the bit fields in the DACTRIM register
//
//*****************************************************************************
#define DAC_TRIM_OFFSET_TRIM_S    0U
#define DAC_TRIM_OFFSET_TRIM_M    0xFFU        // DAC Offset Trim
#endif

//###########################################################################
//
// FILE:    hw_dcc.h
//
// TITLE:   Definitions for the DCC registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_DCC_H
#define HW_DCC_H

//*****************************************************************************
//
// The following are defines for the DCC register offsets
//
//*****************************************************************************
#define DCC_O_GCTRL               0x0U         // Global Control Register
#define DCC_O_REV                 0x4U         // DCC Revision Register
#define DCC_O_CNTSEED0            0x8U         // Counter 0 Seed Value
#define DCC_O_VALIDSEED0          0xCU         // Valid 0 Seed Value
#define DCC_O_CNTSEED1            0x10U        // Counter 1 Seed Value
#define DCC_O_STATUS              0x14U        // DCC Status
#define DCC_O_CNT0                0x18U        // Counter 0 Value
#define DCC_O_VALID0              0x1CU        // Valid Value 0
#define DCC_O_CNT1                0x20U        // Counter 1 Value
#define DCC_O_CLKSRC1             0x24U        // Clock Source 1
#define DCC_O_CLKSRC0             0x28U        // Clock Source 0

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCGCTRL register
//
//*****************************************************************************
#define DCC_GCTRL_DCCENA_S        0U
#define DCC_GCTRL_DCCENA_M        0xFU         // DCC Enable
#define DCC_GCTRL_ERRENA_S        4U
#define DCC_GCTRL_ERRENA_M        0xF0U        // Error Enable
#define DCC_GCTRL_SINGLESHOT_S    8U
#define DCC_GCTRL_SINGLESHOT_M    0xF00U       // Single-Shot Enable
#define DCC_GCTRL_DONEENA_S       12U
#define DCC_GCTRL_DONEENA_M       0xF000U      // DONE Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCREV register
//
//*****************************************************************************
#define DCC_REV_MINOR_S           0U
#define DCC_REV_MINOR_M           0x3FU        // Minor Revision Number
#define DCC_REV_CUSTOM_S          6U
#define DCC_REV_CUSTOM_M          0xC0U        // Custom Module Number
#define DCC_REV_MAJOR_S           8U
#define DCC_REV_MAJOR_M           0x700U       // Major Revision Number
#define DCC_REV_RTL_S             11U
#define DCC_REV_RTL_M             0xF800U      // Design Release Number
#define DCC_REV_FUNC_S            16U
#define DCC_REV_FUNC_M            0xFFF0000U   // Functional Release Number
#define DCC_REV_SCHEME_S          30U
#define DCC_REV_SCHEME_M          0xC0000000U  // Defines Scheme for Module

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCCNTSEED0 register
//
//*****************************************************************************
#define DCC_CNTSEED0_COUNTSEED0_S  0U
#define DCC_CNTSEED0_COUNTSEED0_M  0xFFFFFU     // Seed Value for Counter 0

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCVALIDSEED0 register
//
//*****************************************************************************
#define DCC_VALIDSEED0_VALIDSEED_S  0U
#define DCC_VALIDSEED0_VALIDSEED_M  0xFFFFU      // Seed Value for Valid Duration
                                               // Counter 0

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCCNTSEED1 register
//
//*****************************************************************************
#define DCC_CNTSEED1_COUNTSEED1_S  0U
#define DCC_CNTSEED1_COUNTSEED1_M  0xFFFFFU     // Seed Value for Counter 1

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCSTATUS register
//
//*****************************************************************************
#define DCC_STATUS_ERR            0x1U         // Error Flag
#define DCC_STATUS_DONE           0x2U         // Single-Shot Done Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCCNT0 register
//
//*****************************************************************************
#define DCC_CNT0_COUNT0_S         0U
#define DCC_CNT0_COUNT0_M         0xFFFFFU     // Current Value of Counter 0

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCVALID0 register
//
//*****************************************************************************
#define DCC_VALID0_VALID0_S       0U
#define DCC_VALID0_VALID0_M       0xFFFFU      // Current Value of Valid 0

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCCNT1 register
//
//*****************************************************************************
#define DCC_CNT1_COUNT1_S         0U
#define DCC_CNT1_COUNT1_M         0xFFFFFU     // Current Value of Counter 1

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCCLKSRC1 register
//
//*****************************************************************************
#define DCC_CLKSRC1_CLKSRC1_S     0U
#define DCC_CLKSRC1_CLKSRC1_M     0xFU         // Clock Source Select for
                                               // Counter 1
#define DCC_CLKSRC1_KEY_S         12U
#define DCC_CLKSRC1_KEY_M         0xF000U      // Enables or Disables Clock
                                               // Source Selection for COUNT1

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCCLKSRC0 register
//
//*****************************************************************************
#define DCC_CLKSRC0_CLKSRC0_S     0U
#define DCC_CLKSRC0_CLKSRC0_M     0xFU         // Clock Source Select for
                                               // Counter 0
#endif

//###########################################################################
//
// FILE:    hw_dcsm.h
//
// TITLE:   Definitions for the DCSM registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_DCSM_H
#define HW_DCSM_H

//*****************************************************************************
//
// The following are defines for the DCSM register offsets
//
//*****************************************************************************
#define DCSM_O_B0_Z1OTP_LINKPOINTER1  0x0U         // Zone 1 Link Pointer1 in Z1
                                               // OTP for flash BANK0
#define DCSM_O_B0_Z1OTP_LINKPOINTER2  0x4U         // Zone 1 Link Pointer2 in Z1
                                               // OTP for flash BANK0
#define DCSM_O_B0_Z1OTP_LINKPOINTER3  0x8U         // Zone 1 Link Pointer3 in Z1
                                               // OTP for flash BANK0
#define DCSM_O_Z1OTP_BOOTPIN_CONFIG  0xCU         // Boot Pin Configuration
#define DCSM_O_Z1OTP_GPREG2       0xEU         // Zone-1 General Purpose
                                               // Register-2 content
#define DCSM_O_Z1OTP_PSWDLOCK     0x10U        // Secure Password Lock in Z1
                                               // OTP
#define DCSM_O_Z1OTP_CRCLOCK      0x14U        // Secure CRC Lock in Z1 OTP
#define DCSM_O_Z1OTP_BOOTDEF_LOW  0x1CU        // Boot definition (low 32bit)
#define DCSM_O_Z1OTP_BOOTDEF_HIGH  0x1EU        // Boot definition (high 32bit)
#define DCSM_O_B0_Z2OTP_LINKPOINTER1  0x0U         // Zone 2Link Pointer1 in Z2 OTP
                                               // for flash BANK0
#define DCSM_O_B0_Z2OTP_LINKPOINTER2  0x4U         // Zone 2 Link Pointer2 in Z2
                                               // OTP for flash BANK0
#define DCSM_O_B0_Z2OTP_LINKPOINTER3  0x8U         // Zone 12Link Pointer3 in Z2
                                               // OTP for flash BANK0
#define DCSM_O_Z2OTP_PSWDLOCK     0x10U        // Secure Password Lock in Z2
                                               // OTP
#define DCSM_O_Z2OTP_CRCLOCK      0x14U        // Secure CRC Lock in Z2 OTP
#define DCSM_O_B0_Z1_LINKPOINTER  0x0U         // Zone 1 Link Pointer for flash
                                               // BANK0
#define DCSM_O_Z1_OTPSECLOCK      0x2U         // Zone 1 OTP Secure JTAG lock
#define DCSM_O_Z1_BOOTDEF_HIGH    0x4U         // Boot definition (high 32bit)
#define DCSM_O_B0_Z1_LINKPOINTERERR  0x6U         // Link Pointer Error for flash
                                               // BANK0
#define DCSM_O_Z1_BOOTPIN_CONFIG  0x8U         // Boot Pin Configuration
#define DCSM_O_Z1_GPREG2          0xAU         // Zone1 General Purpose
                                               // Register-2
#define DCSM_O_Z1_BOOTDEF_LOW     0xCU         // Boot definition (low 32bit)
#define DCSM_O_Z1_CSMKEY0         0x10U        // Zone 1 CSM Key 0
#define DCSM_O_Z1_CSMKEY1         0x12U        // Zone 1 CSM Key 1
#define DCSM_O_Z1_CSMKEY2         0x14U        // Zone 1 CSM Key 2
#define DCSM_O_Z1_CSMKEY3         0x16U        // Zone 1 CSM Key 3
#define DCSM_O_Z1_CR              0x19U        // Zone 1 CSM Control Register
#define DCSM_O_B0_Z1_GRABSECTR    0x1AU        // Zone 1 Grab Flash BANK0
                                               // Sectors Register
#define DCSM_O_Z1_GRABRAMR        0x1CU        // Zone 1 Grab RAM Blocks
                                               // Register
#define DCSM_O_B0_Z1_EXEONLYSECTR  0x1EU        // Zone 1 Flash BANK0
                                               // Execute_Only Sector Register
#define DCSM_O_Z1_EXEONLYRAMR     0x20U        // Zone 1 RAM Execute_Only Block
                                               // Register
#define DCSM_O_B0_Z2_LINKPOINTER  0x0U         // Zone 2 Link Pointer for flash
                                               // BANK0
#define DCSM_O_Z2_OTPSECLOCK      0x2U         // Zone 2 OTP Secure JTAG lock
#define DCSM_O_B0_Z2_LINKPOINTERERR  0x6U         // Link Pointer Error for flash
                                               // BANK0
#define DCSM_O_Z2_CSMKEY0         0x10U        // Zone 2 CSM Key 0
#define DCSM_O_Z2_CSMKEY1         0x12U        // Zone 2 CSM Key 1
#define DCSM_O_Z2_CSMKEY2         0x14U        // Zone 2 CSM Key 2
#define DCSM_O_Z2_CSMKEY3         0x16U        // Zone 2 CSM Key 3
#define DCSM_O_Z2_CR              0x19U        // Zone 2 CSM Control Register
#define DCSM_O_B0_Z2_GRABSECTR    0x1AU        // Zone 2 Grab Flash BANK0
                                               // Sectors Register
#define DCSM_O_Z2_GRABRAMR        0x1CU        // Zone 2 Grab RAM Blocks
                                               // Register
#define DCSM_O_B0_Z2_EXEONLYSECTR  0x1EU        // Zone 2 Flash BANK0
                                               // Execute_Only Sector Register
#define DCSM_O_Z2_EXEONLYRAMR     0x20U        // Zone 2 RAM Execute_Only Block
                                               // Register
#define DCSM_O_FLSEM              0x0U         // Flash Wrapper Semaphore
                                               // Register
#define DCSM_O_B0_SECTSTAT        0x2U         // Flash BANK0 Sectors Status
                                               // Register
#define DCSM_O_RAMSTAT            0x4U         // RAM Status Register
#define DCSM_O_B1_SECTSTAT        0x8U         // Flash BANK1 Sectors Status
                                               // Register
#define DCSM_O_SECERRSTAT         0xAU         // Security Error Status
                                               // Register
#define DCSM_O_SECERRCLR          0xCU         // Security Error Clear Register
#define DCSM_O_SECERRFRC          0xEU         // Security Error Force Register
#define DCSM_O_B1_Z1OTP_LINKPOINTER1  0x0U         // Zone 1 Link Pointer1 in Z1
                                               // OTP for flash BANK1
#define DCSM_O_B1_Z1OTP_LINKPOINTER2  0x4U         // Zone 1 Link Pointer2 in Z1
                                               // OTP for flash BANK1
#define DCSM_O_B1_Z1OTP_LINKPOINTER3  0x8U         // Zone 1 Link Pointer3 in Z1
                                               // OTP for flash BANK1
#define DCSM_O_B1_Z2OTP_LINKPOINTER1  0x0U         // Zone 2 Link Pointer1 in Z2
                                               // OTP for flash BANK1
#define DCSM_O_B1_Z2OTP_LINKPOINTER2  0x4U         // Zone 2 Link Pointer2 in Z2
                                               // OTP for flash BANK1
#define DCSM_O_B1_Z2OTP_LINKPOINTER3  0x8U         // Zone 2 Link Pointer3 in Z2
                                               // OTP for flash BANK1
#define DCSM_O_B1_Z1_LINKPOINTER  0x0U         // Zone 1 Link Pointer for flash
                                               // BANK1
#define DCSM_O_B1_Z1_LINKPOINTERERR  0x6U         // Link Pointer Error for flash
                                               // BANK1
#define DCSM_O_B1_Z1_GRABSECTR    0x1AU        // Zone 1 Grab Flash BANK1
                                               // Sectors Register
#define DCSM_O_B1_Z1_EXEONLYSECTR  0x1EU        // Zone 1 Flash BANK1
                                               // Execute_Only Sector Register
#define DCSM_O_B1_Z2_LINKPOINTER  0x0U         // Zone 2 Link Pointer for flash
                                               // BANK1
#define DCSM_O_B1_Z2_LINKPOINTERERR  0x6U         // Link Pointer Error for flash
                                               // BANK1
#define DCSM_O_B1_Z2_GRABSECTR    0x1AU        // Zone 2 Grab Flash BANK1
                                               // Sectors Register
#define DCSM_O_B1_Z2_EXEONLYSECTR  0x1EU        // Zone 2 Flash BANK1
                                               // Execute_Only Sector Register

//*****************************************************************************
//
// The following are defines for the bit fields in the B0_Z1_LINKPOINTER register
//
//*****************************************************************************
#define DCSM_B0_Z1_LINKPOINTER_LINKPOINTER_S  0U
#define DCSM_B0_Z1_LINKPOINTER_LINKPOINTER_M  0x1FFFFFFFU  // Zone1 LINK Pointer for zone
                                               // Flash BANK0

//*****************************************************************************
//
// The following are defines for the bit fields in the Z1_OTPSECLOCK register
//
//*****************************************************************************
#define DCSM_Z1_OTPSECLOCK_JTAGLOCK_S  0U
#define DCSM_Z1_OTPSECLOCK_JTAGLOCK_M  0xFU         // Zone1 JTAG Lock.
#define DCSM_Z1_OTPSECLOCK_PSWDLOCK_S  4U
#define DCSM_Z1_OTPSECLOCK_PSWDLOCK_M  0xF0U        // Zone1 Password Lock.
#define DCSM_Z1_OTPSECLOCK_CRCLOCK_S  8U
#define DCSM_Z1_OTPSECLOCK_CRCLOCK_M  0xF00U       // Zone1 CRC Lock.

//*****************************************************************************
//
// The following are defines for the bit fields in the B0_Z1_LINKPOINTERERR register
//
//*****************************************************************************
#define DCSM_B0_Z1_LINKPOINTERERR_Z1_LINKPOINTERERR_S  0U
#define DCSM_B0_Z1_LINKPOINTERERR_Z1_LINKPOINTERERR_M  0x1FFFFFFFU  // Error to Resolve Z1 Link
                                               // pointer from OTP loaded values

//*****************************************************************************
//
// The following are defines for the bit fields in the Z1_CR register
//
//*****************************************************************************
#define DCSM_Z1_CR_ALLZERO        0x8U         // CSMPSWD All Zeros
#define DCSM_Z1_CR_ALLONE         0x10U        // CSMPSWD All Ones
#define DCSM_Z1_CR_UNSECURE       0x20U        // CSMPSWD Match CSMKEY
#define DCSM_Z1_CR_ARMED          0x40U        // CSM Passwords Read Status
#define DCSM_Z1_CR_FORCESEC       0x8000U      // Force Secure

//*****************************************************************************
//
// The following are defines for the bit fields in the B0_Z1_GRABSECTR register
//
//*****************************************************************************
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT0_S  0U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT0_M  0x3U         // Grab Flash Sector 0 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT1_S  2U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT1_M  0xCU         // Grab Flash Sector 1 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT2_S  4U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT2_M  0x30U        // Grab Flash Sector 2 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT3_S  6U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT3_M  0xC0U        // Grab Flash Sector 3 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT4_S  8U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT4_M  0x300U       // Grab Flash Sector 4 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT5_S  10U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT5_M  0xC00U       // Grab Flash Sector 5 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT6_S  12U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT6_M  0x3000U      // Grab Flash Sector 6 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT7_S  14U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT7_M  0xC000U      // Grab Flash Sector 7 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT8_S  16U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT8_M  0x30000U     // Grab Flash Sector 8 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT9_S  18U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT9_M  0xC0000U     // Grab Flash Sector 9 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT10_S  20U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT10_M  0x300000U    // Grab Flash Sector 10 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT11_S  22U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT11_M  0xC00000U    // Grab Flash Sector 11 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT12_S  24U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT12_M  0x3000000U   // Grab Flash Sector 12 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT13_S  26U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT13_M  0xC000000U   // Grab Flash Sector 13 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT14_S  28U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT14_M  0x30000000U  // Grab Flash Sector 14 in BANK0
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT15_S  30U
#define DCSM_B0_Z1_GRABSECTR_GRAB_SECT15_M  0xC0000000U  // Grab Flash Sector 15 in BANK0

//*****************************************************************************
//
// The following are defines for the bit fields in the Z1_GRABRAMR register
//
//*****************************************************************************
#define DCSM_Z1_GRABRAMR_GRAB_RAM0_S  0U
#define DCSM_Z1_GRABRAMR_GRAB_RAM0_M  0x3U         // Grab RAM LS0
#define DCSM_Z1_GRABRAMR_GRAB_RAM1_S  2U
#define DCSM_Z1_GRABRAMR_GRAB_RAM1_M  0xCU         // Grab RAM LS1
#define DCSM_Z1_GRABRAMR_GRAB_RAM2_S  4U
#define DCSM_Z1_GRABRAMR_GRAB_RAM2_M  0x30U        // Grab RAM LS2
#define DCSM_Z1_GRABRAMR_GRAB_RAM3_S  6U
#define DCSM_Z1_GRABRAMR_GRAB_RAM3_M  0xC0U        // Grab RAM LS3
#define DCSM_Z1_GRABRAMR_GRAB_RAM4_S  8U
#define DCSM_Z1_GRABRAMR_GRAB_RAM4_M  0x300U       // Grab RAM LS4
#define DCSM_Z1_GRABRAMR_GRAB_RAM5_S  10U
#define DCSM_Z1_GRABRAMR_GRAB_RAM5_M  0xC00U       // Grab RAM LS5
#define DCSM_Z1_GRABRAMR_GRAB_RAM6_S  12U
#define DCSM_Z1_GRABRAMR_GRAB_RAM6_M  0x3000U      // Grab RAM LS6
#define DCSM_Z1_GRABRAMR_GRAB_RAM7_S  14U
#define DCSM_Z1_GRABRAMR_GRAB_RAM7_M  0xC000U      // Grab RAM LS7

//*****************************************************************************
//
// The following are defines for the bit fields in the B0_Z1_EXEONLYSECTR register
//
//*****************************************************************************
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT0  0x1U         // Execute-Only Flash Sector 0
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT1  0x2U         // Execute-Only Flash Sector 1
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT2  0x4U         // Execute-Only Flash Sector 2
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT3  0x8U         // Execute-Only Flash Sector 3
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT4  0x10U        // Execute-Only Flash Sector 4
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT5  0x20U        // Execute-Only Flash Sector 5
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT6  0x40U        // Execute-Only Flash Sector 6
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT7  0x80U        // Execute-Only Flash Sector 7
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT8  0x100U       // Execute-Only Flash Sector 8
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT9  0x200U       // Execute-Only Flash Sector 9
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT10  0x400U       // Execute-Only Flash Sector 10
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT11  0x800U       // Execute-Only Flash Sector 11
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT12  0x1000U      // Execute-Only Flash Sector 12
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT13  0x2000U      // Execute-Only Flash Sector 13
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT14  0x4000U      // Execute-Only Flash Sector 14
                                               // in Flash BANK0
#define DCSM_B0_Z1_EXEONLYSECTR_EXEONLY_SECT15  0x8000U      // Execute-Only Flash Sector 15
                                               // in Flash BANK0

//*****************************************************************************
//
// The following are defines for the bit fields in the Z1_EXEONLYRAMR register
//
//*****************************************************************************
#define DCSM_Z1_EXEONLYRAMR_EXEONLY_RAM0  0x1U         // Execute-Only RAM LS0
#define DCSM_Z1_EXEONLYRAMR_EXEONLY_RAM1  0x2U         // Execute-Only RAM LS1
#define DCSM_Z1_EXEONLYRAMR_EXEONLY_RAM2  0x4U         // Execute-Only RAM LS2
#define DCSM_Z1_EXEONLYRAMR_EXEONLY_RAM3  0x8U         // Execute-Only RAM LS3
#define DCSM_Z1_EXEONLYRAMR_EXEONLY_RAM4  0x10U        // Execute-Only RAM LS4
#define DCSM_Z1_EXEONLYRAMR_EXEONLY_RAM5  0x20U        // Execute-Only RAM LS5
#define DCSM_Z1_EXEONLYRAMR_EXEONLY_RAM6  0x40U        // Execute-Only RAM LS6
#define DCSM_Z1_EXEONLYRAMR_EXEONLY_RAM7  0x80U        // Execute-Only RAM LS7

//*****************************************************************************
//
// The following are defines for the bit fields in the B0_Z2_LINKPOINTER register
//
//*****************************************************************************
#define DCSM_B0_Z2_LINKPOINTER_LINKPOINTER_S  0U
#define DCSM_B0_Z2_LINKPOINTER_LINKPOINTER_M  0x1FFFFFFFU  // Zone2 LINK Pointer in Flash
                                               // BANK0

//*****************************************************************************
//
// The following are defines for the bit fields in the Z2_OTPSECLOCK register
//
//*****************************************************************************
#define DCSM_Z2_OTPSECLOCK_JTAGLOCK_S  0U
#define DCSM_Z2_OTPSECLOCK_JTAGLOCK_M  0xFU         // Zone2 JTAG Lock.
#define DCSM_Z2_OTPSECLOCK_PSWDLOCK_S  4U
#define DCSM_Z2_OTPSECLOCK_PSWDLOCK_M  0xF0U        // Zone2 Password Lock.
#define DCSM_Z2_OTPSECLOCK_CRCLOCK_S  8U
#define DCSM_Z2_OTPSECLOCK_CRCLOCK_M  0xF00U       // Zone2 CRC Lock.

//*****************************************************************************
//
// The following are defines for the bit fields in the B0_Z2_LINKPOINTERERR register
//
//*****************************************************************************
#define DCSM_B0_Z2_LINKPOINTERERR_Z2_LINKPOINTERERR_S  0U
#define DCSM_B0_Z2_LINKPOINTERERR_Z2_LINKPOINTERERR_M  0x1FFFFFFFU  // Error to Resolve Z2 Link
                                               // pointer from OTP loaded values

//*****************************************************************************
//
// The following are defines for the bit fields in the Z2_CR register
//
//*****************************************************************************
#define DCSM_Z2_CR_ALLZERO        0x8U         // CSMPSWD All Zeros
#define DCSM_Z2_CR_ALLONE         0x10U        // CSMPSWD All Ones
#define DCSM_Z2_CR_UNSECURE       0x20U        // CSMPSWD Match CSMKEY
#define DCSM_Z2_CR_ARMED          0x40U        // CSM Passwords Read Status
#define DCSM_Z2_CR_FORCESEC       0x8000U      // Force Secure

//*****************************************************************************
//
// The following are defines for the bit fields in the B0_Z2_GRABSECTR register
//
//*****************************************************************************
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT0_S  0U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT0_M  0x3U         // Grab Flash Sector 0 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT1_S  2U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT1_M  0xCU         // Grab Flash Sector 1 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT2_S  4U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT2_M  0x30U        // Grab Flash Sector 2 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT3_S  6U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT3_M  0xC0U        // Grab Flash Sector 3 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT4_S  8U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT4_M  0x300U       // Grab Flash Sector 4 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT5_S  10U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT5_M  0xC00U       // Grab Flash Sector 5 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT6_S  12U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT6_M  0x3000U      // Grab Flash Sector 6 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT7_S  14U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT7_M  0xC000U      // Grab Flash Sector 7 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT8_S  16U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT8_M  0x30000U     // Grab Flash Sector 8 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT9_S  18U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT9_M  0xC0000U     // Grab Flash Sector 9 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT10_S  20U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT10_M  0x300000U    // Grab Flash Sector 10 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT11_S  22U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT11_M  0xC00000U    // Grab Flash Sector 11 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT12_S  24U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT12_M  0x3000000U   // Grab Flash Sector 12 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT13_S  26U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT13_M  0xC000000U   // Grab Flash Sector 13 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT14_S  28U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT14_M  0x30000000U  // Grab Flash Sector 14 in Flash
                                               // BANK0
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT15_S  30U
#define DCSM_B0_Z2_GRABSECTR_GRAB_SECT15_M  0xC0000000U  // Grab Flash Sector 15 in Flash
                                               // BANK0

//*****************************************************************************
//
// The following are defines for the bit fields in the Z2_GRABRAMR register
//
//*****************************************************************************
#define DCSM_Z2_GRABRAMR_GRAB_RAM0_S  0U
#define DCSM_Z2_GRABRAMR_GRAB_RAM0_M  0x3U         // Grab RAM LS0
#define DCSM_Z2_GRABRAMR_GRAB_RAM1_S  2U
#define DCSM_Z2_GRABRAMR_GRAB_RAM1_M  0xCU         // Grab RAM LS1
#define DCSM_Z2_GRABRAMR_GRAB_RAM2_S  4U
#define DCSM_Z2_GRABRAMR_GRAB_RAM2_M  0x30U        // Grab RAM LS2
#define DCSM_Z2_GRABRAMR_GRAB_RAM3_S  6U
#define DCSM_Z2_GRABRAMR_GRAB_RAM3_M  0xC0U        // Grab RAM LS3
#define DCSM_Z2_GRABRAMR_GRAB_RAM4_S  8U
#define DCSM_Z2_GRABRAMR_GRAB_RAM4_M  0x300U       // Grab RAM LS4
#define DCSM_Z2_GRABRAMR_GRAB_RAM5_S  10U
#define DCSM_Z2_GRABRAMR_GRAB_RAM5_M  0xC00U       // Grab RAM LS5
#define DCSM_Z2_GRABRAMR_GRAB_RAM6_S  12U
#define DCSM_Z2_GRABRAMR_GRAB_RAM6_M  0x3000U      // Grab RAM LS6
#define DCSM_Z2_GRABRAMR_GRAB_RAM7_S  14U
#define DCSM_Z2_GRABRAMR_GRAB_RAM7_M  0xC000U      // Grab RAM LS7

//*****************************************************************************
//
// The following are defines for the bit fields in the B0_Z2_EXEONLYSECTR register
//
//*****************************************************************************
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT0  0x1U         // Execute-Only Flash Sector 0
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT1  0x2U         // Execute-Only Flash Sector 1
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT2  0x4U         // Execute-Only Flash Sector 2
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT3  0x8U         // Execute-Only Flash Sector 3
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT4  0x10U        // Execute-Only Flash Sector 4
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT5  0x20U        // Execute-Only Flash Sector 5
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT6  0x40U        // Execute-Only Flash Sector 6
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT7  0x80U        // Execute-Only Flash Sector 7
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT8  0x100U       // Execute-Only Flash Sector 8
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT9  0x200U       // Execute-Only Flash Sector 9
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT10  0x400U       // Execute-Only Flash Sector 10
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT11  0x800U       // Execute-Only Flash Sector 11
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT12  0x1000U      // Execute-Only Flash Sector 12
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT13  0x2000U      // Execute-Only Flash Sector 13
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT14  0x4000U      // Execute-Only Flash Sector 14
                                               // in Flash BANK0
#define DCSM_B0_Z2_EXEONLYSECTR_EXEONLY_SECT15  0x8000U      // Execute-Only Flash Sector 15
                                               // in Flash BANK0

//*****************************************************************************
//
// The following are defines for the bit fields in the Z2_EXEONLYRAMR register
//
//*****************************************************************************
#define DCSM_Z2_EXEONLYRAMR_EXEONLY_RAM0  0x1U         // Execute-Only RAM LS0
#define DCSM_Z2_EXEONLYRAMR_EXEONLY_RAM1  0x2U         // Execute-Only RAM LS1
#define DCSM_Z2_EXEONLYRAMR_EXEONLY_RAM2  0x4U         // Execute-Only RAM LS2
#define DCSM_Z2_EXEONLYRAMR_EXEONLY_RAM3  0x8U         // Execute-Only RAM LS3
#define DCSM_Z2_EXEONLYRAMR_EXEONLY_RAM4  0x10U        // Execute-Only RAM LS4
#define DCSM_Z2_EXEONLYRAMR_EXEONLY_RAM5  0x20U        // Execute-Only RAM LS5
#define DCSM_Z2_EXEONLYRAMR_EXEONLY_RAM6  0x40U        // Execute-Only RAM LS6
#define DCSM_Z2_EXEONLYRAMR_EXEONLY_RAM7  0x80U        // Execute-Only RAM LS7

//*****************************************************************************
//
// The following are defines for the bit fields in the FLSEM register
//
//*****************************************************************************
#define DCSM_FLSEM_SEM_S          0U
#define DCSM_FLSEM_SEM_M          0x3U         // Flash Semaphore Bit
#define DCSM_FLSEM_KEY_S          8U
#define DCSM_FLSEM_KEY_M          0xFF00U      // Semaphore Key

//*****************************************************************************
//
// The following are defines for the bit fields in the B0_SECTSTAT register
//
//*****************************************************************************
#define DCSM_B0_SECTSTAT_STATUS_SECT0_S  0U
#define DCSM_B0_SECTSTAT_STATUS_SECT0_M  0x3U         // Zone Status Flash BANK0
                                               // Sector 0
#define DCSM_B0_SECTSTAT_STATUS_SECT1_S  2U
#define DCSM_B0_SECTSTAT_STATUS_SECT1_M  0xCU         // Zone Status Flash BANK0
                                               // sector 1
#define DCSM_B0_SECTSTAT_STATUS_SECT2_S  4U
#define DCSM_B0_SECTSTAT_STATUS_SECT2_M  0x30U        // Zone Status Flash BANK0
                                               // Sector 2
#define DCSM_B0_SECTSTAT_STATUS_SECT3_S  6U
#define DCSM_B0_SECTSTAT_STATUS_SECT3_M  0xC0U        // Zone Status Flash BANK0
                                               // Sector 3
#define DCSM_B0_SECTSTAT_STATUS_SECT4_S  8U
#define DCSM_B0_SECTSTAT_STATUS_SECT4_M  0x300U       // Zone Status Flash BANK0
                                               // Sector 4
#define DCSM_B0_SECTSTAT_STATUS_SECT5_S  10U
#define DCSM_B0_SECTSTAT_STATUS_SECT5_M  0xC00U       // Zone Status Flash BANK0
                                               // Sector 5
#define DCSM_B0_SECTSTAT_STATUS_SECT6_S  12U
#define DCSM_B0_SECTSTAT_STATUS_SECT6_M  0x3000U      // Zone Status Flash BANK0
                                               // Sector 6
#define DCSM_B0_SECTSTAT_STATUS_SECT7_S  14U
#define DCSM_B0_SECTSTAT_STATUS_SECT7_M  0xC000U      // Zone Status Flash BANK0
                                               // Sector 7
#define DCSM_B0_SECTSTAT_STATUS_SECT8_S  16U
#define DCSM_B0_SECTSTAT_STATUS_SECT8_M  0x30000U     // Zone Status Flash BANK0
                                               // sector 8
#define DCSM_B0_SECTSTAT_STATUS_SECT9_S  18U
#define DCSM_B0_SECTSTAT_STATUS_SECT9_M  0xC0000U     // Zone Status Flash BANK0
                                               // Sector 9
#define DCSM_B0_SECTSTAT_STATUS_SECT10_S  20U
#define DCSM_B0_SECTSTAT_STATUS_SECT10_M  0x300000U    // Zone Status Flash BANK0
                                               // Sector 10
#define DCSM_B0_SECTSTAT_STATUS_SECT11_S  22U
#define DCSM_B0_SECTSTAT_STATUS_SECT11_M  0xC00000U    // Zone Status Flash BANK0
                                               // Sector 11
#define DCSM_B0_SECTSTAT_STATUS_SECT12_S  24U
#define DCSM_B0_SECTSTAT_STATUS_SECT12_M  0x3000000U   // Zone Status Flash BANK0
                                               // Sector 12
#define DCSM_B0_SECTSTAT_STATUS_SECT13_S  26U
#define DCSM_B0_SECTSTAT_STATUS_SECT13_M  0xC000000U   // Zone Status Flash BANK0
                                               // Sector 13
#define DCSM_B0_SECTSTAT_STATUS_SECT14_S  28U
#define DCSM_B0_SECTSTAT_STATUS_SECT14_M  0x30000000U  // Zone Status Flash BANK0
                                               // Sector 14
#define DCSM_B0_SECTSTAT_STATUS_SECT15_S  30U
#define DCSM_B0_SECTSTAT_STATUS_SECT15_M  0xC0000000U  // Zone Status Flash BANK0
                                               // Sector 15

//*****************************************************************************
//
// The following are defines for the bit fields in the RAMSTAT register
//
//*****************************************************************************
#define DCSM_RAMSTAT_STATUS_RAM0_S  0U
#define DCSM_RAMSTAT_STATUS_RAM0_M  0x3U         // Zone Status RAM LS0
#define DCSM_RAMSTAT_STATUS_RAM1_S  2U
#define DCSM_RAMSTAT_STATUS_RAM1_M  0xCU         // Zone Status RAM LS1
#define DCSM_RAMSTAT_STATUS_RAM2_S  4U
#define DCSM_RAMSTAT_STATUS_RAM2_M  0x30U        // Zone Status RAM LS2
#define DCSM_RAMSTAT_STATUS_RAM3_S  6U
#define DCSM_RAMSTAT_STATUS_RAM3_M  0xC0U        // Zone Status RAM LS3
#define DCSM_RAMSTAT_STATUS_RAM4_S  8U
#define DCSM_RAMSTAT_STATUS_RAM4_M  0x300U       // Zone Status RAM LS4
#define DCSM_RAMSTAT_STATUS_RAM5_S  10U
#define DCSM_RAMSTAT_STATUS_RAM5_M  0xC00U       // Zone Status RAM LS5
#define DCSM_RAMSTAT_STATUS_RAM6_S  12U
#define DCSM_RAMSTAT_STATUS_RAM6_M  0x3000U      // Zone Status RAM LS6
#define DCSM_RAMSTAT_STATUS_RAM7_S  14U
#define DCSM_RAMSTAT_STATUS_RAM7_M  0xC000U      // Zone Status RAM LS7

//*****************************************************************************
//
// The following are defines for the bit fields in the B1_SECTSTAT register
//
//*****************************************************************************
#define DCSM_B1_SECTSTAT_STATUS_SECT0_S  0U
#define DCSM_B1_SECTSTAT_STATUS_SECT0_M  0x3U         // Zone Status Flash BANK1
                                               // Sector 0
#define DCSM_B1_SECTSTAT_STATUS_SECT1_S  2U
#define DCSM_B1_SECTSTAT_STATUS_SECT1_M  0xCU         // Zone Status Flash BANK1
                                               // sector 1
#define DCSM_B1_SECTSTAT_STATUS_SECT2_S  4U
#define DCSM_B1_SECTSTAT_STATUS_SECT2_M  0x30U        // Zone Status Flash BANK1
                                               // Sector 2
#define DCSM_B1_SECTSTAT_STATUS_SECT3_S  6U
#define DCSM_B1_SECTSTAT_STATUS_SECT3_M  0xC0U        // Zone Status Flash BANK1
                                               // Sector 3
#define DCSM_B1_SECTSTAT_STATUS_SECT4_S  8U
#define DCSM_B1_SECTSTAT_STATUS_SECT4_M  0x300U       // Zone Status Flash BANK1
                                               // Sector 4
#define DCSM_B1_SECTSTAT_STATUS_SECT5_S  10U
#define DCSM_B1_SECTSTAT_STATUS_SECT5_M  0xC00U       // Zone Status Flash BANK1
                                               // Sector 5
#define DCSM_B1_SECTSTAT_STATUS_SECT6_S  12U
#define DCSM_B1_SECTSTAT_STATUS_SECT6_M  0x3000U      // Zone Status Flash BANK1
                                               // Sector 6
#define DCSM_B1_SECTSTAT_STATUS_SECT7_S  14U
#define DCSM_B1_SECTSTAT_STATUS_SECT7_M  0xC000U      // Zone Status Flash BANK1
                                               // Sector 7
#define DCSM_B1_SECTSTAT_STATUS_SECT8_S  16U
#define DCSM_B1_SECTSTAT_STATUS_SECT8_M  0x30000U     // Zone Status Flash BANK1
                                               // sector 8
#define DCSM_B1_SECTSTAT_STATUS_SECT9_S  18U
#define DCSM_B1_SECTSTAT_STATUS_SECT9_M  0xC0000U     // Zone Status Flash BANK1
                                               // Sector 9
#define DCSM_B1_SECTSTAT_STATUS_SECT10_S  20U
#define DCSM_B1_SECTSTAT_STATUS_SECT10_M  0x300000U    // Zone Status Flash BANK1
                                               // Sector 10
#define DCSM_B1_SECTSTAT_STATUS_SECT11_S  22U
#define DCSM_B1_SECTSTAT_STATUS_SECT11_M  0xC00000U    // Zone Status Flash BANK1
                                               // Sector 11
#define DCSM_B1_SECTSTAT_STATUS_SECT12_S  24U
#define DCSM_B1_SECTSTAT_STATUS_SECT12_M  0x3000000U   // Zone Status Flash BANK1
                                               // Sector 12
#define DCSM_B1_SECTSTAT_STATUS_SECT13_S  26U
#define DCSM_B1_SECTSTAT_STATUS_SECT13_M  0xC000000U   // Zone Status Flash BANK1
                                               // Sector 13
#define DCSM_B1_SECTSTAT_STATUS_SECT14_S  28U
#define DCSM_B1_SECTSTAT_STATUS_SECT14_M  0x30000000U  // Zone Status Flash BANK1
                                               // Sector 14
#define DCSM_B1_SECTSTAT_STATUS_SECT15_S  30U
#define DCSM_B1_SECTSTAT_STATUS_SECT15_M  0xC0000000U  // Zone Status Flash BANK1
                                               // Sector 15

//*****************************************************************************
//
// The following are defines for the bit fields in the SECERRSTAT register
//
//*****************************************************************************
#define DCSM_SECERRSTAT_ERR       0x1U         // Security Configuration load
                                               // Error Status

//*****************************************************************************
//
// The following are defines for the bit fields in the SECERRCLR register
//
//*****************************************************************************
#define DCSM_SECERRCLR_ERR        0x1U         // Clear Security Configuration
                                               // Load Error Status Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the SECERRFRC register
//
//*****************************************************************************
#define DCSM_SECERRFRC_ERR        0x1U         // Set Security Configuration
                                               // Load Error Status Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the B1_Z1_LINKPOINTER register
//
//*****************************************************************************
#define DCSM_B1_Z1_LINKPOINTER_LINKPOINTER_S  0U
#define DCSM_B1_Z1_LINKPOINTER_LINKPOINTER_M  0x1FFFFFFFU  // Zone1 LINK Pointer in Flash
                                               // BANK1

//*****************************************************************************
//
// The following are defines for the bit fields in the B1_Z1_LINKPOINTERERR register
//
//*****************************************************************************
#define DCSM_B1_Z1_LINKPOINTERERR_Z1_LINKPOINTERERR_S  0U
#define DCSM_B1_Z1_LINKPOINTERERR_Z1_LINKPOINTERERR_M  0x1FFFFFFFU  // Error to Resolve Z1 Link
                                               // pointer from OTP loaded values

//*****************************************************************************
//
// The following are defines for the bit fields in the B1_Z1_GRABSECTR register
//
//*****************************************************************************
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT0_S  0U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT0_M  0x3U         // Grab Flash Sector 0 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT1_S  2U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT1_M  0xCU         // Grab Flash Sector 1 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT2_S  4U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT2_M  0x30U        // Grab Flash Sector 2 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT3_S  6U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT3_M  0xC0U        // Grab Flash Sector 3 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT4_S  8U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT4_M  0x300U       // Grab Flash Sector 4 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT5_S  10U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT5_M  0xC00U       // Grab Flash Sector 5 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT6_S  12U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT6_M  0x3000U      // Grab Flash Sector 6 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT7_S  14U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT7_M  0xC000U      // Grab Flash Sector 7 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT8_S  16U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT8_M  0x30000U     // Grab Flash Sector 8 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT9_S  18U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT9_M  0xC0000U     // Grab Flash Sector 9 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT10_S  20U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT10_M  0x300000U    // Grab Flash Sector 10 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT11_S  22U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT11_M  0xC00000U    // Grab Flash Sector 11 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT12_S  24U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT12_M  0x3000000U   // Grab Flash Sector 12 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT13_S  26U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT13_M  0xC000000U   // Grab Flash Sector 13 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT14_S  28U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT14_M  0x30000000U  // Grab Flash Sector 14 in BANK1
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT15_S  30U
#define DCSM_B1_Z1_GRABSECTR_GRAB_SECT15_M  0xC0000000U  // Grab Flash Sector 15 in BANK1

//*****************************************************************************
//
// The following are defines for the bit fields in the B1_Z1_EXEONLYSECTR register
//
//*****************************************************************************
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT0  0x1U         // Execute-Only Flash Sector 0
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT1  0x2U         // Execute-Only Flash Sector 1
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT2  0x4U         // Execute-Only Flash Sector 2
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT3  0x8U         // Execute-Only Flash Sector 3
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT4  0x10U        // Execute-Only Flash Sector 4
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT5  0x20U        // Execute-Only Flash Sector 5
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT6  0x40U        // Execute-Only Flash Sector 6
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT7  0x80U        // Execute-Only Flash Sector 7
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT8  0x100U       // Execute-Only Flash Sector 8
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT9  0x200U       // Execute-Only Flash Sector 9
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT10  0x400U       // Execute-Only Flash Sector 10
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT11  0x800U       // Execute-Only Flash Sector 11
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT12  0x1000U      // Execute-Only Flash Sector 12
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT13  0x2000U      // Execute-Only Flash Sector 13
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT14  0x4000U      // Execute-Only Flash Sector 14
                                               // in Flash BANK1
#define DCSM_B1_Z1_EXEONLYSECTR_EXEONLY_SECT15  0x8000U      // Execute-Only Flash Sector 15
                                               // in Flash BANK1

//*****************************************************************************
//
// The following are defines for the bit fields in the B1_Z2_LINKPOINTER register
//
//*****************************************************************************
#define DCSM_B1_Z2_LINKPOINTER_LINKPOINTER_S  0U
#define DCSM_B1_Z2_LINKPOINTER_LINKPOINTER_M  0x1FFFFFFFU  // Zone2 LINK Pointer in Flash
                                               // BANK1

//*****************************************************************************
//
// The following are defines for the bit fields in the B1_Z2_LINKPOINTERERR register
//
//*****************************************************************************
#define DCSM_B1_Z2_LINKPOINTERERR_Z2_LINKPOINTERERR_S  0U
#define DCSM_B1_Z2_LINKPOINTERERR_Z2_LINKPOINTERERR_M  0x1FFFFFFFU  // Error to Resolve Z2 Link
                                               // pointer from OTP loaded values

//*****************************************************************************
//
// The following are defines for the bit fields in the B1_Z2_GRABSECTR register
//
//*****************************************************************************
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT0_S  0U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT0_M  0x3U         // Grab Flash Sector 0 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT1_S  2U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT1_M  0xCU         // Grab Flash Sector 1 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT2_S  4U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT2_M  0x30U        // Grab Flash Sector 2 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT3_S  6U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT3_M  0xC0U        // Grab Flash Sector 3 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT4_S  8U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT4_M  0x300U       // Grab Flash Sector 4 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT5_S  10U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT5_M  0xC00U       // Grab Flash Sector 5 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT6_S  12U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT6_M  0x3000U      // Grab Flash Sector 6 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT7_S  14U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT7_M  0xC000U      // Grab Flash Sector 7 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT8_S  16U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT8_M  0x30000U     // Grab Flash Sector 8 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT9_S  18U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT9_M  0xC0000U     // Grab Flash Sector 9 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT10_S  20U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT10_M  0x300000U    // Grab Flash Sector 10 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT11_S  22U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT11_M  0xC00000U    // Grab Flash Sector 11 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT12_S  24U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT12_M  0x3000000U   // Grab Flash Sector 12 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT13_S  26U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT13_M  0xC000000U   // Grab Flash Sector 13 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT14_S  28U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT14_M  0x30000000U  // Grab Flash Sector 14 in Flash
                                               // BANK1
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT15_S  30U
#define DCSM_B1_Z2_GRABSECTR_GRAB_SECT15_M  0xC0000000U  // Grab Flash Sector 15 in Flash
                                               // BANK1

//*****************************************************************************
//
// The following are defines for the bit fields in the B1_Z2_EXEONLYSECTR register
//
//*****************************************************************************
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT0  0x1U         // Execute-Only Flash Sector 0
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT1  0x2U         // Execute-Only Flash Sector 1
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT2  0x4U         // Execute-Only Flash Sector 2
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT3  0x8U         // Execute-Only Flash Sector 3
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT4  0x10U        // Execute-Only Flash Sector 4
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT5  0x20U        // Execute-Only Flash Sector 5
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT6  0x40U        // Execute-Only Flash Sector 6
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT7  0x80U        // Execute-Only Flash Sector 7
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT8  0x100U       // Execute-Only Flash Sector 8
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT9  0x200U       // Execute-Only Flash Sector 9
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT10  0x400U       // Execute-Only Flash Sector 10
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT11  0x800U       // Execute-Only Flash Sector 11
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT12  0x1000U      // Execute-Only Flash Sector 12
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT13  0x2000U      // Execute-Only Flash Sector 13
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT14  0x4000U      // Execute-Only Flash Sector 14
                                               // in Flash BANK1
#define DCSM_B1_Z2_EXEONLYSECTR_EXEONLY_SECT15  0x8000U      // Execute-Only Flash Sector 15
                                               // in Flash BANK1
#endif

//###########################################################################
//
// FILE:    hw_dma.h
//
// TITLE:   Definitions for the DMA registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_DMA_H
#define HW_DMA_H

//*****************************************************************************
//
// The following are defines for the DMA register offsets
//
//*****************************************************************************
#define DMA_O_CTRL                0x0U         // DMA Control Register
#define DMA_O_DEBUGCTRL           0x1U         // Debug Control Register
#define DMA_O_PRIORITYCTRL1       0x4U         // Priority Control 1 Register
#define DMA_O_PRIORITYSTAT        0x6U         // Priority Status Register
#define DMA_O_MODE                0x0U         // Mode Register
#define DMA_O_CONTROL             0x1U         // Control Register
#define DMA_O_BURST_SIZE          0x2U         // Burst Size Register
#define DMA_O_BURST_COUNT         0x3U         // Burst Count Register
#define DMA_O_SRC_BURST_STEP      0x4U         // Source Burst Step Register
#define DMA_O_DST_BURST_STEP      0x5U         // Destination Burst Step
                                               // Register
#define DMA_O_TRANSFER_SIZE       0x6U         // Transfer Size Register
#define DMA_O_TRANSFER_COUNT      0x7U         // Transfer Count Register
#define DMA_O_SRC_TRANSFER_STEP   0x8U         // Source Transfer Step Register
#define DMA_O_DST_TRANSFER_STEP   0x9U         // Destination Transfer Step
                                               // Register
#define DMA_O_SRC_WRAP_SIZE       0xAU         // Source Wrap Size Register
#define DMA_O_SRC_WRAP_COUNT      0xBU         // Source Wrap Count Register
#define DMA_O_SRC_WRAP_STEP       0xCU         // Source Wrap Step Register
#define DMA_O_DST_WRAP_SIZE       0xDU         // Destination Wrap Size
                                               // Register
#define DMA_O_DST_WRAP_COUNT      0xEU         // Destination Wrap Count
                                               // Register
#define DMA_O_DST_WRAP_STEP       0xFU         // Destination Wrap Step
                                               // Register
#define DMA_O_SRC_BEG_ADDR_SHADOW  0x10U        // Source Begin Address Shadow
                                               // Register
#define DMA_O_SRC_ADDR_SHADOW     0x12U        // Source Address Shadow
                                               // Register
#define DMA_O_SRC_BEG_ADDR_ACTIVE  0x14U        // Source Begin Address Active
                                               // Register
#define DMA_O_SRC_ADDR_ACTIVE     0x16U        // Source Address Active
                                               // Register
#define DMA_O_DST_BEG_ADDR_SHADOW  0x18U        // Destination Begin Address
                                               // Shadow Register
#define DMA_O_DST_ADDR_SHADOW     0x1AU        // Destination Address Shadow
                                               // Register
#define DMA_O_DST_BEG_ADDR_ACTIVE  0x1CU        // Destination Begin Address
                                               // Active Register
#define DMA_O_DST_ADDR_ACTIVE     0x1EU        // Destination Address Active
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the DMACTRL register
//
//*****************************************************************************
#define DMA_CTRL_HARDRESET        0x1U         // Hard Reset Bit
#define DMA_CTRL_PRIORITYRESET    0x2U         // Priority Reset Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the DEBUGCTRL register
//
//*****************************************************************************
#define DMA_DEBUGCTRL_FREE        0x8000U      // Debug Mode Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PRIORITYCTRL1 register
//
//*****************************************************************************
#define DMA_PRIORITYCTRL1_CH1PRIORITY  0x1U         // Ch1 Priority Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the PRIORITYSTAT register
//
//*****************************************************************************
#define DMA_PRIORITYSTAT_ACTIVESTS_S  0U
#define DMA_PRIORITYSTAT_ACTIVESTS_M  0x7U         // Active Channel Status Bits
#define DMA_PRIORITYSTAT_ACTIVESTS_SHADOW_S  4U
#define DMA_PRIORITYSTAT_ACTIVESTS_SHADOW_M  0x70U        // Active Channel Status Shadow
                                               // Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the MODE register
//
//*****************************************************************************
#define DMA_MODE_PERINTSEL_S      0U
#define DMA_MODE_PERINTSEL_M      0x1FU        // Peripheral Interrupt and Sync
                                               // Select
#define DMA_MODE_OVRINTE          0x80U        // Overflow Interrupt Enable
#define DMA_MODE_PERINTE          0x100U       // Peripheral Interrupt Enable
#define DMA_MODE_CHINTMODE        0x200U       // Channel Interrupt Mode
#define DMA_MODE_ONESHOT          0x400U       // One Shot Mode Bit
#define DMA_MODE_CONTINUOUS       0x800U       // Continuous Mode Bit
#define DMA_MODE_DATASIZE         0x4000U      // Data Size Mode Bit
#define DMA_MODE_CHINTE           0x8000U      // Channel Interrupt Enable Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the CONTROL register
//
//*****************************************************************************
#define DMA_CONTROL_RUN           0x1U         // Run Bit
#define DMA_CONTROL_HALT          0x2U         // Halt Bit
#define DMA_CONTROL_SOFTRESET     0x4U         // Soft Reset Bit
#define DMA_CONTROL_PERINTFRC     0x8U         // Interrupt Force Bit
#define DMA_CONTROL_PERINTCLR     0x10U        // Interrupt Clear Bit
#define DMA_CONTROL_ERRCLR        0x80U        // Error Clear Bit
#define DMA_CONTROL_PERINTFLG     0x100U       // Interrupt Flag Bit
#define DMA_CONTROL_TRANSFERSTS   0x800U       // Transfer Status Bit
#define DMA_CONTROL_BURSTSTS      0x1000U      // Burst Status Bit
#define DMA_CONTROL_RUNSTS        0x2000U      // Run Status Bit
#define DMA_CONTROL_OVRFLG        0x4000U      // Overflow Flag Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the BURST_SIZE register
//
//*****************************************************************************
#define DMA_BURST_SIZE_BURSTSIZE_S  0U
#define DMA_BURST_SIZE_BURSTSIZE_M  0x1FU        // Burst Transfer Size

//*****************************************************************************
//
// The following are defines for the bit fields in the BURST_COUNT register
//
//*****************************************************************************
#define DMA_BURST_COUNT_BURSTCOUNT_S  0U
#define DMA_BURST_COUNT_BURSTCOUNT_M  0x1FU        // Burst Transfer Size
#endif

//###########################################################################
//
// FILE:    hw_ecap.h
//
// TITLE:   Definitions for the ECAP registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_ECAP_H
#define HW_ECAP_H

//*****************************************************************************
//
// The following are defines for the ECAP register offsets
//
//*****************************************************************************
#define ECAP_O_TSCTR              0x0U         // Time-Stamp Counter
#define ECAP_O_CTRPHS             0x2U         // Counter Phase Offset Value
                                               // Register
#define ECAP_O_CAP1               0x4U         // Capture 1 Register
#define ECAP_O_CAP2               0x6U         // Capture 2 Register
#define ECAP_O_CAP3               0x8U         // Capture 3 Register
#define ECAP_O_CAP4               0xAU         // Capture 4 Register
#define ECAP_O_ECCTL0             0x12U        // Capture Control Register 0
#define ECAP_O_ECCTL1             0x14U        // Capture Control Register 1
#define ECAP_O_ECCTL2             0x15U        // Capture Control Register 2
#define ECAP_O_ECEINT             0x16U        // Capture Interrupt Enable
                                               // Register
#define ECAP_O_ECFLG              0x17U        // Capture Interrupt Flag
                                               // Register
#define ECAP_O_ECCLR              0x18U        // Capture Interrupt Clear
                                               // Register
#define ECAP_O_ECFRC              0x19U        // Capture Interrupt Force
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the ECCTL0 register
//
//*****************************************************************************
#define ECAP_ECCTL0_INPUTSEL_S    0U
#define ECAP_ECCTL0_INPUTSEL_M    0x7FU        // INPUT source select

//*****************************************************************************
//
// The following are defines for the bit fields in the ECCTL1 register
//
//*****************************************************************************
#define ECAP_ECCTL1_CAP1POL       0x1U         // Capture Event 1 Polarity
                                               // select
#define ECAP_ECCTL1_CTRRST1       0x2U         // Counter Reset on Capture
                                               // Event 1
#define ECAP_ECCTL1_CAP2POL       0x4U         // Capture Event 2 Polarity
                                               // select
#define ECAP_ECCTL1_CTRRST2       0x8U         // Counter Reset on Capture
                                               // Event 2
#define ECAP_ECCTL1_CAP3POL       0x10U        // Capture Event 3 Polarity
                                               // select
#define ECAP_ECCTL1_CTRRST3       0x20U        // Counter Reset on Capture
                                               // Event 3
#define ECAP_ECCTL1_CAP4POL       0x40U        // Capture Event 4 Polarity
                                               // select
#define ECAP_ECCTL1_CTRRST4       0x80U        // Counter Reset on Capture
                                               // Event 4
#define ECAP_ECCTL1_CAPLDEN       0x100U       // Enable Loading CAP1-4 regs on
                                               // a Cap Event
#define ECAP_ECCTL1_PRESCALE_S    9U
#define ECAP_ECCTL1_PRESCALE_M    0x3E00U      // Event Filter prescale select
#define ECAP_ECCTL1_FREE_SOFT_S   14U
#define ECAP_ECCTL1_FREE_SOFT_M   0xC000U      // Emulation mode

//*****************************************************************************
//
// The following are defines for the bit fields in the ECCTL2 register
//
//*****************************************************************************
#define ECAP_ECCTL2_CONT_ONESHT   0x1U         // Continuous or one-shot
#define ECAP_ECCTL2_STOP_WRAP_S   1U
#define ECAP_ECCTL2_STOP_WRAP_M   0x6U         // Stop value for one-shot, Wrap
                                               // for continuous
#define ECAP_ECCTL2_REARM         0x8U         // One-shot re-arm
#define ECAP_ECCTL2_TSCTRSTOP     0x10U        // TSCNT counter stop
#define ECAP_ECCTL2_SYNCI_EN      0x20U        // Counter sync-in select
#define ECAP_ECCTL2_SYNCO_SEL_S   6U
#define ECAP_ECCTL2_SYNCO_SEL_M   0xC0U        // Sync-out mode
#define ECAP_ECCTL2_SWSYNC        0x100U       // SW forced counter sync
#define ECAP_ECCTL2_CAP_APWM      0x200U       // CAP/APWM operating mode
                                               // select
#define ECAP_ECCTL2_APWMPOL       0x400U       // APWM output polarity select
#define ECAP_ECCTL2_CTRFILTRESET  0x800U       // Reset event filter, modulus
                                               // counter, and interrupt flags.
#define ECAP_ECCTL2_DMAEVTSEL_S   12U
#define ECAP_ECCTL2_DMAEVTSEL_M   0x3000U      // DMA event select
#define ECAP_ECCTL2_MODCNTRSTS_S  14U
#define ECAP_ECCTL2_MODCNTRSTS_M  0xC000U      // modulo counter status

//*****************************************************************************
//
// The following are defines for the bit fields in the ECEINT register
//
//*****************************************************************************
#define ECAP_ECEINT_CEVT1         0x2U         // Capture Event 1 Interrupt
                                               // Enable
#define ECAP_ECEINT_CEVT2         0x4U         // Capture Event 2 Interrupt
                                               // Enable
#define ECAP_ECEINT_CEVT3         0x8U         // Capture Event 3 Interrupt
                                               // Enable
#define ECAP_ECEINT_CEVT4         0x10U        // Capture Event 4 Interrupt
                                               // Enable
#define ECAP_ECEINT_CTROVF        0x20U        // Counter Overflow Interrupt
                                               // Enable
#define ECAP_ECEINT_CTR_EQ_PRD    0x40U        // Period Equal Interrupt Enable
#define ECAP_ECEINT_CTR_EQ_CMP    0x80U        // Compare Equal Interrupt
                                               // Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ECFLG register
//
//*****************************************************************************
#define ECAP_ECFLG_INT            0x1U         // Global Flag
#define ECAP_ECFLG_CEVT1          0x2U         // Capture Event 1 Interrupt
                                               // Flag
#define ECAP_ECFLG_CEVT2          0x4U         // Capture Event 2 Interrupt
                                               // Flag
#define ECAP_ECFLG_CEVT3          0x8U         // Capture Event 3 Interrupt
                                               // Flag
#define ECAP_ECFLG_CEVT4          0x10U        // Capture Event 4 Interrupt
                                               // Flag
#define ECAP_ECFLG_CTROVF         0x20U        // Counter Overflow Interrupt
                                               // Flag
#define ECAP_ECFLG_CTR_PRD        0x40U        // Period Equal Interrupt Flag
#define ECAP_ECFLG_CTR_CMP        0x80U        // Compare Equal Interrupt Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the ECCLR register
//
//*****************************************************************************
#define ECAP_ECCLR_INT            0x1U         // ECAP Global Interrupt Status
                                               // Clear
#define ECAP_ECCLR_CEVT1          0x2U         // Capture Event 1 Status Clear
#define ECAP_ECCLR_CEVT2          0x4U         // Capture Event 2 Status Clear
#define ECAP_ECCLR_CEVT3          0x8U         // Capture Event 3 Status Clear
#define ECAP_ECCLR_CEVT4          0x10U        // Capture Event 4 Status Clear
#define ECAP_ECCLR_CTROVF         0x20U        // Counter Overflow Status Clear
#define ECAP_ECCLR_CTR_PRD        0x40U        // Period Equal Status Clear
#define ECAP_ECCLR_CTR_CMP        0x80U        // Compare Equal Status Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the ECFRC register
//
//*****************************************************************************
#define ECAP_ECFRC_CEVT1          0x2U         // Capture Event 1 Force
                                               // Interrupt
#define ECAP_ECFRC_CEVT2          0x4U         // Capture Event 2 Force
                                               // Interrupt
#define ECAP_ECFRC_CEVT3          0x8U         // Capture Event 3 Force
                                               // Interrupt
#define ECAP_ECFRC_CEVT4          0x10U        // Capture Event 4 Force
                                               // Interrupt
#define ECAP_ECFRC_CTROVF         0x20U        // Counter Overflow Force
                                               // Interrupt
#define ECAP_ECFRC_CTR_PRD        0x40U        // Period Equal Force Interrupt
#define ECAP_ECFRC_CTR_CMP        0x80U        // Compare Equal Force Interrupt

#endif

//###########################################################################
//
// FILE:    hw_epwm.h
//
// TITLE:   Definitions for the EPWM registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_EPWM_H
#define HW_EPWM_H

//*****************************************************************************
//
// The following are defines for the EPWM register offsets
//
//*****************************************************************************
#define EPWM_O_TBCTL              0x0U         // Time Base Control Register
#define EPWM_O_TBCTL2             0x1U         // Time Base Control Register 2
#define EPWM_O_TBCTR              0x4U         // Time Base Counter Register
#define EPWM_O_TBSTS              0x5U         // Time Base Status Register
#define EPWM_O_CMPCTL             0x8U         // Counter Compare Control
                                               // Register
#define EPWM_O_CMPCTL2            0x9U         // Counter Compare Control
                                               // Register 2
#define EPWM_O_DBCTL              0xCU         // Dead-Band Generator Control
                                               // Register
#define EPWM_O_DBCTL2             0xDU         // Dead-Band Generator Control
                                               // Register 2
#define EPWM_O_AQCTL              0x10U        // Action Qualifier Control
                                               // Register
#define EPWM_O_AQTSRCSEL          0x11U        // Action Qualifier Trigger
                                               // Event Source Select Register
#define EPWM_O_PCCTL              0x14U        // PWM Chopper Control Register
#define EPWM_O_VCAPCTL            0x18U        // Valley Capture Control
                                               // Register
#define EPWM_O_VCNTCFG            0x19U        // Valley Counter Config
                                               // Register
#define EPWM_O_TRREM              0x2EU        // Translator High Resolution
                                               // Remainder Register
#define EPWM_O_GLDCTL             0x34U        // Global PWM Load Control
                                               // Register
#define EPWM_O_GLDCFG             0x35U        // Global PWM Load Config
                                               // Register
#define EPWM_O_XLINK              0x38U        // EPWMx Link Register
#define EPWM_O_AQCTLA             0x40U        // Action Qualifier Control
                                               // Register For Output A
#define EPWM_O_AQCTLA2            0x41U        // Additional Action Qualifier
                                               // Control Register For Output A
#define EPWM_O_AQCTLB             0x42U        // Action Qualifier Control
                                               // Register For Output B
#define EPWM_O_AQCTLB2            0x43U        // Additional Action Qualifier
                                               // Control Register For Output B
#define EPWM_O_AQSFRC             0x47U        // Action Qualifier Software
                                               // Force Register
#define EPWM_O_AQCSFRC            0x49U        // Action Qualifier Continuous
                                               // S/W Force Register
#define EPWM_O_DBRED              0x51U        // Dead-Band Generator Rising
                                               // Edge Delay High Resolution
                                               // Mirror Register
#define EPWM_O_DBFED              0x53U        // Dead-Band Generator Falling
                                               // Edge Delay Count Register
#define EPWM_O_TBPHS              0x60U        // Time Base Phase High
#define EPWM_O_TBPRD              0x63U        // Time Base Period Register
#define EPWM_O_CMPA               0x6AU        // Counter Compare A Register
#define EPWM_O_CMPB               0x6CU        // Compare B Register
#define EPWM_O_CMPC               0x6FU        // Counter Compare C Register
#define EPWM_O_CMPD               0x71U        // Counter Compare D Register
#define EPWM_O_GLDCTL2            0x74U        // Global PWM Load Control
                                               // Register 2
#define EPWM_O_SWVDELVAL          0x77U        // Software Valley Mode Delay
                                               // Register
#define EPWM_O_TZSEL              0x80U        // Trip Zone Select Register
#define EPWM_O_TZDCSEL            0x82U        // Trip Zone Digital Comparator
                                               // Select Register
#define EPWM_O_TZCTL              0x84U        // Trip Zone Control Register
#define EPWM_O_TZCTL2             0x85U        // Additional Trip Zone Control
                                               // Register
#define EPWM_O_TZCTLDCA           0x86U        // Trip Zone Control Register
                                               // Digital Compare A
#define EPWM_O_TZCTLDCB           0x87U        // Trip Zone Control Register
                                               // Digital Compare B
#define EPWM_O_TZEINT             0x8DU        // Trip Zone Enable Interrupt
                                               // Register
#define EPWM_O_TZFLG              0x93U        // Trip Zone Flag Register
#define EPWM_O_TZCBCFLG           0x94U        // Trip Zone CBC Flag Register
#define EPWM_O_TZOSTFLG           0x95U        // Trip Zone OST Flag Register
#define EPWM_O_TZCLR              0x97U        // Trip Zone Clear Register
#define EPWM_O_TZCBCCLR           0x98U        // Trip Zone CBC Clear Register
#define EPWM_O_TZOSTCLR           0x99U        // Trip Zone OST Clear Register
#define EPWM_O_TZFRC              0x9BU        // Trip Zone Force Register
#define EPWM_O_ETSEL              0xA4U        // Event Trigger Selection
                                               // Register
#define EPWM_O_ETPS               0xA6U        // Event Trigger Pre-Scale
                                               // Register
#define EPWM_O_ETFLG              0xA8U        // Event Trigger Flag Register
#define EPWM_O_ETCLR              0xAAU        // Event Trigger Clear Register
#define EPWM_O_ETFRC              0xACU        // Event Trigger Force Register
#define EPWM_O_ETINTPS            0xAEU        // Event-Trigger Interrupt
                                               // Pre-Scale Register
#define EPWM_O_ETSOCPS            0xB0U        // Event-Trigger SOC Pre-Scale
                                               // Register
#define EPWM_O_ETCNTINITCTL       0xB2U        // Event-Trigger Counter
                                               // Initialization Control Register
#define EPWM_O_ETCNTINIT          0xB4U        // Event-Trigger Counter
                                               // Initialization Register
#define EPWM_O_DCTRIPSEL          0xC0U        // Digital Compare Trip Select
                                               // Register
#define EPWM_O_DCACTL             0xC3U        // Digital Compare A Control
                                               // Register
#define EPWM_O_DCBCTL             0xC4U        // Digital Compare B Control
                                               // Register
#define EPWM_O_DCFCTL             0xC7U        // Digital Compare Filter
                                               // Control Register
#define EPWM_O_DCCAPCTL           0xC8U        // Digital Compare Capture
                                               // Control Register
#define EPWM_O_DCFOFFSET          0xC9U        // Digital Compare Filter Offset
                                               // Register
#define EPWM_O_DCFOFFSETCNT       0xCAU        // Digital Compare Filter Offset
                                               // Counter Register
#define EPWM_O_DCFWINDOW          0xCBU        // Digital Compare Filter Window
                                               // Register
#define EPWM_O_DCFWINDOWCNT       0xCCU        // Digital Compare Filter Window
                                               // Counter Register
#define EPWM_O_DCCAP              0xCFU        // Digital Compare Counter
                                               // Capture Register
#define EPWM_O_DCAHTRIPSEL        0xD2U        // Digital Compare AH Trip
                                               // Select
#define EPWM_O_DCALTRIPSEL        0xD3U        // Digital Compare AL Trip
                                               // Select
#define EPWM_O_DCBHTRIPSEL        0xD4U        // Digital Compare BH Trip
                                               // Select
#define EPWM_O_DCBLTRIPSEL        0xD5U        // Digital Compare BL Trip
                                               // Select
#define EPWM_O_LOCK               0xFAU        // EPWM Lock Register
#define EPWM_O_HWVDELVAL          0xFDU        // Hardware Valley Mode Delay
                                               // Register
#define EPWM_O_VCNTVAL            0xFEU        // Hardware Valley Counter
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the TBCTL register
//
//*****************************************************************************
#define EPWM_TBCTL_CTRMODE_S      0U
#define EPWM_TBCTL_CTRMODE_M      0x3U         // Counter Mode
#define EPWM_TBCTL_PHSEN          0x4U         // Phase Load Enable
#define EPWM_TBCTL_PRDLD          0x8U         // Active Period Load
#define EPWM_TBCTL_SYNCOSEL_S     4U
#define EPWM_TBCTL_SYNCOSEL_M     0x30U        // Sync Output Select
#define EPWM_TBCTL_SWFSYNC        0x40U        // Software Force Sync Pulse
#define EPWM_TBCTL_HSPCLKDIV_S    7U
#define EPWM_TBCTL_HSPCLKDIV_M    0x380U       // High Speed TBCLK Pre-scaler
#define EPWM_TBCTL_CLKDIV_S       10U
#define EPWM_TBCTL_CLKDIV_M       0x1C00U      // Time Base Clock Pre-scaler
#define EPWM_TBCTL_PHSDIR         0x2000U      // Phase Direction Bit
#define EPWM_TBCTL_FREE_SOFT_S    14U
#define EPWM_TBCTL_FREE_SOFT_M    0xC000U      // Emulation Mode Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the TBCTL2 register
//
//*****************************************************************************
#define EPWM_TBCTL2_OSHTSYNCMODE  0x40U        // One shot sync mode
#define EPWM_TBCTL2_OSHTSYNC      0x80U        // One shot sync
#define EPWM_TBCTL2_SYNCOSELX_S   12U
#define EPWM_TBCTL2_SYNCOSELX_M   0x3000U      // Syncout selection
#define EPWM_TBCTL2_PRDLDSYNC_S   14U
#define EPWM_TBCTL2_PRDLDSYNC_M   0xC000U      // PRD Shadow to Active Load on
                                               // SYNC Event

//*****************************************************************************
//
// The following are defines for the bit fields in the TBSTS register
//
//*****************************************************************************
#define EPWM_TBSTS_CTRDIR         0x1U         // Counter Direction Status
#define EPWM_TBSTS_SYNCI          0x2U         // External Input Sync Status
#define EPWM_TBSTS_CTRMAX         0x4U         // Counter Max Latched Status

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPCTL register
//
//*****************************************************************************
#define EPWM_CMPCTL_LOADAMODE_S   0U
#define EPWM_CMPCTL_LOADAMODE_M   0x3U         // Active Compare A Load
#define EPWM_CMPCTL_LOADBMODE_S   2U
#define EPWM_CMPCTL_LOADBMODE_M   0xCU         // Active Compare B Load
#define EPWM_CMPCTL_SHDWAMODE     0x10U        // Compare A Register Block
                                               // Operating Mode
#define EPWM_CMPCTL_SHDWBMODE     0x40U        // Compare B Register Block
                                               // Operating Mode
#define EPWM_CMPCTL_SHDWAFULL     0x100U       // Compare A Shadow Register
                                               // Full Status
#define EPWM_CMPCTL_SHDWBFULL     0x200U       // Compare B Shadow Register
                                               // Full Status
#define EPWM_CMPCTL_LOADASYNC_S   10U
#define EPWM_CMPCTL_LOADASYNC_M   0xC00U       // Active Compare A Load on SYNC
#define EPWM_CMPCTL_LOADBSYNC_S   12U
#define EPWM_CMPCTL_LOADBSYNC_M   0x3000U      // Active Compare B Load on SYNC

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPCTL2 register
//
//*****************************************************************************
#define EPWM_CMPCTL2_LOADCMODE_S  0U
#define EPWM_CMPCTL2_LOADCMODE_M  0x3U         // Active Compare C Load
#define EPWM_CMPCTL2_LOADDMODE_S  2U
#define EPWM_CMPCTL2_LOADDMODE_M  0xCU         // Active Compare D load
#define EPWM_CMPCTL2_SHDWCMODE    0x10U        // Compare C Block Operating
                                               // Mode
#define EPWM_CMPCTL2_SHDWDMODE    0x40U        // Compare D Block Operating
                                               // Mode
#define EPWM_CMPCTL2_LOADCSYNC_S  10U
#define EPWM_CMPCTL2_LOADCSYNC_M  0xC00U       // Active Compare C Load on SYNC
#define EPWM_CMPCTL2_LOADDSYNC_S  12U
#define EPWM_CMPCTL2_LOADDSYNC_M  0x3000U      // Active Compare D Load on SYNC

//*****************************************************************************
//
// The following are defines for the bit fields in the DBCTL register
//
//*****************************************************************************
#define EPWM_DBCTL_OUT_MODE_S     0U
#define EPWM_DBCTL_OUT_MODE_M     0x3U         // Dead Band Output Mode Control
#define EPWM_DBCTL_POLSEL_S       2U
#define EPWM_DBCTL_POLSEL_M       0xCU         // Polarity Select Control
#define EPWM_DBCTL_IN_MODE_S      4U
#define EPWM_DBCTL_IN_MODE_M      0x30U        // Dead Band Input Select Mode
                                               // Control
#define EPWM_DBCTL_LOADREDMODE_S  6U
#define EPWM_DBCTL_LOADREDMODE_M  0xC0U        // Active DBRED Load Mode
#define EPWM_DBCTL_LOADFEDMODE_S  8U
#define EPWM_DBCTL_LOADFEDMODE_M  0x300U       // Active DBFED Load Mode
#define EPWM_DBCTL_SHDWDBREDMODE  0x400U       // DBRED Block Operating Mode
#define EPWM_DBCTL_SHDWDBFEDMODE  0x800U       // DBFED Block Operating Mode
#define EPWM_DBCTL_OUTSWAP_S      12U
#define EPWM_DBCTL_OUTSWAP_M      0x3000U      // Dead Band Output Swap Control
#define EPWM_DBCTL_DEDB_MODE      0x4000U      // Dead Band Dual-Edge B Mode
                                               // Control
#define EPWM_DBCTL_HALFCYCLE      0x8000U      // Half Cycle Clocking Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the DBCTL2 register
//
//*****************************************************************************
#define EPWM_DBCTL2_LOADDBCTLMODE_S  0U
#define EPWM_DBCTL2_LOADDBCTLMODE_M  0x3U         // DBCTL Load from Shadow Mode
                                               // Select
#define EPWM_DBCTL2_SHDWDBCTLMODE  0x4U         // DBCTL Load mode Select

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTL register
//
//*****************************************************************************
#define EPWM_AQCTL_LDAQAMODE_S    0U
#define EPWM_AQCTL_LDAQAMODE_M    0x3U         // Action Qualifier A Load
                                               // Select
#define EPWM_AQCTL_LDAQBMODE_S    2U
#define EPWM_AQCTL_LDAQBMODE_M    0xCU         // Action Qualifier B Load
                                               // Select
#define EPWM_AQCTL_SHDWAQAMODE    0x10U        // Action Qualifer A Operating
                                               // Mode
#define EPWM_AQCTL_SHDWAQBMODE    0x40U        // Action Qualifier B Operating
                                               // Mode
#define EPWM_AQCTL_LDAQASYNC_S    8U
#define EPWM_AQCTL_LDAQASYNC_M    0x300U       // AQCTLA Register Load on SYNC
#define EPWM_AQCTL_LDAQBSYNC_S    10U
#define EPWM_AQCTL_LDAQBSYNC_M    0xC00U       // AQCTLB Register Load on SYNC

//*****************************************************************************
//
// The following are defines for the bit fields in the AQTSRCSEL register
//
//*****************************************************************************
#define EPWM_AQTSRCSEL_T1SEL_S    0U
#define EPWM_AQTSRCSEL_T1SEL_M    0xFU         // T1 Event Source Select Bits
#define EPWM_AQTSRCSEL_T2SEL_S    4U
#define EPWM_AQTSRCSEL_T2SEL_M    0xF0U        // T2 Event Source Select Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the PCCTL register
//
//*****************************************************************************
#define EPWM_PCCTL_CHPEN          0x1U         // PWM chopping enable
#define EPWM_PCCTL_OSHTWTH_S      1U
#define EPWM_PCCTL_OSHTWTH_M      0x1EU        // One-shot pulse width
#define EPWM_PCCTL_CHPFREQ_S      5U
#define EPWM_PCCTL_CHPFREQ_M      0xE0U        // Chopping clock frequency
#define EPWM_PCCTL_CHPDUTY_S      8U
#define EPWM_PCCTL_CHPDUTY_M      0x700U       // Chopping clock Duty cycle

//*****************************************************************************
//
// The following are defines for the bit fields in the VCAPCTL register
//
//*****************************************************************************
#define EPWM_VCAPCTL_VCAPE        0x1U         // Valley  Capture mode
#define EPWM_VCAPCTL_VCAPSTART    0x2U         // Valley  Capture Start
#define EPWM_VCAPCTL_TRIGSEL_S    2U
#define EPWM_VCAPCTL_TRIGSEL_M    0x1CU        // Capture Trigger Select
#define EPWM_VCAPCTL_VDELAYDIV_S  7U
#define EPWM_VCAPCTL_VDELAYDIV_M  0x380U       // Valley Delay Mode Divide
                                               // Enable
#define EPWM_VCAPCTL_EDGEFILTDLYSEL  0x400U       // Valley Switching Mode Delay
                                               // Select

//*****************************************************************************
//
// The following are defines for the bit fields in the VCNTCFG register
//
//*****************************************************************************
#define EPWM_VCNTCFG_STARTEDGE_S  0U
#define EPWM_VCNTCFG_STARTEDGE_M  0xFU         // Counter Start Edge Selection
#define EPWM_VCNTCFG_STARTEDGESTS  0x80U        // Start Edge Status Bit
#define EPWM_VCNTCFG_STOPEDGE_S   8U
#define EPWM_VCNTCFG_STOPEDGE_M   0xF00U       // Counter Start Edge Selection
#define EPWM_VCNTCFG_STOPEDGESTS  0x8000U      // Stop Edge Status Bit

//*****************************************************************************
//
// The following are defines for the bit fields in the TRREM register
//
//*****************************************************************************
#define EPWM_TRREM_TRREM_S        0U
#define EPWM_TRREM_TRREM_M        0x7FFU       // Translator Remainder Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the GLDCTL register
//
//*****************************************************************************
#define EPWM_GLDCTL_GLD           0x1U         // Global Shadow to Active load
                                               // event control
#define EPWM_GLDCTL_GLDMODE_S     1U
#define EPWM_GLDCTL_GLDMODE_M     0x1EU        // Shadow to Active Global Load
                                               // Pulse Selection
#define EPWM_GLDCTL_OSHTMODE      0x20U        // One Shot Load mode control
                                               // bit
#define EPWM_GLDCTL_GLDPRD_S      7U
#define EPWM_GLDCTL_GLDPRD_M      0x380U       // Global Load Strobe Period
                                               // Select Register
#define EPWM_GLDCTL_GLDCNT_S      10U
#define EPWM_GLDCTL_GLDCNT_M      0x1C00U      // Global Load Strobe Counter
                                               // Register

//*****************************************************************************
//
// The following are defines for the bit fields in the GLDCFG register
//
//*****************************************************************************
#define EPWM_GLDCFG_TBPRD_TBPRDHR  0x1U         // Global load event
                                               // configuration for TBPRD:TBPRDHR
#define EPWM_GLDCFG_CMPA_CMPAHR   0x2U         // Global load event
                                               // configuration for CMPA:CMPAHR
#define EPWM_GLDCFG_CMPB_CMPBHR   0x4U         // Global load event
                                               // configuration for CMPB:CMPBHR
#define EPWM_GLDCFG_CMPC          0x8U         // Global load event
                                               // configuration for CMPC
#define EPWM_GLDCFG_CMPD          0x10U        // Global load event
                                               // configuration for CMPD
#define EPWM_GLDCFG_DBRED_DBREDHR  0x20U        // Global load event
                                               // configuration for DBRED:DBREDHR
#define EPWM_GLDCFG_DBFED_DBFEDHR  0x40U        // Global load event
                                               // configuration for DBFED:DBFEDHR
#define EPWM_GLDCFG_DBCTL         0x80U        // Global load event
                                               // configuration for DBCTL
#define EPWM_GLDCFG_AQCTLA_AQCTLA2  0x100U       // Global load event
                                               // configuration for AQCTLA/A2
#define EPWM_GLDCFG_AQCTLB_AQCTLB2  0x200U       // Global load event
                                               // configuration for AQCTLB/B2
#define EPWM_GLDCFG_AQCSFRC       0x400U       // Global load event
                                               // configuration for AQCSFRC

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWMXLINK register
//
//*****************************************************************************
#define EPWM_XLINK_TBPRDLINK_S    0U
#define EPWM_XLINK_TBPRDLINK_M    0xFU         // TBPRD:TBPRDHR  Link
#define EPWM_XLINK_CMPALINK_S     4U
#define EPWM_XLINK_CMPALINK_M     0xF0U        // CMPA:CMPAHR Link
#define EPWM_XLINK_CMPBLINK_S     8U
#define EPWM_XLINK_CMPBLINK_M     0xF00U       // CMPB:CMPBHR Link
#define EPWM_XLINK_CMPCLINK_S     12U
#define EPWM_XLINK_CMPCLINK_M     0xF000U      // CMPC Link
#define EPWM_XLINK_CMPDLINK_S     16U
#define EPWM_XLINK_CMPDLINK_M     0xF0000U     // CMPD Link
#define EPWM_XLINK_GLDCTL2LINK_S  28U
#define EPWM_XLINK_GLDCTL2LINK_M  0xF0000000U  // GLDCTL2 Link

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTLA register
//
//*****************************************************************************
#define EPWM_AQCTLA_ZRO_S         0U
#define EPWM_AQCTLA_ZRO_M         0x3U         // Action Counter = Zero
#define EPWM_AQCTLA_PRD_S         2U
#define EPWM_AQCTLA_PRD_M         0xCU         // Action Counter = Period
#define EPWM_AQCTLA_CAU_S         4U
#define EPWM_AQCTLA_CAU_M         0x30U        // Action Counter = Compare A Up
#define EPWM_AQCTLA_CAD_S         6U
#define EPWM_AQCTLA_CAD_M         0xC0U        // Action Counter = Compare A
                                               // Down
#define EPWM_AQCTLA_CBU_S         8U
#define EPWM_AQCTLA_CBU_M         0x300U       // Action Counter = Compare B Up
#define EPWM_AQCTLA_CBD_S         10U
#define EPWM_AQCTLA_CBD_M         0xC00U       // Action Counter = Compare B
                                               // Down

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTLA2 register
//
//*****************************************************************************
#define EPWM_AQCTLA2_T1U_S        0U
#define EPWM_AQCTLA2_T1U_M        0x3U         // Action when event occurs on
                                               // T1 in UP-Count
#define EPWM_AQCTLA2_T1D_S        2U
#define EPWM_AQCTLA2_T1D_M        0xCU         // Action when event occurs on
                                               // T1 in DOWN-Count
#define EPWM_AQCTLA2_T2U_S        4U
#define EPWM_AQCTLA2_T2U_M        0x30U        // Action when event occurs on
                                               // T2 in UP-Count
#define EPWM_AQCTLA2_T2D_S        6U
#define EPWM_AQCTLA2_T2D_M        0xC0U        // Action when event occurs on
                                               // T2 in DOWN-Count

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTLB register
//
//*****************************************************************************
#define EPWM_AQCTLB_ZRO_S         0U
#define EPWM_AQCTLB_ZRO_M         0x3U         // Action Counter = Zero
#define EPWM_AQCTLB_PRD_S         2U
#define EPWM_AQCTLB_PRD_M         0xCU         // Action Counter = Period
#define EPWM_AQCTLB_CAU_S         4U
#define EPWM_AQCTLB_CAU_M         0x30U        // Action Counter = Compare A Up
#define EPWM_AQCTLB_CAD_S         6U
#define EPWM_AQCTLB_CAD_M         0xC0U        // Action Counter = Compare A
                                               // Down
#define EPWM_AQCTLB_CBU_S         8U
#define EPWM_AQCTLB_CBU_M         0x300U       // Action Counter = Compare B Up
#define EPWM_AQCTLB_CBD_S         10U
#define EPWM_AQCTLB_CBD_M         0xC00U       // Action Counter = Compare B
                                               // Down

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCTLB2 register
//
//*****************************************************************************
#define EPWM_AQCTLB2_T1U_S        0U
#define EPWM_AQCTLB2_T1U_M        0x3U         // Action when event occurs on
                                               // T1 in UP-Count
#define EPWM_AQCTLB2_T1D_S        2U
#define EPWM_AQCTLB2_T1D_M        0xCU         // Action when event occurs on
                                               // T1 in DOWN-Count
#define EPWM_AQCTLB2_T2U_S        4U
#define EPWM_AQCTLB2_T2U_M        0x30U        // Action when event occurs on
                                               // T2 in UP-Count
#define EPWM_AQCTLB2_T2D_S        6U
#define EPWM_AQCTLB2_T2D_M        0xC0U        // Action when event occurs on
                                               // T2 in DOWN-Count

//*****************************************************************************
//
// The following are defines for the bit fields in the AQSFRC register
//
//*****************************************************************************
#define EPWM_AQSFRC_ACTSFA_S      0U
#define EPWM_AQSFRC_ACTSFA_M      0x3U         // Action when One-time SW Force
                                               // A Invoked
#define EPWM_AQSFRC_OTSFA         0x4U         // One-time SW Force A Output
#define EPWM_AQSFRC_ACTSFB_S      3U
#define EPWM_AQSFRC_ACTSFB_M      0x18U        // Action when One-time SW Force
                                               // B Invoked
#define EPWM_AQSFRC_OTSFB         0x20U        // One-time SW Force A Output
#define EPWM_AQSFRC_RLDCSF_S      6U
#define EPWM_AQSFRC_RLDCSF_M      0xC0U        // Reload from Shadow Options

//*****************************************************************************
//
// The following are defines for the bit fields in the AQCSFRC register
//
//*****************************************************************************
#define EPWM_AQCSFRC_CSFA_S       0U
#define EPWM_AQCSFRC_CSFA_M       0x3U         // Continuous Software Force on
                                               // output A
#define EPWM_AQCSFRC_CSFB_S       2U
#define EPWM_AQCSFRC_CSFB_M       0xCU         // Continuous Software Force on
                                               // output B

//*****************************************************************************
//
// The following are defines for the bit fields in the DBRED register
//
//*****************************************************************************
#define EPWM_DBRED_DBRED_S        0U
#define EPWM_DBRED_DBRED_M        0x3FFFU      // Rising edge delay value

//*****************************************************************************
//
// The following are defines for the bit fields in the DBFED register
//
//*****************************************************************************
#define EPWM_DBFED_DBFED_S        0U
#define EPWM_DBFED_DBFED_M        0x3FFFU      // Falling edge delay value

//*****************************************************************************
//
// The following are defines for the bit fields in the TBPHS register
//
//*****************************************************************************
#define EPWM_TBPHS_TBPHS_S        16U
#define EPWM_TBPHS_TBPHS_M        0xFFFF0000U  // Phase Offset Register

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPA register
//
//*****************************************************************************
#define EPWM_CMPA_CMPA_S          16U
#define EPWM_CMPA_CMPA_M          0xFFFF0000U  // Compare A Register

//*****************************************************************************
//
// The following are defines for the bit fields in the CMPB register
//
//*****************************************************************************
#define EPWM_CMPB_CMPB_S          16U
#define EPWM_CMPB_CMPB_M          0xFFFF0000U  // Compare B Register

//*****************************************************************************
//
// The following are defines for the bit fields in the GLDCTL2 register
//
//*****************************************************************************
#define EPWM_GLDCTL2_OSHTLD       0x1U         // Enable reload event in one
                                               // shot mode
#define EPWM_GLDCTL2_GFRCLD       0x2U         // Force reload event in one
                                               // shot mode

//*****************************************************************************
//
// The following are defines for the bit fields in the TZSEL register
//
//*****************************************************************************
#define EPWM_TZSEL_CBC1           0x1U         // TZ1 CBC select
#define EPWM_TZSEL_CBC2           0x2U         // TZ2 CBC select
#define EPWM_TZSEL_CBC3           0x4U         // TZ3 CBC select
#define EPWM_TZSEL_CBC4           0x8U         // TZ4 CBC select
#define EPWM_TZSEL_CBC5           0x10U        // TZ5 CBC select
#define EPWM_TZSEL_CBC6           0x20U        // TZ6 CBC select
#define EPWM_TZSEL_DCAEVT2        0x40U        // DCAEVT2 CBC select
#define EPWM_TZSEL_DCBEVT2        0x80U        // DCBEVT2 CBC select
#define EPWM_TZSEL_OSHT1          0x100U       // One-shot TZ1 select
#define EPWM_TZSEL_OSHT2          0x200U       // One-shot TZ2 select
#define EPWM_TZSEL_OSHT3          0x400U       // One-shot TZ3 select
#define EPWM_TZSEL_OSHT4          0x800U       // One-shot TZ4 select
#define EPWM_TZSEL_OSHT5          0x1000U      // One-shot TZ5 select
#define EPWM_TZSEL_OSHT6          0x2000U      // One-shot TZ6 select
#define EPWM_TZSEL_DCAEVT1        0x4000U      // One-shot DCAEVT1 select
#define EPWM_TZSEL_DCBEVT1        0x8000U      // One-shot DCBEVT1 select

//*****************************************************************************
//
// The following are defines for the bit fields in the TZDCSEL register
//
//*****************************************************************************
#define EPWM_TZDCSEL_DCAEVT1_S    0U
#define EPWM_TZDCSEL_DCAEVT1_M    0x7U         // Digital Compare Output A
                                               // Event 1
#define EPWM_TZDCSEL_DCAEVT2_S    3U
#define EPWM_TZDCSEL_DCAEVT2_M    0x38U        // Digital Compare Output A
                                               // Event 2
#define EPWM_TZDCSEL_DCBEVT1_S    6U
#define EPWM_TZDCSEL_DCBEVT1_M    0x1C0U       // Digital Compare Output B
                                               // Event 1
#define EPWM_TZDCSEL_DCBEVT2_S    9U
#define EPWM_TZDCSEL_DCBEVT2_M    0xE00U       // Digital Compare Output B
                                               // Event 2

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCTL register
//
//*****************************************************************************
#define EPWM_TZCTL_TZA_S          0U
#define EPWM_TZCTL_TZA_M          0x3U         // TZ1 to TZ6 Trip Action On
                                               // EPWMxA
#define EPWM_TZCTL_TZB_S          2U
#define EPWM_TZCTL_TZB_M          0xCU         // TZ1 to TZ6 Trip Action On
                                               // EPWMxB
#define EPWM_TZCTL_DCAEVT1_S      4U
#define EPWM_TZCTL_DCAEVT1_M      0x30U        // EPWMxA action on DCAEVT1
#define EPWM_TZCTL_DCAEVT2_S      6U
#define EPWM_TZCTL_DCAEVT2_M      0xC0U        // EPWMxA action on DCAEVT2
#define EPWM_TZCTL_DCBEVT1_S      8U
#define EPWM_TZCTL_DCBEVT1_M      0x300U       // EPWMxB action on DCBEVT1
#define EPWM_TZCTL_DCBEVT2_S      10U
#define EPWM_TZCTL_DCBEVT2_M      0xC00U       // EPWMxB action on DCBEVT2

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCTL2 register
//
//*****************************************************************************
#define EPWM_TZCTL2_TZAU_S        0U
#define EPWM_TZCTL2_TZAU_M        0x7U         // Trip Action On EPWMxA while
                                               // Count direction is UP
#define EPWM_TZCTL2_TZAD_S        3U
#define EPWM_TZCTL2_TZAD_M        0x38U        // Trip Action On EPWMxA while
                                               // Count direction is DOWN
#define EPWM_TZCTL2_TZBU_S        6U
#define EPWM_TZCTL2_TZBU_M        0x1C0U       // Trip Action On EPWMxB while
                                               // Count direction is UP
#define EPWM_TZCTL2_TZBD_S        9U
#define EPWM_TZCTL2_TZBD_M        0xE00U       // Trip Action On EPWMxB while
                                               // Count direction is DOWN
#define EPWM_TZCTL2_ETZE          0x8000U      // TZCTL2 Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCTLDCA register
//
//*****************************************************************************
#define EPWM_TZCTLDCA_DCAEVT1U_S  0U
#define EPWM_TZCTLDCA_DCAEVT1U_M  0x7U         // DCAEVT1 Action On EPWMxA
                                               // while Count direction is UP
#define EPWM_TZCTLDCA_DCAEVT1D_S  3U
#define EPWM_TZCTLDCA_DCAEVT1D_M  0x38U        // DCAEVT1 Action On EPWMxA
                                               // while Count direction is DOWN
#define EPWM_TZCTLDCA_DCAEVT2U_S  6U
#define EPWM_TZCTLDCA_DCAEVT2U_M  0x1C0U       // DCAEVT2 Action On EPWMxA
                                               // while Count direction is UP
#define EPWM_TZCTLDCA_DCAEVT2D_S  9U
#define EPWM_TZCTLDCA_DCAEVT2D_M  0xE00U       // DCAEVT2 Action On EPWMxA
                                               // while Count direction is DOWN

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCTLDCB register
//
//*****************************************************************************
#define EPWM_TZCTLDCB_DCBEVT1U_S  0U
#define EPWM_TZCTLDCB_DCBEVT1U_M  0x7U         // DCBEVT1 Action On EPWMxA
                                               // while Count direction is UP
#define EPWM_TZCTLDCB_DCBEVT1D_S  3U
#define EPWM_TZCTLDCB_DCBEVT1D_M  0x38U        // DCBEVT1 Action On EPWMxA
                                               // while Count direction is DOWN
#define EPWM_TZCTLDCB_DCBEVT2U_S  6U
#define EPWM_TZCTLDCB_DCBEVT2U_M  0x1C0U       // DCBEVT2 Action On EPWMxA
                                               // while Count direction is UP
#define EPWM_TZCTLDCB_DCBEVT2D_S  9U
#define EPWM_TZCTLDCB_DCBEVT2D_M  0xE00U       // DCBEVT2 Action On EPWMxA
                                               // while Count direction is DOWN

//*****************************************************************************
//
// The following are defines for the bit fields in the TZEINT register
//
//*****************************************************************************
#define EPWM_TZEINT_CBC           0x2U         // Trip Zones Cycle By Cycle Int
                                               // Enable
#define EPWM_TZEINT_OST           0x4U         // Trip Zones One Shot Int
                                               // Enable
#define EPWM_TZEINT_DCAEVT1       0x8U         // Digital Compare A Event 1 Int
                                               // Enable
#define EPWM_TZEINT_DCAEVT2       0x10U        // Digital Compare A Event 2 Int
                                               // Enable
#define EPWM_TZEINT_DCBEVT1       0x20U        // Digital Compare B Event 1 Int
                                               // Enable
#define EPWM_TZEINT_DCBEVT2       0x40U        // Digital Compare B Event 2 Int
                                               // Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the TZFLG register
//
//*****************************************************************************
#define EPWM_TZFLG_INT            0x1U         // Global Int Status Flag
#define EPWM_TZFLG_CBC            0x2U         // Trip Zones Cycle By Cycle
                                               // Flag
#define EPWM_TZFLG_OST            0x4U         // Trip Zones One Shot Flag
#define EPWM_TZFLG_DCAEVT1        0x8U         // Digital Compare A Event 1
                                               // Flag
#define EPWM_TZFLG_DCAEVT2        0x10U        // Digital Compare A Event 2
                                               // Flag
#define EPWM_TZFLG_DCBEVT1        0x20U        // Digital Compare B Event 1
                                               // Flag
#define EPWM_TZFLG_DCBEVT2        0x40U        // Digital Compare B Event 2
                                               // Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCBCFLG register
//
//*****************************************************************************
#define EPWM_TZCBCFLG_CBC1        0x1U         // Latched Status Flag for CBC1
                                               // Trip Latch
#define EPWM_TZCBCFLG_CBC2        0x2U         // Latched Status Flag for CBC2
                                               // Trip Latch
#define EPWM_TZCBCFLG_CBC3        0x4U         // Latched Status Flag for CBC3
                                               // Trip Latch
#define EPWM_TZCBCFLG_CBC4        0x8U         // Latched Status Flag for CBC4
                                               // Trip Latch
#define EPWM_TZCBCFLG_CBC5        0x10U        // Latched Status Flag for CBC5
                                               // Trip Latch
#define EPWM_TZCBCFLG_CBC6        0x20U        // Latched Status Flag for CBC6
                                               // Trip Latch
#define EPWM_TZCBCFLG_DCAEVT2     0x40U        // Latched Status Flag for
                                               // Digital Compare Output A Event 2
#define EPWM_TZCBCFLG_DCBEVT2     0x80U        // Latched Status Flag for
                                               // Digital Compare Output B Event 2

//*****************************************************************************
//
// The following are defines for the bit fields in the TZOSTFLG register
//
//*****************************************************************************
#define EPWM_TZOSTFLG_OST1        0x1U         // Latched Status Flag for OST1
                                               // Trip Latch
#define EPWM_TZOSTFLG_OST2        0x2U         // Latched Status Flag for OST2
                                               // Trip Latch
#define EPWM_TZOSTFLG_OST3        0x4U         // Latched Status Flag for OST3
                                               // Trip Latch
#define EPWM_TZOSTFLG_OST4        0x8U         // Latched Status Flag for OST4
                                               // Trip Latch
#define EPWM_TZOSTFLG_OST5        0x10U        // Latched Status Flag for OST5
                                               // Trip Latch
#define EPWM_TZOSTFLG_OST6        0x20U        // Latched Status Flag for OST6
                                               // Trip Latch
#define EPWM_TZOSTFLG_DCAEVT1     0x40U        // Latched Status Flag for
                                               // Digital Compare Output A Event 1
#define EPWM_TZOSTFLG_DCBEVT1     0x80U        // Latched Status Flag for
                                               // Digital Compare Output B Event 1

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCLR register
//
//*****************************************************************************
#define EPWM_TZCLR_INT            0x1U         // Global Interrupt Clear Flag
#define EPWM_TZCLR_CBC            0x2U         // Cycle-By-Cycle Flag Clear
#define EPWM_TZCLR_OST            0x4U         // One-Shot Flag Clear
#define EPWM_TZCLR_DCAEVT1        0x8U         // DCAVET1 Flag Clear
#define EPWM_TZCLR_DCAEVT2        0x10U        // DCAEVT2 Flag Clear
#define EPWM_TZCLR_DCBEVT1        0x20U        // DCBEVT1 Flag Clear
#define EPWM_TZCLR_DCBEVT2        0x40U        // DCBEVT2 Flag Clear
#define EPWM_TZCLR_CBCPULSE_S     14U
#define EPWM_TZCLR_CBCPULSE_M     0xC000U      // Clear Pulse for CBC Trip
                                               // Latch

//*****************************************************************************
//
// The following are defines for the bit fields in the TZCBCCLR register
//
//*****************************************************************************
#define EPWM_TZCBCCLR_CBC1        0x1U         // Clear Flag for Cycle-By-Cycle
                                               // (CBC1) Trip Latch
#define EPWM_TZCBCCLR_CBC2        0x2U         // Clear Flag for Cycle-By-Cycle
                                               // (CBC2) Trip Latch
#define EPWM_TZCBCCLR_CBC3        0x4U         // Clear Flag for Cycle-By-Cycle
                                               // (CBC3) Trip Latch
#define EPWM_TZCBCCLR_CBC4        0x8U         // Clear Flag for Cycle-By-Cycle
                                               // (CBC4) Trip Latch
#define EPWM_TZCBCCLR_CBC5        0x10U        // Clear Flag for Cycle-By-Cycle
                                               // (CBC5) Trip Latch
#define EPWM_TZCBCCLR_CBC6        0x20U        // Clear Flag for Cycle-By-Cycle
                                               // (CBC6) Trip Latch
#define EPWM_TZCBCCLR_DCAEVT2     0x40U        // Clear Flag forDCAEVT2
                                               // selected for CBC
#define EPWM_TZCBCCLR_DCBEVT2     0x80U        // Clear Flag for DCBEVT2
                                               // selected for CBC

//*****************************************************************************
//
// The following are defines for the bit fields in the TZOSTCLR register
//
//*****************************************************************************
#define EPWM_TZOSTCLR_OST1        0x1U         // Clear Flag for Oneshot (OST1)
                                               // Trip Latch
#define EPWM_TZOSTCLR_OST2        0x2U         // Clear Flag for Oneshot (OST2)
                                               // Trip Latch
#define EPWM_TZOSTCLR_OST3        0x4U         // Clear Flag for Oneshot (OST3)
                                               // Trip Latch
#define EPWM_TZOSTCLR_OST4        0x8U         // Clear Flag for Oneshot (OST4)
                                               // Trip Latch
#define EPWM_TZOSTCLR_OST5        0x10U        // Clear Flag for Oneshot (OST5)
                                               // Trip Latch
#define EPWM_TZOSTCLR_OST6        0x20U        // Clear Flag for Oneshot (OST6)
                                               // Trip Latch
#define EPWM_TZOSTCLR_DCAEVT1     0x40U        // Clear Flag for DCAEVT1
                                               // selected for OST
#define EPWM_TZOSTCLR_DCBEVT1     0x80U        // Clear Flag for DCBEVT1
                                               // selected for OST

//*****************************************************************************
//
// The following are defines for the bit fields in the TZFRC register
//
//*****************************************************************************
#define EPWM_TZFRC_CBC            0x2U         // Force Trip Zones Cycle By
                                               // Cycle Event
#define EPWM_TZFRC_OST            0x4U         // Force Trip Zones One Shot
                                               // Event
#define EPWM_TZFRC_DCAEVT1        0x8U         // Force Digital Compare A Event
                                               // 1
#define EPWM_TZFRC_DCAEVT2        0x10U        // Force Digital Compare A Event
                                               // 2
#define EPWM_TZFRC_DCBEVT1        0x20U        // Force Digital Compare B Event
                                               // 1
#define EPWM_TZFRC_DCBEVT2        0x40U        // Force Digital Compare B Event
                                               // 2

//*****************************************************************************
//
// The following are defines for the bit fields in the ETSEL register
//
//*****************************************************************************
#define EPWM_ETSEL_INTSEL_S       0U
#define EPWM_ETSEL_INTSEL_M       0x7U         // EPWMxINTn Select
#define EPWM_ETSEL_INTEN          0x8U         // EPWMxINTn Enable
#define EPWM_ETSEL_SOCASELCMP     0x10U        // EPWMxSOCA Compare Select
#define EPWM_ETSEL_SOCBSELCMP     0x20U        // EPWMxSOCB Compare Select
#define EPWM_ETSEL_INTSELCMP      0x40U        // EPWMxINT Compare Select
#define EPWM_ETSEL_SOCASEL_S      8U
#define EPWM_ETSEL_SOCASEL_M      0x700U       // Start of Conversion A Select
#define EPWM_ETSEL_SOCAEN         0x800U       // Start of Conversion A Enable
#define EPWM_ETSEL_SOCBSEL_S      12U
#define EPWM_ETSEL_SOCBSEL_M      0x7000U      // Start of Conversion B Select
#define EPWM_ETSEL_SOCBEN         0x8000U      // Start of Conversion B Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ETPS register
//
//*****************************************************************************
#define EPWM_ETPS_INTPRD_S        0U
#define EPWM_ETPS_INTPRD_M        0x3U         // EPWMxINTn Period Select
#define EPWM_ETPS_INTCNT_S        2U
#define EPWM_ETPS_INTCNT_M        0xCU         // EPWMxINTn Counter Register
#define EPWM_ETPS_INTPSSEL        0x10U        // EPWMxINTn Pre-Scale Selection
                                               // Bits
#define EPWM_ETPS_SOCPSSEL        0x20U        // EPWMxSOC A/B  Pre-Scale
                                               // Selection Bits
#define EPWM_ETPS_SOCAPRD_S       8U
#define EPWM_ETPS_SOCAPRD_M       0x300U       // EPWMxSOCA Period Select
#define EPWM_ETPS_SOCACNT_S       10U
#define EPWM_ETPS_SOCACNT_M       0xC00U       // EPWMxSOCA Counter Register
#define EPWM_ETPS_SOCBPRD_S       12U
#define EPWM_ETPS_SOCBPRD_M       0x3000U      // EPWMxSOCB Period Select
#define EPWM_ETPS_SOCBCNT_S       14U
#define EPWM_ETPS_SOCBCNT_M       0xC000U      // EPWMxSOCB Counter

//*****************************************************************************
//
// The following are defines for the bit fields in the ETFLG register
//
//*****************************************************************************
#define EPWM_ETFLG_INT            0x1U         // EPWMxINTn Flag
#define EPWM_ETFLG_SOCA           0x4U         // EPWMxSOCA Flag
#define EPWM_ETFLG_SOCB           0x8U         // EPWMxSOCB Flag

//*****************************************************************************
//
// The following are defines for the bit fields in the ETCLR register
//
//*****************************************************************************
#define EPWM_ETCLR_INT            0x1U         // EPWMxINTn Clear
#define EPWM_ETCLR_SOCA           0x4U         // EPWMxSOCA Clear
#define EPWM_ETCLR_SOCB           0x8U         // EPWMxSOCB Clear

//*****************************************************************************
//
// The following are defines for the bit fields in the ETFRC register
//
//*****************************************************************************
#define EPWM_ETFRC_INT            0x1U         // EPWMxINTn Force
#define EPWM_ETFRC_SOCA           0x4U         // EPWMxSOCA Force
#define EPWM_ETFRC_SOCB           0x8U         // EPWMxSOCB Force

//*****************************************************************************
//
// The following are defines for the bit fields in the ETINTPS register
//
//*****************************************************************************
#define EPWM_ETINTPS_INTPRD2_S    0U
#define EPWM_ETINTPS_INTPRD2_M    0xFU         // EPWMxINTn Period Select
#define EPWM_ETINTPS_INTCNT2_S    4U
#define EPWM_ETINTPS_INTCNT2_M    0xF0U        // EPWMxINTn Counter Register

//*****************************************************************************
//
// The following are defines for the bit fields in the ETSOCPS register
//
//*****************************************************************************
#define EPWM_ETSOCPS_SOCAPRD2_S   0U
#define EPWM_ETSOCPS_SOCAPRD2_M   0xFU         // EPWMxSOCA Period Select
#define EPWM_ETSOCPS_SOCACNT2_S   4U
#define EPWM_ETSOCPS_SOCACNT2_M   0xF0U        // EPWMxSOCA Counter Register
#define EPWM_ETSOCPS_SOCBPRD2_S   8U
#define EPWM_ETSOCPS_SOCBPRD2_M   0xF00U       // EPWMxSOCB Period Select
#define EPWM_ETSOCPS_SOCBCNT2_S   12U
#define EPWM_ETSOCPS_SOCBCNT2_M   0xF000U      // EPWMxSOCB Counter Register

//*****************************************************************************
//
// The following are defines for the bit fields in the ETCNTINITCTL register
//
//*****************************************************************************
#define EPWM_ETCNTINITCTL_INTINITFRC  0x400U       // EPWMxINT Counter
                                               // Initialization Force
#define EPWM_ETCNTINITCTL_SOCAINITFRC  0x800U       // EPWMxSOCA Counter
                                               // Initialization Force
#define EPWM_ETCNTINITCTL_SOCBINITFRC  0x1000U      // EPWMxSOCB Counter
                                               // Initialization Force
#define EPWM_ETCNTINITCTL_INTINITEN  0x2000U      // EPWMxINT Counter
                                               // Initialization Enable
#define EPWM_ETCNTINITCTL_SOCAINITEN  0x4000U      // EPWMxSOCA Counter
                                               // Initialization Enable
#define EPWM_ETCNTINITCTL_SOCBINITEN  0x8000U      // EPWMxSOCB Counter
                                               // Initialization Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the ETCNTINIT register
//
//*****************************************************************************
#define EPWM_ETCNTINIT_INTINIT_S  0U
#define EPWM_ETCNTINIT_INTINIT_M  0xFU         // EPWMxINT Counter
                                               // Initialization Bits
#define EPWM_ETCNTINIT_SOCAINIT_S  4U
#define EPWM_ETCNTINIT_SOCAINIT_M  0xF0U        // EPWMxSOCA Counter
                                               // Initialization Bits
#define EPWM_ETCNTINIT_SOCBINIT_S  8U
#define EPWM_ETCNTINIT_SOCBINIT_M  0xF00U       // EPWMxSOCB Counter
                                               // Initialization Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the DCTRIPSEL register
//
//*****************************************************************************
#define EPWM_DCTRIPSEL_DCAHCOMPSEL_S  0U
#define EPWM_DCTRIPSEL_DCAHCOMPSEL_M  0xFU         // Digital Compare A High COMP
                                               // Input Select
#define EPWM_DCTRIPSEL_DCALCOMPSEL_S  4U
#define EPWM_DCTRIPSEL_DCALCOMPSEL_M  0xF0U        // Digital Compare A Low COMP
                                               // Input Select
#define EPWM_DCTRIPSEL_DCBHCOMPSEL_S  8U
#define EPWM_DCTRIPSEL_DCBHCOMPSEL_M  0xF00U       // Digital Compare B High COMP
                                               // Input Select
#define EPWM_DCTRIPSEL_DCBLCOMPSEL_S  12U
#define EPWM_DCTRIPSEL_DCBLCOMPSEL_M  0xF000U      // Digital Compare B Low COMP
                                               // Input Select

//*****************************************************************************
//
// The following are defines for the bit fields in the DCACTL register
//
//*****************************************************************************
#define EPWM_DCACTL_EVT1SRCSEL    0x1U         // DCAEVT1 Source Signal
#define EPWM_DCACTL_EVT1FRCSYNCSEL  0x2U         // DCAEVT1 Force Sync Signal
#define EPWM_DCACTL_EVT1SOCE      0x4U         // DCAEVT1 SOC Enable
#define EPWM_DCACTL_EVT1SYNCE     0x8U         // DCAEVT1 SYNC Enable
#define EPWM_DCACTL_EVT2SRCSEL    0x100U       // DCAEVT2 Source Signal
#define EPWM_DCACTL_EVT2FRCSYNCSEL  0x200U       // DCAEVT2 Force Sync Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the DCBCTL register
//
//*****************************************************************************
#define EPWM_DCBCTL_EVT1SRCSEL    0x1U         // DCBEVT1 Source Signal
#define EPWM_DCBCTL_EVT1FRCSYNCSEL  0x2U         // DCBEVT1 Force Sync Signal
#define EPWM_DCBCTL_EVT1SOCE      0x4U         // DCBEVT1 SOC Enable
#define EPWM_DCBCTL_EVT1SYNCE     0x8U         // DCBEVT1 SYNC Enable
#define EPWM_DCBCTL_EVT2SRCSEL    0x100U       // DCBEVT2 Source Signal
#define EPWM_DCBCTL_EVT2FRCSYNCSEL  0x200U       // DCBEVT2 Force Sync Signal

//*****************************************************************************
//
// The following are defines for the bit fields in the DCFCTL register
//
//*****************************************************************************
#define EPWM_DCFCTL_SRCSEL_S      0U
#define EPWM_DCFCTL_SRCSEL_M      0x3U         // Filter Block Signal Source
                                               // Select
#define EPWM_DCFCTL_BLANKE        0x4U         // Blanking Enable/Disable
#define EPWM_DCFCTL_BLANKINV      0x8U         // Blanking Window Inversion
#define EPWM_DCFCTL_PULSESEL_S    4U
#define EPWM_DCFCTL_PULSESEL_M    0x30U        // Pulse Select for Blanking &
                                               // Capture Alignment
#define EPWM_DCFCTL_EDGEFILTSEL   0x40U        // Edge Filter Select
#define EPWM_DCFCTL_EDGEMODE_S    8U
#define EPWM_DCFCTL_EDGEMODE_M    0x300U       // Edge Mode
#define EPWM_DCFCTL_EDGECOUNT_S   10U
#define EPWM_DCFCTL_EDGECOUNT_M   0x1C00U      // Edge Count
#define EPWM_DCFCTL_EDGESTATUS_S  13U
#define EPWM_DCFCTL_EDGESTATUS_M  0xE000U      // Edge Status

//*****************************************************************************
//
// The following are defines for the bit fields in the DCCAPCTL register
//
//*****************************************************************************
#define EPWM_DCCAPCTL_CAPE        0x1U         // Counter Capture Enable
#define EPWM_DCCAPCTL_SHDWMODE    0x2U         // Counter Capture Mode
#define EPWM_DCCAPCTL_CAPSTS      0x2000U      // Latched Status Flag for
                                               // Capture Event
#define EPWM_DCCAPCTL_CAPCLR      0x4000U      // DC Capture Latched Status
                                               // Clear Flag
#define EPWM_DCCAPCTL_CAPMODE     0x8000U      // Counter Capture Mode

//*****************************************************************************
//
// The following are defines for the bit fields in the DCAHTRIPSEL register
//
//*****************************************************************************
#define EPWM_DCAHTRIPSEL_TRIPINPUT1  0x1U         // Trip Input 1 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT2  0x2U         // Trip Input 2 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT3  0x4U         // Trip Input 3 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT4  0x8U         // Trip Input 4 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT5  0x10U        // Trip Input 5 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT6  0x20U        // Trip Input 6 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT7  0x40U        // Trip Input 7 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT8  0x80U        // Trip Input 8 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT9  0x100U       // Trip Input 9 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT10  0x200U       // Trip Input 10 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT11  0x400U       // Trip Input 11 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT12  0x800U       // Trip Input 12 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT14  0x2000U      // Trip Input 14 Select to DCAH
                                               // Mux
#define EPWM_DCAHTRIPSEL_TRIPINPUT15  0x4000U      // Trip Input 15 Select to DCAH
                                               // Mux

//*****************************************************************************
//
// The following are defines for the bit fields in the DCALTRIPSEL register
//
//*****************************************************************************
#define EPWM_DCALTRIPSEL_TRIPINPUT1  0x1U         // Trip Input 1 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT2  0x2U         // Trip Input 2 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT3  0x4U         // Trip Input 3 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT4  0x8U         // Trip Input 4 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT5  0x10U        // Trip Input 5 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT6  0x20U        // Trip Input 6 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT7  0x40U        // Trip Input 7 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT8  0x80U        // Trip Input 8 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT9  0x100U       // Trip Input 9 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT10  0x200U       // Trip Input 10 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT11  0x400U       // Trip Input 11 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT12  0x800U       // Trip Input 12 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT14  0x2000U      // Trip Input 14 Select to DCAL
                                               // Mux
#define EPWM_DCALTRIPSEL_TRIPINPUT15  0x4000U      // Trip Input 15 Select to DCAL
                                               // Mux

//*****************************************************************************
//
// The following are defines for the bit fields in the DCBHTRIPSEL register
//
//*****************************************************************************
#define EPWM_DCBHTRIPSEL_TRIPINPUT1  0x1U         // Trip Input 1 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT2  0x2U         // Trip Input 2 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT3  0x4U         // Trip Input 3 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT4  0x8U         // Trip Input 4 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT5  0x10U        // Trip Input 5 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT6  0x20U        // Trip Input 6 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT7  0x40U        // Trip Input 7 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT8  0x80U        // Trip Input 8 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT9  0x100U       // Trip Input 9 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT10  0x200U       // Trip Input 10 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT11  0x400U       // Trip Input 11 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT12  0x800U       // Trip Input 12 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT14  0x2000U      // Trip Input 14 Select to DCBH
                                               // Mux
#define EPWM_DCBHTRIPSEL_TRIPINPUT15  0x4000U      // Trip Input 15 Select to DCBH
                                               // Mux

//*****************************************************************************
//
// The following are defines for the bit fields in the DCBLTRIPSEL register
//
//*****************************************************************************
#define EPWM_DCBLTRIPSEL_TRIPINPUT1  0x1U         // Trip Input 1 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT2  0x2U         // Trip Input 2 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT3  0x4U         // Trip Input 3 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT4  0x8U         // Trip Input 4 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT5  0x10U        // Trip Input 5 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT6  0x20U        // Trip Input 6 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT7  0x40U        // Trip Input 7 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT8  0x80U        // Trip Input 8 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT9  0x100U       // Trip Input 9 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT10  0x200U       // Trip Input 10 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT11  0x400U       // Trip Input 11 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT12  0x800U       // Trip Input 12 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT14  0x2000U      // Trip Input 14 Select to DCBL
                                               // Mux
#define EPWM_DCBLTRIPSEL_TRIPINPUT15  0x4000U      // Trip Input 15 Select to DCBL
                                               // Mux

//*****************************************************************************
//
// The following are defines for the bit fields in the EPWMLOCK register
//
//*****************************************************************************
#define EPWM_LOCK_HRLOCK          0x1U         // HRPWM Register Set Lock
#define EPWM_LOCK_GLLOCK          0x2U         // Global Load Register Set Lock
#define EPWM_LOCK_TZCFGLOCK       0x4U         // TripZone Register Set Lock
#define EPWM_LOCK_TZCLRLOCK       0x8U         // TripZone Clear Register Set
                                               // Lock
#define EPWM_LOCK_DCLOCK          0x10U        // Digital Compare Register Set
                                               // Lock
#define EPWM_LOCK_KEY_S           16U
#define EPWM_LOCK_KEY_M           0xFFFF0000U  // Key to write to this register
#endif

//###########################################################################
//
// FILE:    hw_epwmxbar.h
//
// TITLE:   Definitions for the XBAR registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_EPWMXBAR_H
#define HW_EPWMXBAR_H

//*****************************************************************************
//
// The following are defines for the XBAR register offsets
//
//*****************************************************************************
#define XBAR_O_TRIP4MUX0TO15CFG   0x0U         // ePWM XBAR Mux Configuration
                                               // for TRIP4
#define XBAR_O_TRIP4MUX16TO31CFG  0x2U         // ePWM XBAR Mux Configuration
                                               // for TRIP4
#define XBAR_O_TRIP5MUX0TO15CFG   0x4U         // ePWM XBAR Mux Configuration
                                               // for TRIP5
#define XBAR_O_TRIP5MUX16TO31CFG  0x6U         // ePWM XBAR Mux Configuration
                                               // for TRIP5
#define XBAR_O_TRIP7MUX0TO15CFG   0x8U         // ePWM XBAR Mux Configuration
                                               // for TRIP7
#define XBAR_O_TRIP7MUX16TO31CFG  0xAU         // ePWM XBAR Mux Configuration
                                               // for TRIP7
#define XBAR_O_TRIP8MUX0TO15CFG   0xCU         // ePWM XBAR Mux Configuration
                                               // for TRIP8
#define XBAR_O_TRIP8MUX16TO31CFG  0xEU         // ePWM XBAR Mux Configuration
                                               // for TRIP8
#define XBAR_O_TRIP9MUX0TO15CFG   0x10U        // ePWM XBAR Mux Configuration
                                               // for TRIP9
#define XBAR_O_TRIP9MUX16TO31CFG  0x12U        // ePWM XBAR Mux Configuration
                                               // for TRIP9
#define XBAR_O_TRIP10MUX0TO15CFG  0x14U        // ePWM XBAR Mux Configuration
                                               // for TRIP10
#define XBAR_O_TRIP10MUX16TO31CFG  0x16U        // ePWM XBAR Mux Configuration
                                               // for TRIP10
#define XBAR_O_TRIP11MUX0TO15CFG  0x18U        // ePWM XBAR Mux Configuration
                                               // for TRIP11
#define XBAR_O_TRIP11MUX16TO31CFG  0x1AU        // ePWM XBAR Mux Configuration
                                               // for TRIP11
#define XBAR_O_TRIP12MUX0TO15CFG  0x1CU        // ePWM XBAR Mux Configuration
                                               // for TRIP12
#define XBAR_O_TRIP12MUX16TO31CFG  0x1EU        // ePWM XBAR Mux Configuration
                                               // for TRIP12
#define XBAR_O_TRIP4MUXENABLE     0x20U        // ePWM XBAR Mux Enable for
                                               // TRIP4
#define XBAR_O_TRIP5MUXENABLE     0x22U        // ePWM XBAR Mux Enable for
                                               // TRIP5
#define XBAR_O_TRIP7MUXENABLE     0x24U        // ePWM XBAR Mux Enable for
                                               // TRIP7
#define XBAR_O_TRIP8MUXENABLE     0x26U        // ePWM XBAR Mux Enable for
                                               // TRIP8
#define XBAR_O_TRIP9MUXENABLE     0x28U        // ePWM XBAR Mux Enable for
                                               // TRIP9
#define XBAR_O_TRIP10MUXENABLE    0x2AU        // ePWM XBAR Mux Enable for
                                               // TRIP10
#define XBAR_O_TRIP11MUXENABLE    0x2CU        // ePWM XBAR Mux Enable for
                                               // TRIP11
#define XBAR_O_TRIP12MUXENABLE    0x2EU        // ePWM XBAR Mux Enable for
                                               // TRIP12
#define XBAR_O_TRIPOUTINV         0x38U        // ePWM XBAR Output Inversion
                                               // Register
#define XBAR_O_TRIPLOCK           0x3EU        // ePWM XBAR Configuration Lock
                                               // register

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP4MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_TRIP4MUX0TO15CFG_MUX0_S  0U
#define XBAR_TRIP4MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX1_S  2U
#define XBAR_TRIP4MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX2_S  4U
#define XBAR_TRIP4MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX3_S  6U
#define XBAR_TRIP4MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX4_S  8U
#define XBAR_TRIP4MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX5_S  10U
#define XBAR_TRIP4MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX6_S  12U
#define XBAR_TRIP4MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX7_S  14U
#define XBAR_TRIP4MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX8_S  16U
#define XBAR_TRIP4MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX9_S  18U
#define XBAR_TRIP4MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX10_S  20U
#define XBAR_TRIP4MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX11_S  22U
#define XBAR_TRIP4MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX12_S  24U
#define XBAR_TRIP4MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX13_S  26U
#define XBAR_TRIP4MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX14_S  28U
#define XBAR_TRIP4MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX0TO15CFG_MUX15_S  30U
#define XBAR_TRIP4MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for TRIP4
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP4MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_TRIP4MUX16TO31CFG_MUX16_S  0U
#define XBAR_TRIP4MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX17_S  2U
#define XBAR_TRIP4MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX18_S  4U
#define XBAR_TRIP4MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX19_S  6U
#define XBAR_TRIP4MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX20_S  8U
#define XBAR_TRIP4MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX21_S  10U
#define XBAR_TRIP4MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX22_S  12U
#define XBAR_TRIP4MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX23_S  14U
#define XBAR_TRIP4MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX24_S  16U
#define XBAR_TRIP4MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX25_S  18U
#define XBAR_TRIP4MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX26_S  20U
#define XBAR_TRIP4MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX27_S  22U
#define XBAR_TRIP4MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX28_S  24U
#define XBAR_TRIP4MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX29_S  26U
#define XBAR_TRIP4MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX30_S  28U
#define XBAR_TRIP4MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for TRIP4
                                               // of EPWM-XBAR
#define XBAR_TRIP4MUX16TO31CFG_MUX31_S  30U
#define XBAR_TRIP4MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for TRIP4
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP5MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_TRIP5MUX0TO15CFG_MUX0_S  0U
#define XBAR_TRIP5MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX1_S  2U
#define XBAR_TRIP5MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX2_S  4U
#define XBAR_TRIP5MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX3_S  6U
#define XBAR_TRIP5MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX4_S  8U
#define XBAR_TRIP5MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX5_S  10U
#define XBAR_TRIP5MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX6_S  12U
#define XBAR_TRIP5MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX7_S  14U
#define XBAR_TRIP5MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX8_S  16U
#define XBAR_TRIP5MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX9_S  18U
#define XBAR_TRIP5MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX10_S  20U
#define XBAR_TRIP5MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX11_S  22U
#define XBAR_TRIP5MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX12_S  24U
#define XBAR_TRIP5MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX13_S  26U
#define XBAR_TRIP5MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX14_S  28U
#define XBAR_TRIP5MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX0TO15CFG_MUX15_S  30U
#define XBAR_TRIP5MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for TRIP5
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP5MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_TRIP5MUX16TO31CFG_MUX16_S  0U
#define XBAR_TRIP5MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX17_S  2U
#define XBAR_TRIP5MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX18_S  4U
#define XBAR_TRIP5MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX19_S  6U
#define XBAR_TRIP5MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX20_S  8U
#define XBAR_TRIP5MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX21_S  10U
#define XBAR_TRIP5MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX22_S  12U
#define XBAR_TRIP5MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX23_S  14U
#define XBAR_TRIP5MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX24_S  16U
#define XBAR_TRIP5MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX25_S  18U
#define XBAR_TRIP5MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX26_S  20U
#define XBAR_TRIP5MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX27_S  22U
#define XBAR_TRIP5MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX28_S  24U
#define XBAR_TRIP5MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX29_S  26U
#define XBAR_TRIP5MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX30_S  28U
#define XBAR_TRIP5MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for TRIP5
                                               // of EPWM-XBAR
#define XBAR_TRIP5MUX16TO31CFG_MUX31_S  30U
#define XBAR_TRIP5MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for TRIP5
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP7MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_TRIP7MUX0TO15CFG_MUX0_S  0U
#define XBAR_TRIP7MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX1_S  2U
#define XBAR_TRIP7MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX2_S  4U
#define XBAR_TRIP7MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX3_S  6U
#define XBAR_TRIP7MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX4_S  8U
#define XBAR_TRIP7MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX5_S  10U
#define XBAR_TRIP7MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX6_S  12U
#define XBAR_TRIP7MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX7_S  14U
#define XBAR_TRIP7MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX8_S  16U
#define XBAR_TRIP7MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX9_S  18U
#define XBAR_TRIP7MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX10_S  20U
#define XBAR_TRIP7MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX11_S  22U
#define XBAR_TRIP7MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX12_S  24U
#define XBAR_TRIP7MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX13_S  26U
#define XBAR_TRIP7MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX14_S  28U
#define XBAR_TRIP7MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX0TO15CFG_MUX15_S  30U
#define XBAR_TRIP7MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for TRIP7
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP7MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_TRIP7MUX16TO31CFG_MUX16_S  0U
#define XBAR_TRIP7MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX17_S  2U
#define XBAR_TRIP7MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX18_S  4U
#define XBAR_TRIP7MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX19_S  6U
#define XBAR_TRIP7MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX20_S  8U
#define XBAR_TRIP7MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX21_S  10U
#define XBAR_TRIP7MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX22_S  12U
#define XBAR_TRIP7MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX23_S  14U
#define XBAR_TRIP7MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX24_S  16U
#define XBAR_TRIP7MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX25_S  18U
#define XBAR_TRIP7MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX26_S  20U
#define XBAR_TRIP7MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX27_S  22U
#define XBAR_TRIP7MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX28_S  24U
#define XBAR_TRIP7MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX29_S  26U
#define XBAR_TRIP7MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX30_S  28U
#define XBAR_TRIP7MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for TRIP7
                                               // of EPWM-XBAR
#define XBAR_TRIP7MUX16TO31CFG_MUX31_S  30U
#define XBAR_TRIP7MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for TRIP7
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP8MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_TRIP8MUX0TO15CFG_MUX0_S  0U
#define XBAR_TRIP8MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX1_S  2U
#define XBAR_TRIP8MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX2_S  4U
#define XBAR_TRIP8MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX3_S  6U
#define XBAR_TRIP8MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX4_S  8U
#define XBAR_TRIP8MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX5_S  10U
#define XBAR_TRIP8MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX6_S  12U
#define XBAR_TRIP8MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX7_S  14U
#define XBAR_TRIP8MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX8_S  16U
#define XBAR_TRIP8MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX9_S  18U
#define XBAR_TRIP8MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX10_S  20U
#define XBAR_TRIP8MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX11_S  22U
#define XBAR_TRIP8MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX12_S  24U
#define XBAR_TRIP8MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX13_S  26U
#define XBAR_TRIP8MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX14_S  28U
#define XBAR_TRIP8MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX0TO15CFG_MUX15_S  30U
#define XBAR_TRIP8MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for TRIP8
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP8MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_TRIP8MUX16TO31CFG_MUX16_S  0U
#define XBAR_TRIP8MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX17_S  2U
#define XBAR_TRIP8MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX18_S  4U
#define XBAR_TRIP8MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX19_S  6U
#define XBAR_TRIP8MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX20_S  8U
#define XBAR_TRIP8MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX21_S  10U
#define XBAR_TRIP8MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX22_S  12U
#define XBAR_TRIP8MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX23_S  14U
#define XBAR_TRIP8MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX24_S  16U
#define XBAR_TRIP8MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX25_S  18U
#define XBAR_TRIP8MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX26_S  20U
#define XBAR_TRIP8MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX27_S  22U
#define XBAR_TRIP8MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX28_S  24U
#define XBAR_TRIP8MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX29_S  26U
#define XBAR_TRIP8MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX30_S  28U
#define XBAR_TRIP8MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for TRIP8
                                               // of EPWM-XBAR
#define XBAR_TRIP8MUX16TO31CFG_MUX31_S  30U
#define XBAR_TRIP8MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for TRIP8
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP9MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_TRIP9MUX0TO15CFG_MUX0_S  0U
#define XBAR_TRIP9MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX1_S  2U
#define XBAR_TRIP9MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX2_S  4U
#define XBAR_TRIP9MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX3_S  6U
#define XBAR_TRIP9MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX4_S  8U
#define XBAR_TRIP9MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX5_S  10U
#define XBAR_TRIP9MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX6_S  12U
#define XBAR_TRIP9MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX7_S  14U
#define XBAR_TRIP9MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX8_S  16U
#define XBAR_TRIP9MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX9_S  18U
#define XBAR_TRIP9MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX10_S  20U
#define XBAR_TRIP9MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX11_S  22U
#define XBAR_TRIP9MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX12_S  24U
#define XBAR_TRIP9MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX13_S  26U
#define XBAR_TRIP9MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX14_S  28U
#define XBAR_TRIP9MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX0TO15CFG_MUX15_S  30U
#define XBAR_TRIP9MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for TRIP9
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP9MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_TRIP9MUX16TO31CFG_MUX16_S  0U
#define XBAR_TRIP9MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX17_S  2U
#define XBAR_TRIP9MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX18_S  4U
#define XBAR_TRIP9MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX19_S  6U
#define XBAR_TRIP9MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX20_S  8U
#define XBAR_TRIP9MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX21_S  10U
#define XBAR_TRIP9MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX22_S  12U
#define XBAR_TRIP9MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX23_S  14U
#define XBAR_TRIP9MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX24_S  16U
#define XBAR_TRIP9MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX25_S  18U
#define XBAR_TRIP9MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX26_S  20U
#define XBAR_TRIP9MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX27_S  22U
#define XBAR_TRIP9MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX28_S  24U
#define XBAR_TRIP9MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX29_S  26U
#define XBAR_TRIP9MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX30_S  28U
#define XBAR_TRIP9MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for TRIP9
                                               // of EPWM-XBAR
#define XBAR_TRIP9MUX16TO31CFG_MUX31_S  30U
#define XBAR_TRIP9MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for TRIP9
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP10MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_TRIP10MUX0TO15CFG_MUX0_S  0U
#define XBAR_TRIP10MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX1_S  2U
#define XBAR_TRIP10MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX2_S  4U
#define XBAR_TRIP10MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX3_S  6U
#define XBAR_TRIP10MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX4_S  8U
#define XBAR_TRIP10MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX5_S  10U
#define XBAR_TRIP10MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX6_S  12U
#define XBAR_TRIP10MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX7_S  14U
#define XBAR_TRIP10MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX8_S  16U
#define XBAR_TRIP10MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX9_S  18U
#define XBAR_TRIP10MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX10_S  20U
#define XBAR_TRIP10MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX11_S  22U
#define XBAR_TRIP10MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX12_S  24U
#define XBAR_TRIP10MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX13_S  26U
#define XBAR_TRIP10MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX14_S  28U
#define XBAR_TRIP10MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX0TO15CFG_MUX15_S  30U
#define XBAR_TRIP10MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // TRIP10 of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP10MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_TRIP10MUX16TO31CFG_MUX16_S  0U
#define XBAR_TRIP10MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX17_S  2U
#define XBAR_TRIP10MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX18_S  4U
#define XBAR_TRIP10MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX19_S  6U
#define XBAR_TRIP10MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX20_S  8U
#define XBAR_TRIP10MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX21_S  10U
#define XBAR_TRIP10MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX22_S  12U
#define XBAR_TRIP10MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX23_S  14U
#define XBAR_TRIP10MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX24_S  16U
#define XBAR_TRIP10MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX25_S  18U
#define XBAR_TRIP10MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX26_S  20U
#define XBAR_TRIP10MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX27_S  22U
#define XBAR_TRIP10MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX28_S  24U
#define XBAR_TRIP10MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX29_S  26U
#define XBAR_TRIP10MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX30_S  28U
#define XBAR_TRIP10MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // TRIP10 of EPWM-XBAR
#define XBAR_TRIP10MUX16TO31CFG_MUX31_S  30U
#define XBAR_TRIP10MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // TRIP10 of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP11MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_TRIP11MUX0TO15CFG_MUX0_S  0U
#define XBAR_TRIP11MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX1_S  2U
#define XBAR_TRIP11MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX2_S  4U
#define XBAR_TRIP11MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX3_S  6U
#define XBAR_TRIP11MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX4_S  8U
#define XBAR_TRIP11MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX5_S  10U
#define XBAR_TRIP11MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX6_S  12U
#define XBAR_TRIP11MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX7_S  14U
#define XBAR_TRIP11MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX8_S  16U
#define XBAR_TRIP11MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX9_S  18U
#define XBAR_TRIP11MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX10_S  20U
#define XBAR_TRIP11MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX11_S  22U
#define XBAR_TRIP11MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX12_S  24U
#define XBAR_TRIP11MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX13_S  26U
#define XBAR_TRIP11MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX14_S  28U
#define XBAR_TRIP11MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX0TO15CFG_MUX15_S  30U
#define XBAR_TRIP11MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // TRIP11 of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP11MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_TRIP11MUX16TO31CFG_MUX16_S  0U
#define XBAR_TRIP11MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX17_S  2U
#define XBAR_TRIP11MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX18_S  4U
#define XBAR_TRIP11MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX19_S  6U
#define XBAR_TRIP11MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX20_S  8U
#define XBAR_TRIP11MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX21_S  10U
#define XBAR_TRIP11MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX22_S  12U
#define XBAR_TRIP11MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX23_S  14U
#define XBAR_TRIP11MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX24_S  16U
#define XBAR_TRIP11MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX25_S  18U
#define XBAR_TRIP11MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX26_S  20U
#define XBAR_TRIP11MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX27_S  22U
#define XBAR_TRIP11MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX28_S  24U
#define XBAR_TRIP11MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX29_S  26U
#define XBAR_TRIP11MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX30_S  28U
#define XBAR_TRIP11MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // TRIP11 of EPWM-XBAR
#define XBAR_TRIP11MUX16TO31CFG_MUX31_S  30U
#define XBAR_TRIP11MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // TRIP11 of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP12MUX0TO15CFG register
//
//*****************************************************************************
#define XBAR_TRIP12MUX0TO15CFG_MUX0_S  0U
#define XBAR_TRIP12MUX0TO15CFG_MUX0_M  0x3U         // Mux0 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX1_S  2U
#define XBAR_TRIP12MUX0TO15CFG_MUX1_M  0xCU         // Mux1 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX2_S  4U
#define XBAR_TRIP12MUX0TO15CFG_MUX2_M  0x30U        // Mux2 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX3_S  6U
#define XBAR_TRIP12MUX0TO15CFG_MUX3_M  0xC0U        // Mux3 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX4_S  8U
#define XBAR_TRIP12MUX0TO15CFG_MUX4_M  0x300U       // Mux4 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX5_S  10U
#define XBAR_TRIP12MUX0TO15CFG_MUX5_M  0xC00U       // Mux5 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX6_S  12U
#define XBAR_TRIP12MUX0TO15CFG_MUX6_M  0x3000U      // Mux6 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX7_S  14U
#define XBAR_TRIP12MUX0TO15CFG_MUX7_M  0xC000U      // Mux7 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX8_S  16U
#define XBAR_TRIP12MUX0TO15CFG_MUX8_M  0x30000U     // Mux8 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX9_S  18U
#define XBAR_TRIP12MUX0TO15CFG_MUX9_M  0xC0000U     // Mux9 Configuration for TRIP12
                                               // of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX10_S  20U
#define XBAR_TRIP12MUX0TO15CFG_MUX10_M  0x300000U    // Mux10 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX11_S  22U
#define XBAR_TRIP12MUX0TO15CFG_MUX11_M  0xC00000U    // Mux11 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX12_S  24U
#define XBAR_TRIP12MUX0TO15CFG_MUX12_M  0x3000000U   // Mux12 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX13_S  26U
#define XBAR_TRIP12MUX0TO15CFG_MUX13_M  0xC000000U   // Mux13 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX14_S  28U
#define XBAR_TRIP12MUX0TO15CFG_MUX14_M  0x30000000U  // Mux14 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX0TO15CFG_MUX15_S  30U
#define XBAR_TRIP12MUX0TO15CFG_MUX15_M  0xC0000000U  // Mux15 Configuration for
                                               // TRIP12 of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP12MUX16TO31CFG register
//
//*****************************************************************************
#define XBAR_TRIP12MUX16TO31CFG_MUX16_S  0U
#define XBAR_TRIP12MUX16TO31CFG_MUX16_M  0x3U         // Mux16 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX17_S  2U
#define XBAR_TRIP12MUX16TO31CFG_MUX17_M  0xCU         // Mux17 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX18_S  4U
#define XBAR_TRIP12MUX16TO31CFG_MUX18_M  0x30U        // Mux18 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX19_S  6U
#define XBAR_TRIP12MUX16TO31CFG_MUX19_M  0xC0U        // Mux19 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX20_S  8U
#define XBAR_TRIP12MUX16TO31CFG_MUX20_M  0x300U       // Mux20 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX21_S  10U
#define XBAR_TRIP12MUX16TO31CFG_MUX21_M  0xC00U       // Mux21 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX22_S  12U
#define XBAR_TRIP12MUX16TO31CFG_MUX22_M  0x3000U      // Mux22 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX23_S  14U
#define XBAR_TRIP12MUX16TO31CFG_MUX23_M  0xC000U      // Mux23 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX24_S  16U
#define XBAR_TRIP12MUX16TO31CFG_MUX24_M  0x30000U     // Mux24 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX25_S  18U
#define XBAR_TRIP12MUX16TO31CFG_MUX25_M  0xC0000U     // Mux25 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX26_S  20U
#define XBAR_TRIP12MUX16TO31CFG_MUX26_M  0x300000U    // Mux26 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX27_S  22U
#define XBAR_TRIP12MUX16TO31CFG_MUX27_M  0xC00000U    // Mux27 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX28_S  24U
#define XBAR_TRIP12MUX16TO31CFG_MUX28_M  0x3000000U   // Mux28 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX29_S  26U
#define XBAR_TRIP12MUX16TO31CFG_MUX29_M  0xC000000U   // Mux29 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX30_S  28U
#define XBAR_TRIP12MUX16TO31CFG_MUX30_M  0x30000000U  // Mux30 Configuration for
                                               // TRIP12 of EPWM-XBAR
#define XBAR_TRIP12MUX16TO31CFG_MUX31_S  30U
#define XBAR_TRIP12MUX16TO31CFG_MUX31_M  0xC0000000U  // Mux31 Configuration for
                                               // TRIP12 of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP4MUXENABLE register
//
//*****************************************************************************
#define XBAR_TRIP4MUXENABLE_MUX0  0x1U         // mux0 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX1  0x2U         // Mux1 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX2  0x4U         // Mux2 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX3  0x8U         // Mux3 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX4  0x10U        // Mux4 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX5  0x20U        // Mux5 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX6  0x40U        // Mux6 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX7  0x80U        // Mux7 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX8  0x100U       // Mux8 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX9  0x200U       // Mux9 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX10  0x400U       // Mux10 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX11  0x800U       // Mux11 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX12  0x1000U      // Mux12 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX13  0x2000U      // Mux13 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX14  0x4000U      // Mux14 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX15  0x8000U      // Mux15 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX16  0x10000U     // Mux16 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX17  0x20000U     // Mux17 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX18  0x40000U     // Mux18 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX19  0x80000U     // Mux19 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX20  0x100000U    // Mux20 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX21  0x200000U    // Mux21 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX22  0x400000U    // Mux22 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX23  0x800000U    // Mux23 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX24  0x1000000U   // Mux24 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX25  0x2000000U   // Mux25 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX26  0x4000000U   // Mux26 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX27  0x8000000U   // Mux27 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX28  0x10000000U  // Mux28 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX29  0x20000000U  // Mux29 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX30  0x40000000U  // Mux30 to drive TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIP4MUXENABLE_MUX31  0x80000000U  // Mux31 to drive TRIP4 of
                                               // EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP5MUXENABLE register
//
//*****************************************************************************
#define XBAR_TRIP5MUXENABLE_MUX0  0x1U         // mux0 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX1  0x2U         // Mux1 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX2  0x4U         // Mux2 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX3  0x8U         // Mux3 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX4  0x10U        // Mux4 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX5  0x20U        // Mux5 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX6  0x40U        // Mux6 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX7  0x80U        // Mux7 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX8  0x100U       // Mux8 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX9  0x200U       // Mux9 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX10  0x400U       // Mux10 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX11  0x800U       // Mux11 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX12  0x1000U      // Mux12 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX13  0x2000U      // Mux13 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX14  0x4000U      // Mux14 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX15  0x8000U      // Mux15 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX16  0x10000U     // Mux16 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX17  0x20000U     // Mux17 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX18  0x40000U     // Mux18 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX19  0x80000U     // Mux19 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX20  0x100000U    // Mux20 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX21  0x200000U    // Mux21 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX22  0x400000U    // Mux22 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX23  0x800000U    // Mux23 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX24  0x1000000U   // Mux24 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX25  0x2000000U   // Mux25 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX26  0x4000000U   // Mux26 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX27  0x8000000U   // Mux27 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX28  0x10000000U  // Mux28 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX29  0x20000000U  // Mux29 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX30  0x40000000U  // Mux30 to drive TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIP5MUXENABLE_MUX31  0x80000000U  // Mux31 to drive TRIP5 of
                                               // EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP7MUXENABLE register
//
//*****************************************************************************
#define XBAR_TRIP7MUXENABLE_MUX0  0x1U         // mux0 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX1  0x2U         // Mux1 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX2  0x4U         // Mux2 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX3  0x8U         // Mux3 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX4  0x10U        // Mux4 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX5  0x20U        // Mux5 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX6  0x40U        // Mux6 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX7  0x80U        // Mux7 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX8  0x100U       // Mux8 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX9  0x200U       // Mux9 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX10  0x400U       // Mux10 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX11  0x800U       // Mux11 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX12  0x1000U      // Mux12 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX13  0x2000U      // Mux13 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX14  0x4000U      // Mux14 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX15  0x8000U      // Mux15 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX16  0x10000U     // Mux16 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX17  0x20000U     // Mux17 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX18  0x40000U     // Mux18 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX19  0x80000U     // Mux19 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX20  0x100000U    // Mux20 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX21  0x200000U    // Mux21 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX22  0x400000U    // Mux22 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX23  0x800000U    // Mux23 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX24  0x1000000U   // Mux24 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX25  0x2000000U   // Mux25 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX26  0x4000000U   // Mux26 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX27  0x8000000U   // Mux27 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX28  0x10000000U  // Mux28 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX29  0x20000000U  // Mux29 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX30  0x40000000U  // Mux30 to drive TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIP7MUXENABLE_MUX31  0x80000000U  // Mux31 to drive TRIP7 of
                                               // EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP8MUXENABLE register
//
//*****************************************************************************
#define XBAR_TRIP8MUXENABLE_MUX0  0x1U         // mux0 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX1  0x2U         // Mux1 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX2  0x4U         // Mux2 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX3  0x8U         // Mux3 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX4  0x10U        // Mux4 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX5  0x20U        // Mux5 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX6  0x40U        // Mux6 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX7  0x80U        // Mux7 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX8  0x100U       // Mux8 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX9  0x200U       // Mux9 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX10  0x400U       // Mux10 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX11  0x800U       // Mux11 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX12  0x1000U      // Mux12 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX13  0x2000U      // Mux13 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX14  0x4000U      // Mux14 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX15  0x8000U      // Mux15 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX16  0x10000U     // Mux16 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX17  0x20000U     // Mux17 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX18  0x40000U     // Mux18 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX19  0x80000U     // Mux19 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX20  0x100000U    // Mux20 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX21  0x200000U    // Mux21 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX22  0x400000U    // Mux22 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX23  0x800000U    // Mux23 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX24  0x1000000U   // Mux24 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX25  0x2000000U   // Mux25 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX26  0x4000000U   // Mux26 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX27  0x8000000U   // Mux27 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX28  0x10000000U  // Mux28 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX29  0x20000000U  // Mux29 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX30  0x40000000U  // Mux30 to drive TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIP8MUXENABLE_MUX31  0x80000000U  // Mux31 to drive TRIP8 of
                                               // EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP9MUXENABLE register
//
//*****************************************************************************
#define XBAR_TRIP9MUXENABLE_MUX0  0x1U         // mux0 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX1  0x2U         // Mux1 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX2  0x4U         // Mux2 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX3  0x8U         // Mux3 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX4  0x10U        // Mux4 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX5  0x20U        // Mux5 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX6  0x40U        // Mux6 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX7  0x80U        // Mux7 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX8  0x100U       // Mux8 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX9  0x200U       // Mux9 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX10  0x400U       // Mux10 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX11  0x800U       // Mux11 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX12  0x1000U      // Mux12 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX13  0x2000U      // Mux13 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX14  0x4000U      // Mux14 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX15  0x8000U      // Mux15 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX16  0x10000U     // Mux16 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX17  0x20000U     // Mux17 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX18  0x40000U     // Mux18 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX19  0x80000U     // Mux19 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX20  0x100000U    // Mux20 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX21  0x200000U    // Mux21 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX22  0x400000U    // Mux22 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX23  0x800000U    // Mux23 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX24  0x1000000U   // Mux24 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX25  0x2000000U   // Mux25 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX26  0x4000000U   // Mux26 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX27  0x8000000U   // Mux27 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX28  0x10000000U  // Mux28 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX29  0x20000000U  // Mux29 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX30  0x40000000U  // Mux30 to drive TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIP9MUXENABLE_MUX31  0x80000000U  // Mux31 to drive TRIP9 of
                                               // EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP10MUXENABLE register
//
//*****************************************************************************
#define XBAR_TRIP10MUXENABLE_MUX0  0x1U         // mux0 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX1  0x2U         // Mux1 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX2  0x4U         // Mux2 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX3  0x8U         // Mux3 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX4  0x10U        // Mux4 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX5  0x20U        // Mux5 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX6  0x40U        // Mux6 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX7  0x80U        // Mux7 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX8  0x100U       // Mux8 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX9  0x200U       // Mux9 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX10  0x400U       // Mux10 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX11  0x800U       // Mux11 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX12  0x1000U      // Mux12 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX13  0x2000U      // Mux13 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX14  0x4000U      // Mux14 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX15  0x8000U      // Mux15 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX16  0x10000U     // Mux16 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX17  0x20000U     // Mux17 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX18  0x40000U     // Mux18 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX19  0x80000U     // Mux19 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX20  0x100000U    // Mux20 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX21  0x200000U    // Mux21 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX22  0x400000U    // Mux22 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX23  0x800000U    // Mux23 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX24  0x1000000U   // Mux24 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX25  0x2000000U   // Mux25 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX26  0x4000000U   // Mux26 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX27  0x8000000U   // Mux27 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX28  0x10000000U  // Mux28 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX29  0x20000000U  // Mux29 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX30  0x40000000U  // Mux30 to drive TRIP10 of
                                               // EPWM-XBAR
#define XBAR_TRIP10MUXENABLE_MUX31  0x80000000U  // Mux31 to drive TRIP10 of
                                               // EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP11MUXENABLE register
//
//*****************************************************************************
#define XBAR_TRIP11MUXENABLE_MUX0  0x1U         // mux0 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX1  0x2U         // Mux1 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX2  0x4U         // Mux2 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX3  0x8U         // Mux3 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX4  0x10U        // Mux4 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX5  0x20U        // Mux5 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX6  0x40U        // Mux6 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX7  0x80U        // Mux7 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX8  0x100U       // Mux8 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX9  0x200U       // Mux9 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX10  0x400U       // Mux10 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX11  0x800U       // Mux11 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX12  0x1000U      // Mux12 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX13  0x2000U      // Mux13 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX14  0x4000U      // Mux14 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX15  0x8000U      // Mux15 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX16  0x10000U     // Mux16 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX17  0x20000U     // Mux17 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX18  0x40000U     // Mux18 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX19  0x80000U     // Mux19 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX20  0x100000U    // Mux20 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX21  0x200000U    // Mux21 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX22  0x400000U    // Mux22 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX23  0x800000U    // Mux23 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX24  0x1000000U   // Mux24 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX25  0x2000000U   // Mux25 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX26  0x4000000U   // Mux26 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX27  0x8000000U   // Mux27 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX28  0x10000000U  // Mux28 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX29  0x20000000U  // Mux29 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX30  0x40000000U  // Mux30 to drive TRIP11 of
                                               // EPWM-XBAR
#define XBAR_TRIP11MUXENABLE_MUX31  0x80000000U  // Mux31 to drive TRIP11 of
                                               // EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIP12MUXENABLE register
//
//*****************************************************************************
#define XBAR_TRIP12MUXENABLE_MUX0  0x1U         // mux0 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX1  0x2U         // Mux1 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX2  0x4U         // Mux2 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX3  0x8U         // Mux3 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX4  0x10U        // Mux4 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX5  0x20U        // Mux5 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX6  0x40U        // Mux6 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX7  0x80U        // Mux7 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX8  0x100U       // Mux8 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX9  0x200U       // Mux9 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX10  0x400U       // Mux10 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX11  0x800U       // Mux11 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX12  0x1000U      // Mux12 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX13  0x2000U      // Mux13 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX14  0x4000U      // Mux14 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX15  0x8000U      // Mux15 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX16  0x10000U     // Mux16 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX17  0x20000U     // Mux17 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX18  0x40000U     // Mux18 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX19  0x80000U     // Mux19 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX20  0x100000U    // Mux20 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX21  0x200000U    // Mux21 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX22  0x400000U    // Mux22 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX23  0x800000U    // Mux23 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX24  0x1000000U   // Mux24 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX25  0x2000000U   // Mux25 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX26  0x4000000U   // Mux26 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX27  0x8000000U   // Mux27 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX28  0x10000000U  // Mux28 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX29  0x20000000U  // Mux29 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX30  0x40000000U  // Mux30 to drive TRIP12 of
                                               // EPWM-XBAR
#define XBAR_TRIP12MUXENABLE_MUX31  0x80000000U  // Mux31 to drive TRIP12 of
                                               // EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIPOUTINV register
//
//*****************************************************************************
#define XBAR_TRIPOUTINV_TRIP4     0x1U         // Selects polarity for TRIP4 of
                                               // EPWM-XBAR
#define XBAR_TRIPOUTINV_TRIP5     0x2U         // Selects polarity for TRIP5 of
                                               // EPWM-XBAR
#define XBAR_TRIPOUTINV_TRIP7     0x4U         // Selects polarity for TRIP7 of
                                               // EPWM-XBAR
#define XBAR_TRIPOUTINV_TRIP8     0x8U         // Selects polarity for TRIP8 of
                                               // EPWM-XBAR
#define XBAR_TRIPOUTINV_TRIP9     0x10U        // Selects polarity for TRIP9 of
                                               // EPWM-XBAR
#define XBAR_TRIPOUTINV_TRIP10    0x20U        // Selects polarity for TRIP10
                                               // of EPWM-XBAR
#define XBAR_TRIPOUTINV_TRIP11    0x40U        // Selects polarity for TRIP11
                                               // of EPWM-XBAR
#define XBAR_TRIPOUTINV_TRIP12    0x80U        // Selects polarity for TRIP12
                                               // of EPWM-XBAR

//*****************************************************************************
//
// The following are defines for the bit fields in the TRIPLOCK register
//
//*****************************************************************************
#define XBAR_TRIPLOCK_LOCK        0x1U         // Locks the configuration for
                                               // EPWM-XBAR
#define XBAR_TRIPLOCK_KEY_S       16U
#define XBAR_TRIPLOCK_KEY_M       0xFFFF0000U  // Write protection KEY
#endif

//###########################################################################
//
// FILE:    hw_eqep.h
//
// TITLE:   Definitions for the EQEP registers.
//
//###########################################################################
// $TI Release: F28004x Support Library v1.10.00.00 $
// $Release Date: Tue May 26 17:06:03 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_EQEP_H
#define HW_EQEP_H

//*****************************************************************************
//
// The following are defines for the EQEP register offsets
//
//*****************************************************************************
#define EQEP_O_QPOSCNT            0x0U         // Position Counter
#define EQEP_O_QPOSINIT           0x2U         // Position Counter Init
#define EQEP_O_QPOSMAX            0x4U         // Maximum Position Count
#define EQEP_O_QPOSCMP            0x6U         // Position Compare
#define EQEP_O_QPOSILAT           0x8U         // Index Position Latch
#define EQEP_O_QPOSSLAT           0xAU         // Strobe Position Latch
#define EQEP_O_QPOSLAT            0xCU         // Position Latch
#define EQEP_O_QUTMR              0xEU         // QEP Unit Timer
#define EQEP_O_QUPRD              0x10U        // QEP Unit Period
#define EQEP_O_QWDTMR             0x12U        // QEP Watchdog Timer
#define EQEP_O_QWDPRD             0x13U        // QEP Watchdog Period
#define EQEP_O_QDECCTL            0x14U        // Quadrature Decoder Control
#define EQEP_O_QEPCTL             0x15U        // QEP Control
#define EQEP_O_QCAPCTL            0x16U        // Qaudrature Capture Control
#define EQEP_O_QPOSCTL            0x17U        // Position Compare Control
#define EQEP_O_QEINT              0x18U        // QEP Interrupt Control
#define EQEP_O_QFLG               0x19U        // QEP Interrupt Flag
#define EQEP_O_QCLR               0x1AU        // QEP Interrupt Clear
#define EQEP_O_QFRC               0x1BU        // QEP Interrupt Force
#define EQEP_O_QEPSTS             0x1CU        // QEP Status
#define EQEP_O_QCTMR              0x1DU        // QEP Capture Timer
#define EQEP_O_QCPRD              0x1EU        // QEP Capture Period
#define EQEP_O_QCTMRLAT           0x1FU        // QEP Capture Latch
#define EQEP_O_QCPRDLAT           0x20U        // QEP Capture Period Latch
#define EQEP_O_REV                0x30U        // QEP Revision Number
#define EQEP_O_QEPSTROBESEL       0x32U        // QEP Strobe select register
#define EQEP_O_QMACTRL            0x34U        // QMA Control register

//*****************************************************************************
//
// The following are defines for the bit fields in the QDECCTL register
//
//*****************************************************************************
#define EQEP_QDECCTL_QSP          0x20U        // QEPS input polarity
#define EQEP_QDECCTL_QIP          0x40U        // QEPI input polarity
#define EQEP_QDECCTL_QBP          0x80U        // QEPB input polarity
#define EQEP_QDECCTL_QAP          0x100U       // QEPA input polarity
#define EQEP_QDECCTL_IGATE        0x200U       // Index pulse gating option
#define EQEP_QDECCTL_SWAP         0x400U       // CLK/DIR Signal Source for
                                               // Position Counter
#define EQEP_QDECCTL_XCR          0x800U       // External Clock Rate
#define EQEP_QDECCTL_SPSEL        0x1000U      // Sync output pin selection
#define EQEP_QDECCTL_SOEN         0x2000U      // Sync output-enable
#define EQEP_QDECCTL_QSRC_S       14U
#define EQEP_QDECCTL_QSRC_M       0xC000U      // Position-counter source
                                               // selection

//*****************************************************************************
//
// The following are defines for the bit fields in the QEPCTL register
//
//*****************************************************************************
#define EQEP_QEPCTL_WDE           0x1U         // QEP watchdog enable
#define EQEP_QEPCTL_UTE           0x2U         // QEP unit timer enable
#define EQEP_QEPCTL_QCLM          0x4U         // QEP capture latch mode
#define EQEP_QEPCTL_QPEN          0x8U         // Quadrature postotion counter
                                               // enable
#define EQEP_QEPCTL_IEL_S         4U
#define EQEP_QEPCTL_IEL_M         0x30U        // Index event latch
#define EQEP_QEPCTL_SEL           0x40U        // Strobe event latch
#define EQEP_QEPCTL_SWI           0x80U        // Software init position
                                               // counter
#define EQEP_QEPCTL_IEI_S         8U
#define EQEP_QEPCTL_IEI_M         0x300U       // Index event init of position
                                               // count
#define EQEP_QEPCTL_SEI_S         10U
#define EQEP_QEPCTL_SEI_M         0xC00U       // Strobe event init
#define EQEP_QEPCTL_PCRM_S        12U
#define EQEP_QEPCTL_PCRM_M        0x3000U      // Postion counter reset
#define EQEP_QEPCTL_FREE_SOFT_S   14U
#define EQEP_QEPCTL_FREE_SOFT_M   0xC000U      // Emulation mode

//*****************************************************************************
//
// The following are defines for the bit fields in the QCAPCTL register
//
//*****************************************************************************
#define EQEP_QCAPCTL_UPPS_S       0U
#define EQEP_QCAPCTL_UPPS_M       0xFU         // Unit position event prescaler
#define EQEP_QCAPCTL_CCPS_S       4U
#define EQEP_QCAPCTL_CCPS_M       0x70U        // eQEP capture timer clock
                                               // prescaler
#define EQEP_QCAPCTL_CEN          0x8000U      // Enable eQEP capture

//*****************************************************************************
//
// The following are defines for the bit fields in the QPOSCTL register
//
//*****************************************************************************
#define EQEP_QPOSCTL_PCSPW_S      0U
#define EQEP_QPOSCTL_PCSPW_M      0xFFFU       // Position compare sync pulse
                                               // width
#define EQEP_QPOSCTL_PCE          0x1000U      // Position compare
                                               // enable/disable
#define EQEP_QPOSCTL_PCPOL        0x2000U      // Polarity of sync output
#define EQEP_QPOSCTL_PCLOAD       0x4000U      // Position compare of shadow
                                               // load
#define EQEP_QPOSCTL_PCSHDW       0x8000U      // Position compare of shadow
                                               // enable

//*****************************************************************************
//
// The following are defines for the bit fields in the QEINT register
//
//*****************************************************************************
#define EQEP_QEINT_PCE            0x2U         // Position counter error
                                               // interrupt enable
#define EQEP_QEINT_QPE            0x4U         // Quadrature phase error
                                               // interrupt enable
#define EQEP_QEINT_QDC            0x8U         // Quadrature direction change
                                               // interrupt enable
#define EQEP_QEINT_WTO            0x10U        // Watchdog time out interrupt
                                               // enable
#define EQEP_QEINT_PCU            0x20U        // Position counter underflow
                                               // interrupt enable
#define EQEP_QEINT_PCO            0x40U        // Position counter overflow
                                               // interrupt enable
#define EQEP_QEINT_PCR            0x80U        // Position-compare ready
                                               // interrupt enable
#define EQEP_QEINT_PCM            0x100U       // Position-compare match
                                               // interrupt enable
#define EQEP_QEINT_SEL            0x200U       // Strobe event latch interrupt
                                               // enable
#define EQEP_QEINT_IEL            0x400U       // Index event latch interrupt
                                               // enable
#define EQEP_QEINT_UTO            0x800U       // Unit time out interrupt
                                               // enable
#define EQEP_QEINT_QMAE           0x1000U      // QMA error interrupt enable

//*****************************************************************************
//
// The following are defines for the bit fields in the QFLG register
//
//*****************************************************************************
#define EQEP_QFLG_INT             0x1U         // Global interrupt status flag
#define EQEP_QFLG_PCE             0x2U         // Position counter error
                                               // interrupt flag
#define EQEP_QFLG_PHE             0x4U         // Quadrature phase error
                                               // interrupt flag
#define EQEP_QFLG_QDC             0x8U         // Quadrature direction change
                                               // interrupt flag
#define EQEP_QFLG_WTO             0x10U        // Watchdog timeout interrupt
                                               // flag
#define EQEP_QFLG_PCU             0x20U        // Position counter underflow
                                               // interrupt flag
#define EQEP_QFLG_PCO             0x40U        // Position counter overflow
                                               // interrupt flag
#define EQEP_QFLG_PCR             0x80U        // Position-compare ready
                                               // interrupt flag
#define EQEP_QFLG_PCM             0x100U       // eQEP compare match event
                                               // interrupt flag
#define EQEP_QFLG_SEL             0x200U       // Strobe event latch interrupt
                                               // flag
#define EQEP_QFLG_IEL             0x400U       // Index event latch interrupt
                                               // flag
#define EQEP_QFLG_UTO             0x800U       // Unit time out interrupt flag
#define EQEP_QFLG_QMAE            0x1000U      // QMA error interrupt flag

//*****************************************************************************
//
// The following are defines for the bit fields in the QCLR register
//
//*****************************************************************************
#define EQEP_QCLR_INT             0x1U         // Global interrupt clear flag
#define EQEP_QCLR_PCE             0x2U         // Clear position counter error
                                               // interrupt flag
#define EQEP_QCLR_PHE             0x4U         // Clear quadrature phase error
                                               // interrupt flag
#define EQEP_QCLR_QDC             0x8U         // Clear quadrature direction
                                               // change interrupt flag
#define EQEP_QCLR_WTO             0x10U        // Clear watchdog timeout
                                               // interrupt flag
#define EQEP_QCLR_PCU             0x20U        // Clear position counter
                                               // underflow interrupt flag
#define EQEP_QCLR_PCO             0x40U        // Clear position counter
                                               // overflow interrupt flag
#define EQEP_QCLR_PCR             0x80U        // Clear position-compare ready
                                               // interrupt flag
#define EQEP_QCLR_PCM             0x100U       // Clear eQEP compare match
                                               // event interrupt flag
#define EQEP_QCLR_SEL             0x200U       // Clear strobe event latch
                                               // interrupt flag
#define EQEP_QCLR_IEL             0x400U       // Clear index event latch
                                               // interrupt flag
#define EQEP_QCLR_UTO             0x800U       // Clear unit time out interrupt
                                               // flag
#define EQEP_QCLR_QMAE            0x1000U      // Clear QMA error interrupt
                                               // flag

//*****************************************************************************
//
// The following are defines for the bit fields in the QFRC register
//
//*****************************************************************************
#define EQEP_QFRC_PCE             0x2U         // Force position counter error
                                               // interrupt
#define EQEP_QFRC_PHE             0x4U         // Force quadrature phase error
                                               // interrupt
#define EQEP_QFRC_QDC             0x8U         // Force quadrature direction
                                               // change interrupt
#define EQEP_QFRC_WTO             0x10U        // Force watchdog time out
                                               // interrupt
#define EQEP_QFRC_PCU             0x20U        // Force position counter
                                               // underflow interrupt
#define EQEP_QFRC_PCO             0x40U        // Force position counter
                                               // overflow interrupt
#define EQEP_QFRC_PCR             0x80U        // Force position-compare ready
                                               // interrupt
#define EQEP_QFRC_PCM             0x100U       // Force position-compare match
                                               // interrupt
#define EQEP_QFRC_SEL             0x200U       // Force strobe event latch
                                               // interrupt
#define EQEP_QFRC_IEL             0x400U       // Force index event latch
                                               // interrupt
#define EQEP_QFRC_UTO             0x800U       // Force unit time out interrupt
#define EQEP_QFRC_QMAE            0x1000U      // Force QMA error interrupt

//*****************************************************************************
//
// The following are defines for the bit fields in the QEPSTS register
//
//*****************************************************************************
#define EQEP_QEPSTS_PCEF          0x1U         // Position counter error flag.
#define EQEP_QEPSTS_FIMF          0x2U         // First index marker flag
#define EQEP_QEPSTS_CDEF          0x4U         // Capture direction error flag
#define EQEP_QEPSTS_COEF          0x8U         // Capture overflow error flag
#define EQEP_QEPSTS_QDLF          0x10U        // eQEP direction latch flag
#define EQEP_QEPSTS_QDF           0x20U        // Quadrature direction flag
#define EQEP_QEPSTS_FIDF          0x40U        // The first index marker
#define EQEP_QEPSTS_UPEVNT        0x80U        // Unit position event flag

//*****************************************************************************
//
// The following are defines for the bit fields in the REV register
//
//*****************************************************************************
#define EQEP_REV_MAJOR_S          0U
#define EQEP_REV_MAJOR_M          0x7U         // Major Revision Number
#define EQEP_REV_MINOR_S          3U
#define EQEP_REV_MINOR_M          0x38U        // Minor Revision Number

//*****************************************************************************
//
// The following are defines for the bit fields in the QEPSTROBESEL register
//
//*****************************************************************************
#define EQEP_QEPSTROBESEL_STROBESEL_S  0U
#define EQEP_QEPSTROBESEL_STROBESEL_M  0x3U         // QMA Mode Select

//*****************************************************************************
//
// The following are defines for the bit fields in the QMACTRL register
//
//*****************************************************************************
#define EQEP_QMACTRL_MODE_S       0U
#define EQEP_QMACTRL_MODE_M       0x7U         // QMA Mode Select
#endif
