<div class="table-wrap"><table data-table-width="760" data-layout="center" data-local-id="3bb8d76c-5a72-4cda-ac67-1dcaea508127" class="confluenceTable"><colgroup><col style="width: 152.0px;"/><col style="width: 152.0px;"/><col style="width: 128.0px;"/><col style="width: 135.0px;"/><col style="width: 190.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Synthesis flow</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/pcie/Ncore_3.7.1-10107_RC_pcie_rtl092625/top_metrics.html" rel="nofollow"><u>10-01-2025</u></a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>3.7.1 RC (10107)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>pcie.mpf (OWO &amp; QoS enabled)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>RTLA </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>09/26/2025: CAIU - known timing viol. IOAIUp - timing is almost similar to 3.7.0</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/pcie/Ncore_3.7.1-10107_RC_pcie_rtl092925_QoS_disabled/top_metrics.html" rel="nofollow"><u>10-01-2025</u></a></p></td><td class="confluenceTd"><p>3.7.1 RC (10107)</p></td><td class="confluenceTd"><p>pcie.mpf (OWO enabled, QoS disabled)</p></td><td class="confluenceTd"><p>RTLA </p></td><td class="confluenceTd"><p>09/29/2025: CAIU - WNS improved by 20ps; IOAIUp - improved by ~40ps </p></td></tr></tbody></table></div><p><strong>Notes:</strong>  </p><ul><li><p>ioaiu_top_a (IOAIUp) is configured PCIe_ACE_Lite with data width = 512 bits</p></li><li><p>ioaiu_top_b is configured PCIe_AXI4 with data width = 256 bits.</p></li></ul><p>           </p>