// Seed: 2538540905
module module_0 (
    output supply0 id_0,
    output uwire   id_1
);
  parameter id_3 = 1;
  parameter id_4 = 1;
  wire id_5;
  wire id_6;
  ;
  wire id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd45
) (
    output tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    input uwire id_3,
    output logic id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor _id_7,
    output tri0 id_8
);
  always @(posedge -1 or posedge 1) id_4 <= id_3;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wire [id_7 : id_7] id_10;
  parameter id_11 = (-1);
endmodule
