
STM_RemoteControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040d4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08004194  08004194  00005194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800427c  0800427c  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800427c  0800427c  0000527c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004284  08004284  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004284  08004284  00005284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004288  08004288  00005288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800428c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  2000005c  080042e8  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  080042e8  00006388  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000098dd  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a35  00000000  00000000  0000f961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f8  00000000  00000000  00011398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000624  00000000  00000000  00011b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010c60  00000000  00000000  000121b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000adfe  00000000  00000000  00022e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069377  00000000  00000000  0002dc12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00096f89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002034  00000000  00000000  00096fcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  00099000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800417c 	.word	0x0800417c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	0800417c 	.word	0x0800417c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	@ (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			@ (mov r8, r8)

08000284 <__udivmoddi4>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	4657      	mov	r7, sl
 8000288:	464e      	mov	r6, r9
 800028a:	4645      	mov	r5, r8
 800028c:	46de      	mov	lr, fp
 800028e:	b5e0      	push	{r5, r6, r7, lr}
 8000290:	0004      	movs	r4, r0
 8000292:	000d      	movs	r5, r1
 8000294:	4692      	mov	sl, r2
 8000296:	4699      	mov	r9, r3
 8000298:	b083      	sub	sp, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d830      	bhi.n	8000300 <__udivmoddi4+0x7c>
 800029e:	d02d      	beq.n	80002fc <__udivmoddi4+0x78>
 80002a0:	4649      	mov	r1, r9
 80002a2:	4650      	mov	r0, sl
 80002a4:	f000 f8ba 	bl	800041c <__clzdi2>
 80002a8:	0029      	movs	r1, r5
 80002aa:	0006      	movs	r6, r0
 80002ac:	0020      	movs	r0, r4
 80002ae:	f000 f8b5 	bl	800041c <__clzdi2>
 80002b2:	1a33      	subs	r3, r6, r0
 80002b4:	4698      	mov	r8, r3
 80002b6:	3b20      	subs	r3, #32
 80002b8:	d434      	bmi.n	8000324 <__udivmoddi4+0xa0>
 80002ba:	469b      	mov	fp, r3
 80002bc:	4653      	mov	r3, sl
 80002be:	465a      	mov	r2, fp
 80002c0:	4093      	lsls	r3, r2
 80002c2:	4642      	mov	r2, r8
 80002c4:	001f      	movs	r7, r3
 80002c6:	4653      	mov	r3, sl
 80002c8:	4093      	lsls	r3, r2
 80002ca:	001e      	movs	r6, r3
 80002cc:	42af      	cmp	r7, r5
 80002ce:	d83b      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80002d0:	42af      	cmp	r7, r5
 80002d2:	d100      	bne.n	80002d6 <__udivmoddi4+0x52>
 80002d4:	e079      	b.n	80003ca <__udivmoddi4+0x146>
 80002d6:	465b      	mov	r3, fp
 80002d8:	1ba4      	subs	r4, r4, r6
 80002da:	41bd      	sbcs	r5, r7
 80002dc:	2b00      	cmp	r3, #0
 80002de:	da00      	bge.n	80002e2 <__udivmoddi4+0x5e>
 80002e0:	e076      	b.n	80003d0 <__udivmoddi4+0x14c>
 80002e2:	2200      	movs	r2, #0
 80002e4:	2300      	movs	r3, #0
 80002e6:	9200      	str	r2, [sp, #0]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	2301      	movs	r3, #1
 80002ec:	465a      	mov	r2, fp
 80002ee:	4093      	lsls	r3, r2
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	2301      	movs	r3, #1
 80002f4:	4642      	mov	r2, r8
 80002f6:	4093      	lsls	r3, r2
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	e029      	b.n	8000350 <__udivmoddi4+0xcc>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	d9cf      	bls.n	80002a0 <__udivmoddi4+0x1c>
 8000300:	2200      	movs	r2, #0
 8000302:	2300      	movs	r3, #0
 8000304:	9200      	str	r2, [sp, #0]
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <__udivmoddi4+0x8e>
 800030e:	601c      	str	r4, [r3, #0]
 8000310:	605d      	str	r5, [r3, #4]
 8000312:	9800      	ldr	r0, [sp, #0]
 8000314:	9901      	ldr	r1, [sp, #4]
 8000316:	b003      	add	sp, #12
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	46bb      	mov	fp, r7
 800031c:	46b2      	mov	sl, r6
 800031e:	46a9      	mov	r9, r5
 8000320:	46a0      	mov	r8, r4
 8000322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000324:	4642      	mov	r2, r8
 8000326:	469b      	mov	fp, r3
 8000328:	2320      	movs	r3, #32
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	4652      	mov	r2, sl
 800032e:	40da      	lsrs	r2, r3
 8000330:	4641      	mov	r1, r8
 8000332:	0013      	movs	r3, r2
 8000334:	464a      	mov	r2, r9
 8000336:	408a      	lsls	r2, r1
 8000338:	0017      	movs	r7, r2
 800033a:	4642      	mov	r2, r8
 800033c:	431f      	orrs	r7, r3
 800033e:	4653      	mov	r3, sl
 8000340:	4093      	lsls	r3, r2
 8000342:	001e      	movs	r6, r3
 8000344:	42af      	cmp	r7, r5
 8000346:	d9c3      	bls.n	80002d0 <__udivmoddi4+0x4c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	4643      	mov	r3, r8
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0d8      	beq.n	8000308 <__udivmoddi4+0x84>
 8000356:	07fb      	lsls	r3, r7, #31
 8000358:	0872      	lsrs	r2, r6, #1
 800035a:	431a      	orrs	r2, r3
 800035c:	4646      	mov	r6, r8
 800035e:	087b      	lsrs	r3, r7, #1
 8000360:	e00e      	b.n	8000380 <__udivmoddi4+0xfc>
 8000362:	42ab      	cmp	r3, r5
 8000364:	d101      	bne.n	800036a <__udivmoddi4+0xe6>
 8000366:	42a2      	cmp	r2, r4
 8000368:	d80c      	bhi.n	8000384 <__udivmoddi4+0x100>
 800036a:	1aa4      	subs	r4, r4, r2
 800036c:	419d      	sbcs	r5, r3
 800036e:	2001      	movs	r0, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2100      	movs	r1, #0
 8000376:	3e01      	subs	r6, #1
 8000378:	1824      	adds	r4, r4, r0
 800037a:	414d      	adcs	r5, r1
 800037c:	2e00      	cmp	r6, #0
 800037e:	d006      	beq.n	800038e <__udivmoddi4+0x10a>
 8000380:	42ab      	cmp	r3, r5
 8000382:	d9ee      	bls.n	8000362 <__udivmoddi4+0xde>
 8000384:	3e01      	subs	r6, #1
 8000386:	1924      	adds	r4, r4, r4
 8000388:	416d      	adcs	r5, r5
 800038a:	2e00      	cmp	r6, #0
 800038c:	d1f8      	bne.n	8000380 <__udivmoddi4+0xfc>
 800038e:	9800      	ldr	r0, [sp, #0]
 8000390:	9901      	ldr	r1, [sp, #4]
 8000392:	465b      	mov	r3, fp
 8000394:	1900      	adds	r0, r0, r4
 8000396:	4169      	adcs	r1, r5
 8000398:	2b00      	cmp	r3, #0
 800039a:	db24      	blt.n	80003e6 <__udivmoddi4+0x162>
 800039c:	002b      	movs	r3, r5
 800039e:	465a      	mov	r2, fp
 80003a0:	4644      	mov	r4, r8
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	40e2      	lsrs	r2, r4
 80003a8:	001c      	movs	r4, r3
 80003aa:	465b      	mov	r3, fp
 80003ac:	0015      	movs	r5, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	db2a      	blt.n	8000408 <__udivmoddi4+0x184>
 80003b2:	0026      	movs	r6, r4
 80003b4:	409e      	lsls	r6, r3
 80003b6:	0033      	movs	r3, r6
 80003b8:	0026      	movs	r6, r4
 80003ba:	4647      	mov	r7, r8
 80003bc:	40be      	lsls	r6, r7
 80003be:	0032      	movs	r2, r6
 80003c0:	1a80      	subs	r0, r0, r2
 80003c2:	4199      	sbcs	r1, r3
 80003c4:	9000      	str	r0, [sp, #0]
 80003c6:	9101      	str	r1, [sp, #4]
 80003c8:	e79e      	b.n	8000308 <__udivmoddi4+0x84>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d8bc      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80003ce:	e782      	b.n	80002d6 <__udivmoddi4+0x52>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	2100      	movs	r1, #0
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	2200      	movs	r2, #0
 80003da:	9100      	str	r1, [sp, #0]
 80003dc:	9201      	str	r2, [sp, #4]
 80003de:	2201      	movs	r2, #1
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	9201      	str	r2, [sp, #4]
 80003e4:	e785      	b.n	80002f2 <__udivmoddi4+0x6e>
 80003e6:	4642      	mov	r2, r8
 80003e8:	2320      	movs	r3, #32
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	4646      	mov	r6, r8
 80003f0:	409a      	lsls	r2, r3
 80003f2:	0023      	movs	r3, r4
 80003f4:	40f3      	lsrs	r3, r6
 80003f6:	4644      	mov	r4, r8
 80003f8:	4313      	orrs	r3, r2
 80003fa:	002a      	movs	r2, r5
 80003fc:	40e2      	lsrs	r2, r4
 80003fe:	001c      	movs	r4, r3
 8000400:	465b      	mov	r3, fp
 8000402:	0015      	movs	r5, r2
 8000404:	2b00      	cmp	r3, #0
 8000406:	dad4      	bge.n	80003b2 <__udivmoddi4+0x12e>
 8000408:	4642      	mov	r2, r8
 800040a:	002f      	movs	r7, r5
 800040c:	2320      	movs	r3, #32
 800040e:	0026      	movs	r6, r4
 8000410:	4097      	lsls	r7, r2
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	40de      	lsrs	r6, r3
 8000416:	003b      	movs	r3, r7
 8000418:	4333      	orrs	r3, r6
 800041a:	e7cd      	b.n	80003b8 <__udivmoddi4+0x134>

0800041c <__clzdi2>:
 800041c:	b510      	push	{r4, lr}
 800041e:	2900      	cmp	r1, #0
 8000420:	d103      	bne.n	800042a <__clzdi2+0xe>
 8000422:	f000 f807 	bl	8000434 <__clzsi2>
 8000426:	3020      	adds	r0, #32
 8000428:	e002      	b.n	8000430 <__clzdi2+0x14>
 800042a:	0008      	movs	r0, r1
 800042c:	f000 f802 	bl	8000434 <__clzsi2>
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__clzsi2>:
 8000434:	211c      	movs	r1, #28
 8000436:	2301      	movs	r3, #1
 8000438:	041b      	lsls	r3, r3, #16
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0xe>
 800043e:	0c00      	lsrs	r0, r0, #16
 8000440:	3910      	subs	r1, #16
 8000442:	0a1b      	lsrs	r3, r3, #8
 8000444:	4298      	cmp	r0, r3
 8000446:	d301      	bcc.n	800044c <__clzsi2+0x18>
 8000448:	0a00      	lsrs	r0, r0, #8
 800044a:	3908      	subs	r1, #8
 800044c:	091b      	lsrs	r3, r3, #4
 800044e:	4298      	cmp	r0, r3
 8000450:	d301      	bcc.n	8000456 <__clzsi2+0x22>
 8000452:	0900      	lsrs	r0, r0, #4
 8000454:	3904      	subs	r1, #4
 8000456:	a202      	add	r2, pc, #8	@ (adr r2, 8000460 <__clzsi2+0x2c>)
 8000458:	5c10      	ldrb	r0, [r2, r0]
 800045a:	1840      	adds	r0, r0, r1
 800045c:	4770      	bx	lr
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	02020304 	.word	0x02020304
 8000464:	01010101 	.word	0x01010101
	...

08000470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000472:	4c5b      	ldr	r4, [pc, #364]	@ (80005e0 <main+0x170>)
 8000474:	44a5      	add	sp, r4
 8000476:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000478:	f000 fc34 	bl	8000ce4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800047c:	f000 f8c2 	bl	8000604 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000480:	f000 fa4a 	bl	8000918 <MX_GPIO_Init>
  MX_DMA_Init();
 8000484:	f000 fa2a 	bl	80008dc <MX_DMA_Init>
  MX_ADC_Init();
 8000488:	f000 f92a 	bl	80006e0 <MX_ADC_Init>
  MX_LPUART1_UART_Init();
 800048c:	f000 f9c8 	bl	8000820 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8000490:	f000 f9f4 	bl	800087c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t rx[128];
  // boot up uconnect press
  HAL_GPIO_WritePin(Switch1_GPIO_Port, Switch1_Pin, GPIO_PIN_RESET);
 8000494:	4b53      	ldr	r3, [pc, #332]	@ (80005e4 <main+0x174>)
 8000496:	2200      	movs	r2, #0
 8000498:	2110      	movs	r1, #16
 800049a:	0018      	movs	r0, r3
 800049c:	f001 fcb4 	bl	8001e08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Switch2_GPIO_Port, Switch2_Pin, GPIO_PIN_SET);
 80004a0:	4b50      	ldr	r3, [pc, #320]	@ (80005e4 <main+0x174>)
 80004a2:	2201      	movs	r2, #1
 80004a4:	2120      	movs	r1, #32
 80004a6:	0018      	movs	r0, r3
 80004a8:	f001 fcae 	bl	8001e08 <HAL_GPIO_WritePin>

  // Boot into AT mode
  HAL_GPIO_WritePin(GPIO_J9_GPIO_Port, GPIO_J9_Pin, GPIO_PIN_RESET);
 80004ac:	4b4d      	ldr	r3, [pc, #308]	@ (80005e4 <main+0x174>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	2108      	movs	r1, #8
 80004b2:	0018      	movs	r0, r3
 80004b4:	f001 fca8 	bl	8001e08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_RESET);
 80004b8:	23a0      	movs	r3, #160	@ 0xa0
 80004ba:	05db      	lsls	r3, r3, #23
 80004bc:	2200      	movs	r2, #0
 80004be:	2180      	movs	r1, #128	@ 0x80
 80004c0:	0018      	movs	r0, r3
 80004c2:	f001 fca1 	bl	8001e08 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80004c6:	200a      	movs	r0, #10
 80004c8:	f000 fc7c 	bl	8000dc4 <HAL_Delay>
  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_SET);
 80004cc:	23a0      	movs	r3, #160	@ 0xa0
 80004ce:	05db      	lsls	r3, r3, #23
 80004d0:	2201      	movs	r2, #1
 80004d2:	2180      	movs	r1, #128	@ 0x80
 80004d4:	0018      	movs	r0, r3
 80004d6:	f001 fc97 	bl	8001e08 <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 80004da:	23fa      	movs	r3, #250	@ 0xfa
 80004dc:	00db      	lsls	r3, r3, #3
 80004de:	0018      	movs	r0, r3
 80004e0:	f000 fc70 	bl	8000dc4 <HAL_Delay>
  HAL_UART_Receive(&hlpuart1, rx, sizeof(rx), 1000);
 80004e4:	23fa      	movs	r3, #250	@ 0xfa
 80004e6:	009b      	lsls	r3, r3, #2
 80004e8:	24fc      	movs	r4, #252	@ 0xfc
 80004ea:	0064      	lsls	r4, r4, #1
 80004ec:	1939      	adds	r1, r7, r4
 80004ee:	483e      	ldr	r0, [pc, #248]	@ (80005e8 <main+0x178>)
 80004f0:	2280      	movs	r2, #128	@ 0x80
 80004f2:	f002 fc47 	bl	8002d84 <HAL_UART_Receive>
  HAL_UART_Transmit(&huart2, rx, strlen((char*)rx), 500);
 80004f6:	193b      	adds	r3, r7, r4
 80004f8:	0018      	movs	r0, r3
 80004fa:	f7ff fe05 	bl	8000108 <strlen>
 80004fe:	0003      	movs	r3, r0
 8000500:	b29a      	uxth	r2, r3
 8000502:	23fa      	movs	r3, #250	@ 0xfa
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	1939      	adds	r1, r7, r4
 8000508:	4838      	ldr	r0, [pc, #224]	@ (80005ec <main+0x17c>)
 800050a:	f002 fb9b 	bl	8002c44 <HAL_UART_Transmit>

//  HAL_ADC_Start(&hadc);
  static uint16_t adc_val[5];
  HAL_ADC_Start_DMA(&hadc, adc_val, 5);
 800050e:	4938      	ldr	r1, [pc, #224]	@ (80005f0 <main+0x180>)
 8000510:	4b38      	ldr	r3, [pc, #224]	@ (80005f4 <main+0x184>)
 8000512:	2205      	movs	r2, #5
 8000514:	0018      	movs	r0, r3
 8000516:	f000 fe41 	bl	800119c <HAL_ADC_Start_DMA>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_ADC_Start(&hadc);
 800051a:	4b36      	ldr	r3, [pc, #216]	@ (80005f4 <main+0x184>)
 800051c:	0018      	movs	r0, r3
 800051e:	f000 fde9 	bl	80010f4 <HAL_ADC_Start>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000522:	4b30      	ldr	r3, [pc, #192]	@ (80005e4 <main+0x174>)
 8000524:	2201      	movs	r2, #1
 8000526:	2102      	movs	r1, #2
 8000528:	0018      	movs	r0, r3
 800052a:	f001 fc6d 	bl	8001e08 <HAL_GPIO_WritePin>

	  char str_buffer[500];
	  sprintf(str_buffer,"ADC 1: %u | ADC 2: %u | ADC 3: %u | ADC 4: %u | ADC 5: %u \r\n\0",adc_val[0],adc_val[1],adc_val[2],adc_val[3],adc_val[4]);
 800052e:	4b30      	ldr	r3, [pc, #192]	@ (80005f0 <main+0x180>)
 8000530:	881b      	ldrh	r3, [r3, #0]
 8000532:	001d      	movs	r5, r3
 8000534:	4b2e      	ldr	r3, [pc, #184]	@ (80005f0 <main+0x180>)
 8000536:	885b      	ldrh	r3, [r3, #2]
 8000538:	001e      	movs	r6, r3
 800053a:	4b2d      	ldr	r3, [pc, #180]	@ (80005f0 <main+0x180>)
 800053c:	889b      	ldrh	r3, [r3, #4]
 800053e:	001a      	movs	r2, r3
 8000540:	4b2b      	ldr	r3, [pc, #172]	@ (80005f0 <main+0x180>)
 8000542:	88db      	ldrh	r3, [r3, #6]
 8000544:	001c      	movs	r4, r3
 8000546:	4b2a      	ldr	r3, [pc, #168]	@ (80005f0 <main+0x180>)
 8000548:	891b      	ldrh	r3, [r3, #8]
 800054a:	492b      	ldr	r1, [pc, #172]	@ (80005f8 <main+0x188>)
 800054c:	1d38      	adds	r0, r7, #4
 800054e:	9302      	str	r3, [sp, #8]
 8000550:	9401      	str	r4, [sp, #4]
 8000552:	9200      	str	r2, [sp, #0]
 8000554:	0033      	movs	r3, r6
 8000556:	002a      	movs	r2, r5
 8000558:	f003 f974 	bl	8003844 <siprintf>
	  HAL_UART_Transmit(&huart2,str_buffer,strlen(str_buffer),5000);
 800055c:	1d3b      	adds	r3, r7, #4
 800055e:	0018      	movs	r0, r3
 8000560:	f7ff fdd2 	bl	8000108 <strlen>
 8000564:	0003      	movs	r3, r0
 8000566:	b29a      	uxth	r2, r3
 8000568:	4b24      	ldr	r3, [pc, #144]	@ (80005fc <main+0x18c>)
 800056a:	1d39      	adds	r1, r7, #4
 800056c:	481f      	ldr	r0, [pc, #124]	@ (80005ec <main+0x17c>)
 800056e:	f002 fb69 	bl	8002c44 <HAL_UART_Transmit>

	  // Send AT
	  char *cmd = "AT\r\n";
 8000572:	4b23      	ldr	r3, [pc, #140]	@ (8000600 <main+0x190>)
 8000574:	249f      	movs	r4, #159	@ 0x9f
 8000576:	00a4      	lsls	r4, r4, #2
 8000578:	193a      	adds	r2, r7, r4
 800057a:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)cmd, strlen(cmd), 100);
 800057c:	193b      	adds	r3, r7, r4
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	0018      	movs	r0, r3
 8000582:	f7ff fdc1 	bl	8000108 <strlen>
 8000586:	0003      	movs	r3, r0
 8000588:	b29a      	uxth	r2, r3
 800058a:	193b      	adds	r3, r7, r4
 800058c:	6819      	ldr	r1, [r3, #0]
 800058e:	4816      	ldr	r0, [pc, #88]	@ (80005e8 <main+0x178>)
 8000590:	2364      	movs	r3, #100	@ 0x64
 8000592:	f002 fb57 	bl	8002c44 <HAL_UART_Transmit>
	  HAL_Delay(100);
 8000596:	2064      	movs	r0, #100	@ 0x64
 8000598:	f000 fc14 	bl	8000dc4 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800059c:	4b11      	ldr	r3, [pc, #68]	@ (80005e4 <main+0x174>)
 800059e:	2200      	movs	r2, #0
 80005a0:	2102      	movs	r1, #2
 80005a2:	0018      	movs	r0, r3
 80005a4:	f001 fc30 	bl	8001e08 <HAL_GPIO_WritePin>
	  // Receive response
	  int rec = HAL_UART_Receive(&hlpuart1, rx, sizeof(rx), 500);
 80005a8:	23fa      	movs	r3, #250	@ 0xfa
 80005aa:	005b      	lsls	r3, r3, #1
 80005ac:	24fc      	movs	r4, #252	@ 0xfc
 80005ae:	0064      	lsls	r4, r4, #1
 80005b0:	1939      	adds	r1, r7, r4
 80005b2:	480d      	ldr	r0, [pc, #52]	@ (80005e8 <main+0x178>)
 80005b4:	2280      	movs	r2, #128	@ 0x80
 80005b6:	f002 fbe5 	bl	8002d84 <HAL_UART_Receive>
 80005ba:	0003      	movs	r3, r0
 80005bc:	229e      	movs	r2, #158	@ 0x9e
 80005be:	0092      	lsls	r2, r2, #2
 80005c0:	18ba      	adds	r2, r7, r2
 80005c2:	6013      	str	r3, [r2, #0]

	  // Echo to USB debug UART
	  HAL_UART_Transmit(&huart2, rx, strlen((char*)rx), 500);
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	0018      	movs	r0, r3
 80005c8:	f7ff fd9e 	bl	8000108 <strlen>
 80005cc:	0003      	movs	r3, r0
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	23fa      	movs	r3, #250	@ 0xfa
 80005d2:	005b      	lsls	r3, r3, #1
 80005d4:	1939      	adds	r1, r7, r4
 80005d6:	4805      	ldr	r0, [pc, #20]	@ (80005ec <main+0x17c>)
 80005d8:	f002 fb34 	bl	8002c44 <HAL_UART_Transmit>
  {
 80005dc:	46c0      	nop			@ (mov r8, r8)
 80005de:	e79c      	b.n	800051a <main+0xaa>
 80005e0:	fffffd6c 	.word	0xfffffd6c
 80005e4:	50000400 	.word	0x50000400
 80005e8:	2000011c 	.word	0x2000011c
 80005ec:	200001a4 	.word	0x200001a4
 80005f0:	2000022c 	.word	0x2000022c
 80005f4:	20000078 	.word	0x20000078
 80005f8:	08004194 	.word	0x08004194
 80005fc:	00001388 	.word	0x00001388
 8000600:	080041d4 	.word	0x080041d4

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b590      	push	{r4, r7, lr}
 8000606:	b099      	sub	sp, #100	@ 0x64
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	242c      	movs	r4, #44	@ 0x2c
 800060c:	193b      	adds	r3, r7, r4
 800060e:	0018      	movs	r0, r3
 8000610:	2334      	movs	r3, #52	@ 0x34
 8000612:	001a      	movs	r2, r3
 8000614:	2100      	movs	r1, #0
 8000616:	f003 f937 	bl	8003888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061a:	2318      	movs	r3, #24
 800061c:	18fb      	adds	r3, r7, r3
 800061e:	0018      	movs	r0, r3
 8000620:	2314      	movs	r3, #20
 8000622:	001a      	movs	r2, r3
 8000624:	2100      	movs	r1, #0
 8000626:	f003 f92f 	bl	8003888 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800062a:	003b      	movs	r3, r7
 800062c:	0018      	movs	r0, r3
 800062e:	2318      	movs	r3, #24
 8000630:	001a      	movs	r2, r3
 8000632:	2100      	movs	r1, #0
 8000634:	f003 f928 	bl	8003888 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000638:	4b27      	ldr	r3, [pc, #156]	@ (80006d8 <SystemClock_Config+0xd4>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a27      	ldr	r2, [pc, #156]	@ (80006dc <SystemClock_Config+0xd8>)
 800063e:	401a      	ands	r2, r3
 8000640:	4b25      	ldr	r3, [pc, #148]	@ (80006d8 <SystemClock_Config+0xd4>)
 8000642:	2180      	movs	r1, #128	@ 0x80
 8000644:	0109      	lsls	r1, r1, #4
 8000646:	430a      	orrs	r2, r1
 8000648:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800064a:	0021      	movs	r1, r4
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2210      	movs	r2, #16
 8000650:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2201      	movs	r2, #1
 8000656:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000658:	187b      	adds	r3, r7, r1
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800065e:	187b      	adds	r3, r7, r1
 8000660:	22a0      	movs	r2, #160	@ 0xa0
 8000662:	0212      	lsls	r2, r2, #8
 8000664:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000666:	187b      	adds	r3, r7, r1
 8000668:	2200      	movs	r2, #0
 800066a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066c:	187b      	adds	r3, r7, r1
 800066e:	0018      	movs	r0, r3
 8000670:	f001 fbe8 	bl	8001e44 <HAL_RCC_OscConfig>
 8000674:	1e03      	subs	r3, r0, #0
 8000676:	d001      	beq.n	800067c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000678:	f000 f9ac 	bl	80009d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067c:	2118      	movs	r1, #24
 800067e:	187b      	adds	r3, r7, r1
 8000680:	220f      	movs	r2, #15
 8000682:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000684:	187b      	adds	r3, r7, r1
 8000686:	2200      	movs	r2, #0
 8000688:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068a:	187b      	adds	r3, r7, r1
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2200      	movs	r2, #0
 800069a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2100      	movs	r1, #0
 80006a0:	0018      	movs	r0, r3
 80006a2:	f001 ff4b 	bl	800253c <HAL_RCC_ClockConfig>
 80006a6:	1e03      	subs	r3, r0, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006aa:	f000 f993 	bl	80009d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1;
 80006ae:	003b      	movs	r3, r7
 80006b0:	2206      	movs	r2, #6
 80006b2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006b4:	003b      	movs	r3, r7
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80006ba:	003b      	movs	r3, r7
 80006bc:	2200      	movs	r2, #0
 80006be:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006c0:	003b      	movs	r3, r7
 80006c2:	0018      	movs	r0, r3
 80006c4:	f002 f93e 	bl	8002944 <HAL_RCCEx_PeriphCLKConfig>
 80006c8:	1e03      	subs	r3, r0, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80006cc:	f000 f982 	bl	80009d4 <Error_Handler>
  }
}
 80006d0:	46c0      	nop			@ (mov r8, r8)
 80006d2:	46bd      	mov	sp, r7
 80006d4:	b019      	add	sp, #100	@ 0x64
 80006d6:	bd90      	pop	{r4, r7, pc}
 80006d8:	40007000 	.word	0x40007000
 80006dc:	ffffe7ff 	.word	0xffffe7ff

080006e0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006e6:	003b      	movs	r3, r7
 80006e8:	0018      	movs	r0, r3
 80006ea:	2308      	movs	r3, #8
 80006ec:	001a      	movs	r2, r3
 80006ee:	2100      	movs	r1, #0
 80006f0:	f003 f8ca 	bl	8003888 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80006f4:	4b44      	ldr	r3, [pc, #272]	@ (8000808 <MX_ADC_Init+0x128>)
 80006f6:	4a45      	ldr	r2, [pc, #276]	@ (800080c <MX_ADC_Init+0x12c>)
 80006f8:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80006fa:	4b43      	ldr	r3, [pc, #268]	@ (8000808 <MX_ADC_Init+0x128>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000700:	4b41      	ldr	r3, [pc, #260]	@ (8000808 <MX_ADC_Init+0x128>)
 8000702:	22c0      	movs	r2, #192	@ 0xc0
 8000704:	0612      	lsls	r2, r2, #24
 8000706:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000708:	4b3f      	ldr	r3, [pc, #252]	@ (8000808 <MX_ADC_Init+0x128>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800070e:	4b3e      	ldr	r3, [pc, #248]	@ (8000808 <MX_ADC_Init+0x128>)
 8000710:	2200      	movs	r2, #0
 8000712:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000714:	4b3c      	ldr	r3, [pc, #240]	@ (8000808 <MX_ADC_Init+0x128>)
 8000716:	2201      	movs	r2, #1
 8000718:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800071a:	4b3b      	ldr	r3, [pc, #236]	@ (8000808 <MX_ADC_Init+0x128>)
 800071c:	2200      	movs	r2, #0
 800071e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000720:	4b39      	ldr	r3, [pc, #228]	@ (8000808 <MX_ADC_Init+0x128>)
 8000722:	2220      	movs	r2, #32
 8000724:	2100      	movs	r1, #0
 8000726:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000728:	4b37      	ldr	r3, [pc, #220]	@ (8000808 <MX_ADC_Init+0x128>)
 800072a:	2221      	movs	r2, #33	@ 0x21
 800072c:	2100      	movs	r1, #0
 800072e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000730:	4b35      	ldr	r3, [pc, #212]	@ (8000808 <MX_ADC_Init+0x128>)
 8000732:	2200      	movs	r2, #0
 8000734:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000736:	4b34      	ldr	r3, [pc, #208]	@ (8000808 <MX_ADC_Init+0x128>)
 8000738:	22c2      	movs	r2, #194	@ 0xc2
 800073a:	32ff      	adds	r2, #255	@ 0xff
 800073c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 800073e:	4b32      	ldr	r3, [pc, #200]	@ (8000808 <MX_ADC_Init+0x128>)
 8000740:	222c      	movs	r2, #44	@ 0x2c
 8000742:	2101      	movs	r1, #1
 8000744:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000746:	4b30      	ldr	r3, [pc, #192]	@ (8000808 <MX_ADC_Init+0x128>)
 8000748:	2204      	movs	r2, #4
 800074a:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800074c:	4b2e      	ldr	r3, [pc, #184]	@ (8000808 <MX_ADC_Init+0x128>)
 800074e:	2200      	movs	r2, #0
 8000750:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000752:	4b2d      	ldr	r3, [pc, #180]	@ (8000808 <MX_ADC_Init+0x128>)
 8000754:	2200      	movs	r2, #0
 8000756:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8000758:	4b2b      	ldr	r3, [pc, #172]	@ (8000808 <MX_ADC_Init+0x128>)
 800075a:	2201      	movs	r2, #1
 800075c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800075e:	4b2a      	ldr	r3, [pc, #168]	@ (8000808 <MX_ADC_Init+0x128>)
 8000760:	2200      	movs	r2, #0
 8000762:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000764:	4b28      	ldr	r3, [pc, #160]	@ (8000808 <MX_ADC_Init+0x128>)
 8000766:	0018      	movs	r0, r3
 8000768:	f000 fb50 	bl	8000e0c <HAL_ADC_Init>
 800076c:	1e03      	subs	r3, r0, #0
 800076e:	d001      	beq.n	8000774 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000770:	f000 f930 	bl	80009d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000774:	003b      	movs	r3, r7
 8000776:	2201      	movs	r2, #1
 8000778:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800077a:	003b      	movs	r3, r7
 800077c:	2280      	movs	r2, #128	@ 0x80
 800077e:	0152      	lsls	r2, r2, #5
 8000780:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000782:	003a      	movs	r2, r7
 8000784:	4b20      	ldr	r3, [pc, #128]	@ (8000808 <MX_ADC_Init+0x128>)
 8000786:	0011      	movs	r1, r2
 8000788:	0018      	movs	r0, r3
 800078a:	f000 fda5 	bl	80012d8 <HAL_ADC_ConfigChannel>
 800078e:	1e03      	subs	r3, r0, #0
 8000790:	d001      	beq.n	8000796 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000792:	f000 f91f 	bl	80009d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000796:	003b      	movs	r3, r7
 8000798:	4a1d      	ldr	r2, [pc, #116]	@ (8000810 <MX_ADC_Init+0x130>)
 800079a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800079c:	003a      	movs	r2, r7
 800079e:	4b1a      	ldr	r3, [pc, #104]	@ (8000808 <MX_ADC_Init+0x128>)
 80007a0:	0011      	movs	r1, r2
 80007a2:	0018      	movs	r0, r3
 80007a4:	f000 fd98 	bl	80012d8 <HAL_ADC_ConfigChannel>
 80007a8:	1e03      	subs	r3, r0, #0
 80007aa:	d001      	beq.n	80007b0 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80007ac:	f000 f912 	bl	80009d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80007b0:	003b      	movs	r3, r7
 80007b2:	4a18      	ldr	r2, [pc, #96]	@ (8000814 <MX_ADC_Init+0x134>)
 80007b4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80007b6:	003a      	movs	r2, r7
 80007b8:	4b13      	ldr	r3, [pc, #76]	@ (8000808 <MX_ADC_Init+0x128>)
 80007ba:	0011      	movs	r1, r2
 80007bc:	0018      	movs	r0, r3
 80007be:	f000 fd8b 	bl	80012d8 <HAL_ADC_ConfigChannel>
 80007c2:	1e03      	subs	r3, r0, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC_Init+0xea>
  {
    Error_Handler();
 80007c6:	f000 f905 	bl	80009d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80007ca:	003b      	movs	r3, r7
 80007cc:	4a12      	ldr	r2, [pc, #72]	@ (8000818 <MX_ADC_Init+0x138>)
 80007ce:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80007d0:	003a      	movs	r2, r7
 80007d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000808 <MX_ADC_Init+0x128>)
 80007d4:	0011      	movs	r1, r2
 80007d6:	0018      	movs	r0, r3
 80007d8:	f000 fd7e 	bl	80012d8 <HAL_ADC_ConfigChannel>
 80007dc:	1e03      	subs	r3, r0, #0
 80007de:	d001      	beq.n	80007e4 <MX_ADC_Init+0x104>
  {
    Error_Handler();
 80007e0:	f000 f8f8 	bl	80009d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80007e4:	003b      	movs	r3, r7
 80007e6:	4a0d      	ldr	r2, [pc, #52]	@ (800081c <MX_ADC_Init+0x13c>)
 80007e8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80007ea:	003a      	movs	r2, r7
 80007ec:	4b06      	ldr	r3, [pc, #24]	@ (8000808 <MX_ADC_Init+0x128>)
 80007ee:	0011      	movs	r1, r2
 80007f0:	0018      	movs	r0, r3
 80007f2:	f000 fd71 	bl	80012d8 <HAL_ADC_ConfigChannel>
 80007f6:	1e03      	subs	r3, r0, #0
 80007f8:	d001      	beq.n	80007fe <MX_ADC_Init+0x11e>
  {
    Error_Handler();
 80007fa:	f000 f8eb 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80007fe:	46c0      	nop			@ (mov r8, r8)
 8000800:	46bd      	mov	sp, r7
 8000802:	b002      	add	sp, #8
 8000804:	bd80      	pop	{r7, pc}
 8000806:	46c0      	nop			@ (mov r8, r8)
 8000808:	20000078 	.word	0x20000078
 800080c:	40012400 	.word	0x40012400
 8000810:	04000002 	.word	0x04000002
 8000814:	10000010 	.word	0x10000010
 8000818:	14000020 	.word	0x14000020
 800081c:	18000040 	.word	0x18000040

08000820 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000824:	4b13      	ldr	r3, [pc, #76]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 8000826:	4a14      	ldr	r2, [pc, #80]	@ (8000878 <MX_LPUART1_UART_Init+0x58>)
 8000828:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800082a:	4b12      	ldr	r3, [pc, #72]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 800082c:	22e1      	movs	r2, #225	@ 0xe1
 800082e:	0252      	lsls	r2, r2, #9
 8000830:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000832:	4b10      	ldr	r3, [pc, #64]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000838:	4b0e      	ldr	r3, [pc, #56]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800083e:	4b0d      	ldr	r3, [pc, #52]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000844:	4b0b      	ldr	r3, [pc, #44]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 8000846:	220c      	movs	r2, #12
 8000848:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084a:	4b0a      	ldr	r3, [pc, #40]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000850:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 8000852:	2200      	movs	r2, #0
 8000854:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000856:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 8000858:	2200      	movs	r2, #0
 800085a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800085c:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <MX_LPUART1_UART_Init+0x54>)
 800085e:	0018      	movs	r0, r3
 8000860:	f002 f99c 	bl	8002b9c <HAL_UART_Init>
 8000864:	1e03      	subs	r3, r0, #0
 8000866:	d001      	beq.n	800086c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000868:	f000 f8b4 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800086c:	46c0      	nop			@ (mov r8, r8)
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	2000011c 	.word	0x2000011c
 8000878:	40004800 	.word	0x40004800

0800087c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000880:	4b14      	ldr	r3, [pc, #80]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 8000882:	4a15      	ldr	r2, [pc, #84]	@ (80008d8 <MX_USART2_UART_Init+0x5c>)
 8000884:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8000886:	4b13      	ldr	r3, [pc, #76]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 8000888:	2296      	movs	r2, #150	@ 0x96
 800088a:	01d2      	lsls	r2, r2, #7
 800088c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800088e:	4b11      	ldr	r3, [pc, #68]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000894:	4b0f      	ldr	r3, [pc, #60]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800089a:	4b0e      	ldr	r3, [pc, #56]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008a2:	220c      	movs	r2, #12
 80008a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008ac:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b8:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008be:	4b05      	ldr	r3, [pc, #20]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008c0:	0018      	movs	r0, r3
 80008c2:	f002 f96b 	bl	8002b9c <HAL_UART_Init>
 80008c6:	1e03      	subs	r3, r0, #0
 80008c8:	d001      	beq.n	80008ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008ca:	f000 f883 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	200001a4 	.word	0x200001a4
 80008d8:	40004400 	.word	0x40004400

080008dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <MX_DMA_Init+0x38>)
 80008e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000914 <MX_DMA_Init+0x38>)
 80008e8:	2101      	movs	r1, #1
 80008ea:	430a      	orrs	r2, r1
 80008ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80008ee:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <MX_DMA_Init+0x38>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	2201      	movs	r2, #1
 80008f4:	4013      	ands	r3, r2
 80008f6:	607b      	str	r3, [r7, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2100      	movs	r1, #0
 80008fe:	2009      	movs	r0, #9
 8000900:	f000 ff28 	bl	8001754 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000904:	2009      	movs	r0, #9
 8000906:	f000 ff3a 	bl	800177e <HAL_NVIC_EnableIRQ>

}
 800090a:	46c0      	nop			@ (mov r8, r8)
 800090c:	46bd      	mov	sp, r7
 800090e:	b002      	add	sp, #8
 8000910:	bd80      	pop	{r7, pc}
 8000912:	46c0      	nop			@ (mov r8, r8)
 8000914:	40021000 	.word	0x40021000

08000918 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000918:	b590      	push	{r4, r7, lr}
 800091a:	b089      	sub	sp, #36	@ 0x24
 800091c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091e:	240c      	movs	r4, #12
 8000920:	193b      	adds	r3, r7, r4
 8000922:	0018      	movs	r0, r3
 8000924:	2314      	movs	r3, #20
 8000926:	001a      	movs	r2, r3
 8000928:	2100      	movs	r1, #0
 800092a:	f002 ffad 	bl	8003888 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800092e:	4b27      	ldr	r3, [pc, #156]	@ (80009cc <MX_GPIO_Init+0xb4>)
 8000930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000932:	4b26      	ldr	r3, [pc, #152]	@ (80009cc <MX_GPIO_Init+0xb4>)
 8000934:	2101      	movs	r1, #1
 8000936:	430a      	orrs	r2, r1
 8000938:	62da      	str	r2, [r3, #44]	@ 0x2c
 800093a:	4b24      	ldr	r3, [pc, #144]	@ (80009cc <MX_GPIO_Init+0xb4>)
 800093c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800093e:	2201      	movs	r2, #1
 8000940:	4013      	ands	r3, r2
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000946:	4b21      	ldr	r3, [pc, #132]	@ (80009cc <MX_GPIO_Init+0xb4>)
 8000948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800094a:	4b20      	ldr	r3, [pc, #128]	@ (80009cc <MX_GPIO_Init+0xb4>)
 800094c:	2102      	movs	r1, #2
 800094e:	430a      	orrs	r2, r1
 8000950:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000952:	4b1e      	ldr	r3, [pc, #120]	@ (80009cc <MX_GPIO_Init+0xb4>)
 8000954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000956:	2202      	movs	r2, #2
 8000958:	4013      	ands	r3, r2
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_RESET);
 800095e:	23a0      	movs	r3, #160	@ 0xa0
 8000960:	05db      	lsls	r3, r3, #23
 8000962:	2200      	movs	r2, #0
 8000964:	2180      	movs	r1, #128	@ 0x80
 8000966:	0018      	movs	r0, r3
 8000968:	f001 fa4e 	bl	8001e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|GPIO_J9_Pin|Switch1_Pin|Switch2_Pin, GPIO_PIN_RESET);
 800096c:	4b18      	ldr	r3, [pc, #96]	@ (80009d0 <MX_GPIO_Init+0xb8>)
 800096e:	2200      	movs	r2, #0
 8000970:	213a      	movs	r1, #58	@ 0x3a
 8000972:	0018      	movs	r0, r3
 8000974:	f001 fa48 	bl	8001e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NReset_Pin */
  GPIO_InitStruct.Pin = NReset_Pin;
 8000978:	193b      	adds	r3, r7, r4
 800097a:	2280      	movs	r2, #128	@ 0x80
 800097c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	193b      	adds	r3, r7, r4
 8000980:	2201      	movs	r2, #1
 8000982:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	193b      	adds	r3, r7, r4
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098a:	193b      	adds	r3, r7, r4
 800098c:	2200      	movs	r2, #0
 800098e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NReset_GPIO_Port, &GPIO_InitStruct);
 8000990:	193a      	adds	r2, r7, r4
 8000992:	23a0      	movs	r3, #160	@ 0xa0
 8000994:	05db      	lsls	r3, r3, #23
 8000996:	0011      	movs	r1, r2
 8000998:	0018      	movs	r0, r3
 800099a:	f001 f8c7 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin GPIO_J9_Pin Switch1_Pin Switch2_Pin */
  GPIO_InitStruct.Pin = LED_Pin|GPIO_J9_Pin|Switch1_Pin|Switch2_Pin;
 800099e:	0021      	movs	r1, r4
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	223a      	movs	r2, #58	@ 0x3a
 80009a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	2201      	movs	r2, #1
 80009aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	2200      	movs	r2, #0
 80009b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	2200      	movs	r2, #0
 80009b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	4a05      	ldr	r2, [pc, #20]	@ (80009d0 <MX_GPIO_Init+0xb8>)
 80009bc:	0019      	movs	r1, r3
 80009be:	0010      	movs	r0, r2
 80009c0:	f001 f8b4 	bl	8001b2c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009c4:	46c0      	nop			@ (mov r8, r8)
 80009c6:	46bd      	mov	sp, r7
 80009c8:	b009      	add	sp, #36	@ 0x24
 80009ca:	bd90      	pop	{r4, r7, pc}
 80009cc:	40021000 	.word	0x40021000
 80009d0:	50000400 	.word	0x50000400

080009d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d8:	b672      	cpsid	i
}
 80009da:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	e7fd      	b.n	80009dc <Error_Handler+0x8>

080009e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e4:	4b07      	ldr	r3, [pc, #28]	@ (8000a04 <HAL_MspInit+0x24>)
 80009e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <HAL_MspInit+0x24>)
 80009ea:	2101      	movs	r1, #1
 80009ec:	430a      	orrs	r2, r1
 80009ee:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f0:	4b04      	ldr	r3, [pc, #16]	@ (8000a04 <HAL_MspInit+0x24>)
 80009f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80009f4:	4b03      	ldr	r3, [pc, #12]	@ (8000a04 <HAL_MspInit+0x24>)
 80009f6:	2180      	movs	r1, #128	@ 0x80
 80009f8:	0549      	lsls	r1, r1, #21
 80009fa:	430a      	orrs	r2, r1
 80009fc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fe:	46c0      	nop			@ (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40021000 	.word	0x40021000

08000a08 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b089      	sub	sp, #36	@ 0x24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	240c      	movs	r4, #12
 8000a12:	193b      	adds	r3, r7, r4
 8000a14:	0018      	movs	r0, r3
 8000a16:	2314      	movs	r3, #20
 8000a18:	001a      	movs	r2, r3
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	f002 ff34 	bl	8003888 <memset>
  if(hadc->Instance==ADC1)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a2a      	ldr	r2, [pc, #168]	@ (8000ad0 <HAL_ADC_MspInit+0xc8>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d14e      	bne.n	8000ac8 <HAL_ADC_MspInit+0xc0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad4 <HAL_ADC_MspInit+0xcc>)
 8000a2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a2e:	4b29      	ldr	r3, [pc, #164]	@ (8000ad4 <HAL_ADC_MspInit+0xcc>)
 8000a30:	2180      	movs	r1, #128	@ 0x80
 8000a32:	0089      	lsls	r1, r1, #2
 8000a34:	430a      	orrs	r2, r1
 8000a36:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a38:	4b26      	ldr	r3, [pc, #152]	@ (8000ad4 <HAL_ADC_MspInit+0xcc>)
 8000a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a3c:	4b25      	ldr	r3, [pc, #148]	@ (8000ad4 <HAL_ADC_MspInit+0xcc>)
 8000a3e:	2101      	movs	r1, #1
 8000a40:	430a      	orrs	r2, r1
 8000a42:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a44:	4b23      	ldr	r3, [pc, #140]	@ (8000ad4 <HAL_ADC_MspInit+0xcc>)
 8000a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a48:	2201      	movs	r2, #1
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	60bb      	str	r3, [r7, #8]
 8000a4e:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC_IN1
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8000a50:	193b      	adds	r3, r7, r4
 8000a52:	2273      	movs	r2, #115	@ 0x73
 8000a54:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a56:	193b      	adds	r3, r7, r4
 8000a58:	2203      	movs	r2, #3
 8000a5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	193b      	adds	r3, r7, r4
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a62:	193a      	adds	r2, r7, r4
 8000a64:	23a0      	movs	r3, #160	@ 0xa0
 8000a66:	05db      	lsls	r3, r3, #23
 8000a68:	0011      	movs	r1, r2
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f001 f85e 	bl	8001b2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000a70:	4b19      	ldr	r3, [pc, #100]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000a72:	4a1a      	ldr	r2, [pc, #104]	@ (8000adc <HAL_ADC_MspInit+0xd4>)
 8000a74:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8000a76:	4b18      	ldr	r3, [pc, #96]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a7c:	4b16      	ldr	r3, [pc, #88]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a82:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000a88:	4b13      	ldr	r3, [pc, #76]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000a8a:	2280      	movs	r2, #128	@ 0x80
 8000a8c:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a8e:	4b12      	ldr	r3, [pc, #72]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000a90:	2280      	movs	r2, #128	@ 0x80
 8000a92:	0052      	lsls	r2, r2, #1
 8000a94:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a96:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000a98:	2280      	movs	r2, #128	@ 0x80
 8000a9a:	00d2      	lsls	r2, r2, #3
 8000a9c:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000aa0:	2220      	movs	r2, #32
 8000aa2:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000aa6:	2280      	movs	r2, #128	@ 0x80
 8000aa8:	0152      	lsls	r2, r2, #5
 8000aaa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000aac:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f000 fe82 	bl	80017b8 <HAL_DMA_Init>
 8000ab4:	1e03      	subs	r3, r0, #0
 8000ab6:	d001      	beq.n	8000abc <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 8000ab8:	f7ff ff8c 	bl	80009d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4a06      	ldr	r2, [pc, #24]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000ac0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000ac2:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <HAL_ADC_MspInit+0xd0>)
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ac8:	46c0      	nop			@ (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b009      	add	sp, #36	@ 0x24
 8000ace:	bd90      	pop	{r4, r7, pc}
 8000ad0:	40012400 	.word	0x40012400
 8000ad4:	40021000 	.word	0x40021000
 8000ad8:	200000d4 	.word	0x200000d4
 8000adc:	40020008 	.word	0x40020008

08000ae0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b08b      	sub	sp, #44	@ 0x2c
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	2414      	movs	r4, #20
 8000aea:	193b      	adds	r3, r7, r4
 8000aec:	0018      	movs	r0, r3
 8000aee:	2314      	movs	r3, #20
 8000af0:	001a      	movs	r2, r3
 8000af2:	2100      	movs	r1, #0
 8000af4:	f002 fec8 	bl	8003888 <memset>
  if(huart->Instance==LPUART1)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a30      	ldr	r2, [pc, #192]	@ (8000bc0 <HAL_UART_MspInit+0xe0>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d12a      	bne.n	8000b58 <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN LPUART1_MspInit 0 */

    /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000b02:	4b30      	ldr	r3, [pc, #192]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b06:	4b2f      	ldr	r3, [pc, #188]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b08:	2180      	movs	r1, #128	@ 0x80
 8000b0a:	02c9      	lsls	r1, r1, #11
 8000b0c:	430a      	orrs	r2, r1
 8000b0e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b10:	4b2c      	ldr	r3, [pc, #176]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b14:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b16:	2101      	movs	r1, #1
 8000b18:	430a      	orrs	r2, r1
 8000b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b1c:	4b29      	ldr	r3, [pc, #164]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b20:	2201      	movs	r2, #1
 8000b22:	4013      	ands	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
 8000b26:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b28:	0021      	movs	r1, r4
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	220c      	movs	r2, #12
 8000b2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	2202      	movs	r2, #2
 8000b34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2203      	movs	r2, #3
 8000b40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000b42:	187b      	adds	r3, r7, r1
 8000b44:	2206      	movs	r2, #6
 8000b46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b48:	187a      	adds	r2, r7, r1
 8000b4a:	23a0      	movs	r3, #160	@ 0xa0
 8000b4c:	05db      	lsls	r3, r3, #23
 8000b4e:	0011      	movs	r1, r2
 8000b50:	0018      	movs	r0, r3
 8000b52:	f000 ffeb 	bl	8001b2c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b56:	e02f      	b.n	8000bb8 <HAL_UART_MspInit+0xd8>
  else if(huart->Instance==USART2)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a1a      	ldr	r2, [pc, #104]	@ (8000bc8 <HAL_UART_MspInit+0xe8>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d12a      	bne.n	8000bb8 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b62:	4b18      	ldr	r3, [pc, #96]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b66:	4b17      	ldr	r3, [pc, #92]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b68:	2180      	movs	r1, #128	@ 0x80
 8000b6a:	0289      	lsls	r1, r1, #10
 8000b6c:	430a      	orrs	r2, r1
 8000b6e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b70:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b74:	4b13      	ldr	r3, [pc, #76]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b76:	2101      	movs	r1, #1
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b7c:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <HAL_UART_MspInit+0xe4>)
 8000b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b80:	2201      	movs	r2, #1
 8000b82:	4013      	ands	r3, r2
 8000b84:	60fb      	str	r3, [r7, #12]
 8000b86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b88:	2114      	movs	r1, #20
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	22c0      	movs	r2, #192	@ 0xc0
 8000b8e:	00d2      	lsls	r2, r2, #3
 8000b90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	2202      	movs	r2, #2
 8000b96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9e:	187b      	adds	r3, r7, r1
 8000ba0:	2203      	movs	r2, #3
 8000ba2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	2204      	movs	r2, #4
 8000ba8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000baa:	187a      	adds	r2, r7, r1
 8000bac:	23a0      	movs	r3, #160	@ 0xa0
 8000bae:	05db      	lsls	r3, r3, #23
 8000bb0:	0011      	movs	r1, r2
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f000 ffba 	bl	8001b2c <HAL_GPIO_Init>
}
 8000bb8:	46c0      	nop			@ (mov r8, r8)
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	b00b      	add	sp, #44	@ 0x2c
 8000bbe:	bd90      	pop	{r4, r7, pc}
 8000bc0:	40004800 	.word	0x40004800
 8000bc4:	40021000 	.word	0x40021000
 8000bc8:	40004400 	.word	0x40004400

08000bcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bd0:	46c0      	nop			@ (mov r8, r8)
 8000bd2:	e7fd      	b.n	8000bd0 <NMI_Handler+0x4>

08000bd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bd8:	46c0      	nop			@ (mov r8, r8)
 8000bda:	e7fd      	b.n	8000bd8 <HardFault_Handler+0x4>

08000bdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000be0:	46c0      	nop			@ (mov r8, r8)
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bea:	46c0      	nop			@ (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bf4:	f000 f8ca 	bl	8000d8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bf8:	46c0      	nop			@ (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000c04:	4b03      	ldr	r3, [pc, #12]	@ (8000c14 <DMA1_Channel1_IRQHandler+0x14>)
 8000c06:	0018      	movs	r0, r3
 8000c08:	f000 feb4 	bl	8001974 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c0c:	46c0      	nop			@ (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	200000d4 	.word	0x200000d4

08000c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c20:	4a14      	ldr	r2, [pc, #80]	@ (8000c74 <_sbrk+0x5c>)
 8000c22:	4b15      	ldr	r3, [pc, #84]	@ (8000c78 <_sbrk+0x60>)
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c2c:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c34:	4b11      	ldr	r3, [pc, #68]	@ (8000c7c <_sbrk+0x64>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	@ (8000c80 <_sbrk+0x68>)
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	@ (8000c7c <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	18d3      	adds	r3, r2, r3
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d207      	bcs.n	8000c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c48:	f002 fe26 	bl	8003898 <__errno>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	2301      	movs	r3, #1
 8000c54:	425b      	negs	r3, r3
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b08      	ldr	r3, [pc, #32]	@ (8000c7c <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	@ (8000c7c <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	18d2      	adds	r2, r2, r3
 8000c66:	4b05      	ldr	r3, [pc, #20]	@ (8000c7c <_sbrk+0x64>)
 8000c68:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b006      	add	sp, #24
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20002000 	.word	0x20002000
 8000c78:	00000400 	.word	0x00000400
 8000c7c:	20000238 	.word	0x20000238
 8000c80:	20000388 	.word	0x20000388

08000c84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c88:	46c0      	nop			@ (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000c90:	480d      	ldr	r0, [pc, #52]	@ (8000cc8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000c92:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c94:	f7ff fff6 	bl	8000c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c98:	480c      	ldr	r0, [pc, #48]	@ (8000ccc <LoopForever+0x6>)
  ldr r1, =_edata
 8000c9a:	490d      	ldr	r1, [pc, #52]	@ (8000cd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cd4 <LoopForever+0xe>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ca0:	e002      	b.n	8000ca8 <LoopCopyDataInit>

08000ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca6:	3304      	adds	r3, #4

08000ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cac:	d3f9      	bcc.n	8000ca2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cae:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cb0:	4c0a      	ldr	r4, [pc, #40]	@ (8000cdc <LoopForever+0x16>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb4:	e001      	b.n	8000cba <LoopFillZerobss>

08000cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb8:	3204      	adds	r2, #4

08000cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cbc:	d3fb      	bcc.n	8000cb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cbe:	f002 fdf1 	bl	80038a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cc2:	f7ff fbd5 	bl	8000470 <main>

08000cc6 <LoopForever>:

LoopForever:
    b LoopForever
 8000cc6:	e7fe      	b.n	8000cc6 <LoopForever>
   ldr   r0, =_estack
 8000cc8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cd0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000cd4:	0800428c 	.word	0x0800428c
  ldr r2, =_sbss
 8000cd8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000cdc:	20000388 	.word	0x20000388

08000ce0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ce0:	e7fe      	b.n	8000ce0 <ADC1_COMP_IRQHandler>
	...

08000ce4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cea:	1dfb      	adds	r3, r7, #7
 8000cec:	2200      	movs	r2, #0
 8000cee:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <HAL_Init+0x3c>)
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8000d20 <HAL_Init+0x3c>)
 8000cf6:	2140      	movs	r1, #64	@ 0x40
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cfc:	2003      	movs	r0, #3
 8000cfe:	f000 f811 	bl	8000d24 <HAL_InitTick>
 8000d02:	1e03      	subs	r3, r0, #0
 8000d04:	d003      	beq.n	8000d0e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000d06:	1dfb      	adds	r3, r7, #7
 8000d08:	2201      	movs	r2, #1
 8000d0a:	701a      	strb	r2, [r3, #0]
 8000d0c:	e001      	b.n	8000d12 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d0e:	f7ff fe67 	bl	80009e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d12:	1dfb      	adds	r3, r7, #7
 8000d14:	781b      	ldrb	r3, [r3, #0]
}
 8000d16:	0018      	movs	r0, r3
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	b002      	add	sp, #8
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	46c0      	nop			@ (mov r8, r8)
 8000d20:	40022000 	.word	0x40022000

08000d24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d24:	b590      	push	{r4, r7, lr}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d2c:	4b14      	ldr	r3, [pc, #80]	@ (8000d80 <HAL_InitTick+0x5c>)
 8000d2e:	681c      	ldr	r4, [r3, #0]
 8000d30:	4b14      	ldr	r3, [pc, #80]	@ (8000d84 <HAL_InitTick+0x60>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	0019      	movs	r1, r3
 8000d36:	23fa      	movs	r3, #250	@ 0xfa
 8000d38:	0098      	lsls	r0, r3, #2
 8000d3a:	f7ff f9f7 	bl	800012c <__udivsi3>
 8000d3e:	0003      	movs	r3, r0
 8000d40:	0019      	movs	r1, r3
 8000d42:	0020      	movs	r0, r4
 8000d44:	f7ff f9f2 	bl	800012c <__udivsi3>
 8000d48:	0003      	movs	r3, r0
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f000 fd27 	bl	800179e <HAL_SYSTICK_Config>
 8000d50:	1e03      	subs	r3, r0, #0
 8000d52:	d001      	beq.n	8000d58 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d54:	2301      	movs	r3, #1
 8000d56:	e00f      	b.n	8000d78 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2b03      	cmp	r3, #3
 8000d5c:	d80b      	bhi.n	8000d76 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d5e:	6879      	ldr	r1, [r7, #4]
 8000d60:	2301      	movs	r3, #1
 8000d62:	425b      	negs	r3, r3
 8000d64:	2200      	movs	r2, #0
 8000d66:	0018      	movs	r0, r3
 8000d68:	f000 fcf4 	bl	8001754 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <HAL_InitTick+0x64>)
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d72:	2300      	movs	r3, #0
 8000d74:	e000      	b.n	8000d78 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
}
 8000d78:	0018      	movs	r0, r3
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	b003      	add	sp, #12
 8000d7e:	bd90      	pop	{r4, r7, pc}
 8000d80:	20000000 	.word	0x20000000
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000004 	.word	0x20000004

08000d8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d90:	4b05      	ldr	r3, [pc, #20]	@ (8000da8 <HAL_IncTick+0x1c>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	001a      	movs	r2, r3
 8000d96:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <HAL_IncTick+0x20>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	18d2      	adds	r2, r2, r3
 8000d9c:	4b03      	ldr	r3, [pc, #12]	@ (8000dac <HAL_IncTick+0x20>)
 8000d9e:	601a      	str	r2, [r3, #0]
}
 8000da0:	46c0      	nop			@ (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	46c0      	nop			@ (mov r8, r8)
 8000da8:	20000008 	.word	0x20000008
 8000dac:	2000023c 	.word	0x2000023c

08000db0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  return uwTick;
 8000db4:	4b02      	ldr	r3, [pc, #8]	@ (8000dc0 <HAL_GetTick+0x10>)
 8000db6:	681b      	ldr	r3, [r3, #0]
}
 8000db8:	0018      	movs	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	46c0      	nop			@ (mov r8, r8)
 8000dc0:	2000023c 	.word	0x2000023c

08000dc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dcc:	f7ff fff0 	bl	8000db0 <HAL_GetTick>
 8000dd0:	0003      	movs	r3, r0
 8000dd2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	d005      	beq.n	8000dea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dde:	4b0a      	ldr	r3, [pc, #40]	@ (8000e08 <HAL_Delay+0x44>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	001a      	movs	r2, r3
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	189b      	adds	r3, r3, r2
 8000de8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dea:	46c0      	nop			@ (mov r8, r8)
 8000dec:	f7ff ffe0 	bl	8000db0 <HAL_GetTick>
 8000df0:	0002      	movs	r2, r0
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	68fa      	ldr	r2, [r7, #12]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d8f7      	bhi.n	8000dec <HAL_Delay+0x28>
  {
  }
}
 8000dfc:	46c0      	nop			@ (mov r8, r8)
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	46bd      	mov	sp, r7
 8000e02:	b004      	add	sp, #16
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	20000008 	.word	0x20000008

08000e0c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d101      	bne.n	8000e1e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e159      	b.n	80010d2 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d10a      	bne.n	8000e3c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2250      	movs	r2, #80	@ 0x50
 8000e30:	2100      	movs	r1, #0
 8000e32:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	0018      	movs	r0, r3
 8000e38:	f7ff fde6 	bl	8000a08 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e40:	2210      	movs	r2, #16
 8000e42:	4013      	ands	r3, r2
 8000e44:	2b10      	cmp	r3, #16
 8000e46:	d005      	beq.n	8000e54 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	2204      	movs	r2, #4
 8000e50:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e52:	d00b      	beq.n	8000e6c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e58:	2210      	movs	r2, #16
 8000e5a:	431a      	orrs	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2250      	movs	r2, #80	@ 0x50
 8000e64:	2100      	movs	r1, #0
 8000e66:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	e132      	b.n	80010d2 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e70:	4a9a      	ldr	r2, [pc, #616]	@ (80010dc <HAL_ADC_Init+0x2d0>)
 8000e72:	4013      	ands	r3, r2
 8000e74:	2202      	movs	r2, #2
 8000e76:	431a      	orrs	r2, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	2203      	movs	r2, #3
 8000e84:	4013      	ands	r3, r2
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d108      	bne.n	8000e9c <HAL_ADC_Init+0x90>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2201      	movs	r2, #1
 8000e92:	4013      	ands	r3, r2
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d101      	bne.n	8000e9c <HAL_ADC_Init+0x90>
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e000      	b.n	8000e9e <HAL_ADC_Init+0x92>
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d149      	bne.n	8000f36 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	685a      	ldr	r2, [r3, #4]
 8000ea6:	23c0      	movs	r3, #192	@ 0xc0
 8000ea8:	061b      	lsls	r3, r3, #24
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d00b      	beq.n	8000ec6 <HAL_ADC_Init+0xba>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685a      	ldr	r2, [r3, #4]
 8000eb2:	2380      	movs	r3, #128	@ 0x80
 8000eb4:	05db      	lsls	r3, r3, #23
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d005      	beq.n	8000ec6 <HAL_ADC_Init+0xba>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	685a      	ldr	r2, [r3, #4]
 8000ebe:	2380      	movs	r3, #128	@ 0x80
 8000ec0:	061b      	lsls	r3, r3, #24
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d111      	bne.n	8000eea <HAL_ADC_Init+0xde>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	691a      	ldr	r2, [r3, #16]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	0092      	lsls	r2, r2, #2
 8000ed2:	0892      	lsrs	r2, r2, #2
 8000ed4:	611a      	str	r2, [r3, #16]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	6919      	ldr	r1, [r3, #16]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	685a      	ldr	r2, [r3, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	430a      	orrs	r2, r1
 8000ee6:	611a      	str	r2, [r3, #16]
 8000ee8:	e014      	b.n	8000f14 <HAL_ADC_Init+0x108>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	691a      	ldr	r2, [r3, #16]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	0092      	lsls	r2, r2, #2
 8000ef6:	0892      	lsrs	r2, r2, #2
 8000ef8:	611a      	str	r2, [r3, #16]
 8000efa:	4b79      	ldr	r3, [pc, #484]	@ (80010e0 <HAL_ADC_Init+0x2d4>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	4b78      	ldr	r3, [pc, #480]	@ (80010e0 <HAL_ADC_Init+0x2d4>)
 8000f00:	4978      	ldr	r1, [pc, #480]	@ (80010e4 <HAL_ADC_Init+0x2d8>)
 8000f02:	400a      	ands	r2, r1
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	4b76      	ldr	r3, [pc, #472]	@ (80010e0 <HAL_ADC_Init+0x2d4>)
 8000f08:	6819      	ldr	r1, [r3, #0]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	685a      	ldr	r2, [r3, #4]
 8000f0e:	4b74      	ldr	r3, [pc, #464]	@ (80010e0 <HAL_ADC_Init+0x2d4>)
 8000f10:	430a      	orrs	r2, r1
 8000f12:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	68da      	ldr	r2, [r3, #12]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2118      	movs	r1, #24
 8000f20:	438a      	bics	r2, r1
 8000f22:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	68d9      	ldr	r1, [r3, #12]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	689a      	ldr	r2, [r3, #8]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	430a      	orrs	r2, r1
 8000f34:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000f36:	4b6a      	ldr	r3, [pc, #424]	@ (80010e0 <HAL_ADC_Init+0x2d4>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	4b69      	ldr	r3, [pc, #420]	@ (80010e0 <HAL_ADC_Init+0x2d4>)
 8000f3c:	496a      	ldr	r1, [pc, #424]	@ (80010e8 <HAL_ADC_Init+0x2dc>)
 8000f3e:	400a      	ands	r2, r1
 8000f40:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8000f42:	4b67      	ldr	r3, [pc, #412]	@ (80010e0 <HAL_ADC_Init+0x2d4>)
 8000f44:	6819      	ldr	r1, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f4a:	065a      	lsls	r2, r3, #25
 8000f4c:	4b64      	ldr	r3, [pc, #400]	@ (80010e0 <HAL_ADC_Init+0x2d4>)
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	689a      	ldr	r2, [r3, #8]
 8000f58:	2380      	movs	r3, #128	@ 0x80
 8000f5a:	055b      	lsls	r3, r3, #21
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	d108      	bne.n	8000f72 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	689a      	ldr	r2, [r3, #8]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2180      	movs	r1, #128	@ 0x80
 8000f6c:	0549      	lsls	r1, r1, #21
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	68da      	ldr	r2, [r3, #12]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	495b      	ldr	r1, [pc, #364]	@ (80010ec <HAL_ADC_Init+0x2e0>)
 8000f7e:	400a      	ands	r2, r1
 8000f80:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	68d9      	ldr	r1, [r3, #12]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	691b      	ldr	r3, [r3, #16]
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d101      	bne.n	8000f98 <HAL_ADC_Init+0x18c>
 8000f94:	2304      	movs	r3, #4
 8000f96:	e000      	b.n	8000f9a <HAL_ADC_Init+0x18e>
 8000f98:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000f9a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2020      	movs	r0, #32
 8000fa0:	5c1b      	ldrb	r3, [r3, r0]
 8000fa2:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000fa4:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	202c      	movs	r0, #44	@ 0x2c
 8000faa:	5c1b      	ldrb	r3, [r3, r0]
 8000fac:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000fae:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000fb4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000fbc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	69db      	ldr	r3, [r3, #28]
 8000fc2:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000fc4:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	430a      	orrs	r2, r1
 8000fcc:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fd2:	23c2      	movs	r3, #194	@ 0xc2
 8000fd4:	33ff      	adds	r3, #255	@ 0xff
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d00b      	beq.n	8000ff2 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	68d9      	ldr	r1, [r3, #12]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000fe8:	431a      	orrs	r2, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2221      	movs	r2, #33	@ 0x21
 8000ff6:	5c9b      	ldrb	r3, [r3, r2]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d11a      	bne.n	8001032 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2220      	movs	r2, #32
 8001000:	5c9b      	ldrb	r3, [r3, r2]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d109      	bne.n	800101a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	68da      	ldr	r2, [r3, #12]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2180      	movs	r1, #128	@ 0x80
 8001012:	0249      	lsls	r1, r1, #9
 8001014:	430a      	orrs	r2, r1
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	e00b      	b.n	8001032 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800101e:	2220      	movs	r2, #32
 8001020:	431a      	orrs	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800102a:	2201      	movs	r2, #1
 800102c:	431a      	orrs	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001036:	2b01      	cmp	r3, #1
 8001038:	d11f      	bne.n	800107a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	691a      	ldr	r2, [r3, #16]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	492a      	ldr	r1, [pc, #168]	@ (80010f0 <HAL_ADC_Init+0x2e4>)
 8001046:	400a      	ands	r2, r1
 8001048:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	6919      	ldr	r1, [r3, #16]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001058:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 800105e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	430a      	orrs	r2, r1
 8001066:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	691a      	ldr	r2, [r3, #16]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2101      	movs	r1, #1
 8001074:	430a      	orrs	r2, r1
 8001076:	611a      	str	r2, [r3, #16]
 8001078:	e00e      	b.n	8001098 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	691b      	ldr	r3, [r3, #16]
 8001080:	2201      	movs	r2, #1
 8001082:	4013      	ands	r3, r2
 8001084:	2b01      	cmp	r3, #1
 8001086:	d107      	bne.n	8001098 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	691a      	ldr	r2, [r3, #16]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2101      	movs	r1, #1
 8001094:	438a      	bics	r2, r1
 8001096:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	695a      	ldr	r2, [r3, #20]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2107      	movs	r1, #7
 80010a4:	438a      	bics	r2, r1
 80010a6:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	6959      	ldr	r1, [r3, #20]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	430a      	orrs	r2, r1
 80010b8:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010c4:	2203      	movs	r2, #3
 80010c6:	4393      	bics	r3, r2
 80010c8:	2201      	movs	r2, #1
 80010ca:	431a      	orrs	r2, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	0018      	movs	r0, r3
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b002      	add	sp, #8
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	46c0      	nop			@ (mov r8, r8)
 80010dc:	fffffefd 	.word	0xfffffefd
 80010e0:	40012708 	.word	0x40012708
 80010e4:	ffc3ffff 	.word	0xffc3ffff
 80010e8:	fdffffff 	.word	0xfdffffff
 80010ec:	fffe0219 	.word	0xfffe0219
 80010f0:	fffffc03 	.word	0xfffffc03

080010f4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010fc:	230f      	movs	r3, #15
 80010fe:	18fb      	adds	r3, r7, r3
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	2204      	movs	r2, #4
 800110c:	4013      	ands	r3, r2
 800110e:	d138      	bne.n	8001182 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2250      	movs	r2, #80	@ 0x50
 8001114:	5c9b      	ldrb	r3, [r3, r2]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d101      	bne.n	800111e <HAL_ADC_Start+0x2a>
 800111a:	2302      	movs	r3, #2
 800111c:	e038      	b.n	8001190 <HAL_ADC_Start+0x9c>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2250      	movs	r2, #80	@ 0x50
 8001122:	2101      	movs	r1, #1
 8001124:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	69db      	ldr	r3, [r3, #28]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d007      	beq.n	800113e <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800112e:	230f      	movs	r3, #15
 8001130:	18fc      	adds	r4, r7, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	0018      	movs	r0, r3
 8001136:	f000 f955 	bl	80013e4 <ADC_Enable>
 800113a:	0003      	movs	r3, r0
 800113c:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800113e:	230f      	movs	r3, #15
 8001140:	18fb      	adds	r3, r7, r3
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d120      	bne.n	800118a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800114c:	4a12      	ldr	r2, [pc, #72]	@ (8001198 <HAL_ADC_Start+0xa4>)
 800114e:	4013      	ands	r3, r2
 8001150:	2280      	movs	r2, #128	@ 0x80
 8001152:	0052      	lsls	r2, r2, #1
 8001154:	431a      	orrs	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2200      	movs	r2, #0
 800115e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2250      	movs	r2, #80	@ 0x50
 8001164:	2100      	movs	r1, #0
 8001166:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	221c      	movs	r2, #28
 800116e:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	689a      	ldr	r2, [r3, #8]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2104      	movs	r1, #4
 800117c:	430a      	orrs	r2, r1
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	e003      	b.n	800118a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001182:	230f      	movs	r3, #15
 8001184:	18fb      	adds	r3, r7, r3
 8001186:	2202      	movs	r2, #2
 8001188:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800118a:	230f      	movs	r3, #15
 800118c:	18fb      	adds	r3, r7, r3
 800118e:	781b      	ldrb	r3, [r3, #0]
}
 8001190:	0018      	movs	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	b005      	add	sp, #20
 8001196:	bd90      	pop	{r4, r7, pc}
 8001198:	fffff0fe 	.word	0xfffff0fe

0800119c <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800119c:	b590      	push	{r4, r7, lr}
 800119e:	b087      	sub	sp, #28
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011a8:	2317      	movs	r3, #23
 80011aa:	18fb      	adds	r3, r7, r3
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	2204      	movs	r2, #4
 80011b8:	4013      	ands	r3, r2
 80011ba:	d161      	bne.n	8001280 <HAL_ADC_Start_DMA+0xe4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	2250      	movs	r2, #80	@ 0x50
 80011c0:	5c9b      	ldrb	r3, [r3, r2]
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d101      	bne.n	80011ca <HAL_ADC_Start_DMA+0x2e>
 80011c6:	2302      	movs	r3, #2
 80011c8:	e061      	b.n	800128e <HAL_ADC_Start_DMA+0xf2>
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	2250      	movs	r2, #80	@ 0x50
 80011ce:	2101      	movs	r1, #1
 80011d0:	5499      	strb	r1, [r3, r2]

    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	68da      	ldr	r2, [r3, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2101      	movs	r1, #1
 80011de:	430a      	orrs	r2, r1
 80011e0:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d007      	beq.n	80011fa <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80011ea:	2317      	movs	r3, #23
 80011ec:	18fc      	adds	r4, r7, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	0018      	movs	r0, r3
 80011f2:	f000 f8f7 	bl	80013e4 <ADC_Enable>
 80011f6:	0003      	movs	r3, r0
 80011f8:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80011fa:	2417      	movs	r4, #23
 80011fc:	193b      	adds	r3, r7, r4
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d141      	bne.n	8001288 <HAL_ADC_Start_DMA+0xec>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001208:	4a23      	ldr	r2, [pc, #140]	@ (8001298 <HAL_ADC_Start_DMA+0xfc>)
 800120a:	4013      	ands	r3, r2
 800120c:	2280      	movs	r2, #128	@ 0x80
 800120e:	0052      	lsls	r2, r2, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	2200      	movs	r2, #0
 800121a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	2250      	movs	r2, #80	@ 0x50
 8001220:	2100      	movs	r1, #0
 8001222:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001228:	4a1c      	ldr	r2, [pc, #112]	@ (800129c <HAL_ADC_Start_DMA+0x100>)
 800122a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001230:	4a1b      	ldr	r2, [pc, #108]	@ (80012a0 <HAL_ADC_Start_DMA+0x104>)
 8001232:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001238:	4a1a      	ldr	r2, [pc, #104]	@ (80012a4 <HAL_ADC_Start_DMA+0x108>)
 800123a:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	221c      	movs	r2, #28
 8001242:	601a      	str	r2, [r3, #0]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	685a      	ldr	r2, [r3, #4]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2110      	movs	r1, #16
 8001250:	430a      	orrs	r2, r1
 8001252:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	3340      	adds	r3, #64	@ 0x40
 800125e:	0019      	movs	r1, r3
 8001260:	68ba      	ldr	r2, [r7, #8]
 8001262:	193c      	adds	r4, r7, r4
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f000 fb1f 	bl	80018a8 <HAL_DMA_Start_IT>
 800126a:	0003      	movs	r3, r0
 800126c:	7023      	strb	r3, [r4, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	689a      	ldr	r2, [r3, #8]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2104      	movs	r1, #4
 800127a:	430a      	orrs	r2, r1
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	e003      	b.n	8001288 <HAL_ADC_Start_DMA+0xec>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001280:	2317      	movs	r3, #23
 8001282:	18fb      	adds	r3, r7, r3
 8001284:	2202      	movs	r2, #2
 8001286:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001288:	2317      	movs	r3, #23
 800128a:	18fb      	adds	r3, r7, r3
 800128c:	781b      	ldrb	r3, [r3, #0]
}
 800128e:	0018      	movs	r0, r3
 8001290:	46bd      	mov	sp, r7
 8001292:	b007      	add	sp, #28
 8001294:	bd90      	pop	{r4, r7, pc}
 8001296:	46c0      	nop			@ (mov r8, r8)
 8001298:	fffff0fe 	.word	0xfffff0fe
 800129c:	080014b5 	.word	0x080014b5
 80012a0:	08001569 	.word	0x08001569
 80012a4:	08001587 	.word	0x08001587

080012a8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80012b0:	46c0      	nop			@ (mov r8, r8)
 80012b2:	46bd      	mov	sp, r7
 80012b4:	b002      	add	sp, #8
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80012c0:	46c0      	nop			@ (mov r8, r8)
 80012c2:	46bd      	mov	sp, r7
 80012c4:	b002      	add	sp, #8
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80012d0:	46c0      	nop			@ (mov r8, r8)
 80012d2:	46bd      	mov	sp, r7
 80012d4:	b002      	add	sp, #8
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2250      	movs	r2, #80	@ 0x50
 80012e6:	5c9b      	ldrb	r3, [r3, r2]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d101      	bne.n	80012f0 <HAL_ADC_ConfigChannel+0x18>
 80012ec:	2302      	movs	r3, #2
 80012ee:	e06c      	b.n	80013ca <HAL_ADC_ConfigChannel+0xf2>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2250      	movs	r2, #80	@ 0x50
 80012f4:	2101      	movs	r1, #1
 80012f6:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	2204      	movs	r2, #4
 8001300:	4013      	ands	r3, r2
 8001302:	d00b      	beq.n	800131c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001308:	2220      	movs	r2, #32
 800130a:	431a      	orrs	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2250      	movs	r2, #80	@ 0x50
 8001314:	2100      	movs	r1, #0
 8001316:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e056      	b.n	80013ca <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	4a2c      	ldr	r2, [pc, #176]	@ (80013d4 <HAL_ADC_ConfigChannel+0xfc>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d028      	beq.n	8001378 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	035b      	lsls	r3, r3, #13
 8001332:	0b5a      	lsrs	r2, r3, #13
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	430a      	orrs	r2, r1
 800133a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	2380      	movs	r3, #128	@ 0x80
 8001342:	02db      	lsls	r3, r3, #11
 8001344:	4013      	ands	r3, r2
 8001346:	d009      	beq.n	800135c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8001348:	4b23      	ldr	r3, [pc, #140]	@ (80013d8 <HAL_ADC_ConfigChannel+0x100>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b22      	ldr	r3, [pc, #136]	@ (80013d8 <HAL_ADC_ConfigChannel+0x100>)
 800134e:	2180      	movs	r1, #128	@ 0x80
 8001350:	0409      	lsls	r1, r1, #16
 8001352:	430a      	orrs	r2, r1
 8001354:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001356:	200a      	movs	r0, #10
 8001358:	f000 f930 	bl	80015bc <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	2380      	movs	r3, #128	@ 0x80
 8001362:	029b      	lsls	r3, r3, #10
 8001364:	4013      	ands	r3, r2
 8001366:	d02b      	beq.n	80013c0 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8001368:	4b1b      	ldr	r3, [pc, #108]	@ (80013d8 <HAL_ADC_ConfigChannel+0x100>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b1a      	ldr	r3, [pc, #104]	@ (80013d8 <HAL_ADC_ConfigChannel+0x100>)
 800136e:	2180      	movs	r1, #128	@ 0x80
 8001370:	03c9      	lsls	r1, r1, #15
 8001372:	430a      	orrs	r2, r1
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	e023      	b.n	80013c0 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	035b      	lsls	r3, r3, #13
 8001384:	0b5b      	lsrs	r3, r3, #13
 8001386:	43d9      	mvns	r1, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	400a      	ands	r2, r1
 800138e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	2380      	movs	r3, #128	@ 0x80
 8001396:	02db      	lsls	r3, r3, #11
 8001398:	4013      	ands	r3, r2
 800139a:	d005      	beq.n	80013a8 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 800139c:	4b0e      	ldr	r3, [pc, #56]	@ (80013d8 <HAL_ADC_ConfigChannel+0x100>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4b0d      	ldr	r3, [pc, #52]	@ (80013d8 <HAL_ADC_ConfigChannel+0x100>)
 80013a2:	490e      	ldr	r1, [pc, #56]	@ (80013dc <HAL_ADC_ConfigChannel+0x104>)
 80013a4:	400a      	ands	r2, r1
 80013a6:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	2380      	movs	r3, #128	@ 0x80
 80013ae:	029b      	lsls	r3, r3, #10
 80013b0:	4013      	ands	r3, r2
 80013b2:	d005      	beq.n	80013c0 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80013b4:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <HAL_ADC_ConfigChannel+0x100>)
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	4b07      	ldr	r3, [pc, #28]	@ (80013d8 <HAL_ADC_ConfigChannel+0x100>)
 80013ba:	4909      	ldr	r1, [pc, #36]	@ (80013e0 <HAL_ADC_ConfigChannel+0x108>)
 80013bc:	400a      	ands	r2, r1
 80013be:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2250      	movs	r2, #80	@ 0x50
 80013c4:	2100      	movs	r1, #0
 80013c6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	0018      	movs	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	b002      	add	sp, #8
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	46c0      	nop			@ (mov r8, r8)
 80013d4:	00001001 	.word	0x00001001
 80013d8:	40012708 	.word	0x40012708
 80013dc:	ff7fffff 	.word	0xff7fffff
 80013e0:	ffbfffff 	.word	0xffbfffff

080013e4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	2203      	movs	r2, #3
 80013f8:	4013      	ands	r3, r2
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d108      	bne.n	8001410 <ADC_Enable+0x2c>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2201      	movs	r2, #1
 8001406:	4013      	ands	r3, r2
 8001408:	2b01      	cmp	r3, #1
 800140a:	d101      	bne.n	8001410 <ADC_Enable+0x2c>
 800140c:	2301      	movs	r3, #1
 800140e:	e000      	b.n	8001412 <ADC_Enable+0x2e>
 8001410:	2300      	movs	r3, #0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d146      	bne.n	80014a4 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	4a24      	ldr	r2, [pc, #144]	@ (80014b0 <ADC_Enable+0xcc>)
 800141e:	4013      	ands	r3, r2
 8001420:	d00d      	beq.n	800143e <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001426:	2210      	movs	r2, #16
 8001428:	431a      	orrs	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001432:	2201      	movs	r2, #1
 8001434:	431a      	orrs	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e033      	b.n	80014a6 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2101      	movs	r1, #1
 800144a:	430a      	orrs	r2, r1
 800144c:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800144e:	2001      	movs	r0, #1
 8001450:	f000 f8b4 	bl	80015bc <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001454:	f7ff fcac 	bl	8000db0 <HAL_GetTick>
 8001458:	0003      	movs	r3, r0
 800145a:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800145c:	e01b      	b.n	8001496 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800145e:	f7ff fca7 	bl	8000db0 <HAL_GetTick>
 8001462:	0002      	movs	r2, r0
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b0a      	cmp	r3, #10
 800146a:	d914      	bls.n	8001496 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2201      	movs	r2, #1
 8001474:	4013      	ands	r3, r2
 8001476:	2b01      	cmp	r3, #1
 8001478:	d00d      	beq.n	8001496 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800147e:	2210      	movs	r2, #16
 8001480:	431a      	orrs	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148a:	2201      	movs	r2, #1
 800148c:	431a      	orrs	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e007      	b.n	80014a6 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2201      	movs	r2, #1
 800149e:	4013      	ands	r3, r2
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d1dc      	bne.n	800145e <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	0018      	movs	r0, r3
 80014a8:	46bd      	mov	sp, r7
 80014aa:	b004      	add	sp, #16
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	46c0      	nop			@ (mov r8, r8)
 80014b0:	80000017 	.word	0x80000017

080014b4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014c6:	2250      	movs	r2, #80	@ 0x50
 80014c8:	4013      	ands	r3, r2
 80014ca:	d141      	bne.n	8001550 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014d0:	2280      	movs	r2, #128	@ 0x80
 80014d2:	0092      	lsls	r2, r2, #2
 80014d4:	431a      	orrs	r2, r3
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	23c0      	movs	r3, #192	@ 0xc0
 80014e2:	011b      	lsls	r3, r3, #4
 80014e4:	4013      	ands	r3, r2
 80014e6:	d12e      	bne.n	8001546 <ADC_DMAConvCplt+0x92>
        (hadc->Init.ContinuousConvMode == DISABLE))
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2220      	movs	r2, #32
 80014ec:	5c9b      	ldrb	r3, [r3, r2]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d129      	bne.n	8001546 <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2208      	movs	r2, #8
 80014fa:	4013      	ands	r3, r2
 80014fc:	2b08      	cmp	r3, #8
 80014fe:	d122      	bne.n	8001546 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	2204      	movs	r2, #4
 8001508:	4013      	ands	r3, r2
 800150a:	d110      	bne.n	800152e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	685a      	ldr	r2, [r3, #4]
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	210c      	movs	r1, #12
 8001518:	438a      	bics	r2, r1
 800151a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001520:	4a10      	ldr	r2, [pc, #64]	@ (8001564 <ADC_DMAConvCplt+0xb0>)
 8001522:	4013      	ands	r3, r2
 8001524:	2201      	movs	r2, #1
 8001526:	431a      	orrs	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	655a      	str	r2, [r3, #84]	@ 0x54
 800152c:	e00b      	b.n	8001546 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001532:	2220      	movs	r2, #32
 8001534:	431a      	orrs	r2, r3
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	2201      	movs	r2, #1
 8001540:	431a      	orrs	r2, r3
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	0018      	movs	r0, r3
 800154a:	f7ff fead 	bl	80012a8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800154e:	e005      	b.n	800155c <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	0010      	movs	r0, r2
 800155a:	4798      	blx	r3
}
 800155c:	46c0      	nop			@ (mov r8, r8)
 800155e:	46bd      	mov	sp, r7
 8001560:	b004      	add	sp, #16
 8001562:	bd80      	pop	{r7, pc}
 8001564:	fffffefe 	.word	0xfffffefe

08001568 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001574:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	0018      	movs	r0, r3
 800157a:	f7ff fe9d 	bl	80012b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800157e:	46c0      	nop			@ (mov r8, r8)
 8001580:	46bd      	mov	sp, r7
 8001582:	b004      	add	sp, #16
 8001584:	bd80      	pop	{r7, pc}

08001586 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b084      	sub	sp, #16
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001592:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001598:	2240      	movs	r2, #64	@ 0x40
 800159a:	431a      	orrs	r2, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a4:	2204      	movs	r2, #4
 80015a6:	431a      	orrs	r2, r3
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	0018      	movs	r0, r3
 80015b0:	f7ff fe8a 	bl	80012c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80015b4:	46c0      	nop			@ (mov r8, r8)
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b004      	add	sp, #16
 80015ba:	bd80      	pop	{r7, pc}

080015bc <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80015c4:	4b0b      	ldr	r3, [pc, #44]	@ (80015f4 <ADC_DelayMicroSecond+0x38>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	490b      	ldr	r1, [pc, #44]	@ (80015f8 <ADC_DelayMicroSecond+0x3c>)
 80015ca:	0018      	movs	r0, r3
 80015cc:	f7fe fdae 	bl	800012c <__udivsi3>
 80015d0:	0003      	movs	r3, r0
 80015d2:	001a      	movs	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4353      	muls	r3, r2
 80015d8:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 80015da:	e002      	b.n	80015e2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	3b01      	subs	r3, #1
 80015e0:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d1f9      	bne.n	80015dc <ADC_DelayMicroSecond+0x20>
  }
}
 80015e8:	46c0      	nop			@ (mov r8, r8)
 80015ea:	46c0      	nop			@ (mov r8, r8)
 80015ec:	46bd      	mov	sp, r7
 80015ee:	b004      	add	sp, #16
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	46c0      	nop			@ (mov r8, r8)
 80015f4:	20000000 	.word	0x20000000
 80015f8:	000f4240 	.word	0x000f4240

080015fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	0002      	movs	r2, r0
 8001604:	1dfb      	adds	r3, r7, #7
 8001606:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001608:	1dfb      	adds	r3, r7, #7
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	2b7f      	cmp	r3, #127	@ 0x7f
 800160e:	d809      	bhi.n	8001624 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001610:	1dfb      	adds	r3, r7, #7
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	001a      	movs	r2, r3
 8001616:	231f      	movs	r3, #31
 8001618:	401a      	ands	r2, r3
 800161a:	4b04      	ldr	r3, [pc, #16]	@ (800162c <__NVIC_EnableIRQ+0x30>)
 800161c:	2101      	movs	r1, #1
 800161e:	4091      	lsls	r1, r2
 8001620:	000a      	movs	r2, r1
 8001622:	601a      	str	r2, [r3, #0]
  }
}
 8001624:	46c0      	nop			@ (mov r8, r8)
 8001626:	46bd      	mov	sp, r7
 8001628:	b002      	add	sp, #8
 800162a:	bd80      	pop	{r7, pc}
 800162c:	e000e100 	.word	0xe000e100

08001630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001630:	b590      	push	{r4, r7, lr}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	0002      	movs	r2, r0
 8001638:	6039      	str	r1, [r7, #0]
 800163a:	1dfb      	adds	r3, r7, #7
 800163c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800163e:	1dfb      	adds	r3, r7, #7
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b7f      	cmp	r3, #127	@ 0x7f
 8001644:	d828      	bhi.n	8001698 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001646:	4a2f      	ldr	r2, [pc, #188]	@ (8001704 <__NVIC_SetPriority+0xd4>)
 8001648:	1dfb      	adds	r3, r7, #7
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	b25b      	sxtb	r3, r3
 800164e:	089b      	lsrs	r3, r3, #2
 8001650:	33c0      	adds	r3, #192	@ 0xc0
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	589b      	ldr	r3, [r3, r2]
 8001656:	1dfa      	adds	r2, r7, #7
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	0011      	movs	r1, r2
 800165c:	2203      	movs	r2, #3
 800165e:	400a      	ands	r2, r1
 8001660:	00d2      	lsls	r2, r2, #3
 8001662:	21ff      	movs	r1, #255	@ 0xff
 8001664:	4091      	lsls	r1, r2
 8001666:	000a      	movs	r2, r1
 8001668:	43d2      	mvns	r2, r2
 800166a:	401a      	ands	r2, r3
 800166c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	019b      	lsls	r3, r3, #6
 8001672:	22ff      	movs	r2, #255	@ 0xff
 8001674:	401a      	ands	r2, r3
 8001676:	1dfb      	adds	r3, r7, #7
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	0018      	movs	r0, r3
 800167c:	2303      	movs	r3, #3
 800167e:	4003      	ands	r3, r0
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001684:	481f      	ldr	r0, [pc, #124]	@ (8001704 <__NVIC_SetPriority+0xd4>)
 8001686:	1dfb      	adds	r3, r7, #7
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	b25b      	sxtb	r3, r3
 800168c:	089b      	lsrs	r3, r3, #2
 800168e:	430a      	orrs	r2, r1
 8001690:	33c0      	adds	r3, #192	@ 0xc0
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001696:	e031      	b.n	80016fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001698:	4a1b      	ldr	r2, [pc, #108]	@ (8001708 <__NVIC_SetPriority+0xd8>)
 800169a:	1dfb      	adds	r3, r7, #7
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	0019      	movs	r1, r3
 80016a0:	230f      	movs	r3, #15
 80016a2:	400b      	ands	r3, r1
 80016a4:	3b08      	subs	r3, #8
 80016a6:	089b      	lsrs	r3, r3, #2
 80016a8:	3306      	adds	r3, #6
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	18d3      	adds	r3, r2, r3
 80016ae:	3304      	adds	r3, #4
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	1dfa      	adds	r2, r7, #7
 80016b4:	7812      	ldrb	r2, [r2, #0]
 80016b6:	0011      	movs	r1, r2
 80016b8:	2203      	movs	r2, #3
 80016ba:	400a      	ands	r2, r1
 80016bc:	00d2      	lsls	r2, r2, #3
 80016be:	21ff      	movs	r1, #255	@ 0xff
 80016c0:	4091      	lsls	r1, r2
 80016c2:	000a      	movs	r2, r1
 80016c4:	43d2      	mvns	r2, r2
 80016c6:	401a      	ands	r2, r3
 80016c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	019b      	lsls	r3, r3, #6
 80016ce:	22ff      	movs	r2, #255	@ 0xff
 80016d0:	401a      	ands	r2, r3
 80016d2:	1dfb      	adds	r3, r7, #7
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	0018      	movs	r0, r3
 80016d8:	2303      	movs	r3, #3
 80016da:	4003      	ands	r3, r0
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016e0:	4809      	ldr	r0, [pc, #36]	@ (8001708 <__NVIC_SetPriority+0xd8>)
 80016e2:	1dfb      	adds	r3, r7, #7
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	001c      	movs	r4, r3
 80016e8:	230f      	movs	r3, #15
 80016ea:	4023      	ands	r3, r4
 80016ec:	3b08      	subs	r3, #8
 80016ee:	089b      	lsrs	r3, r3, #2
 80016f0:	430a      	orrs	r2, r1
 80016f2:	3306      	adds	r3, #6
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	18c3      	adds	r3, r0, r3
 80016f8:	3304      	adds	r3, #4
 80016fa:	601a      	str	r2, [r3, #0]
}
 80016fc:	46c0      	nop			@ (mov r8, r8)
 80016fe:	46bd      	mov	sp, r7
 8001700:	b003      	add	sp, #12
 8001702:	bd90      	pop	{r4, r7, pc}
 8001704:	e000e100 	.word	0xe000e100
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	1e5a      	subs	r2, r3, #1
 8001718:	2380      	movs	r3, #128	@ 0x80
 800171a:	045b      	lsls	r3, r3, #17
 800171c:	429a      	cmp	r2, r3
 800171e:	d301      	bcc.n	8001724 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001720:	2301      	movs	r3, #1
 8001722:	e010      	b.n	8001746 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001724:	4b0a      	ldr	r3, [pc, #40]	@ (8001750 <SysTick_Config+0x44>)
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	3a01      	subs	r2, #1
 800172a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800172c:	2301      	movs	r3, #1
 800172e:	425b      	negs	r3, r3
 8001730:	2103      	movs	r1, #3
 8001732:	0018      	movs	r0, r3
 8001734:	f7ff ff7c 	bl	8001630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001738:	4b05      	ldr	r3, [pc, #20]	@ (8001750 <SysTick_Config+0x44>)
 800173a:	2200      	movs	r2, #0
 800173c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800173e:	4b04      	ldr	r3, [pc, #16]	@ (8001750 <SysTick_Config+0x44>)
 8001740:	2207      	movs	r2, #7
 8001742:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001744:	2300      	movs	r3, #0
}
 8001746:	0018      	movs	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	b002      	add	sp, #8
 800174c:	bd80      	pop	{r7, pc}
 800174e:	46c0      	nop			@ (mov r8, r8)
 8001750:	e000e010 	.word	0xe000e010

08001754 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	60b9      	str	r1, [r7, #8]
 800175c:	607a      	str	r2, [r7, #4]
 800175e:	210f      	movs	r1, #15
 8001760:	187b      	adds	r3, r7, r1
 8001762:	1c02      	adds	r2, r0, #0
 8001764:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	187b      	adds	r3, r7, r1
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	b25b      	sxtb	r3, r3
 800176e:	0011      	movs	r1, r2
 8001770:	0018      	movs	r0, r3
 8001772:	f7ff ff5d 	bl	8001630 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8001776:	46c0      	nop			@ (mov r8, r8)
 8001778:	46bd      	mov	sp, r7
 800177a:	b004      	add	sp, #16
 800177c:	bd80      	pop	{r7, pc}

0800177e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b082      	sub	sp, #8
 8001782:	af00      	add	r7, sp, #0
 8001784:	0002      	movs	r2, r0
 8001786:	1dfb      	adds	r3, r7, #7
 8001788:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800178a:	1dfb      	adds	r3, r7, #7
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	b25b      	sxtb	r3, r3
 8001790:	0018      	movs	r0, r3
 8001792:	f7ff ff33 	bl	80015fc <__NVIC_EnableIRQ>
}
 8001796:	46c0      	nop			@ (mov r8, r8)
 8001798:	46bd      	mov	sp, r7
 800179a:	b002      	add	sp, #8
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b082      	sub	sp, #8
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	0018      	movs	r0, r3
 80017aa:	f7ff ffaf 	bl	800170c <SysTick_Config>
 80017ae:	0003      	movs	r3, r0
}
 80017b0:	0018      	movs	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b002      	add	sp, #8
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d101      	bne.n	80017ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e061      	b.n	800188e <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a32      	ldr	r2, [pc, #200]	@ (8001898 <HAL_DMA_Init+0xe0>)
 80017d0:	4694      	mov	ip, r2
 80017d2:	4463      	add	r3, ip
 80017d4:	2114      	movs	r1, #20
 80017d6:	0018      	movs	r0, r3
 80017d8:	f7fe fca8 	bl	800012c <__udivsi3>
 80017dc:	0003      	movs	r3, r0
 80017de:	009a      	lsls	r2, r3, #2
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4a2d      	ldr	r2, [pc, #180]	@ (800189c <HAL_DMA_Init+0xe4>)
 80017e8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2225      	movs	r2, #37	@ 0x25
 80017ee:	2102      	movs	r1, #2
 80017f0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	4a28      	ldr	r2, [pc, #160]	@ (80018a0 <HAL_DMA_Init+0xe8>)
 80017fe:	4013      	ands	r3, r2
 8001800:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800180a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001816:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001822:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6a1b      	ldr	r3, [r3, #32]
 8001828:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	4313      	orrs	r3, r2
 800182e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689a      	ldr	r2, [r3, #8]
 800183c:	2380      	movs	r3, #128	@ 0x80
 800183e:	01db      	lsls	r3, r3, #7
 8001840:	429a      	cmp	r2, r3
 8001842:	d018      	beq.n	8001876 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001844:	4b17      	ldr	r3, [pc, #92]	@ (80018a4 <HAL_DMA_Init+0xec>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800184c:	211c      	movs	r1, #28
 800184e:	400b      	ands	r3, r1
 8001850:	210f      	movs	r1, #15
 8001852:	4099      	lsls	r1, r3
 8001854:	000b      	movs	r3, r1
 8001856:	43d9      	mvns	r1, r3
 8001858:	4b12      	ldr	r3, [pc, #72]	@ (80018a4 <HAL_DMA_Init+0xec>)
 800185a:	400a      	ands	r2, r1
 800185c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800185e:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <HAL_DMA_Init+0xec>)
 8001860:	6819      	ldr	r1, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685a      	ldr	r2, [r3, #4]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186a:	201c      	movs	r0, #28
 800186c:	4003      	ands	r3, r0
 800186e:	409a      	lsls	r2, r3
 8001870:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <HAL_DMA_Init+0xec>)
 8001872:	430a      	orrs	r2, r1
 8001874:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2200      	movs	r2, #0
 800187a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2225      	movs	r2, #37	@ 0x25
 8001880:	2101      	movs	r1, #1
 8001882:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2224      	movs	r2, #36	@ 0x24
 8001888:	2100      	movs	r1, #0
 800188a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	0018      	movs	r0, r3
 8001890:	46bd      	mov	sp, r7
 8001892:	b004      	add	sp, #16
 8001894:	bd80      	pop	{r7, pc}
 8001896:	46c0      	nop			@ (mov r8, r8)
 8001898:	bffdfff8 	.word	0xbffdfff8
 800189c:	40020000 	.word	0x40020000
 80018a0:	ffff800f 	.word	0xffff800f
 80018a4:	400200a8 	.word	0x400200a8

080018a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
 80018b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018b6:	2317      	movs	r3, #23
 80018b8:	18fb      	adds	r3, r7, r3
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2224      	movs	r2, #36	@ 0x24
 80018c2:	5c9b      	ldrb	r3, [r3, r2]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d101      	bne.n	80018cc <HAL_DMA_Start_IT+0x24>
 80018c8:	2302      	movs	r3, #2
 80018ca:	e04f      	b.n	800196c <HAL_DMA_Start_IT+0xc4>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2224      	movs	r2, #36	@ 0x24
 80018d0:	2101      	movs	r1, #1
 80018d2:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2225      	movs	r2, #37	@ 0x25
 80018d8:	5c9b      	ldrb	r3, [r3, r2]
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d13a      	bne.n	8001956 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2225      	movs	r2, #37	@ 0x25
 80018e4:	2102      	movs	r1, #2
 80018e6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2200      	movs	r2, #0
 80018ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2101      	movs	r1, #1
 80018fa:	438a      	bics	r2, r1
 80018fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	68b9      	ldr	r1, [r7, #8]
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f000 f8e3 	bl	8001ad0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	2b00      	cmp	r3, #0
 8001910:	d008      	beq.n	8001924 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	210e      	movs	r1, #14
 800191e:	430a      	orrs	r2, r1
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	e00f      	b.n	8001944 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2104      	movs	r1, #4
 8001930:	438a      	bics	r2, r1
 8001932:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	210a      	movs	r1, #10
 8001940:	430a      	orrs	r2, r1
 8001942:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2101      	movs	r1, #1
 8001950:	430a      	orrs	r2, r1
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	e007      	b.n	8001966 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2224      	movs	r2, #36	@ 0x24
 800195a:	2100      	movs	r1, #0
 800195c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800195e:	2317      	movs	r3, #23
 8001960:	18fb      	adds	r3, r7, r3
 8001962:	2202      	movs	r2, #2
 8001964:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8001966:	2317      	movs	r3, #23
 8001968:	18fb      	adds	r3, r7, r3
 800196a:	781b      	ldrb	r3, [r3, #0]
}
 800196c:	0018      	movs	r0, r3
 800196e:	46bd      	mov	sp, r7
 8001970:	b006      	add	sp, #24
 8001972:	bd80      	pop	{r7, pc}

08001974 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001990:	221c      	movs	r2, #28
 8001992:	4013      	ands	r3, r2
 8001994:	2204      	movs	r2, #4
 8001996:	409a      	lsls	r2, r3
 8001998:	0013      	movs	r3, r2
 800199a:	68fa      	ldr	r2, [r7, #12]
 800199c:	4013      	ands	r3, r2
 800199e:	d026      	beq.n	80019ee <HAL_DMA_IRQHandler+0x7a>
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	2204      	movs	r2, #4
 80019a4:	4013      	ands	r3, r2
 80019a6:	d022      	beq.n	80019ee <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2220      	movs	r2, #32
 80019b0:	4013      	ands	r3, r2
 80019b2:	d107      	bne.n	80019c4 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2104      	movs	r1, #4
 80019c0:	438a      	bics	r2, r1
 80019c2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c8:	221c      	movs	r2, #28
 80019ca:	401a      	ands	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d0:	2104      	movs	r1, #4
 80019d2:	4091      	lsls	r1, r2
 80019d4:	000a      	movs	r2, r1
 80019d6:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d100      	bne.n	80019e2 <HAL_DMA_IRQHandler+0x6e>
 80019e0:	e071      	b.n	8001ac6 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	0010      	movs	r0, r2
 80019ea:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80019ec:	e06b      	b.n	8001ac6 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019f2:	221c      	movs	r2, #28
 80019f4:	4013      	ands	r3, r2
 80019f6:	2202      	movs	r2, #2
 80019f8:	409a      	lsls	r2, r3
 80019fa:	0013      	movs	r3, r2
 80019fc:	68fa      	ldr	r2, [r7, #12]
 80019fe:	4013      	ands	r3, r2
 8001a00:	d02d      	beq.n	8001a5e <HAL_DMA_IRQHandler+0xea>
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	2202      	movs	r2, #2
 8001a06:	4013      	ands	r3, r2
 8001a08:	d029      	beq.n	8001a5e <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2220      	movs	r2, #32
 8001a12:	4013      	ands	r3, r2
 8001a14:	d10b      	bne.n	8001a2e <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	210a      	movs	r1, #10
 8001a22:	438a      	bics	r2, r1
 8001a24:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2225      	movs	r2, #37	@ 0x25
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a32:	221c      	movs	r2, #28
 8001a34:	401a      	ands	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3a:	2102      	movs	r1, #2
 8001a3c:	4091      	lsls	r1, r2
 8001a3e:	000a      	movs	r2, r1
 8001a40:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2224      	movs	r2, #36	@ 0x24
 8001a46:	2100      	movs	r1, #0
 8001a48:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d039      	beq.n	8001ac6 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	0010      	movs	r0, r2
 8001a5a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001a5c:	e033      	b.n	8001ac6 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a62:	221c      	movs	r2, #28
 8001a64:	4013      	ands	r3, r2
 8001a66:	2208      	movs	r2, #8
 8001a68:	409a      	lsls	r2, r3
 8001a6a:	0013      	movs	r3, r2
 8001a6c:	68fa      	ldr	r2, [r7, #12]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d02a      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x154>
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	2208      	movs	r2, #8
 8001a76:	4013      	ands	r3, r2
 8001a78:	d026      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	210e      	movs	r1, #14
 8001a86:	438a      	bics	r2, r1
 8001a88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8e:	221c      	movs	r2, #28
 8001a90:	401a      	ands	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a96:	2101      	movs	r1, #1
 8001a98:	4091      	lsls	r1, r2
 8001a9a:	000a      	movs	r2, r1
 8001a9c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2225      	movs	r2, #37	@ 0x25
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2224      	movs	r2, #36	@ 0x24
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d005      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	0010      	movs	r0, r2
 8001ac4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001ac6:	46c0      	nop			@ (mov r8, r8)
 8001ac8:	46c0      	nop			@ (mov r8, r8)
}
 8001aca:	46bd      	mov	sp, r7
 8001acc:	b004      	add	sp, #16
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
 8001adc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae2:	221c      	movs	r2, #28
 8001ae4:	401a      	ands	r2, r3
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	2101      	movs	r1, #1
 8001aec:	4091      	lsls	r1, r2
 8001aee:	000a      	movs	r2, r1
 8001af0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2b10      	cmp	r3, #16
 8001b00:	d108      	bne.n	8001b14 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b12:	e007      	b.n	8001b24 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68ba      	ldr	r2, [r7, #8]
 8001b1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	60da      	str	r2, [r3, #12]
}
 8001b24:	46c0      	nop			@ (mov r8, r8)
 8001b26:	46bd      	mov	sp, r7
 8001b28:	b004      	add	sp, #16
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001b42:	e149      	b.n	8001dd8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2101      	movs	r1, #1
 8001b4a:	697a      	ldr	r2, [r7, #20]
 8001b4c:	4091      	lsls	r1, r2
 8001b4e:	000a      	movs	r2, r1
 8001b50:	4013      	ands	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d100      	bne.n	8001b5c <HAL_GPIO_Init+0x30>
 8001b5a:	e13a      	b.n	8001dd2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2203      	movs	r2, #3
 8001b62:	4013      	ands	r3, r2
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d005      	beq.n	8001b74 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d130      	bne.n	8001bd6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	2203      	movs	r2, #3
 8001b80:	409a      	lsls	r2, r3
 8001b82:	0013      	movs	r3, r2
 8001b84:	43da      	mvns	r2, r3
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	68da      	ldr	r2, [r3, #12]
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	409a      	lsls	r2, r3
 8001b96:	0013      	movs	r3, r2
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001baa:	2201      	movs	r2, #1
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
 8001bb0:	0013      	movs	r3, r2
 8001bb2:	43da      	mvns	r2, r3
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	091b      	lsrs	r3, r3, #4
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	401a      	ands	r2, r3
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	0013      	movs	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2203      	movs	r2, #3
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b03      	cmp	r3, #3
 8001be0:	d017      	beq.n	8001c12 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	2203      	movs	r2, #3
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	409a      	lsls	r2, r3
 8001c04:	0013      	movs	r3, r2
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	2203      	movs	r2, #3
 8001c18:	4013      	ands	r3, r2
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d123      	bne.n	8001c66 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	08da      	lsrs	r2, r3, #3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3208      	adds	r2, #8
 8001c26:	0092      	lsls	r2, r2, #2
 8001c28:	58d3      	ldr	r3, [r2, r3]
 8001c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	2207      	movs	r2, #7
 8001c30:	4013      	ands	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	220f      	movs	r2, #15
 8001c36:	409a      	lsls	r2, r3
 8001c38:	0013      	movs	r3, r2
 8001c3a:	43da      	mvns	r2, r3
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	691a      	ldr	r2, [r3, #16]
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	2107      	movs	r1, #7
 8001c4a:	400b      	ands	r3, r1
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	409a      	lsls	r2, r3
 8001c50:	0013      	movs	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	08da      	lsrs	r2, r3, #3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3208      	adds	r2, #8
 8001c60:	0092      	lsls	r2, r2, #2
 8001c62:	6939      	ldr	r1, [r7, #16]
 8001c64:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	2203      	movs	r2, #3
 8001c72:	409a      	lsls	r2, r3
 8001c74:	0013      	movs	r3, r2
 8001c76:	43da      	mvns	r2, r3
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2203      	movs	r2, #3
 8001c84:	401a      	ands	r2, r3
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	409a      	lsls	r2, r3
 8001c8c:	0013      	movs	r3, r2
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	23c0      	movs	r3, #192	@ 0xc0
 8001ca0:	029b      	lsls	r3, r3, #10
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d100      	bne.n	8001ca8 <HAL_GPIO_Init+0x17c>
 8001ca6:	e094      	b.n	8001dd2 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca8:	4b51      	ldr	r3, [pc, #324]	@ (8001df0 <HAL_GPIO_Init+0x2c4>)
 8001caa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cac:	4b50      	ldr	r3, [pc, #320]	@ (8001df0 <HAL_GPIO_Init+0x2c4>)
 8001cae:	2101      	movs	r1, #1
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cb4:	4a4f      	ldr	r2, [pc, #316]	@ (8001df4 <HAL_GPIO_Init+0x2c8>)
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	089b      	lsrs	r3, r3, #2
 8001cba:	3302      	adds	r3, #2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	589b      	ldr	r3, [r3, r2]
 8001cc0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	2203      	movs	r2, #3
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	220f      	movs	r2, #15
 8001ccc:	409a      	lsls	r2, r3
 8001cce:	0013      	movs	r3, r2
 8001cd0:	43da      	mvns	r2, r3
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	23a0      	movs	r3, #160	@ 0xa0
 8001cdc:	05db      	lsls	r3, r3, #23
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d013      	beq.n	8001d0a <HAL_GPIO_Init+0x1de>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a44      	ldr	r2, [pc, #272]	@ (8001df8 <HAL_GPIO_Init+0x2cc>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d00d      	beq.n	8001d06 <HAL_GPIO_Init+0x1da>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a43      	ldr	r2, [pc, #268]	@ (8001dfc <HAL_GPIO_Init+0x2d0>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d007      	beq.n	8001d02 <HAL_GPIO_Init+0x1d6>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a42      	ldr	r2, [pc, #264]	@ (8001e00 <HAL_GPIO_Init+0x2d4>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d101      	bne.n	8001cfe <HAL_GPIO_Init+0x1d2>
 8001cfa:	2305      	movs	r3, #5
 8001cfc:	e006      	b.n	8001d0c <HAL_GPIO_Init+0x1e0>
 8001cfe:	2306      	movs	r3, #6
 8001d00:	e004      	b.n	8001d0c <HAL_GPIO_Init+0x1e0>
 8001d02:	2302      	movs	r3, #2
 8001d04:	e002      	b.n	8001d0c <HAL_GPIO_Init+0x1e0>
 8001d06:	2301      	movs	r3, #1
 8001d08:	e000      	b.n	8001d0c <HAL_GPIO_Init+0x1e0>
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	2103      	movs	r1, #3
 8001d10:	400a      	ands	r2, r1
 8001d12:	0092      	lsls	r2, r2, #2
 8001d14:	4093      	lsls	r3, r2
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d1c:	4935      	ldr	r1, [pc, #212]	@ (8001df4 <HAL_GPIO_Init+0x2c8>)
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	089b      	lsrs	r3, r3, #2
 8001d22:	3302      	adds	r3, #2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d2a:	4b36      	ldr	r3, [pc, #216]	@ (8001e04 <HAL_GPIO_Init+0x2d8>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	43da      	mvns	r2, r3
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	4013      	ands	r3, r2
 8001d38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	2380      	movs	r3, #128	@ 0x80
 8001d40:	035b      	lsls	r3, r3, #13
 8001d42:	4013      	ands	r3, r2
 8001d44:	d003      	beq.n	8001d4e <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d4e:	4b2d      	ldr	r3, [pc, #180]	@ (8001e04 <HAL_GPIO_Init+0x2d8>)
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001d54:	4b2b      	ldr	r3, [pc, #172]	@ (8001e04 <HAL_GPIO_Init+0x2d8>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	43da      	mvns	r2, r3
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	4013      	ands	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	2380      	movs	r3, #128	@ 0x80
 8001d6a:	039b      	lsls	r3, r3, #14
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	d003      	beq.n	8001d78 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d78:	4b22      	ldr	r3, [pc, #136]	@ (8001e04 <HAL_GPIO_Init+0x2d8>)
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001d7e:	4b21      	ldr	r3, [pc, #132]	@ (8001e04 <HAL_GPIO_Init+0x2d8>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	43da      	mvns	r2, r3
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685a      	ldr	r2, [r3, #4]
 8001d92:	2380      	movs	r3, #128	@ 0x80
 8001d94:	029b      	lsls	r3, r3, #10
 8001d96:	4013      	ands	r3, r2
 8001d98:	d003      	beq.n	8001da2 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001da2:	4b18      	ldr	r3, [pc, #96]	@ (8001e04 <HAL_GPIO_Init+0x2d8>)
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001da8:	4b16      	ldr	r3, [pc, #88]	@ (8001e04 <HAL_GPIO_Init+0x2d8>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	43da      	mvns	r2, r3
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	4013      	ands	r3, r2
 8001db6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685a      	ldr	r2, [r3, #4]
 8001dbc:	2380      	movs	r3, #128	@ 0x80
 8001dbe:	025b      	lsls	r3, r3, #9
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d003      	beq.n	8001dcc <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e04 <HAL_GPIO_Init+0x2d8>)
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	40da      	lsrs	r2, r3
 8001de0:	1e13      	subs	r3, r2, #0
 8001de2:	d000      	beq.n	8001de6 <HAL_GPIO_Init+0x2ba>
 8001de4:	e6ae      	b.n	8001b44 <HAL_GPIO_Init+0x18>
  }
}
 8001de6:	46c0      	nop			@ (mov r8, r8)
 8001de8:	46c0      	nop			@ (mov r8, r8)
 8001dea:	46bd      	mov	sp, r7
 8001dec:	b006      	add	sp, #24
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40010000 	.word	0x40010000
 8001df8:	50000400 	.word	0x50000400
 8001dfc:	50000800 	.word	0x50000800
 8001e00:	50001c00 	.word	0x50001c00
 8001e04:	40010400 	.word	0x40010400

08001e08 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	0008      	movs	r0, r1
 8001e12:	0011      	movs	r1, r2
 8001e14:	1cbb      	adds	r3, r7, #2
 8001e16:	1c02      	adds	r2, r0, #0
 8001e18:	801a      	strh	r2, [r3, #0]
 8001e1a:	1c7b      	adds	r3, r7, #1
 8001e1c:	1c0a      	adds	r2, r1, #0
 8001e1e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e20:	1c7b      	adds	r3, r7, #1
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d004      	beq.n	8001e32 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e28:	1cbb      	adds	r3, r7, #2
 8001e2a:	881a      	ldrh	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001e30:	e003      	b.n	8001e3a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001e32:	1cbb      	adds	r3, r7, #2
 8001e34:	881a      	ldrh	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	b002      	add	sp, #8
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e44:	b5b0      	push	{r4, r5, r7, lr}
 8001e46:	b08a      	sub	sp, #40	@ 0x28
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d102      	bne.n	8001e58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	f000 fb6c 	bl	8002530 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e58:	4bc8      	ldr	r3, [pc, #800]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	220c      	movs	r2, #12
 8001e5e:	4013      	ands	r3, r2
 8001e60:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e62:	4bc6      	ldr	r3, [pc, #792]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001e64:	68da      	ldr	r2, [r3, #12]
 8001e66:	2380      	movs	r3, #128	@ 0x80
 8001e68:	025b      	lsls	r3, r3, #9
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2201      	movs	r2, #1
 8001e74:	4013      	ands	r3, r2
 8001e76:	d100      	bne.n	8001e7a <HAL_RCC_OscConfig+0x36>
 8001e78:	e07d      	b.n	8001f76 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	2b08      	cmp	r3, #8
 8001e7e:	d007      	beq.n	8001e90 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	2b0c      	cmp	r3, #12
 8001e84:	d112      	bne.n	8001eac <HAL_RCC_OscConfig+0x68>
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	2380      	movs	r3, #128	@ 0x80
 8001e8a:	025b      	lsls	r3, r3, #9
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d10d      	bne.n	8001eac <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e90:	4bba      	ldr	r3, [pc, #744]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	2380      	movs	r3, #128	@ 0x80
 8001e96:	029b      	lsls	r3, r3, #10
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d100      	bne.n	8001e9e <HAL_RCC_OscConfig+0x5a>
 8001e9c:	e06a      	b.n	8001f74 <HAL_RCC_OscConfig+0x130>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d166      	bne.n	8001f74 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	f000 fb42 	bl	8002530 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	2380      	movs	r3, #128	@ 0x80
 8001eb2:	025b      	lsls	r3, r3, #9
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d107      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x84>
 8001eb8:	4bb0      	ldr	r3, [pc, #704]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	4baf      	ldr	r3, [pc, #700]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001ebe:	2180      	movs	r1, #128	@ 0x80
 8001ec0:	0249      	lsls	r1, r1, #9
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	e027      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685a      	ldr	r2, [r3, #4]
 8001ecc:	23a0      	movs	r3, #160	@ 0xa0
 8001ece:	02db      	lsls	r3, r3, #11
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d10e      	bne.n	8001ef2 <HAL_RCC_OscConfig+0xae>
 8001ed4:	4ba9      	ldr	r3, [pc, #676]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	4ba8      	ldr	r3, [pc, #672]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001eda:	2180      	movs	r1, #128	@ 0x80
 8001edc:	02c9      	lsls	r1, r1, #11
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	4ba6      	ldr	r3, [pc, #664]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	4ba5      	ldr	r3, [pc, #660]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001ee8:	2180      	movs	r1, #128	@ 0x80
 8001eea:	0249      	lsls	r1, r1, #9
 8001eec:	430a      	orrs	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	e012      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001ef2:	4ba2      	ldr	r3, [pc, #648]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	4ba1      	ldr	r3, [pc, #644]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001ef8:	49a1      	ldr	r1, [pc, #644]	@ (8002180 <HAL_RCC_OscConfig+0x33c>)
 8001efa:	400a      	ands	r2, r1
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	4b9f      	ldr	r3, [pc, #636]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	2380      	movs	r3, #128	@ 0x80
 8001f04:	025b      	lsls	r3, r3, #9
 8001f06:	4013      	ands	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4b9b      	ldr	r3, [pc, #620]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	4b9a      	ldr	r3, [pc, #616]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001f12:	499c      	ldr	r1, [pc, #624]	@ (8002184 <HAL_RCC_OscConfig+0x340>)
 8001f14:	400a      	ands	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d014      	beq.n	8001f4a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7fe ff46 	bl	8000db0 <HAL_GetTick>
 8001f24:	0003      	movs	r3, r0
 8001f26:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f28:	e008      	b.n	8001f3c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f2a:	f7fe ff41 	bl	8000db0 <HAL_GetTick>
 8001f2e:	0002      	movs	r2, r0
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b64      	cmp	r3, #100	@ 0x64
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e2f9      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f3c:	4b8f      	ldr	r3, [pc, #572]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	2380      	movs	r3, #128	@ 0x80
 8001f42:	029b      	lsls	r3, r3, #10
 8001f44:	4013      	ands	r3, r2
 8001f46:	d0f0      	beq.n	8001f2a <HAL_RCC_OscConfig+0xe6>
 8001f48:	e015      	b.n	8001f76 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4a:	f7fe ff31 	bl	8000db0 <HAL_GetTick>
 8001f4e:	0003      	movs	r3, r0
 8001f50:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f54:	f7fe ff2c 	bl	8000db0 <HAL_GetTick>
 8001f58:	0002      	movs	r2, r0
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b64      	cmp	r3, #100	@ 0x64
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e2e4      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f66:	4b85      	ldr	r3, [pc, #532]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	2380      	movs	r3, #128	@ 0x80
 8001f6c:	029b      	lsls	r3, r3, #10
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d1f0      	bne.n	8001f54 <HAL_RCC_OscConfig+0x110>
 8001f72:	e000      	b.n	8001f76 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f74:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d100      	bne.n	8001f82 <HAL_RCC_OscConfig+0x13e>
 8001f80:	e099      	b.n	80020b6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	2220      	movs	r2, #32
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d009      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001f90:	4b7a      	ldr	r3, [pc, #488]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	4b79      	ldr	r3, [pc, #484]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001f96:	2120      	movs	r1, #32
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	4393      	bics	r3, r2
 8001fa2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	2b04      	cmp	r3, #4
 8001fa8:	d005      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	2b0c      	cmp	r3, #12
 8001fae:	d13e      	bne.n	800202e <HAL_RCC_OscConfig+0x1ea>
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d13b      	bne.n	800202e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001fb6:	4b71      	ldr	r3, [pc, #452]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2204      	movs	r2, #4
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d004      	beq.n	8001fca <HAL_RCC_OscConfig+0x186>
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e2b2      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fca:	4b6c      	ldr	r3, [pc, #432]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	4a6e      	ldr	r2, [pc, #440]	@ (8002188 <HAL_RCC_OscConfig+0x344>)
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	0019      	movs	r1, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	021a      	lsls	r2, r3, #8
 8001fda:	4b68      	ldr	r3, [pc, #416]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001fe0:	4b66      	ldr	r3, [pc, #408]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2209      	movs	r2, #9
 8001fe6:	4393      	bics	r3, r2
 8001fe8:	0019      	movs	r1, r3
 8001fea:	4b64      	ldr	r3, [pc, #400]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ff2:	f000 fbeb 	bl	80027cc <HAL_RCC_GetSysClockFreq>
 8001ff6:	0001      	movs	r1, r0
 8001ff8:	4b60      	ldr	r3, [pc, #384]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	091b      	lsrs	r3, r3, #4
 8001ffe:	220f      	movs	r2, #15
 8002000:	4013      	ands	r3, r2
 8002002:	4a62      	ldr	r2, [pc, #392]	@ (800218c <HAL_RCC_OscConfig+0x348>)
 8002004:	5cd3      	ldrb	r3, [r2, r3]
 8002006:	000a      	movs	r2, r1
 8002008:	40da      	lsrs	r2, r3
 800200a:	4b61      	ldr	r3, [pc, #388]	@ (8002190 <HAL_RCC_OscConfig+0x34c>)
 800200c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800200e:	4b61      	ldr	r3, [pc, #388]	@ (8002194 <HAL_RCC_OscConfig+0x350>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2513      	movs	r5, #19
 8002014:	197c      	adds	r4, r7, r5
 8002016:	0018      	movs	r0, r3
 8002018:	f7fe fe84 	bl	8000d24 <HAL_InitTick>
 800201c:	0003      	movs	r3, r0
 800201e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002020:	197b      	adds	r3, r7, r5
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d046      	beq.n	80020b6 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8002028:	197b      	adds	r3, r7, r5
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	e280      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800202e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002030:	2b00      	cmp	r3, #0
 8002032:	d027      	beq.n	8002084 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002034:	4b51      	ldr	r3, [pc, #324]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2209      	movs	r2, #9
 800203a:	4393      	bics	r3, r2
 800203c:	0019      	movs	r1, r3
 800203e:	4b4f      	ldr	r3, [pc, #316]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8002040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002042:	430a      	orrs	r2, r1
 8002044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002046:	f7fe feb3 	bl	8000db0 <HAL_GetTick>
 800204a:	0003      	movs	r3, r0
 800204c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800204e:	e008      	b.n	8002062 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002050:	f7fe feae 	bl	8000db0 <HAL_GetTick>
 8002054:	0002      	movs	r2, r0
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e266      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002062:	4b46      	ldr	r3, [pc, #280]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2204      	movs	r2, #4
 8002068:	4013      	ands	r3, r2
 800206a:	d0f1      	beq.n	8002050 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800206c:	4b43      	ldr	r3, [pc, #268]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	4a45      	ldr	r2, [pc, #276]	@ (8002188 <HAL_RCC_OscConfig+0x344>)
 8002072:	4013      	ands	r3, r2
 8002074:	0019      	movs	r1, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	021a      	lsls	r2, r3, #8
 800207c:	4b3f      	ldr	r3, [pc, #252]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 800207e:	430a      	orrs	r2, r1
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	e018      	b.n	80020b6 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002084:	4b3d      	ldr	r3, [pc, #244]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4b3c      	ldr	r3, [pc, #240]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 800208a:	2101      	movs	r1, #1
 800208c:	438a      	bics	r2, r1
 800208e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002090:	f7fe fe8e 	bl	8000db0 <HAL_GetTick>
 8002094:	0003      	movs	r3, r0
 8002096:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002098:	e008      	b.n	80020ac <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800209a:	f7fe fe89 	bl	8000db0 <HAL_GetTick>
 800209e:	0002      	movs	r2, r0
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e241      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020ac:	4b33      	ldr	r3, [pc, #204]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2204      	movs	r2, #4
 80020b2:	4013      	ands	r3, r2
 80020b4:	d1f1      	bne.n	800209a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2210      	movs	r2, #16
 80020bc:	4013      	ands	r3, r2
 80020be:	d100      	bne.n	80020c2 <HAL_RCC_OscConfig+0x27e>
 80020c0:	e0a1      	b.n	8002206 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d140      	bne.n	800214a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020c8:	4b2c      	ldr	r3, [pc, #176]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	2380      	movs	r3, #128	@ 0x80
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4013      	ands	r3, r2
 80020d2:	d005      	beq.n	80020e0 <HAL_RCC_OscConfig+0x29c>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e227      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020e0:	4b26      	ldr	r3, [pc, #152]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	4a2c      	ldr	r2, [pc, #176]	@ (8002198 <HAL_RCC_OscConfig+0x354>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	0019      	movs	r1, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a1a      	ldr	r2, [r3, #32]
 80020ee:	4b23      	ldr	r3, [pc, #140]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 80020f0:	430a      	orrs	r2, r1
 80020f2:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020f4:	4b21      	ldr	r3, [pc, #132]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	021b      	lsls	r3, r3, #8
 80020fa:	0a19      	lsrs	r1, r3, #8
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	061a      	lsls	r2, r3, #24
 8002102:	4b1e      	ldr	r3, [pc, #120]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8002104:	430a      	orrs	r2, r1
 8002106:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	0b5b      	lsrs	r3, r3, #13
 800210e:	3301      	adds	r3, #1
 8002110:	2280      	movs	r2, #128	@ 0x80
 8002112:	0212      	lsls	r2, r2, #8
 8002114:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002116:	4b19      	ldr	r3, [pc, #100]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	091b      	lsrs	r3, r3, #4
 800211c:	210f      	movs	r1, #15
 800211e:	400b      	ands	r3, r1
 8002120:	491a      	ldr	r1, [pc, #104]	@ (800218c <HAL_RCC_OscConfig+0x348>)
 8002122:	5ccb      	ldrb	r3, [r1, r3]
 8002124:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002126:	4b1a      	ldr	r3, [pc, #104]	@ (8002190 <HAL_RCC_OscConfig+0x34c>)
 8002128:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800212a:	4b1a      	ldr	r3, [pc, #104]	@ (8002194 <HAL_RCC_OscConfig+0x350>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2513      	movs	r5, #19
 8002130:	197c      	adds	r4, r7, r5
 8002132:	0018      	movs	r0, r3
 8002134:	f7fe fdf6 	bl	8000d24 <HAL_InitTick>
 8002138:	0003      	movs	r3, r0
 800213a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800213c:	197b      	adds	r3, r7, r5
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d060      	beq.n	8002206 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8002144:	197b      	adds	r3, r7, r5
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	e1f2      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d03f      	beq.n	80021d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002152:	4b0a      	ldr	r3, [pc, #40]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	4b09      	ldr	r3, [pc, #36]	@ (800217c <HAL_RCC_OscConfig+0x338>)
 8002158:	2180      	movs	r1, #128	@ 0x80
 800215a:	0049      	lsls	r1, r1, #1
 800215c:	430a      	orrs	r2, r1
 800215e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002160:	f7fe fe26 	bl	8000db0 <HAL_GetTick>
 8002164:	0003      	movs	r3, r0
 8002166:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002168:	e018      	b.n	800219c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800216a:	f7fe fe21 	bl	8000db0 <HAL_GetTick>
 800216e:	0002      	movs	r2, r0
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d911      	bls.n	800219c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e1d9      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
 800217c:	40021000 	.word	0x40021000
 8002180:	fffeffff 	.word	0xfffeffff
 8002184:	fffbffff 	.word	0xfffbffff
 8002188:	ffffe0ff 	.word	0xffffe0ff
 800218c:	080041dc 	.word	0x080041dc
 8002190:	20000000 	.word	0x20000000
 8002194:	20000004 	.word	0x20000004
 8002198:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800219c:	4bc9      	ldr	r3, [pc, #804]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2380      	movs	r3, #128	@ 0x80
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	4013      	ands	r3, r2
 80021a6:	d0e0      	beq.n	800216a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021a8:	4bc6      	ldr	r3, [pc, #792]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	4ac6      	ldr	r2, [pc, #792]	@ (80024c8 <HAL_RCC_OscConfig+0x684>)
 80021ae:	4013      	ands	r3, r2
 80021b0:	0019      	movs	r1, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a1a      	ldr	r2, [r3, #32]
 80021b6:	4bc3      	ldr	r3, [pc, #780]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80021b8:	430a      	orrs	r2, r1
 80021ba:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021bc:	4bc1      	ldr	r3, [pc, #772]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	021b      	lsls	r3, r3, #8
 80021c2:	0a19      	lsrs	r1, r3, #8
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	69db      	ldr	r3, [r3, #28]
 80021c8:	061a      	lsls	r2, r3, #24
 80021ca:	4bbe      	ldr	r3, [pc, #760]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80021cc:	430a      	orrs	r2, r1
 80021ce:	605a      	str	r2, [r3, #4]
 80021d0:	e019      	b.n	8002206 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021d2:	4bbc      	ldr	r3, [pc, #752]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	4bbb      	ldr	r3, [pc, #748]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80021d8:	49bc      	ldr	r1, [pc, #752]	@ (80024cc <HAL_RCC_OscConfig+0x688>)
 80021da:	400a      	ands	r2, r1
 80021dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021de:	f7fe fde7 	bl	8000db0 <HAL_GetTick>
 80021e2:	0003      	movs	r3, r0
 80021e4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80021e6:	e008      	b.n	80021fa <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021e8:	f7fe fde2 	bl	8000db0 <HAL_GetTick>
 80021ec:	0002      	movs	r2, r0
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e19a      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80021fa:	4bb2      	ldr	r3, [pc, #712]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	2380      	movs	r3, #128	@ 0x80
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4013      	ands	r3, r2
 8002204:	d1f0      	bne.n	80021e8 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2208      	movs	r2, #8
 800220c:	4013      	ands	r3, r2
 800220e:	d036      	beq.n	800227e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d019      	beq.n	800224c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002218:	4baa      	ldr	r3, [pc, #680]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800221a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800221c:	4ba9      	ldr	r3, [pc, #676]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800221e:	2101      	movs	r1, #1
 8002220:	430a      	orrs	r2, r1
 8002222:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002224:	f7fe fdc4 	bl	8000db0 <HAL_GetTick>
 8002228:	0003      	movs	r3, r0
 800222a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800222c:	e008      	b.n	8002240 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800222e:	f7fe fdbf 	bl	8000db0 <HAL_GetTick>
 8002232:	0002      	movs	r2, r0
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d901      	bls.n	8002240 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e177      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002240:	4ba0      	ldr	r3, [pc, #640]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002244:	2202      	movs	r2, #2
 8002246:	4013      	ands	r3, r2
 8002248:	d0f1      	beq.n	800222e <HAL_RCC_OscConfig+0x3ea>
 800224a:	e018      	b.n	800227e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800224c:	4b9d      	ldr	r3, [pc, #628]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800224e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002250:	4b9c      	ldr	r3, [pc, #624]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002252:	2101      	movs	r1, #1
 8002254:	438a      	bics	r2, r1
 8002256:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002258:	f7fe fdaa 	bl	8000db0 <HAL_GetTick>
 800225c:	0003      	movs	r3, r0
 800225e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002260:	e008      	b.n	8002274 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002262:	f7fe fda5 	bl	8000db0 <HAL_GetTick>
 8002266:	0002      	movs	r2, r0
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e15d      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002274:	4b93      	ldr	r3, [pc, #588]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002278:	2202      	movs	r2, #2
 800227a:	4013      	ands	r3, r2
 800227c:	d1f1      	bne.n	8002262 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2204      	movs	r2, #4
 8002284:	4013      	ands	r3, r2
 8002286:	d100      	bne.n	800228a <HAL_RCC_OscConfig+0x446>
 8002288:	e0ae      	b.n	80023e8 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800228a:	2023      	movs	r0, #35	@ 0x23
 800228c:	183b      	adds	r3, r7, r0
 800228e:	2200      	movs	r2, #0
 8002290:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002292:	4b8c      	ldr	r3, [pc, #560]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002294:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002296:	2380      	movs	r3, #128	@ 0x80
 8002298:	055b      	lsls	r3, r3, #21
 800229a:	4013      	ands	r3, r2
 800229c:	d109      	bne.n	80022b2 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800229e:	4b89      	ldr	r3, [pc, #548]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80022a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80022a2:	4b88      	ldr	r3, [pc, #544]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80022a4:	2180      	movs	r1, #128	@ 0x80
 80022a6:	0549      	lsls	r1, r1, #21
 80022a8:	430a      	orrs	r2, r1
 80022aa:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80022ac:	183b      	adds	r3, r7, r0
 80022ae:	2201      	movs	r2, #1
 80022b0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b2:	4b87      	ldr	r3, [pc, #540]	@ (80024d0 <HAL_RCC_OscConfig+0x68c>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	2380      	movs	r3, #128	@ 0x80
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4013      	ands	r3, r2
 80022bc:	d11a      	bne.n	80022f4 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022be:	4b84      	ldr	r3, [pc, #528]	@ (80024d0 <HAL_RCC_OscConfig+0x68c>)
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	4b83      	ldr	r3, [pc, #524]	@ (80024d0 <HAL_RCC_OscConfig+0x68c>)
 80022c4:	2180      	movs	r1, #128	@ 0x80
 80022c6:	0049      	lsls	r1, r1, #1
 80022c8:	430a      	orrs	r2, r1
 80022ca:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022cc:	f7fe fd70 	bl	8000db0 <HAL_GetTick>
 80022d0:	0003      	movs	r3, r0
 80022d2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022d4:	e008      	b.n	80022e8 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022d6:	f7fe fd6b 	bl	8000db0 <HAL_GetTick>
 80022da:	0002      	movs	r2, r0
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b64      	cmp	r3, #100	@ 0x64
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e123      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e8:	4b79      	ldr	r3, [pc, #484]	@ (80024d0 <HAL_RCC_OscConfig+0x68c>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	2380      	movs	r3, #128	@ 0x80
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	4013      	ands	r3, r2
 80022f2:	d0f0      	beq.n	80022d6 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	2380      	movs	r3, #128	@ 0x80
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d107      	bne.n	8002310 <HAL_RCC_OscConfig+0x4cc>
 8002300:	4b70      	ldr	r3, [pc, #448]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002302:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002304:	4b6f      	ldr	r3, [pc, #444]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002306:	2180      	movs	r1, #128	@ 0x80
 8002308:	0049      	lsls	r1, r1, #1
 800230a:	430a      	orrs	r2, r1
 800230c:	651a      	str	r2, [r3, #80]	@ 0x50
 800230e:	e031      	b.n	8002374 <HAL_RCC_OscConfig+0x530>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d10c      	bne.n	8002332 <HAL_RCC_OscConfig+0x4ee>
 8002318:	4b6a      	ldr	r3, [pc, #424]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800231a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800231c:	4b69      	ldr	r3, [pc, #420]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800231e:	496b      	ldr	r1, [pc, #428]	@ (80024cc <HAL_RCC_OscConfig+0x688>)
 8002320:	400a      	ands	r2, r1
 8002322:	651a      	str	r2, [r3, #80]	@ 0x50
 8002324:	4b67      	ldr	r3, [pc, #412]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002326:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002328:	4b66      	ldr	r3, [pc, #408]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800232a:	496a      	ldr	r1, [pc, #424]	@ (80024d4 <HAL_RCC_OscConfig+0x690>)
 800232c:	400a      	ands	r2, r1
 800232e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002330:	e020      	b.n	8002374 <HAL_RCC_OscConfig+0x530>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689a      	ldr	r2, [r3, #8]
 8002336:	23a0      	movs	r3, #160	@ 0xa0
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	429a      	cmp	r2, r3
 800233c:	d10e      	bne.n	800235c <HAL_RCC_OscConfig+0x518>
 800233e:	4b61      	ldr	r3, [pc, #388]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002340:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002342:	4b60      	ldr	r3, [pc, #384]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002344:	2180      	movs	r1, #128	@ 0x80
 8002346:	00c9      	lsls	r1, r1, #3
 8002348:	430a      	orrs	r2, r1
 800234a:	651a      	str	r2, [r3, #80]	@ 0x50
 800234c:	4b5d      	ldr	r3, [pc, #372]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800234e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002350:	4b5c      	ldr	r3, [pc, #368]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002352:	2180      	movs	r1, #128	@ 0x80
 8002354:	0049      	lsls	r1, r1, #1
 8002356:	430a      	orrs	r2, r1
 8002358:	651a      	str	r2, [r3, #80]	@ 0x50
 800235a:	e00b      	b.n	8002374 <HAL_RCC_OscConfig+0x530>
 800235c:	4b59      	ldr	r3, [pc, #356]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800235e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002360:	4b58      	ldr	r3, [pc, #352]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002362:	495a      	ldr	r1, [pc, #360]	@ (80024cc <HAL_RCC_OscConfig+0x688>)
 8002364:	400a      	ands	r2, r1
 8002366:	651a      	str	r2, [r3, #80]	@ 0x50
 8002368:	4b56      	ldr	r3, [pc, #344]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800236a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800236c:	4b55      	ldr	r3, [pc, #340]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800236e:	4959      	ldr	r1, [pc, #356]	@ (80024d4 <HAL_RCC_OscConfig+0x690>)
 8002370:	400a      	ands	r2, r1
 8002372:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d015      	beq.n	80023a8 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800237c:	f7fe fd18 	bl	8000db0 <HAL_GetTick>
 8002380:	0003      	movs	r3, r0
 8002382:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002384:	e009      	b.n	800239a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002386:	f7fe fd13 	bl	8000db0 <HAL_GetTick>
 800238a:	0002      	movs	r2, r0
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	4a51      	ldr	r2, [pc, #324]	@ (80024d8 <HAL_RCC_OscConfig+0x694>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e0ca      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800239a:	4b4a      	ldr	r3, [pc, #296]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800239c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800239e:	2380      	movs	r3, #128	@ 0x80
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4013      	ands	r3, r2
 80023a4:	d0ef      	beq.n	8002386 <HAL_RCC_OscConfig+0x542>
 80023a6:	e014      	b.n	80023d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a8:	f7fe fd02 	bl	8000db0 <HAL_GetTick>
 80023ac:	0003      	movs	r3, r0
 80023ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023b0:	e009      	b.n	80023c6 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023b2:	f7fe fcfd 	bl	8000db0 <HAL_GetTick>
 80023b6:	0002      	movs	r2, r0
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	4a46      	ldr	r2, [pc, #280]	@ (80024d8 <HAL_RCC_OscConfig+0x694>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e0b4      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023c6:	4b3f      	ldr	r3, [pc, #252]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80023c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80023ca:	2380      	movs	r3, #128	@ 0x80
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4013      	ands	r3, r2
 80023d0:	d1ef      	bne.n	80023b2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023d2:	2323      	movs	r3, #35	@ 0x23
 80023d4:	18fb      	adds	r3, r7, r3
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d105      	bne.n	80023e8 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023dc:	4b39      	ldr	r3, [pc, #228]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80023de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023e0:	4b38      	ldr	r3, [pc, #224]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80023e2:	493e      	ldr	r1, [pc, #248]	@ (80024dc <HAL_RCC_OscConfig+0x698>)
 80023e4:	400a      	ands	r2, r1
 80023e6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d100      	bne.n	80023f2 <HAL_RCC_OscConfig+0x5ae>
 80023f0:	e09d      	b.n	800252e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	2b0c      	cmp	r3, #12
 80023f6:	d100      	bne.n	80023fa <HAL_RCC_OscConfig+0x5b6>
 80023f8:	e076      	b.n	80024e8 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d145      	bne.n	800248e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002402:	4b30      	ldr	r3, [pc, #192]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4b2f      	ldr	r3, [pc, #188]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002408:	4935      	ldr	r1, [pc, #212]	@ (80024e0 <HAL_RCC_OscConfig+0x69c>)
 800240a:	400a      	ands	r2, r1
 800240c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240e:	f7fe fccf 	bl	8000db0 <HAL_GetTick>
 8002412:	0003      	movs	r3, r0
 8002414:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002418:	f7fe fcca 	bl	8000db0 <HAL_GetTick>
 800241c:	0002      	movs	r2, r0
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e082      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800242a:	4b26      	ldr	r3, [pc, #152]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	2380      	movs	r3, #128	@ 0x80
 8002430:	049b      	lsls	r3, r3, #18
 8002432:	4013      	ands	r3, r2
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002436:	4b23      	ldr	r3, [pc, #140]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	4a2a      	ldr	r2, [pc, #168]	@ (80024e4 <HAL_RCC_OscConfig+0x6a0>)
 800243c:	4013      	ands	r3, r2
 800243e:	0019      	movs	r1, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002448:	431a      	orrs	r2, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244e:	431a      	orrs	r2, r3
 8002450:	4b1c      	ldr	r3, [pc, #112]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002452:	430a      	orrs	r2, r1
 8002454:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002456:	4b1b      	ldr	r3, [pc, #108]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	4b1a      	ldr	r3, [pc, #104]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 800245c:	2180      	movs	r1, #128	@ 0x80
 800245e:	0449      	lsls	r1, r1, #17
 8002460:	430a      	orrs	r2, r1
 8002462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002464:	f7fe fca4 	bl	8000db0 <HAL_GetTick>
 8002468:	0003      	movs	r3, r0
 800246a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800246c:	e008      	b.n	8002480 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800246e:	f7fe fc9f 	bl	8000db0 <HAL_GetTick>
 8002472:	0002      	movs	r2, r0
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e057      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002480:	4b10      	ldr	r3, [pc, #64]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	2380      	movs	r3, #128	@ 0x80
 8002486:	049b      	lsls	r3, r3, #18
 8002488:	4013      	ands	r3, r2
 800248a:	d0f0      	beq.n	800246e <HAL_RCC_OscConfig+0x62a>
 800248c:	e04f      	b.n	800252e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800248e:	4b0d      	ldr	r3, [pc, #52]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 8002494:	4912      	ldr	r1, [pc, #72]	@ (80024e0 <HAL_RCC_OscConfig+0x69c>)
 8002496:	400a      	ands	r2, r1
 8002498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249a:	f7fe fc89 	bl	8000db0 <HAL_GetTick>
 800249e:	0003      	movs	r3, r0
 80024a0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024a2:	e008      	b.n	80024b6 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024a4:	f7fe fc84 	bl	8000db0 <HAL_GetTick>
 80024a8:	0002      	movs	r2, r0
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e03c      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024b6:	4b03      	ldr	r3, [pc, #12]	@ (80024c4 <HAL_RCC_OscConfig+0x680>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	2380      	movs	r3, #128	@ 0x80
 80024bc:	049b      	lsls	r3, r3, #18
 80024be:	4013      	ands	r3, r2
 80024c0:	d1f0      	bne.n	80024a4 <HAL_RCC_OscConfig+0x660>
 80024c2:	e034      	b.n	800252e <HAL_RCC_OscConfig+0x6ea>
 80024c4:	40021000 	.word	0x40021000
 80024c8:	ffff1fff 	.word	0xffff1fff
 80024cc:	fffffeff 	.word	0xfffffeff
 80024d0:	40007000 	.word	0x40007000
 80024d4:	fffffbff 	.word	0xfffffbff
 80024d8:	00001388 	.word	0x00001388
 80024dc:	efffffff 	.word	0xefffffff
 80024e0:	feffffff 	.word	0xfeffffff
 80024e4:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d101      	bne.n	80024f4 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e01d      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024f4:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <HAL_RCC_OscConfig+0x6f4>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	2380      	movs	r3, #128	@ 0x80
 80024fe:	025b      	lsls	r3, r3, #9
 8002500:	401a      	ands	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002506:	429a      	cmp	r2, r3
 8002508:	d10f      	bne.n	800252a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	23f0      	movs	r3, #240	@ 0xf0
 800250e:	039b      	lsls	r3, r3, #14
 8002510:	401a      	ands	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002516:	429a      	cmp	r2, r3
 8002518:	d107      	bne.n	800252a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	23c0      	movs	r3, #192	@ 0xc0
 800251e:	041b      	lsls	r3, r3, #16
 8002520:	401a      	ands	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002526:	429a      	cmp	r2, r3
 8002528:	d001      	beq.n	800252e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e000      	b.n	8002530 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	0018      	movs	r0, r3
 8002532:	46bd      	mov	sp, r7
 8002534:	b00a      	add	sp, #40	@ 0x28
 8002536:	bdb0      	pop	{r4, r5, r7, pc}
 8002538:	40021000 	.word	0x40021000

0800253c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800253c:	b5b0      	push	{r4, r5, r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e128      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002550:	4b96      	ldr	r3, [pc, #600]	@ (80027ac <HAL_RCC_ClockConfig+0x270>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2201      	movs	r2, #1
 8002556:	4013      	ands	r3, r2
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	429a      	cmp	r2, r3
 800255c:	d91e      	bls.n	800259c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800255e:	4b93      	ldr	r3, [pc, #588]	@ (80027ac <HAL_RCC_ClockConfig+0x270>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2201      	movs	r2, #1
 8002564:	4393      	bics	r3, r2
 8002566:	0019      	movs	r1, r3
 8002568:	4b90      	ldr	r3, [pc, #576]	@ (80027ac <HAL_RCC_ClockConfig+0x270>)
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002570:	f7fe fc1e 	bl	8000db0 <HAL_GetTick>
 8002574:	0003      	movs	r3, r0
 8002576:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002578:	e009      	b.n	800258e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800257a:	f7fe fc19 	bl	8000db0 <HAL_GetTick>
 800257e:	0002      	movs	r2, r0
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	4a8a      	ldr	r2, [pc, #552]	@ (80027b0 <HAL_RCC_ClockConfig+0x274>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d901      	bls.n	800258e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e109      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800258e:	4b87      	ldr	r3, [pc, #540]	@ (80027ac <HAL_RCC_ClockConfig+0x270>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2201      	movs	r2, #1
 8002594:	4013      	ands	r3, r2
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	429a      	cmp	r2, r3
 800259a:	d1ee      	bne.n	800257a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2202      	movs	r2, #2
 80025a2:	4013      	ands	r3, r2
 80025a4:	d009      	beq.n	80025ba <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025a6:	4b83      	ldr	r3, [pc, #524]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	22f0      	movs	r2, #240	@ 0xf0
 80025ac:	4393      	bics	r3, r2
 80025ae:	0019      	movs	r1, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	4b7f      	ldr	r3, [pc, #508]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 80025b6:	430a      	orrs	r2, r1
 80025b8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2201      	movs	r2, #1
 80025c0:	4013      	ands	r3, r2
 80025c2:	d100      	bne.n	80025c6 <HAL_RCC_ClockConfig+0x8a>
 80025c4:	e089      	b.n	80026da <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d107      	bne.n	80025de <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025ce:	4b79      	ldr	r3, [pc, #484]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	2380      	movs	r3, #128	@ 0x80
 80025d4:	029b      	lsls	r3, r3, #10
 80025d6:	4013      	ands	r3, r2
 80025d8:	d120      	bne.n	800261c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e0e1      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d107      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80025e6:	4b73      	ldr	r3, [pc, #460]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	2380      	movs	r3, #128	@ 0x80
 80025ec:	049b      	lsls	r3, r3, #18
 80025ee:	4013      	ands	r3, r2
 80025f0:	d114      	bne.n	800261c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e0d5      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d106      	bne.n	800260c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025fe:	4b6d      	ldr	r3, [pc, #436]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2204      	movs	r2, #4
 8002604:	4013      	ands	r3, r2
 8002606:	d109      	bne.n	800261c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e0ca      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800260c:	4b69      	ldr	r3, [pc, #420]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	2380      	movs	r3, #128	@ 0x80
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	4013      	ands	r3, r2
 8002616:	d101      	bne.n	800261c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e0c2      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800261c:	4b65      	ldr	r3, [pc, #404]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	2203      	movs	r2, #3
 8002622:	4393      	bics	r3, r2
 8002624:	0019      	movs	r1, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	4b62      	ldr	r3, [pc, #392]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 800262c:	430a      	orrs	r2, r1
 800262e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002630:	f7fe fbbe 	bl	8000db0 <HAL_GetTick>
 8002634:	0003      	movs	r3, r0
 8002636:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	2b02      	cmp	r3, #2
 800263e:	d111      	bne.n	8002664 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002640:	e009      	b.n	8002656 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002642:	f7fe fbb5 	bl	8000db0 <HAL_GetTick>
 8002646:	0002      	movs	r2, r0
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	4a58      	ldr	r2, [pc, #352]	@ (80027b0 <HAL_RCC_ClockConfig+0x274>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e0a5      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002656:	4b57      	ldr	r3, [pc, #348]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	220c      	movs	r2, #12
 800265c:	4013      	ands	r3, r2
 800265e:	2b08      	cmp	r3, #8
 8002660:	d1ef      	bne.n	8002642 <HAL_RCC_ClockConfig+0x106>
 8002662:	e03a      	b.n	80026da <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	2b03      	cmp	r3, #3
 800266a:	d111      	bne.n	8002690 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800266c:	e009      	b.n	8002682 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800266e:	f7fe fb9f 	bl	8000db0 <HAL_GetTick>
 8002672:	0002      	movs	r2, r0
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	4a4d      	ldr	r2, [pc, #308]	@ (80027b0 <HAL_RCC_ClockConfig+0x274>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e08f      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002682:	4b4c      	ldr	r3, [pc, #304]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	220c      	movs	r2, #12
 8002688:	4013      	ands	r3, r2
 800268a:	2b0c      	cmp	r3, #12
 800268c:	d1ef      	bne.n	800266e <HAL_RCC_ClockConfig+0x132>
 800268e:	e024      	b.n	80026da <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d11b      	bne.n	80026d0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002698:	e009      	b.n	80026ae <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800269a:	f7fe fb89 	bl	8000db0 <HAL_GetTick>
 800269e:	0002      	movs	r2, r0
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	4a42      	ldr	r2, [pc, #264]	@ (80027b0 <HAL_RCC_ClockConfig+0x274>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e079      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80026ae:	4b41      	ldr	r3, [pc, #260]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	220c      	movs	r2, #12
 80026b4:	4013      	ands	r3, r2
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d1ef      	bne.n	800269a <HAL_RCC_ClockConfig+0x15e>
 80026ba:	e00e      	b.n	80026da <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026bc:	f7fe fb78 	bl	8000db0 <HAL_GetTick>
 80026c0:	0002      	movs	r2, r0
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	4a3a      	ldr	r2, [pc, #232]	@ (80027b0 <HAL_RCC_ClockConfig+0x274>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e068      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80026d0:	4b38      	ldr	r3, [pc, #224]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	220c      	movs	r2, #12
 80026d6:	4013      	ands	r3, r2
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026da:	4b34      	ldr	r3, [pc, #208]	@ (80027ac <HAL_RCC_ClockConfig+0x270>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2201      	movs	r2, #1
 80026e0:	4013      	ands	r3, r2
 80026e2:	683a      	ldr	r2, [r7, #0]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d21e      	bcs.n	8002726 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026e8:	4b30      	ldr	r3, [pc, #192]	@ (80027ac <HAL_RCC_ClockConfig+0x270>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2201      	movs	r2, #1
 80026ee:	4393      	bics	r3, r2
 80026f0:	0019      	movs	r1, r3
 80026f2:	4b2e      	ldr	r3, [pc, #184]	@ (80027ac <HAL_RCC_ClockConfig+0x270>)
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026fa:	f7fe fb59 	bl	8000db0 <HAL_GetTick>
 80026fe:	0003      	movs	r3, r0
 8002700:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002702:	e009      	b.n	8002718 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002704:	f7fe fb54 	bl	8000db0 <HAL_GetTick>
 8002708:	0002      	movs	r2, r0
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	4a28      	ldr	r2, [pc, #160]	@ (80027b0 <HAL_RCC_ClockConfig+0x274>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d901      	bls.n	8002718 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e044      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002718:	4b24      	ldr	r3, [pc, #144]	@ (80027ac <HAL_RCC_ClockConfig+0x270>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2201      	movs	r2, #1
 800271e:	4013      	ands	r3, r2
 8002720:	683a      	ldr	r2, [r7, #0]
 8002722:	429a      	cmp	r2, r3
 8002724:	d1ee      	bne.n	8002704 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2204      	movs	r2, #4
 800272c:	4013      	ands	r3, r2
 800272e:	d009      	beq.n	8002744 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002730:	4b20      	ldr	r3, [pc, #128]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	4a20      	ldr	r2, [pc, #128]	@ (80027b8 <HAL_RCC_ClockConfig+0x27c>)
 8002736:	4013      	ands	r3, r2
 8002738:	0019      	movs	r1, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	4b1d      	ldr	r3, [pc, #116]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 8002740:	430a      	orrs	r2, r1
 8002742:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2208      	movs	r2, #8
 800274a:	4013      	ands	r3, r2
 800274c:	d00a      	beq.n	8002764 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800274e:	4b19      	ldr	r3, [pc, #100]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	4a1a      	ldr	r2, [pc, #104]	@ (80027bc <HAL_RCC_ClockConfig+0x280>)
 8002754:	4013      	ands	r3, r2
 8002756:	0019      	movs	r1, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	691b      	ldr	r3, [r3, #16]
 800275c:	00da      	lsls	r2, r3, #3
 800275e:	4b15      	ldr	r3, [pc, #84]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 8002760:	430a      	orrs	r2, r1
 8002762:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002764:	f000 f832 	bl	80027cc <HAL_RCC_GetSysClockFreq>
 8002768:	0001      	movs	r1, r0
 800276a:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <HAL_RCC_ClockConfig+0x278>)
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	091b      	lsrs	r3, r3, #4
 8002770:	220f      	movs	r2, #15
 8002772:	4013      	ands	r3, r2
 8002774:	4a12      	ldr	r2, [pc, #72]	@ (80027c0 <HAL_RCC_ClockConfig+0x284>)
 8002776:	5cd3      	ldrb	r3, [r2, r3]
 8002778:	000a      	movs	r2, r1
 800277a:	40da      	lsrs	r2, r3
 800277c:	4b11      	ldr	r3, [pc, #68]	@ (80027c4 <HAL_RCC_ClockConfig+0x288>)
 800277e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002780:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <HAL_RCC_ClockConfig+0x28c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	250b      	movs	r5, #11
 8002786:	197c      	adds	r4, r7, r5
 8002788:	0018      	movs	r0, r3
 800278a:	f7fe facb 	bl	8000d24 <HAL_InitTick>
 800278e:	0003      	movs	r3, r0
 8002790:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002792:	197b      	adds	r3, r7, r5
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d002      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800279a:	197b      	adds	r3, r7, r5
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	e000      	b.n	80027a2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	0018      	movs	r0, r3
 80027a4:	46bd      	mov	sp, r7
 80027a6:	b004      	add	sp, #16
 80027a8:	bdb0      	pop	{r4, r5, r7, pc}
 80027aa:	46c0      	nop			@ (mov r8, r8)
 80027ac:	40022000 	.word	0x40022000
 80027b0:	00001388 	.word	0x00001388
 80027b4:	40021000 	.word	0x40021000
 80027b8:	fffff8ff 	.word	0xfffff8ff
 80027bc:	ffffc7ff 	.word	0xffffc7ff
 80027c0:	080041dc 	.word	0x080041dc
 80027c4:	20000000 	.word	0x20000000
 80027c8:	20000004 	.word	0x20000004

080027cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80027d2:	4b3c      	ldr	r3, [pc, #240]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	220c      	movs	r2, #12
 80027dc:	4013      	ands	r3, r2
 80027de:	2b0c      	cmp	r3, #12
 80027e0:	d013      	beq.n	800280a <HAL_RCC_GetSysClockFreq+0x3e>
 80027e2:	d85c      	bhi.n	800289e <HAL_RCC_GetSysClockFreq+0xd2>
 80027e4:	2b04      	cmp	r3, #4
 80027e6:	d002      	beq.n	80027ee <HAL_RCC_GetSysClockFreq+0x22>
 80027e8:	2b08      	cmp	r3, #8
 80027ea:	d00b      	beq.n	8002804 <HAL_RCC_GetSysClockFreq+0x38>
 80027ec:	e057      	b.n	800289e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80027ee:	4b35      	ldr	r3, [pc, #212]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2210      	movs	r2, #16
 80027f4:	4013      	ands	r3, r2
 80027f6:	d002      	beq.n	80027fe <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80027f8:	4b33      	ldr	r3, [pc, #204]	@ (80028c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80027fa:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80027fc:	e05d      	b.n	80028ba <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80027fe:	4b33      	ldr	r3, [pc, #204]	@ (80028cc <HAL_RCC_GetSysClockFreq+0x100>)
 8002800:	613b      	str	r3, [r7, #16]
      break;
 8002802:	e05a      	b.n	80028ba <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002804:	4b32      	ldr	r3, [pc, #200]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0x104>)
 8002806:	613b      	str	r3, [r7, #16]
      break;
 8002808:	e057      	b.n	80028ba <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	0c9b      	lsrs	r3, r3, #18
 800280e:	220f      	movs	r2, #15
 8002810:	4013      	ands	r3, r2
 8002812:	4a30      	ldr	r2, [pc, #192]	@ (80028d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002814:	5cd3      	ldrb	r3, [r2, r3]
 8002816:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	0d9b      	lsrs	r3, r3, #22
 800281c:	2203      	movs	r2, #3
 800281e:	4013      	ands	r3, r2
 8002820:	3301      	adds	r3, #1
 8002822:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002824:	4b27      	ldr	r3, [pc, #156]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002826:	68da      	ldr	r2, [r3, #12]
 8002828:	2380      	movs	r3, #128	@ 0x80
 800282a:	025b      	lsls	r3, r3, #9
 800282c:	4013      	ands	r3, r2
 800282e:	d00f      	beq.n	8002850 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002830:	68b9      	ldr	r1, [r7, #8]
 8002832:	000a      	movs	r2, r1
 8002834:	0152      	lsls	r2, r2, #5
 8002836:	1a52      	subs	r2, r2, r1
 8002838:	0193      	lsls	r3, r2, #6
 800283a:	1a9b      	subs	r3, r3, r2
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	185b      	adds	r3, r3, r1
 8002840:	025b      	lsls	r3, r3, #9
 8002842:	6879      	ldr	r1, [r7, #4]
 8002844:	0018      	movs	r0, r3
 8002846:	f7fd fc71 	bl	800012c <__udivsi3>
 800284a:	0003      	movs	r3, r0
 800284c:	617b      	str	r3, [r7, #20]
 800284e:	e023      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002850:	4b1c      	ldr	r3, [pc, #112]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2210      	movs	r2, #16
 8002856:	4013      	ands	r3, r2
 8002858:	d00f      	beq.n	800287a <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800285a:	68b9      	ldr	r1, [r7, #8]
 800285c:	000a      	movs	r2, r1
 800285e:	0152      	lsls	r2, r2, #5
 8002860:	1a52      	subs	r2, r2, r1
 8002862:	0193      	lsls	r3, r2, #6
 8002864:	1a9b      	subs	r3, r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	185b      	adds	r3, r3, r1
 800286a:	021b      	lsls	r3, r3, #8
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	0018      	movs	r0, r3
 8002870:	f7fd fc5c 	bl	800012c <__udivsi3>
 8002874:	0003      	movs	r3, r0
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	e00e      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800287a:	68b9      	ldr	r1, [r7, #8]
 800287c:	000a      	movs	r2, r1
 800287e:	0152      	lsls	r2, r2, #5
 8002880:	1a52      	subs	r2, r2, r1
 8002882:	0193      	lsls	r3, r2, #6
 8002884:	1a9b      	subs	r3, r3, r2
 8002886:	00db      	lsls	r3, r3, #3
 8002888:	185b      	adds	r3, r3, r1
 800288a:	029b      	lsls	r3, r3, #10
 800288c:	6879      	ldr	r1, [r7, #4]
 800288e:	0018      	movs	r0, r3
 8002890:	f7fd fc4c 	bl	800012c <__udivsi3>
 8002894:	0003      	movs	r3, r0
 8002896:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	613b      	str	r3, [r7, #16]
      break;
 800289c:	e00d      	b.n	80028ba <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800289e:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	0b5b      	lsrs	r3, r3, #13
 80028a4:	2207      	movs	r2, #7
 80028a6:	4013      	ands	r3, r2
 80028a8:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	3301      	adds	r3, #1
 80028ae:	2280      	movs	r2, #128	@ 0x80
 80028b0:	0212      	lsls	r2, r2, #8
 80028b2:	409a      	lsls	r2, r3
 80028b4:	0013      	movs	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
      break;
 80028b8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80028ba:	693b      	ldr	r3, [r7, #16]
}
 80028bc:	0018      	movs	r0, r3
 80028be:	46bd      	mov	sp, r7
 80028c0:	b006      	add	sp, #24
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40021000 	.word	0x40021000
 80028c8:	003d0900 	.word	0x003d0900
 80028cc:	00f42400 	.word	0x00f42400
 80028d0:	007a1200 	.word	0x007a1200
 80028d4:	080041f4 	.word	0x080041f4

080028d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028dc:	4b02      	ldr	r3, [pc, #8]	@ (80028e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80028de:	681b      	ldr	r3, [r3, #0]
}
 80028e0:	0018      	movs	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	46c0      	nop			@ (mov r8, r8)
 80028e8:	20000000 	.word	0x20000000

080028ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028f0:	f7ff fff2 	bl	80028d8 <HAL_RCC_GetHCLKFreq>
 80028f4:	0001      	movs	r1, r0
 80028f6:	4b06      	ldr	r3, [pc, #24]	@ (8002910 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	0a1b      	lsrs	r3, r3, #8
 80028fc:	2207      	movs	r2, #7
 80028fe:	4013      	ands	r3, r2
 8002900:	4a04      	ldr	r2, [pc, #16]	@ (8002914 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002902:	5cd3      	ldrb	r3, [r2, r3]
 8002904:	40d9      	lsrs	r1, r3
 8002906:	000b      	movs	r3, r1
}
 8002908:	0018      	movs	r0, r3
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	46c0      	nop			@ (mov r8, r8)
 8002910:	40021000 	.word	0x40021000
 8002914:	080041ec 	.word	0x080041ec

08002918 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800291c:	f7ff ffdc 	bl	80028d8 <HAL_RCC_GetHCLKFreq>
 8002920:	0001      	movs	r1, r0
 8002922:	4b06      	ldr	r3, [pc, #24]	@ (800293c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	0adb      	lsrs	r3, r3, #11
 8002928:	2207      	movs	r2, #7
 800292a:	4013      	ands	r3, r2
 800292c:	4a04      	ldr	r2, [pc, #16]	@ (8002940 <HAL_RCC_GetPCLK2Freq+0x28>)
 800292e:	5cd3      	ldrb	r3, [r2, r3]
 8002930:	40d9      	lsrs	r1, r3
 8002932:	000b      	movs	r3, r1
}
 8002934:	0018      	movs	r0, r3
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	46c0      	nop			@ (mov r8, r8)
 800293c:	40021000 	.word	0x40021000
 8002940:	080041ec 	.word	0x080041ec

08002944 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b086      	sub	sp, #24
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800294c:	2017      	movs	r0, #23
 800294e:	183b      	adds	r3, r7, r0
 8002950:	2200      	movs	r2, #0
 8002952:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2220      	movs	r2, #32
 800295a:	4013      	ands	r3, r2
 800295c:	d100      	bne.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800295e:	e0c7      	b.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002960:	4b84      	ldr	r3, [pc, #528]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002962:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002964:	2380      	movs	r3, #128	@ 0x80
 8002966:	055b      	lsls	r3, r3, #21
 8002968:	4013      	ands	r3, r2
 800296a:	d109      	bne.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800296c:	4b81      	ldr	r3, [pc, #516]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800296e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002970:	4b80      	ldr	r3, [pc, #512]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002972:	2180      	movs	r1, #128	@ 0x80
 8002974:	0549      	lsls	r1, r1, #21
 8002976:	430a      	orrs	r2, r1
 8002978:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800297a:	183b      	adds	r3, r7, r0
 800297c:	2201      	movs	r2, #1
 800297e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002980:	4b7d      	ldr	r3, [pc, #500]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	2380      	movs	r3, #128	@ 0x80
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	4013      	ands	r3, r2
 800298a:	d11a      	bne.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800298c:	4b7a      	ldr	r3, [pc, #488]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	4b79      	ldr	r3, [pc, #484]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002992:	2180      	movs	r1, #128	@ 0x80
 8002994:	0049      	lsls	r1, r1, #1
 8002996:	430a      	orrs	r2, r1
 8002998:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800299a:	f7fe fa09 	bl	8000db0 <HAL_GetTick>
 800299e:	0003      	movs	r3, r0
 80029a0:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a2:	e008      	b.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a4:	f7fe fa04 	bl	8000db0 <HAL_GetTick>
 80029a8:	0002      	movs	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b64      	cmp	r3, #100	@ 0x64
 80029b0:	d901      	bls.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e0d9      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029b6:	4b70      	ldr	r3, [pc, #448]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	2380      	movs	r3, #128	@ 0x80
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	4013      	ands	r3, r2
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80029c2:	4b6c      	ldr	r3, [pc, #432]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	23c0      	movs	r3, #192	@ 0xc0
 80029c8:	039b      	lsls	r3, r3, #14
 80029ca:	4013      	ands	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685a      	ldr	r2, [r3, #4]
 80029d2:	23c0      	movs	r3, #192	@ 0xc0
 80029d4:	039b      	lsls	r3, r3, #14
 80029d6:	4013      	ands	r3, r2
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d013      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	23c0      	movs	r3, #192	@ 0xc0
 80029e4:	029b      	lsls	r3, r3, #10
 80029e6:	401a      	ands	r2, r3
 80029e8:	23c0      	movs	r3, #192	@ 0xc0
 80029ea:	029b      	lsls	r3, r3, #10
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d10a      	bne.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80029f0:	4b60      	ldr	r3, [pc, #384]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	2380      	movs	r3, #128	@ 0x80
 80029f6:	029b      	lsls	r3, r3, #10
 80029f8:	401a      	ands	r2, r3
 80029fa:	2380      	movs	r3, #128	@ 0x80
 80029fc:	029b      	lsls	r3, r3, #10
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d101      	bne.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e0b1      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002a06:	4b5b      	ldr	r3, [pc, #364]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a0a:	23c0      	movs	r3, #192	@ 0xc0
 8002a0c:	029b      	lsls	r3, r3, #10
 8002a0e:	4013      	ands	r3, r2
 8002a10:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d03b      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	23c0      	movs	r3, #192	@ 0xc0
 8002a1e:	029b      	lsls	r3, r3, #10
 8002a20:	4013      	ands	r3, r2
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d033      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2220      	movs	r2, #32
 8002a2e:	4013      	ands	r3, r2
 8002a30:	d02e      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002a32:	4b50      	ldr	r3, [pc, #320]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a36:	4a51      	ldr	r2, [pc, #324]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002a38:	4013      	ands	r3, r2
 8002a3a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a3c:	4b4d      	ldr	r3, [pc, #308]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a40:	4b4c      	ldr	r3, [pc, #304]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a42:	2180      	movs	r1, #128	@ 0x80
 8002a44:	0309      	lsls	r1, r1, #12
 8002a46:	430a      	orrs	r2, r1
 8002a48:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a4a:	4b4a      	ldr	r3, [pc, #296]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a4e:	4b49      	ldr	r3, [pc, #292]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a50:	494b      	ldr	r1, [pc, #300]	@ (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002a52:	400a      	ands	r2, r1
 8002a54:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002a56:	4b47      	ldr	r3, [pc, #284]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002a5c:	68fa      	ldr	r2, [r7, #12]
 8002a5e:	2380      	movs	r3, #128	@ 0x80
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	4013      	ands	r3, r2
 8002a64:	d014      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a66:	f7fe f9a3 	bl	8000db0 <HAL_GetTick>
 8002a6a:	0003      	movs	r3, r0
 8002a6c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a6e:	e009      	b.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a70:	f7fe f99e 	bl	8000db0 <HAL_GetTick>
 8002a74:	0002      	movs	r2, r0
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	4a42      	ldr	r2, [pc, #264]	@ (8002b84 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e072      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a84:	4b3b      	ldr	r3, [pc, #236]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a88:	2380      	movs	r3, #128	@ 0x80
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d0ef      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2220      	movs	r2, #32
 8002a96:	4013      	ands	r3, r2
 8002a98:	d01f      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685a      	ldr	r2, [r3, #4]
 8002a9e:	23c0      	movs	r3, #192	@ 0xc0
 8002aa0:	029b      	lsls	r3, r3, #10
 8002aa2:	401a      	ands	r2, r3
 8002aa4:	23c0      	movs	r3, #192	@ 0xc0
 8002aa6:	029b      	lsls	r3, r3, #10
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d10c      	bne.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002aac:	4b31      	ldr	r3, [pc, #196]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a35      	ldr	r2, [pc, #212]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	0019      	movs	r1, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	23c0      	movs	r3, #192	@ 0xc0
 8002abc:	039b      	lsls	r3, r3, #14
 8002abe:	401a      	ands	r2, r3
 8002ac0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ac8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	23c0      	movs	r3, #192	@ 0xc0
 8002ad0:	029b      	lsls	r3, r3, #10
 8002ad2:	401a      	ands	r2, r3
 8002ad4:	4b27      	ldr	r3, [pc, #156]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ada:	2317      	movs	r3, #23
 8002adc:	18fb      	adds	r3, r7, r3
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d105      	bne.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae4:	4b23      	ldr	r3, [pc, #140]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ae6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ae8:	4b22      	ldr	r3, [pc, #136]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002aea:	4928      	ldr	r1, [pc, #160]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002aec:	400a      	ands	r2, r1
 8002aee:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2202      	movs	r2, #2
 8002af6:	4013      	ands	r3, r2
 8002af8:	d009      	beq.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002afa:	4b1e      	ldr	r3, [pc, #120]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afe:	220c      	movs	r2, #12
 8002b00:	4393      	bics	r3, r2
 8002b02:	0019      	movs	r1, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	4b1a      	ldr	r3, [pc, #104]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2204      	movs	r2, #4
 8002b14:	4013      	ands	r3, r2
 8002b16:	d009      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b18:	4b16      	ldr	r3, [pc, #88]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b1e:	4013      	ands	r3, r2
 8002b20:	0019      	movs	r1, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	4b13      	ldr	r3, [pc, #76]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2208      	movs	r2, #8
 8002b32:	4013      	ands	r3, r2
 8002b34:	d009      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b36:	4b0f      	ldr	r3, [pc, #60]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3a:	4a16      	ldr	r2, [pc, #88]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	0019      	movs	r1, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	691a      	ldr	r2, [r3, #16]
 8002b44:	4b0b      	ldr	r3, [pc, #44]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b46:	430a      	orrs	r2, r1
 8002b48:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2280      	movs	r2, #128	@ 0x80
 8002b50:	4013      	ands	r3, r2
 8002b52:	d009      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002b54:	4b07      	ldr	r3, [pc, #28]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b58:	4a0f      	ldr	r2, [pc, #60]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	0019      	movs	r1, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	695a      	ldr	r2, [r3, #20]
 8002b62:	4b04      	ldr	r3, [pc, #16]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b64:	430a      	orrs	r2, r1
 8002b66:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	b006      	add	sp, #24
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	46c0      	nop			@ (mov r8, r8)
 8002b74:	40021000 	.word	0x40021000
 8002b78:	40007000 	.word	0x40007000
 8002b7c:	fffcffff 	.word	0xfffcffff
 8002b80:	fff7ffff 	.word	0xfff7ffff
 8002b84:	00001388 	.word	0x00001388
 8002b88:	ffcfffff 	.word	0xffcfffff
 8002b8c:	efffffff 	.word	0xefffffff
 8002b90:	fffff3ff 	.word	0xfffff3ff
 8002b94:	ffffcfff 	.word	0xffffcfff
 8002b98:	fff3ffff 	.word	0xfff3ffff

08002b9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e044      	b.n	8002c38 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d107      	bne.n	8002bc6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2278      	movs	r2, #120	@ 0x78
 8002bba:	2100      	movs	r1, #0
 8002bbc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	0018      	movs	r0, r3
 8002bc2:	f7fd ff8d 	bl	8000ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2224      	movs	r2, #36	@ 0x24
 8002bca:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	438a      	bics	r2, r1
 8002bda:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d003      	beq.n	8002bec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	0018      	movs	r0, r3
 8002be8:	f000 fbfc 	bl	80033e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	0018      	movs	r0, r3
 8002bf0:	f000 f9ae 	bl	8002f50 <UART_SetConfig>
 8002bf4:	0003      	movs	r3, r0
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d101      	bne.n	8002bfe <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e01c      	b.n	8002c38 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	685a      	ldr	r2, [r3, #4]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	490d      	ldr	r1, [pc, #52]	@ (8002c40 <HAL_UART_Init+0xa4>)
 8002c0a:	400a      	ands	r2, r1
 8002c0c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	212a      	movs	r1, #42	@ 0x2a
 8002c1a:	438a      	bics	r2, r1
 8002c1c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2101      	movs	r1, #1
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	0018      	movs	r0, r3
 8002c32:	f000 fc8b 	bl	800354c <UART_CheckIdleState>
 8002c36:	0003      	movs	r3, r0
}
 8002c38:	0018      	movs	r0, r3
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	b002      	add	sp, #8
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	ffffb7ff 	.word	0xffffb7ff

08002c44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b08a      	sub	sp, #40	@ 0x28
 8002c48:	af02      	add	r7, sp, #8
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	603b      	str	r3, [r7, #0]
 8002c50:	1dbb      	adds	r3, r7, #6
 8002c52:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	d000      	beq.n	8002c5e <HAL_UART_Transmit+0x1a>
 8002c5c:	e08c      	b.n	8002d78 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <HAL_UART_Transmit+0x28>
 8002c64:	1dbb      	adds	r3, r7, #6
 8002c66:	881b      	ldrh	r3, [r3, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d101      	bne.n	8002c70 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e084      	b.n	8002d7a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	2380      	movs	r3, #128	@ 0x80
 8002c76:	015b      	lsls	r3, r3, #5
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d109      	bne.n	8002c90 <HAL_UART_Transmit+0x4c>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d105      	bne.n	8002c90 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2201      	movs	r2, #1
 8002c88:	4013      	ands	r3, r2
 8002c8a:	d001      	beq.n	8002c90 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e074      	b.n	8002d7a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2284      	movs	r2, #132	@ 0x84
 8002c94:	2100      	movs	r1, #0
 8002c96:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2221      	movs	r2, #33	@ 0x21
 8002c9c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c9e:	f7fe f887 	bl	8000db0 <HAL_GetTick>
 8002ca2:	0003      	movs	r3, r0
 8002ca4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	1dba      	adds	r2, r7, #6
 8002caa:	2150      	movs	r1, #80	@ 0x50
 8002cac:	8812      	ldrh	r2, [r2, #0]
 8002cae:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	1dba      	adds	r2, r7, #6
 8002cb4:	2152      	movs	r1, #82	@ 0x52
 8002cb6:	8812      	ldrh	r2, [r2, #0]
 8002cb8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	689a      	ldr	r2, [r3, #8]
 8002cbe:	2380      	movs	r3, #128	@ 0x80
 8002cc0:	015b      	lsls	r3, r3, #5
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d108      	bne.n	8002cd8 <HAL_UART_Transmit+0x94>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	691b      	ldr	r3, [r3, #16]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d104      	bne.n	8002cd8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	61bb      	str	r3, [r7, #24]
 8002cd6:	e003      	b.n	8002ce0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ce0:	e02f      	b.n	8002d42 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	9300      	str	r3, [sp, #0]
 8002cea:	0013      	movs	r3, r2
 8002cec:	2200      	movs	r2, #0
 8002cee:	2180      	movs	r1, #128	@ 0x80
 8002cf0:	f000 fcd4 	bl	800369c <UART_WaitOnFlagUntilTimeout>
 8002cf4:	1e03      	subs	r3, r0, #0
 8002cf6:	d004      	beq.n	8002d02 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e03b      	b.n	8002d7a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10b      	bne.n	8002d20 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	001a      	movs	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	05d2      	lsls	r2, r2, #23
 8002d14:	0dd2      	lsrs	r2, r2, #23
 8002d16:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	3302      	adds	r3, #2
 8002d1c:	61bb      	str	r3, [r7, #24]
 8002d1e:	e007      	b.n	8002d30 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	781a      	ldrb	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2252      	movs	r2, #82	@ 0x52
 8002d34:	5a9b      	ldrh	r3, [r3, r2]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	b299      	uxth	r1, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2252      	movs	r2, #82	@ 0x52
 8002d40:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2252      	movs	r2, #82	@ 0x52
 8002d46:	5a9b      	ldrh	r3, [r3, r2]
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1c9      	bne.n	8002ce2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	9300      	str	r3, [sp, #0]
 8002d56:	0013      	movs	r3, r2
 8002d58:	2200      	movs	r2, #0
 8002d5a:	2140      	movs	r1, #64	@ 0x40
 8002d5c:	f000 fc9e 	bl	800369c <UART_WaitOnFlagUntilTimeout>
 8002d60:	1e03      	subs	r3, r0, #0
 8002d62:	d004      	beq.n	8002d6e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2220      	movs	r2, #32
 8002d68:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e005      	b.n	8002d7a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2220      	movs	r2, #32
 8002d72:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002d74:	2300      	movs	r3, #0
 8002d76:	e000      	b.n	8002d7a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002d78:	2302      	movs	r3, #2
  }
}
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	b008      	add	sp, #32
 8002d80:	bd80      	pop	{r7, pc}
	...

08002d84 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b08a      	sub	sp, #40	@ 0x28
 8002d88:	af02      	add	r7, sp, #8
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	603b      	str	r3, [r7, #0]
 8002d90:	1dbb      	adds	r3, r7, #6
 8002d92:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2280      	movs	r2, #128	@ 0x80
 8002d98:	589b      	ldr	r3, [r3, r2]
 8002d9a:	2b20      	cmp	r3, #32
 8002d9c:	d000      	beq.n	8002da0 <HAL_UART_Receive+0x1c>
 8002d9e:	e0d0      	b.n	8002f42 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_UART_Receive+0x2a>
 8002da6:	1dbb      	adds	r3, r7, #6
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e0c8      	b.n	8002f44 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	2380      	movs	r3, #128	@ 0x80
 8002db8:	015b      	lsls	r3, r3, #5
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d109      	bne.n	8002dd2 <HAL_UART_Receive+0x4e>
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d105      	bne.n	8002dd2 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	4013      	ands	r3, r2
 8002dcc:	d001      	beq.n	8002dd2 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e0b8      	b.n	8002f44 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2284      	movs	r2, #132	@ 0x84
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2280      	movs	r2, #128	@ 0x80
 8002dde:	2122      	movs	r1, #34	@ 0x22
 8002de0:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002de8:	f7fd ffe2 	bl	8000db0 <HAL_GetTick>
 8002dec:	0003      	movs	r3, r0
 8002dee:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	1dba      	adds	r2, r7, #6
 8002df4:	2158      	movs	r1, #88	@ 0x58
 8002df6:	8812      	ldrh	r2, [r2, #0]
 8002df8:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	1dba      	adds	r2, r7, #6
 8002dfe:	215a      	movs	r1, #90	@ 0x5a
 8002e00:	8812      	ldrh	r2, [r2, #0]
 8002e02:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	2380      	movs	r3, #128	@ 0x80
 8002e0a:	015b      	lsls	r3, r3, #5
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d10d      	bne.n	8002e2c <HAL_UART_Receive+0xa8>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d104      	bne.n	8002e22 <HAL_UART_Receive+0x9e>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	225c      	movs	r2, #92	@ 0x5c
 8002e1c:	494b      	ldr	r1, [pc, #300]	@ (8002f4c <HAL_UART_Receive+0x1c8>)
 8002e1e:	5299      	strh	r1, [r3, r2]
 8002e20:	e02e      	b.n	8002e80 <HAL_UART_Receive+0xfc>
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	225c      	movs	r2, #92	@ 0x5c
 8002e26:	21ff      	movs	r1, #255	@ 0xff
 8002e28:	5299      	strh	r1, [r3, r2]
 8002e2a:	e029      	b.n	8002e80 <HAL_UART_Receive+0xfc>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10d      	bne.n	8002e50 <HAL_UART_Receive+0xcc>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d104      	bne.n	8002e46 <HAL_UART_Receive+0xc2>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	225c      	movs	r2, #92	@ 0x5c
 8002e40:	21ff      	movs	r1, #255	@ 0xff
 8002e42:	5299      	strh	r1, [r3, r2]
 8002e44:	e01c      	b.n	8002e80 <HAL_UART_Receive+0xfc>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	225c      	movs	r2, #92	@ 0x5c
 8002e4a:	217f      	movs	r1, #127	@ 0x7f
 8002e4c:	5299      	strh	r1, [r3, r2]
 8002e4e:	e017      	b.n	8002e80 <HAL_UART_Receive+0xfc>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	2380      	movs	r3, #128	@ 0x80
 8002e56:	055b      	lsls	r3, r3, #21
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d10d      	bne.n	8002e78 <HAL_UART_Receive+0xf4>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d104      	bne.n	8002e6e <HAL_UART_Receive+0xea>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	225c      	movs	r2, #92	@ 0x5c
 8002e68:	217f      	movs	r1, #127	@ 0x7f
 8002e6a:	5299      	strh	r1, [r3, r2]
 8002e6c:	e008      	b.n	8002e80 <HAL_UART_Receive+0xfc>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	225c      	movs	r2, #92	@ 0x5c
 8002e72:	213f      	movs	r1, #63	@ 0x3f
 8002e74:	5299      	strh	r1, [r3, r2]
 8002e76:	e003      	b.n	8002e80 <HAL_UART_Receive+0xfc>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	225c      	movs	r2, #92	@ 0x5c
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002e80:	2312      	movs	r3, #18
 8002e82:	18fb      	adds	r3, r7, r3
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	215c      	movs	r1, #92	@ 0x5c
 8002e88:	5a52      	ldrh	r2, [r2, r1]
 8002e8a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	2380      	movs	r3, #128	@ 0x80
 8002e92:	015b      	lsls	r3, r3, #5
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d108      	bne.n	8002eaa <HAL_UART_Receive+0x126>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d104      	bne.n	8002eaa <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	61bb      	str	r3, [r7, #24]
 8002ea8:	e003      	b.n	8002eb2 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002eb2:	e03a      	b.n	8002f2a <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	0013      	movs	r3, r2
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2120      	movs	r1, #32
 8002ec2:	f000 fbeb 	bl	800369c <UART_WaitOnFlagUntilTimeout>
 8002ec6:	1e03      	subs	r3, r0, #0
 8002ec8:	d005      	beq.n	8002ed6 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2280      	movs	r2, #128	@ 0x80
 8002ece:	2120      	movs	r1, #32
 8002ed0:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e036      	b.n	8002f44 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10e      	bne.n	8002efa <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	2212      	movs	r2, #18
 8002ee6:	18ba      	adds	r2, r7, r2
 8002ee8:	8812      	ldrh	r2, [r2, #0]
 8002eea:	4013      	ands	r3, r2
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	3302      	adds	r3, #2
 8002ef6:	61bb      	str	r3, [r7, #24]
 8002ef8:	e00e      	b.n	8002f18 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2212      	movs	r2, #18
 8002f04:	18ba      	adds	r2, r7, r2
 8002f06:	8812      	ldrh	r2, [r2, #0]
 8002f08:	b2d2      	uxtb	r2, r2
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	3301      	adds	r3, #1
 8002f16:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	225a      	movs	r2, #90	@ 0x5a
 8002f1c:	5a9b      	ldrh	r3, [r3, r2]
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	3b01      	subs	r3, #1
 8002f22:	b299      	uxth	r1, r3
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	225a      	movs	r2, #90	@ 0x5a
 8002f28:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	225a      	movs	r2, #90	@ 0x5a
 8002f2e:	5a9b      	ldrh	r3, [r3, r2]
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1be      	bne.n	8002eb4 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2280      	movs	r2, #128	@ 0x80
 8002f3a:	2120      	movs	r1, #32
 8002f3c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	e000      	b.n	8002f44 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8002f42:	2302      	movs	r3, #2
  }
}
 8002f44:	0018      	movs	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	b008      	add	sp, #32
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	000001ff 	.word	0x000001ff

08002f50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f50:	b5b0      	push	{r4, r5, r7, lr}
 8002f52:	b08e      	sub	sp, #56	@ 0x38
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f58:	231a      	movs	r3, #26
 8002f5a:	2218      	movs	r2, #24
 8002f5c:	189b      	adds	r3, r3, r2
 8002f5e:	19db      	adds	r3, r3, r7
 8002f60:	2200      	movs	r2, #0
 8002f62:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4ab4      	ldr	r2, [pc, #720]	@ (8003254 <UART_SetConfig+0x304>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	0019      	movs	r1, r3
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	4aaf      	ldr	r2, [pc, #700]	@ (8003258 <UART_SetConfig+0x308>)
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	0019      	movs	r1, r3
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4aa9      	ldr	r2, [pc, #676]	@ (800325c <UART_SetConfig+0x30c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d004      	beq.n	8002fc4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	4aa5      	ldr	r2, [pc, #660]	@ (8003260 <UART_SetConfig+0x310>)
 8002fcc:	4013      	ands	r3, r2
 8002fce:	0019      	movs	r1, r3
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4aa1      	ldr	r2, [pc, #644]	@ (8003264 <UART_SetConfig+0x314>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d131      	bne.n	8003048 <UART_SetConfig+0xf8>
 8002fe4:	4ba0      	ldr	r3, [pc, #640]	@ (8003268 <UART_SetConfig+0x318>)
 8002fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe8:	220c      	movs	r2, #12
 8002fea:	4013      	ands	r3, r2
 8002fec:	2b0c      	cmp	r3, #12
 8002fee:	d01d      	beq.n	800302c <UART_SetConfig+0xdc>
 8002ff0:	d823      	bhi.n	800303a <UART_SetConfig+0xea>
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d00c      	beq.n	8003010 <UART_SetConfig+0xc0>
 8002ff6:	d820      	bhi.n	800303a <UART_SetConfig+0xea>
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d002      	beq.n	8003002 <UART_SetConfig+0xb2>
 8002ffc:	2b04      	cmp	r3, #4
 8002ffe:	d00e      	beq.n	800301e <UART_SetConfig+0xce>
 8003000:	e01b      	b.n	800303a <UART_SetConfig+0xea>
 8003002:	231b      	movs	r3, #27
 8003004:	2218      	movs	r2, #24
 8003006:	189b      	adds	r3, r3, r2
 8003008:	19db      	adds	r3, r3, r7
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
 800300e:	e065      	b.n	80030dc <UART_SetConfig+0x18c>
 8003010:	231b      	movs	r3, #27
 8003012:	2218      	movs	r2, #24
 8003014:	189b      	adds	r3, r3, r2
 8003016:	19db      	adds	r3, r3, r7
 8003018:	2202      	movs	r2, #2
 800301a:	701a      	strb	r2, [r3, #0]
 800301c:	e05e      	b.n	80030dc <UART_SetConfig+0x18c>
 800301e:	231b      	movs	r3, #27
 8003020:	2218      	movs	r2, #24
 8003022:	189b      	adds	r3, r3, r2
 8003024:	19db      	adds	r3, r3, r7
 8003026:	2204      	movs	r2, #4
 8003028:	701a      	strb	r2, [r3, #0]
 800302a:	e057      	b.n	80030dc <UART_SetConfig+0x18c>
 800302c:	231b      	movs	r3, #27
 800302e:	2218      	movs	r2, #24
 8003030:	189b      	adds	r3, r3, r2
 8003032:	19db      	adds	r3, r3, r7
 8003034:	2208      	movs	r2, #8
 8003036:	701a      	strb	r2, [r3, #0]
 8003038:	e050      	b.n	80030dc <UART_SetConfig+0x18c>
 800303a:	231b      	movs	r3, #27
 800303c:	2218      	movs	r2, #24
 800303e:	189b      	adds	r3, r3, r2
 8003040:	19db      	adds	r3, r3, r7
 8003042:	2210      	movs	r2, #16
 8003044:	701a      	strb	r2, [r3, #0]
 8003046:	e049      	b.n	80030dc <UART_SetConfig+0x18c>
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a83      	ldr	r2, [pc, #524]	@ (800325c <UART_SetConfig+0x30c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d13e      	bne.n	80030d0 <UART_SetConfig+0x180>
 8003052:	4b85      	ldr	r3, [pc, #532]	@ (8003268 <UART_SetConfig+0x318>)
 8003054:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003056:	23c0      	movs	r3, #192	@ 0xc0
 8003058:	011b      	lsls	r3, r3, #4
 800305a:	4013      	ands	r3, r2
 800305c:	22c0      	movs	r2, #192	@ 0xc0
 800305e:	0112      	lsls	r2, r2, #4
 8003060:	4293      	cmp	r3, r2
 8003062:	d027      	beq.n	80030b4 <UART_SetConfig+0x164>
 8003064:	22c0      	movs	r2, #192	@ 0xc0
 8003066:	0112      	lsls	r2, r2, #4
 8003068:	4293      	cmp	r3, r2
 800306a:	d82a      	bhi.n	80030c2 <UART_SetConfig+0x172>
 800306c:	2280      	movs	r2, #128	@ 0x80
 800306e:	0112      	lsls	r2, r2, #4
 8003070:	4293      	cmp	r3, r2
 8003072:	d011      	beq.n	8003098 <UART_SetConfig+0x148>
 8003074:	2280      	movs	r2, #128	@ 0x80
 8003076:	0112      	lsls	r2, r2, #4
 8003078:	4293      	cmp	r3, r2
 800307a:	d822      	bhi.n	80030c2 <UART_SetConfig+0x172>
 800307c:	2b00      	cmp	r3, #0
 800307e:	d004      	beq.n	800308a <UART_SetConfig+0x13a>
 8003080:	2280      	movs	r2, #128	@ 0x80
 8003082:	00d2      	lsls	r2, r2, #3
 8003084:	4293      	cmp	r3, r2
 8003086:	d00e      	beq.n	80030a6 <UART_SetConfig+0x156>
 8003088:	e01b      	b.n	80030c2 <UART_SetConfig+0x172>
 800308a:	231b      	movs	r3, #27
 800308c:	2218      	movs	r2, #24
 800308e:	189b      	adds	r3, r3, r2
 8003090:	19db      	adds	r3, r3, r7
 8003092:	2200      	movs	r2, #0
 8003094:	701a      	strb	r2, [r3, #0]
 8003096:	e021      	b.n	80030dc <UART_SetConfig+0x18c>
 8003098:	231b      	movs	r3, #27
 800309a:	2218      	movs	r2, #24
 800309c:	189b      	adds	r3, r3, r2
 800309e:	19db      	adds	r3, r3, r7
 80030a0:	2202      	movs	r2, #2
 80030a2:	701a      	strb	r2, [r3, #0]
 80030a4:	e01a      	b.n	80030dc <UART_SetConfig+0x18c>
 80030a6:	231b      	movs	r3, #27
 80030a8:	2218      	movs	r2, #24
 80030aa:	189b      	adds	r3, r3, r2
 80030ac:	19db      	adds	r3, r3, r7
 80030ae:	2204      	movs	r2, #4
 80030b0:	701a      	strb	r2, [r3, #0]
 80030b2:	e013      	b.n	80030dc <UART_SetConfig+0x18c>
 80030b4:	231b      	movs	r3, #27
 80030b6:	2218      	movs	r2, #24
 80030b8:	189b      	adds	r3, r3, r2
 80030ba:	19db      	adds	r3, r3, r7
 80030bc:	2208      	movs	r2, #8
 80030be:	701a      	strb	r2, [r3, #0]
 80030c0:	e00c      	b.n	80030dc <UART_SetConfig+0x18c>
 80030c2:	231b      	movs	r3, #27
 80030c4:	2218      	movs	r2, #24
 80030c6:	189b      	adds	r3, r3, r2
 80030c8:	19db      	adds	r3, r3, r7
 80030ca:	2210      	movs	r2, #16
 80030cc:	701a      	strb	r2, [r3, #0]
 80030ce:	e005      	b.n	80030dc <UART_SetConfig+0x18c>
 80030d0:	231b      	movs	r3, #27
 80030d2:	2218      	movs	r2, #24
 80030d4:	189b      	adds	r3, r3, r2
 80030d6:	19db      	adds	r3, r3, r7
 80030d8:	2210      	movs	r2, #16
 80030da:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a5e      	ldr	r2, [pc, #376]	@ (800325c <UART_SetConfig+0x30c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d000      	beq.n	80030e8 <UART_SetConfig+0x198>
 80030e6:	e084      	b.n	80031f2 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030e8:	231b      	movs	r3, #27
 80030ea:	2218      	movs	r2, #24
 80030ec:	189b      	adds	r3, r3, r2
 80030ee:	19db      	adds	r3, r3, r7
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	2b08      	cmp	r3, #8
 80030f4:	d01d      	beq.n	8003132 <UART_SetConfig+0x1e2>
 80030f6:	dc20      	bgt.n	800313a <UART_SetConfig+0x1ea>
 80030f8:	2b04      	cmp	r3, #4
 80030fa:	d015      	beq.n	8003128 <UART_SetConfig+0x1d8>
 80030fc:	dc1d      	bgt.n	800313a <UART_SetConfig+0x1ea>
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d002      	beq.n	8003108 <UART_SetConfig+0x1b8>
 8003102:	2b02      	cmp	r3, #2
 8003104:	d005      	beq.n	8003112 <UART_SetConfig+0x1c2>
 8003106:	e018      	b.n	800313a <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003108:	f7ff fbf0 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 800310c:	0003      	movs	r3, r0
 800310e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003110:	e01c      	b.n	800314c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003112:	4b55      	ldr	r3, [pc, #340]	@ (8003268 <UART_SetConfig+0x318>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2210      	movs	r2, #16
 8003118:	4013      	ands	r3, r2
 800311a:	d002      	beq.n	8003122 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800311c:	4b53      	ldr	r3, [pc, #332]	@ (800326c <UART_SetConfig+0x31c>)
 800311e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003120:	e014      	b.n	800314c <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8003122:	4b53      	ldr	r3, [pc, #332]	@ (8003270 <UART_SetConfig+0x320>)
 8003124:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003126:	e011      	b.n	800314c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003128:	f7ff fb50 	bl	80027cc <HAL_RCC_GetSysClockFreq>
 800312c:	0003      	movs	r3, r0
 800312e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003130:	e00c      	b.n	800314c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003132:	2380      	movs	r3, #128	@ 0x80
 8003134:	021b      	lsls	r3, r3, #8
 8003136:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003138:	e008      	b.n	800314c <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 800313a:	2300      	movs	r3, #0
 800313c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800313e:	231a      	movs	r3, #26
 8003140:	2218      	movs	r2, #24
 8003142:	189b      	adds	r3, r3, r2
 8003144:	19db      	adds	r3, r3, r7
 8003146:	2201      	movs	r2, #1
 8003148:	701a      	strb	r2, [r3, #0]
        break;
 800314a:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800314c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800314e:	2b00      	cmp	r3, #0
 8003150:	d100      	bne.n	8003154 <UART_SetConfig+0x204>
 8003152:	e12f      	b.n	80033b4 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	0013      	movs	r3, r2
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	189b      	adds	r3, r3, r2
 800315e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003160:	429a      	cmp	r2, r3
 8003162:	d305      	bcc.n	8003170 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800316a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800316c:	429a      	cmp	r2, r3
 800316e:	d906      	bls.n	800317e <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8003170:	231a      	movs	r3, #26
 8003172:	2218      	movs	r2, #24
 8003174:	189b      	adds	r3, r3, r2
 8003176:	19db      	adds	r3, r3, r7
 8003178:	2201      	movs	r2, #1
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e11a      	b.n	80033b4 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800317e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003180:	613b      	str	r3, [r7, #16]
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
 8003186:	6939      	ldr	r1, [r7, #16]
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	000b      	movs	r3, r1
 800318c:	0e1b      	lsrs	r3, r3, #24
 800318e:	0010      	movs	r0, r2
 8003190:	0205      	lsls	r5, r0, #8
 8003192:	431d      	orrs	r5, r3
 8003194:	000b      	movs	r3, r1
 8003196:	021c      	lsls	r4, r3, #8
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	085b      	lsrs	r3, r3, #1
 800319e:	60bb      	str	r3, [r7, #8]
 80031a0:	2300      	movs	r3, #0
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	68b8      	ldr	r0, [r7, #8]
 80031a6:	68f9      	ldr	r1, [r7, #12]
 80031a8:	1900      	adds	r0, r0, r4
 80031aa:	4169      	adcs	r1, r5
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	603b      	str	r3, [r7, #0]
 80031b2:	2300      	movs	r3, #0
 80031b4:	607b      	str	r3, [r7, #4]
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f7fd f843 	bl	8000244 <__aeabi_uldivmod>
 80031be:	0002      	movs	r2, r0
 80031c0:	000b      	movs	r3, r1
 80031c2:	0013      	movs	r3, r2
 80031c4:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80031c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031c8:	23c0      	movs	r3, #192	@ 0xc0
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d309      	bcc.n	80031e4 <UART_SetConfig+0x294>
 80031d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031d2:	2380      	movs	r3, #128	@ 0x80
 80031d4:	035b      	lsls	r3, r3, #13
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d204      	bcs.n	80031e4 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031e0:	60da      	str	r2, [r3, #12]
 80031e2:	e0e7      	b.n	80033b4 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 80031e4:	231a      	movs	r3, #26
 80031e6:	2218      	movs	r2, #24
 80031e8:	189b      	adds	r3, r3, r2
 80031ea:	19db      	adds	r3, r3, r7
 80031ec:	2201      	movs	r2, #1
 80031ee:	701a      	strb	r2, [r3, #0]
 80031f0:	e0e0      	b.n	80033b4 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	69da      	ldr	r2, [r3, #28]
 80031f6:	2380      	movs	r3, #128	@ 0x80
 80031f8:	021b      	lsls	r3, r3, #8
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d000      	beq.n	8003200 <UART_SetConfig+0x2b0>
 80031fe:	e082      	b.n	8003306 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8003200:	231b      	movs	r3, #27
 8003202:	2218      	movs	r2, #24
 8003204:	189b      	adds	r3, r3, r2
 8003206:	19db      	adds	r3, r3, r7
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	2b08      	cmp	r3, #8
 800320c:	d834      	bhi.n	8003278 <UART_SetConfig+0x328>
 800320e:	009a      	lsls	r2, r3, #2
 8003210:	4b18      	ldr	r3, [pc, #96]	@ (8003274 <UART_SetConfig+0x324>)
 8003212:	18d3      	adds	r3, r2, r3
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003218:	f7ff fb68 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 800321c:	0003      	movs	r3, r0
 800321e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003220:	e033      	b.n	800328a <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003222:	f7ff fb79 	bl	8002918 <HAL_RCC_GetPCLK2Freq>
 8003226:	0003      	movs	r3, r0
 8003228:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800322a:	e02e      	b.n	800328a <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800322c:	4b0e      	ldr	r3, [pc, #56]	@ (8003268 <UART_SetConfig+0x318>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2210      	movs	r2, #16
 8003232:	4013      	ands	r3, r2
 8003234:	d002      	beq.n	800323c <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003236:	4b0d      	ldr	r3, [pc, #52]	@ (800326c <UART_SetConfig+0x31c>)
 8003238:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800323a:	e026      	b.n	800328a <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 800323c:	4b0c      	ldr	r3, [pc, #48]	@ (8003270 <UART_SetConfig+0x320>)
 800323e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003240:	e023      	b.n	800328a <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003242:	f7ff fac3 	bl	80027cc <HAL_RCC_GetSysClockFreq>
 8003246:	0003      	movs	r3, r0
 8003248:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800324a:	e01e      	b.n	800328a <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800324c:	2380      	movs	r3, #128	@ 0x80
 800324e:	021b      	lsls	r3, r3, #8
 8003250:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003252:	e01a      	b.n	800328a <UART_SetConfig+0x33a>
 8003254:	efff69f3 	.word	0xefff69f3
 8003258:	ffffcfff 	.word	0xffffcfff
 800325c:	40004800 	.word	0x40004800
 8003260:	fffff4ff 	.word	0xfffff4ff
 8003264:	40004400 	.word	0x40004400
 8003268:	40021000 	.word	0x40021000
 800326c:	003d0900 	.word	0x003d0900
 8003270:	00f42400 	.word	0x00f42400
 8003274:	08004200 	.word	0x08004200
      default:
        pclk = 0U;
 8003278:	2300      	movs	r3, #0
 800327a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800327c:	231a      	movs	r3, #26
 800327e:	2218      	movs	r2, #24
 8003280:	189b      	adds	r3, r3, r2
 8003282:	19db      	adds	r3, r3, r7
 8003284:	2201      	movs	r2, #1
 8003286:	701a      	strb	r2, [r3, #0]
        break;
 8003288:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800328a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800328c:	2b00      	cmp	r3, #0
 800328e:	d100      	bne.n	8003292 <UART_SetConfig+0x342>
 8003290:	e090      	b.n	80033b4 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003294:	005a      	lsls	r2, r3, #1
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	085b      	lsrs	r3, r3, #1
 800329c:	18d2      	adds	r2, r2, r3
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	0019      	movs	r1, r3
 80032a4:	0010      	movs	r0, r2
 80032a6:	f7fc ff41 	bl	800012c <__udivsi3>
 80032aa:	0003      	movs	r3, r0
 80032ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b0:	2b0f      	cmp	r3, #15
 80032b2:	d921      	bls.n	80032f8 <UART_SetConfig+0x3a8>
 80032b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032b6:	2380      	movs	r3, #128	@ 0x80
 80032b8:	025b      	lsls	r3, r3, #9
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d21c      	bcs.n	80032f8 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	200e      	movs	r0, #14
 80032c4:	2418      	movs	r4, #24
 80032c6:	1903      	adds	r3, r0, r4
 80032c8:	19db      	adds	r3, r3, r7
 80032ca:	210f      	movs	r1, #15
 80032cc:	438a      	bics	r2, r1
 80032ce:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d2:	085b      	lsrs	r3, r3, #1
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	2207      	movs	r2, #7
 80032d8:	4013      	ands	r3, r2
 80032da:	b299      	uxth	r1, r3
 80032dc:	1903      	adds	r3, r0, r4
 80032de:	19db      	adds	r3, r3, r7
 80032e0:	1902      	adds	r2, r0, r4
 80032e2:	19d2      	adds	r2, r2, r7
 80032e4:	8812      	ldrh	r2, [r2, #0]
 80032e6:	430a      	orrs	r2, r1
 80032e8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	1902      	adds	r2, r0, r4
 80032f0:	19d2      	adds	r2, r2, r7
 80032f2:	8812      	ldrh	r2, [r2, #0]
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	e05d      	b.n	80033b4 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80032f8:	231a      	movs	r3, #26
 80032fa:	2218      	movs	r2, #24
 80032fc:	189b      	adds	r3, r3, r2
 80032fe:	19db      	adds	r3, r3, r7
 8003300:	2201      	movs	r2, #1
 8003302:	701a      	strb	r2, [r3, #0]
 8003304:	e056      	b.n	80033b4 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003306:	231b      	movs	r3, #27
 8003308:	2218      	movs	r2, #24
 800330a:	189b      	adds	r3, r3, r2
 800330c:	19db      	adds	r3, r3, r7
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	2b08      	cmp	r3, #8
 8003312:	d822      	bhi.n	800335a <UART_SetConfig+0x40a>
 8003314:	009a      	lsls	r2, r3, #2
 8003316:	4b2f      	ldr	r3, [pc, #188]	@ (80033d4 <UART_SetConfig+0x484>)
 8003318:	18d3      	adds	r3, r2, r3
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800331e:	f7ff fae5 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 8003322:	0003      	movs	r3, r0
 8003324:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003326:	e021      	b.n	800336c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003328:	f7ff faf6 	bl	8002918 <HAL_RCC_GetPCLK2Freq>
 800332c:	0003      	movs	r3, r0
 800332e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003330:	e01c      	b.n	800336c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003332:	4b29      	ldr	r3, [pc, #164]	@ (80033d8 <UART_SetConfig+0x488>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2210      	movs	r2, #16
 8003338:	4013      	ands	r3, r2
 800333a:	d002      	beq.n	8003342 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800333c:	4b27      	ldr	r3, [pc, #156]	@ (80033dc <UART_SetConfig+0x48c>)
 800333e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003340:	e014      	b.n	800336c <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8003342:	4b27      	ldr	r3, [pc, #156]	@ (80033e0 <UART_SetConfig+0x490>)
 8003344:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003346:	e011      	b.n	800336c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003348:	f7ff fa40 	bl	80027cc <HAL_RCC_GetSysClockFreq>
 800334c:	0003      	movs	r3, r0
 800334e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003350:	e00c      	b.n	800336c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003352:	2380      	movs	r3, #128	@ 0x80
 8003354:	021b      	lsls	r3, r3, #8
 8003356:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003358:	e008      	b.n	800336c <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800335e:	231a      	movs	r3, #26
 8003360:	2218      	movs	r2, #24
 8003362:	189b      	adds	r3, r3, r2
 8003364:	19db      	adds	r3, r3, r7
 8003366:	2201      	movs	r2, #1
 8003368:	701a      	strb	r2, [r3, #0]
        break;
 800336a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800336c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800336e:	2b00      	cmp	r3, #0
 8003370:	d020      	beq.n	80033b4 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	085a      	lsrs	r2, r3, #1
 8003378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800337a:	18d2      	adds	r2, r2, r3
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	0019      	movs	r1, r3
 8003382:	0010      	movs	r0, r2
 8003384:	f7fc fed2 	bl	800012c <__udivsi3>
 8003388:	0003      	movs	r3, r0
 800338a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800338c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800338e:	2b0f      	cmp	r3, #15
 8003390:	d90a      	bls.n	80033a8 <UART_SetConfig+0x458>
 8003392:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003394:	2380      	movs	r3, #128	@ 0x80
 8003396:	025b      	lsls	r3, r3, #9
 8003398:	429a      	cmp	r2, r3
 800339a:	d205      	bcs.n	80033a8 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800339c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800339e:	b29a      	uxth	r2, r3
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	60da      	str	r2, [r3, #12]
 80033a6:	e005      	b.n	80033b4 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80033a8:	231a      	movs	r3, #26
 80033aa:	2218      	movs	r2, #24
 80033ac:	189b      	adds	r3, r3, r2
 80033ae:	19db      	adds	r3, r3, r7
 80033b0:	2201      	movs	r2, #1
 80033b2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	2200      	movs	r2, #0
 80033b8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	2200      	movs	r2, #0
 80033be:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80033c0:	231a      	movs	r3, #26
 80033c2:	2218      	movs	r2, #24
 80033c4:	189b      	adds	r3, r3, r2
 80033c6:	19db      	adds	r3, r3, r7
 80033c8:	781b      	ldrb	r3, [r3, #0]
}
 80033ca:	0018      	movs	r0, r3
 80033cc:	46bd      	mov	sp, r7
 80033ce:	b00e      	add	sp, #56	@ 0x38
 80033d0:	bdb0      	pop	{r4, r5, r7, pc}
 80033d2:	46c0      	nop			@ (mov r8, r8)
 80033d4:	08004224 	.word	0x08004224
 80033d8:	40021000 	.word	0x40021000
 80033dc:	003d0900 	.word	0x003d0900
 80033e0:	00f42400 	.word	0x00f42400

080033e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f0:	2208      	movs	r2, #8
 80033f2:	4013      	ands	r3, r2
 80033f4:	d00b      	beq.n	800340e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	4a4a      	ldr	r2, [pc, #296]	@ (8003528 <UART_AdvFeatureConfig+0x144>)
 80033fe:	4013      	ands	r3, r2
 8003400:	0019      	movs	r1, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003412:	2201      	movs	r2, #1
 8003414:	4013      	ands	r3, r2
 8003416:	d00b      	beq.n	8003430 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	4a43      	ldr	r2, [pc, #268]	@ (800352c <UART_AdvFeatureConfig+0x148>)
 8003420:	4013      	ands	r3, r2
 8003422:	0019      	movs	r1, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	430a      	orrs	r2, r1
 800342e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	2202      	movs	r2, #2
 8003436:	4013      	ands	r3, r2
 8003438:	d00b      	beq.n	8003452 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	4a3b      	ldr	r2, [pc, #236]	@ (8003530 <UART_AdvFeatureConfig+0x14c>)
 8003442:	4013      	ands	r3, r2
 8003444:	0019      	movs	r1, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	2204      	movs	r2, #4
 8003458:	4013      	ands	r3, r2
 800345a:	d00b      	beq.n	8003474 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	4a34      	ldr	r2, [pc, #208]	@ (8003534 <UART_AdvFeatureConfig+0x150>)
 8003464:	4013      	ands	r3, r2
 8003466:	0019      	movs	r1, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	430a      	orrs	r2, r1
 8003472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003478:	2210      	movs	r2, #16
 800347a:	4013      	ands	r3, r2
 800347c:	d00b      	beq.n	8003496 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	4a2c      	ldr	r2, [pc, #176]	@ (8003538 <UART_AdvFeatureConfig+0x154>)
 8003486:	4013      	ands	r3, r2
 8003488:	0019      	movs	r1, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	430a      	orrs	r2, r1
 8003494:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349a:	2220      	movs	r2, #32
 800349c:	4013      	ands	r3, r2
 800349e:	d00b      	beq.n	80034b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	4a25      	ldr	r2, [pc, #148]	@ (800353c <UART_AdvFeatureConfig+0x158>)
 80034a8:	4013      	ands	r3, r2
 80034aa:	0019      	movs	r1, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034bc:	2240      	movs	r2, #64	@ 0x40
 80034be:	4013      	ands	r3, r2
 80034c0:	d01d      	beq.n	80034fe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003540 <UART_AdvFeatureConfig+0x15c>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	0019      	movs	r1, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034de:	2380      	movs	r3, #128	@ 0x80
 80034e0:	035b      	lsls	r3, r3, #13
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d10b      	bne.n	80034fe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	4a15      	ldr	r2, [pc, #84]	@ (8003544 <UART_AdvFeatureConfig+0x160>)
 80034ee:	4013      	ands	r3, r2
 80034f0:	0019      	movs	r1, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003502:	2280      	movs	r2, #128	@ 0x80
 8003504:	4013      	ands	r3, r2
 8003506:	d00b      	beq.n	8003520 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	4a0e      	ldr	r2, [pc, #56]	@ (8003548 <UART_AdvFeatureConfig+0x164>)
 8003510:	4013      	ands	r3, r2
 8003512:	0019      	movs	r1, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	605a      	str	r2, [r3, #4]
  }
}
 8003520:	46c0      	nop			@ (mov r8, r8)
 8003522:	46bd      	mov	sp, r7
 8003524:	b002      	add	sp, #8
 8003526:	bd80      	pop	{r7, pc}
 8003528:	ffff7fff 	.word	0xffff7fff
 800352c:	fffdffff 	.word	0xfffdffff
 8003530:	fffeffff 	.word	0xfffeffff
 8003534:	fffbffff 	.word	0xfffbffff
 8003538:	ffffefff 	.word	0xffffefff
 800353c:	ffffdfff 	.word	0xffffdfff
 8003540:	ffefffff 	.word	0xffefffff
 8003544:	ff9fffff 	.word	0xff9fffff
 8003548:	fff7ffff 	.word	0xfff7ffff

0800354c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b092      	sub	sp, #72	@ 0x48
 8003550:	af02      	add	r7, sp, #8
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2284      	movs	r2, #132	@ 0x84
 8003558:	2100      	movs	r1, #0
 800355a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800355c:	f7fd fc28 	bl	8000db0 <HAL_GetTick>
 8003560:	0003      	movs	r3, r0
 8003562:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2208      	movs	r2, #8
 800356c:	4013      	ands	r3, r2
 800356e:	2b08      	cmp	r3, #8
 8003570:	d12c      	bne.n	80035cc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003574:	2280      	movs	r2, #128	@ 0x80
 8003576:	0391      	lsls	r1, r2, #14
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	4a46      	ldr	r2, [pc, #280]	@ (8003694 <UART_CheckIdleState+0x148>)
 800357c:	9200      	str	r2, [sp, #0]
 800357e:	2200      	movs	r2, #0
 8003580:	f000 f88c 	bl	800369c <UART_WaitOnFlagUntilTimeout>
 8003584:	1e03      	subs	r3, r0, #0
 8003586:	d021      	beq.n	80035cc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003588:	f3ef 8310 	mrs	r3, PRIMASK
 800358c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003590:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003592:	2301      	movs	r3, #1
 8003594:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003598:	f383 8810 	msr	PRIMASK, r3
}
 800359c:	46c0      	nop			@ (mov r8, r8)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2180      	movs	r1, #128	@ 0x80
 80035aa:	438a      	bics	r2, r1
 80035ac:	601a      	str	r2, [r3, #0]
 80035ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035b4:	f383 8810 	msr	PRIMASK, r3
}
 80035b8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2220      	movs	r2, #32
 80035be:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2278      	movs	r2, #120	@ 0x78
 80035c4:	2100      	movs	r1, #0
 80035c6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e05f      	b.n	800368c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2204      	movs	r2, #4
 80035d4:	4013      	ands	r3, r2
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d146      	bne.n	8003668 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035dc:	2280      	movs	r2, #128	@ 0x80
 80035de:	03d1      	lsls	r1, r2, #15
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	4a2c      	ldr	r2, [pc, #176]	@ (8003694 <UART_CheckIdleState+0x148>)
 80035e4:	9200      	str	r2, [sp, #0]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f000 f858 	bl	800369c <UART_WaitOnFlagUntilTimeout>
 80035ec:	1e03      	subs	r3, r0, #0
 80035ee:	d03b      	beq.n	8003668 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035f0:	f3ef 8310 	mrs	r3, PRIMASK
 80035f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80035f6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80035fa:	2301      	movs	r3, #1
 80035fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f383 8810 	msr	PRIMASK, r3
}
 8003604:	46c0      	nop			@ (mov r8, r8)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4921      	ldr	r1, [pc, #132]	@ (8003698 <UART_CheckIdleState+0x14c>)
 8003612:	400a      	ands	r2, r1
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003618:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f383 8810 	msr	PRIMASK, r3
}
 8003620:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003622:	f3ef 8310 	mrs	r3, PRIMASK
 8003626:	61bb      	str	r3, [r7, #24]
  return(result);
 8003628:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800362a:	633b      	str	r3, [r7, #48]	@ 0x30
 800362c:	2301      	movs	r3, #1
 800362e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	f383 8810 	msr	PRIMASK, r3
}
 8003636:	46c0      	nop			@ (mov r8, r8)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2101      	movs	r1, #1
 8003644:	438a      	bics	r2, r1
 8003646:	609a      	str	r2, [r3, #8]
 8003648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800364c:	6a3b      	ldr	r3, [r7, #32]
 800364e:	f383 8810 	msr	PRIMASK, r3
}
 8003652:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2280      	movs	r2, #128	@ 0x80
 8003658:	2120      	movs	r1, #32
 800365a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2278      	movs	r2, #120	@ 0x78
 8003660:	2100      	movs	r1, #0
 8003662:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e011      	b.n	800368c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2220      	movs	r2, #32
 800366c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2280      	movs	r2, #128	@ 0x80
 8003672:	2120      	movs	r1, #32
 8003674:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2278      	movs	r2, #120	@ 0x78
 8003686:	2100      	movs	r1, #0
 8003688:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	0018      	movs	r0, r3
 800368e:	46bd      	mov	sp, r7
 8003690:	b010      	add	sp, #64	@ 0x40
 8003692:	bd80      	pop	{r7, pc}
 8003694:	01ffffff 	.word	0x01ffffff
 8003698:	fffffedf 	.word	0xfffffedf

0800369c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	603b      	str	r3, [r7, #0]
 80036a8:	1dfb      	adds	r3, r7, #7
 80036aa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036ac:	e051      	b.n	8003752 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	3301      	adds	r3, #1
 80036b2:	d04e      	beq.n	8003752 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036b4:	f7fd fb7c 	bl	8000db0 <HAL_GetTick>
 80036b8:	0002      	movs	r2, r0
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	69ba      	ldr	r2, [r7, #24]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d302      	bcc.n	80036ca <UART_WaitOnFlagUntilTimeout+0x2e>
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e051      	b.n	8003772 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2204      	movs	r2, #4
 80036d6:	4013      	ands	r3, r2
 80036d8:	d03b      	beq.n	8003752 <UART_WaitOnFlagUntilTimeout+0xb6>
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2b80      	cmp	r3, #128	@ 0x80
 80036de:	d038      	beq.n	8003752 <UART_WaitOnFlagUntilTimeout+0xb6>
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2b40      	cmp	r3, #64	@ 0x40
 80036e4:	d035      	beq.n	8003752 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	69db      	ldr	r3, [r3, #28]
 80036ec:	2208      	movs	r2, #8
 80036ee:	4013      	ands	r3, r2
 80036f0:	2b08      	cmp	r3, #8
 80036f2:	d111      	bne.n	8003718 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2208      	movs	r2, #8
 80036fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	0018      	movs	r0, r3
 8003700:	f000 f83c 	bl	800377c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2284      	movs	r2, #132	@ 0x84
 8003708:	2108      	movs	r1, #8
 800370a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2278      	movs	r2, #120	@ 0x78
 8003710:	2100      	movs	r1, #0
 8003712:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e02c      	b.n	8003772 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	69da      	ldr	r2, [r3, #28]
 800371e:	2380      	movs	r3, #128	@ 0x80
 8003720:	011b      	lsls	r3, r3, #4
 8003722:	401a      	ands	r2, r3
 8003724:	2380      	movs	r3, #128	@ 0x80
 8003726:	011b      	lsls	r3, r3, #4
 8003728:	429a      	cmp	r2, r3
 800372a:	d112      	bne.n	8003752 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2280      	movs	r2, #128	@ 0x80
 8003732:	0112      	lsls	r2, r2, #4
 8003734:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	0018      	movs	r0, r3
 800373a:	f000 f81f 	bl	800377c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2284      	movs	r2, #132	@ 0x84
 8003742:	2120      	movs	r1, #32
 8003744:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2278      	movs	r2, #120	@ 0x78
 800374a:	2100      	movs	r1, #0
 800374c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e00f      	b.n	8003772 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	4013      	ands	r3, r2
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	425a      	negs	r2, r3
 8003762:	4153      	adcs	r3, r2
 8003764:	b2db      	uxtb	r3, r3
 8003766:	001a      	movs	r2, r3
 8003768:	1dfb      	adds	r3, r7, #7
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d09e      	beq.n	80036ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	0018      	movs	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	b004      	add	sp, #16
 8003778:	bd80      	pop	{r7, pc}
	...

0800377c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b08e      	sub	sp, #56	@ 0x38
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003784:	f3ef 8310 	mrs	r3, PRIMASK
 8003788:	617b      	str	r3, [r7, #20]
  return(result);
 800378a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800378c:	637b      	str	r3, [r7, #52]	@ 0x34
 800378e:	2301      	movs	r3, #1
 8003790:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	f383 8810 	msr	PRIMASK, r3
}
 8003798:	46c0      	nop			@ (mov r8, r8)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4926      	ldr	r1, [pc, #152]	@ (8003840 <UART_EndRxTransfer+0xc4>)
 80037a6:	400a      	ands	r2, r1
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	f383 8810 	msr	PRIMASK, r3
}
 80037b4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037b6:	f3ef 8310 	mrs	r3, PRIMASK
 80037ba:	623b      	str	r3, [r7, #32]
  return(result);
 80037bc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037be:	633b      	str	r3, [r7, #48]	@ 0x30
 80037c0:	2301      	movs	r3, #1
 80037c2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c6:	f383 8810 	msr	PRIMASK, r3
}
 80037ca:	46c0      	nop			@ (mov r8, r8)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689a      	ldr	r2, [r3, #8]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2101      	movs	r1, #1
 80037d8:	438a      	bics	r2, r1
 80037da:	609a      	str	r2, [r3, #8]
 80037dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037de:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037e2:	f383 8810 	msr	PRIMASK, r3
}
 80037e6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d118      	bne.n	8003822 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037f0:	f3ef 8310 	mrs	r3, PRIMASK
 80037f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80037f6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037fa:	2301      	movs	r3, #1
 80037fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f383 8810 	msr	PRIMASK, r3
}
 8003804:	46c0      	nop			@ (mov r8, r8)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2110      	movs	r1, #16
 8003812:	438a      	bics	r2, r1
 8003814:	601a      	str	r2, [r3, #0]
 8003816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003818:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	f383 8810 	msr	PRIMASK, r3
}
 8003820:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2280      	movs	r2, #128	@ 0x80
 8003826:	2120      	movs	r1, #32
 8003828:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003836:	46c0      	nop			@ (mov r8, r8)
 8003838:	46bd      	mov	sp, r7
 800383a:	b00e      	add	sp, #56	@ 0x38
 800383c:	bd80      	pop	{r7, pc}
 800383e:	46c0      	nop			@ (mov r8, r8)
 8003840:	fffffedf 	.word	0xfffffedf

08003844 <siprintf>:
 8003844:	b40e      	push	{r1, r2, r3}
 8003846:	b510      	push	{r4, lr}
 8003848:	2400      	movs	r4, #0
 800384a:	490c      	ldr	r1, [pc, #48]	@ (800387c <siprintf+0x38>)
 800384c:	b09d      	sub	sp, #116	@ 0x74
 800384e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003850:	9002      	str	r0, [sp, #8]
 8003852:	9006      	str	r0, [sp, #24]
 8003854:	9107      	str	r1, [sp, #28]
 8003856:	9104      	str	r1, [sp, #16]
 8003858:	4809      	ldr	r0, [pc, #36]	@ (8003880 <siprintf+0x3c>)
 800385a:	490a      	ldr	r1, [pc, #40]	@ (8003884 <siprintf+0x40>)
 800385c:	cb04      	ldmia	r3!, {r2}
 800385e:	9105      	str	r1, [sp, #20]
 8003860:	6800      	ldr	r0, [r0, #0]
 8003862:	a902      	add	r1, sp, #8
 8003864:	9301      	str	r3, [sp, #4]
 8003866:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003868:	f000 f99e 	bl	8003ba8 <_svfiprintf_r>
 800386c:	9b02      	ldr	r3, [sp, #8]
 800386e:	701c      	strb	r4, [r3, #0]
 8003870:	b01d      	add	sp, #116	@ 0x74
 8003872:	bc10      	pop	{r4}
 8003874:	bc08      	pop	{r3}
 8003876:	b003      	add	sp, #12
 8003878:	4718      	bx	r3
 800387a:	46c0      	nop			@ (mov r8, r8)
 800387c:	7fffffff 	.word	0x7fffffff
 8003880:	2000000c 	.word	0x2000000c
 8003884:	ffff0208 	.word	0xffff0208

08003888 <memset>:
 8003888:	0003      	movs	r3, r0
 800388a:	1882      	adds	r2, r0, r2
 800388c:	4293      	cmp	r3, r2
 800388e:	d100      	bne.n	8003892 <memset+0xa>
 8003890:	4770      	bx	lr
 8003892:	7019      	strb	r1, [r3, #0]
 8003894:	3301      	adds	r3, #1
 8003896:	e7f9      	b.n	800388c <memset+0x4>

08003898 <__errno>:
 8003898:	4b01      	ldr	r3, [pc, #4]	@ (80038a0 <__errno+0x8>)
 800389a:	6818      	ldr	r0, [r3, #0]
 800389c:	4770      	bx	lr
 800389e:	46c0      	nop			@ (mov r8, r8)
 80038a0:	2000000c 	.word	0x2000000c

080038a4 <__libc_init_array>:
 80038a4:	b570      	push	{r4, r5, r6, lr}
 80038a6:	2600      	movs	r6, #0
 80038a8:	4c0c      	ldr	r4, [pc, #48]	@ (80038dc <__libc_init_array+0x38>)
 80038aa:	4d0d      	ldr	r5, [pc, #52]	@ (80038e0 <__libc_init_array+0x3c>)
 80038ac:	1b64      	subs	r4, r4, r5
 80038ae:	10a4      	asrs	r4, r4, #2
 80038b0:	42a6      	cmp	r6, r4
 80038b2:	d109      	bne.n	80038c8 <__libc_init_array+0x24>
 80038b4:	2600      	movs	r6, #0
 80038b6:	f000 fc61 	bl	800417c <_init>
 80038ba:	4c0a      	ldr	r4, [pc, #40]	@ (80038e4 <__libc_init_array+0x40>)
 80038bc:	4d0a      	ldr	r5, [pc, #40]	@ (80038e8 <__libc_init_array+0x44>)
 80038be:	1b64      	subs	r4, r4, r5
 80038c0:	10a4      	asrs	r4, r4, #2
 80038c2:	42a6      	cmp	r6, r4
 80038c4:	d105      	bne.n	80038d2 <__libc_init_array+0x2e>
 80038c6:	bd70      	pop	{r4, r5, r6, pc}
 80038c8:	00b3      	lsls	r3, r6, #2
 80038ca:	58eb      	ldr	r3, [r5, r3]
 80038cc:	4798      	blx	r3
 80038ce:	3601      	adds	r6, #1
 80038d0:	e7ee      	b.n	80038b0 <__libc_init_array+0xc>
 80038d2:	00b3      	lsls	r3, r6, #2
 80038d4:	58eb      	ldr	r3, [r5, r3]
 80038d6:	4798      	blx	r3
 80038d8:	3601      	adds	r6, #1
 80038da:	e7f2      	b.n	80038c2 <__libc_init_array+0x1e>
 80038dc:	08004284 	.word	0x08004284
 80038e0:	08004284 	.word	0x08004284
 80038e4:	08004288 	.word	0x08004288
 80038e8:	08004284 	.word	0x08004284

080038ec <__retarget_lock_acquire_recursive>:
 80038ec:	4770      	bx	lr

080038ee <__retarget_lock_release_recursive>:
 80038ee:	4770      	bx	lr

080038f0 <_free_r>:
 80038f0:	b570      	push	{r4, r5, r6, lr}
 80038f2:	0005      	movs	r5, r0
 80038f4:	1e0c      	subs	r4, r1, #0
 80038f6:	d010      	beq.n	800391a <_free_r+0x2a>
 80038f8:	3c04      	subs	r4, #4
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	da00      	bge.n	8003902 <_free_r+0x12>
 8003900:	18e4      	adds	r4, r4, r3
 8003902:	0028      	movs	r0, r5
 8003904:	f000 f8e0 	bl	8003ac8 <__malloc_lock>
 8003908:	4a1d      	ldr	r2, [pc, #116]	@ (8003980 <_free_r+0x90>)
 800390a:	6813      	ldr	r3, [r2, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d105      	bne.n	800391c <_free_r+0x2c>
 8003910:	6063      	str	r3, [r4, #4]
 8003912:	6014      	str	r4, [r2, #0]
 8003914:	0028      	movs	r0, r5
 8003916:	f000 f8df 	bl	8003ad8 <__malloc_unlock>
 800391a:	bd70      	pop	{r4, r5, r6, pc}
 800391c:	42a3      	cmp	r3, r4
 800391e:	d908      	bls.n	8003932 <_free_r+0x42>
 8003920:	6820      	ldr	r0, [r4, #0]
 8003922:	1821      	adds	r1, r4, r0
 8003924:	428b      	cmp	r3, r1
 8003926:	d1f3      	bne.n	8003910 <_free_r+0x20>
 8003928:	6819      	ldr	r1, [r3, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	1809      	adds	r1, r1, r0
 800392e:	6021      	str	r1, [r4, #0]
 8003930:	e7ee      	b.n	8003910 <_free_r+0x20>
 8003932:	001a      	movs	r2, r3
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <_free_r+0x4e>
 800393a:	42a3      	cmp	r3, r4
 800393c:	d9f9      	bls.n	8003932 <_free_r+0x42>
 800393e:	6811      	ldr	r1, [r2, #0]
 8003940:	1850      	adds	r0, r2, r1
 8003942:	42a0      	cmp	r0, r4
 8003944:	d10b      	bne.n	800395e <_free_r+0x6e>
 8003946:	6820      	ldr	r0, [r4, #0]
 8003948:	1809      	adds	r1, r1, r0
 800394a:	1850      	adds	r0, r2, r1
 800394c:	6011      	str	r1, [r2, #0]
 800394e:	4283      	cmp	r3, r0
 8003950:	d1e0      	bne.n	8003914 <_free_r+0x24>
 8003952:	6818      	ldr	r0, [r3, #0]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	1841      	adds	r1, r0, r1
 8003958:	6011      	str	r1, [r2, #0]
 800395a:	6053      	str	r3, [r2, #4]
 800395c:	e7da      	b.n	8003914 <_free_r+0x24>
 800395e:	42a0      	cmp	r0, r4
 8003960:	d902      	bls.n	8003968 <_free_r+0x78>
 8003962:	230c      	movs	r3, #12
 8003964:	602b      	str	r3, [r5, #0]
 8003966:	e7d5      	b.n	8003914 <_free_r+0x24>
 8003968:	6820      	ldr	r0, [r4, #0]
 800396a:	1821      	adds	r1, r4, r0
 800396c:	428b      	cmp	r3, r1
 800396e:	d103      	bne.n	8003978 <_free_r+0x88>
 8003970:	6819      	ldr	r1, [r3, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	1809      	adds	r1, r1, r0
 8003976:	6021      	str	r1, [r4, #0]
 8003978:	6063      	str	r3, [r4, #4]
 800397a:	6054      	str	r4, [r2, #4]
 800397c:	e7ca      	b.n	8003914 <_free_r+0x24>
 800397e:	46c0      	nop			@ (mov r8, r8)
 8003980:	20000384 	.word	0x20000384

08003984 <sbrk_aligned>:
 8003984:	b570      	push	{r4, r5, r6, lr}
 8003986:	4e0f      	ldr	r6, [pc, #60]	@ (80039c4 <sbrk_aligned+0x40>)
 8003988:	000d      	movs	r5, r1
 800398a:	6831      	ldr	r1, [r6, #0]
 800398c:	0004      	movs	r4, r0
 800398e:	2900      	cmp	r1, #0
 8003990:	d102      	bne.n	8003998 <sbrk_aligned+0x14>
 8003992:	f000 fb95 	bl	80040c0 <_sbrk_r>
 8003996:	6030      	str	r0, [r6, #0]
 8003998:	0029      	movs	r1, r5
 800399a:	0020      	movs	r0, r4
 800399c:	f000 fb90 	bl	80040c0 <_sbrk_r>
 80039a0:	1c43      	adds	r3, r0, #1
 80039a2:	d103      	bne.n	80039ac <sbrk_aligned+0x28>
 80039a4:	2501      	movs	r5, #1
 80039a6:	426d      	negs	r5, r5
 80039a8:	0028      	movs	r0, r5
 80039aa:	bd70      	pop	{r4, r5, r6, pc}
 80039ac:	2303      	movs	r3, #3
 80039ae:	1cc5      	adds	r5, r0, #3
 80039b0:	439d      	bics	r5, r3
 80039b2:	42a8      	cmp	r0, r5
 80039b4:	d0f8      	beq.n	80039a8 <sbrk_aligned+0x24>
 80039b6:	1a29      	subs	r1, r5, r0
 80039b8:	0020      	movs	r0, r4
 80039ba:	f000 fb81 	bl	80040c0 <_sbrk_r>
 80039be:	3001      	adds	r0, #1
 80039c0:	d1f2      	bne.n	80039a8 <sbrk_aligned+0x24>
 80039c2:	e7ef      	b.n	80039a4 <sbrk_aligned+0x20>
 80039c4:	20000380 	.word	0x20000380

080039c8 <_malloc_r>:
 80039c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039ca:	2203      	movs	r2, #3
 80039cc:	1ccb      	adds	r3, r1, #3
 80039ce:	4393      	bics	r3, r2
 80039d0:	3308      	adds	r3, #8
 80039d2:	0005      	movs	r5, r0
 80039d4:	001f      	movs	r7, r3
 80039d6:	2b0c      	cmp	r3, #12
 80039d8:	d234      	bcs.n	8003a44 <_malloc_r+0x7c>
 80039da:	270c      	movs	r7, #12
 80039dc:	42b9      	cmp	r1, r7
 80039de:	d833      	bhi.n	8003a48 <_malloc_r+0x80>
 80039e0:	0028      	movs	r0, r5
 80039e2:	f000 f871 	bl	8003ac8 <__malloc_lock>
 80039e6:	4e37      	ldr	r6, [pc, #220]	@ (8003ac4 <_malloc_r+0xfc>)
 80039e8:	6833      	ldr	r3, [r6, #0]
 80039ea:	001c      	movs	r4, r3
 80039ec:	2c00      	cmp	r4, #0
 80039ee:	d12f      	bne.n	8003a50 <_malloc_r+0x88>
 80039f0:	0039      	movs	r1, r7
 80039f2:	0028      	movs	r0, r5
 80039f4:	f7ff ffc6 	bl	8003984 <sbrk_aligned>
 80039f8:	0004      	movs	r4, r0
 80039fa:	1c43      	adds	r3, r0, #1
 80039fc:	d15f      	bne.n	8003abe <_malloc_r+0xf6>
 80039fe:	6834      	ldr	r4, [r6, #0]
 8003a00:	9400      	str	r4, [sp, #0]
 8003a02:	9b00      	ldr	r3, [sp, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d14a      	bne.n	8003a9e <_malloc_r+0xd6>
 8003a08:	2c00      	cmp	r4, #0
 8003a0a:	d052      	beq.n	8003ab2 <_malloc_r+0xea>
 8003a0c:	6823      	ldr	r3, [r4, #0]
 8003a0e:	0028      	movs	r0, r5
 8003a10:	18e3      	adds	r3, r4, r3
 8003a12:	9900      	ldr	r1, [sp, #0]
 8003a14:	9301      	str	r3, [sp, #4]
 8003a16:	f000 fb53 	bl	80040c0 <_sbrk_r>
 8003a1a:	9b01      	ldr	r3, [sp, #4]
 8003a1c:	4283      	cmp	r3, r0
 8003a1e:	d148      	bne.n	8003ab2 <_malloc_r+0xea>
 8003a20:	6823      	ldr	r3, [r4, #0]
 8003a22:	0028      	movs	r0, r5
 8003a24:	1aff      	subs	r7, r7, r3
 8003a26:	0039      	movs	r1, r7
 8003a28:	f7ff ffac 	bl	8003984 <sbrk_aligned>
 8003a2c:	3001      	adds	r0, #1
 8003a2e:	d040      	beq.n	8003ab2 <_malloc_r+0xea>
 8003a30:	6823      	ldr	r3, [r4, #0]
 8003a32:	19db      	adds	r3, r3, r7
 8003a34:	6023      	str	r3, [r4, #0]
 8003a36:	6833      	ldr	r3, [r6, #0]
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	2a00      	cmp	r2, #0
 8003a3c:	d133      	bne.n	8003aa6 <_malloc_r+0xde>
 8003a3e:	9b00      	ldr	r3, [sp, #0]
 8003a40:	6033      	str	r3, [r6, #0]
 8003a42:	e019      	b.n	8003a78 <_malloc_r+0xb0>
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	dac9      	bge.n	80039dc <_malloc_r+0x14>
 8003a48:	230c      	movs	r3, #12
 8003a4a:	602b      	str	r3, [r5, #0]
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a50:	6821      	ldr	r1, [r4, #0]
 8003a52:	1bc9      	subs	r1, r1, r7
 8003a54:	d420      	bmi.n	8003a98 <_malloc_r+0xd0>
 8003a56:	290b      	cmp	r1, #11
 8003a58:	d90a      	bls.n	8003a70 <_malloc_r+0xa8>
 8003a5a:	19e2      	adds	r2, r4, r7
 8003a5c:	6027      	str	r7, [r4, #0]
 8003a5e:	42a3      	cmp	r3, r4
 8003a60:	d104      	bne.n	8003a6c <_malloc_r+0xa4>
 8003a62:	6032      	str	r2, [r6, #0]
 8003a64:	6863      	ldr	r3, [r4, #4]
 8003a66:	6011      	str	r1, [r2, #0]
 8003a68:	6053      	str	r3, [r2, #4]
 8003a6a:	e005      	b.n	8003a78 <_malloc_r+0xb0>
 8003a6c:	605a      	str	r2, [r3, #4]
 8003a6e:	e7f9      	b.n	8003a64 <_malloc_r+0x9c>
 8003a70:	6862      	ldr	r2, [r4, #4]
 8003a72:	42a3      	cmp	r3, r4
 8003a74:	d10e      	bne.n	8003a94 <_malloc_r+0xcc>
 8003a76:	6032      	str	r2, [r6, #0]
 8003a78:	0028      	movs	r0, r5
 8003a7a:	f000 f82d 	bl	8003ad8 <__malloc_unlock>
 8003a7e:	0020      	movs	r0, r4
 8003a80:	2207      	movs	r2, #7
 8003a82:	300b      	adds	r0, #11
 8003a84:	1d23      	adds	r3, r4, #4
 8003a86:	4390      	bics	r0, r2
 8003a88:	1ac2      	subs	r2, r0, r3
 8003a8a:	4298      	cmp	r0, r3
 8003a8c:	d0df      	beq.n	8003a4e <_malloc_r+0x86>
 8003a8e:	1a1b      	subs	r3, r3, r0
 8003a90:	50a3      	str	r3, [r4, r2]
 8003a92:	e7dc      	b.n	8003a4e <_malloc_r+0x86>
 8003a94:	605a      	str	r2, [r3, #4]
 8003a96:	e7ef      	b.n	8003a78 <_malloc_r+0xb0>
 8003a98:	0023      	movs	r3, r4
 8003a9a:	6864      	ldr	r4, [r4, #4]
 8003a9c:	e7a6      	b.n	80039ec <_malloc_r+0x24>
 8003a9e:	9c00      	ldr	r4, [sp, #0]
 8003aa0:	6863      	ldr	r3, [r4, #4]
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	e7ad      	b.n	8003a02 <_malloc_r+0x3a>
 8003aa6:	001a      	movs	r2, r3
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	42a3      	cmp	r3, r4
 8003aac:	d1fb      	bne.n	8003aa6 <_malloc_r+0xde>
 8003aae:	2300      	movs	r3, #0
 8003ab0:	e7da      	b.n	8003a68 <_malloc_r+0xa0>
 8003ab2:	230c      	movs	r3, #12
 8003ab4:	0028      	movs	r0, r5
 8003ab6:	602b      	str	r3, [r5, #0]
 8003ab8:	f000 f80e 	bl	8003ad8 <__malloc_unlock>
 8003abc:	e7c6      	b.n	8003a4c <_malloc_r+0x84>
 8003abe:	6007      	str	r7, [r0, #0]
 8003ac0:	e7da      	b.n	8003a78 <_malloc_r+0xb0>
 8003ac2:	46c0      	nop			@ (mov r8, r8)
 8003ac4:	20000384 	.word	0x20000384

08003ac8 <__malloc_lock>:
 8003ac8:	b510      	push	{r4, lr}
 8003aca:	4802      	ldr	r0, [pc, #8]	@ (8003ad4 <__malloc_lock+0xc>)
 8003acc:	f7ff ff0e 	bl	80038ec <__retarget_lock_acquire_recursive>
 8003ad0:	bd10      	pop	{r4, pc}
 8003ad2:	46c0      	nop			@ (mov r8, r8)
 8003ad4:	2000037c 	.word	0x2000037c

08003ad8 <__malloc_unlock>:
 8003ad8:	b510      	push	{r4, lr}
 8003ada:	4802      	ldr	r0, [pc, #8]	@ (8003ae4 <__malloc_unlock+0xc>)
 8003adc:	f7ff ff07 	bl	80038ee <__retarget_lock_release_recursive>
 8003ae0:	bd10      	pop	{r4, pc}
 8003ae2:	46c0      	nop			@ (mov r8, r8)
 8003ae4:	2000037c 	.word	0x2000037c

08003ae8 <__ssputs_r>:
 8003ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aea:	688e      	ldr	r6, [r1, #8]
 8003aec:	b085      	sub	sp, #20
 8003aee:	001f      	movs	r7, r3
 8003af0:	000c      	movs	r4, r1
 8003af2:	680b      	ldr	r3, [r1, #0]
 8003af4:	9002      	str	r0, [sp, #8]
 8003af6:	9203      	str	r2, [sp, #12]
 8003af8:	42be      	cmp	r6, r7
 8003afa:	d830      	bhi.n	8003b5e <__ssputs_r+0x76>
 8003afc:	210c      	movs	r1, #12
 8003afe:	5e62      	ldrsh	r2, [r4, r1]
 8003b00:	2190      	movs	r1, #144	@ 0x90
 8003b02:	00c9      	lsls	r1, r1, #3
 8003b04:	420a      	tst	r2, r1
 8003b06:	d028      	beq.n	8003b5a <__ssputs_r+0x72>
 8003b08:	2003      	movs	r0, #3
 8003b0a:	6921      	ldr	r1, [r4, #16]
 8003b0c:	1a5b      	subs	r3, r3, r1
 8003b0e:	9301      	str	r3, [sp, #4]
 8003b10:	6963      	ldr	r3, [r4, #20]
 8003b12:	4343      	muls	r3, r0
 8003b14:	9801      	ldr	r0, [sp, #4]
 8003b16:	0fdd      	lsrs	r5, r3, #31
 8003b18:	18ed      	adds	r5, r5, r3
 8003b1a:	1c7b      	adds	r3, r7, #1
 8003b1c:	181b      	adds	r3, r3, r0
 8003b1e:	106d      	asrs	r5, r5, #1
 8003b20:	42ab      	cmp	r3, r5
 8003b22:	d900      	bls.n	8003b26 <__ssputs_r+0x3e>
 8003b24:	001d      	movs	r5, r3
 8003b26:	0552      	lsls	r2, r2, #21
 8003b28:	d528      	bpl.n	8003b7c <__ssputs_r+0x94>
 8003b2a:	0029      	movs	r1, r5
 8003b2c:	9802      	ldr	r0, [sp, #8]
 8003b2e:	f7ff ff4b 	bl	80039c8 <_malloc_r>
 8003b32:	1e06      	subs	r6, r0, #0
 8003b34:	d02c      	beq.n	8003b90 <__ssputs_r+0xa8>
 8003b36:	9a01      	ldr	r2, [sp, #4]
 8003b38:	6921      	ldr	r1, [r4, #16]
 8003b3a:	f000 fade 	bl	80040fa <memcpy>
 8003b3e:	89a2      	ldrh	r2, [r4, #12]
 8003b40:	4b18      	ldr	r3, [pc, #96]	@ (8003ba4 <__ssputs_r+0xbc>)
 8003b42:	401a      	ands	r2, r3
 8003b44:	2380      	movs	r3, #128	@ 0x80
 8003b46:	4313      	orrs	r3, r2
 8003b48:	81a3      	strh	r3, [r4, #12]
 8003b4a:	9b01      	ldr	r3, [sp, #4]
 8003b4c:	6126      	str	r6, [r4, #16]
 8003b4e:	18f6      	adds	r6, r6, r3
 8003b50:	6026      	str	r6, [r4, #0]
 8003b52:	003e      	movs	r6, r7
 8003b54:	6165      	str	r5, [r4, #20]
 8003b56:	1aed      	subs	r5, r5, r3
 8003b58:	60a5      	str	r5, [r4, #8]
 8003b5a:	42be      	cmp	r6, r7
 8003b5c:	d900      	bls.n	8003b60 <__ssputs_r+0x78>
 8003b5e:	003e      	movs	r6, r7
 8003b60:	0032      	movs	r2, r6
 8003b62:	9903      	ldr	r1, [sp, #12]
 8003b64:	6820      	ldr	r0, [r4, #0]
 8003b66:	f000 fa99 	bl	800409c <memmove>
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	68a3      	ldr	r3, [r4, #8]
 8003b6e:	1b9b      	subs	r3, r3, r6
 8003b70:	60a3      	str	r3, [r4, #8]
 8003b72:	6823      	ldr	r3, [r4, #0]
 8003b74:	199b      	adds	r3, r3, r6
 8003b76:	6023      	str	r3, [r4, #0]
 8003b78:	b005      	add	sp, #20
 8003b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b7c:	002a      	movs	r2, r5
 8003b7e:	9802      	ldr	r0, [sp, #8]
 8003b80:	f000 fac4 	bl	800410c <_realloc_r>
 8003b84:	1e06      	subs	r6, r0, #0
 8003b86:	d1e0      	bne.n	8003b4a <__ssputs_r+0x62>
 8003b88:	6921      	ldr	r1, [r4, #16]
 8003b8a:	9802      	ldr	r0, [sp, #8]
 8003b8c:	f7ff feb0 	bl	80038f0 <_free_r>
 8003b90:	230c      	movs	r3, #12
 8003b92:	2001      	movs	r0, #1
 8003b94:	9a02      	ldr	r2, [sp, #8]
 8003b96:	4240      	negs	r0, r0
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	89a2      	ldrh	r2, [r4, #12]
 8003b9c:	3334      	adds	r3, #52	@ 0x34
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	81a3      	strh	r3, [r4, #12]
 8003ba2:	e7e9      	b.n	8003b78 <__ssputs_r+0x90>
 8003ba4:	fffffb7f 	.word	0xfffffb7f

08003ba8 <_svfiprintf_r>:
 8003ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003baa:	b0a1      	sub	sp, #132	@ 0x84
 8003bac:	9003      	str	r0, [sp, #12]
 8003bae:	001d      	movs	r5, r3
 8003bb0:	898b      	ldrh	r3, [r1, #12]
 8003bb2:	000f      	movs	r7, r1
 8003bb4:	0016      	movs	r6, r2
 8003bb6:	061b      	lsls	r3, r3, #24
 8003bb8:	d511      	bpl.n	8003bde <_svfiprintf_r+0x36>
 8003bba:	690b      	ldr	r3, [r1, #16]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10e      	bne.n	8003bde <_svfiprintf_r+0x36>
 8003bc0:	2140      	movs	r1, #64	@ 0x40
 8003bc2:	f7ff ff01 	bl	80039c8 <_malloc_r>
 8003bc6:	6038      	str	r0, [r7, #0]
 8003bc8:	6138      	str	r0, [r7, #16]
 8003bca:	2800      	cmp	r0, #0
 8003bcc:	d105      	bne.n	8003bda <_svfiprintf_r+0x32>
 8003bce:	230c      	movs	r3, #12
 8003bd0:	9a03      	ldr	r2, [sp, #12]
 8003bd2:	6013      	str	r3, [r2, #0]
 8003bd4:	2001      	movs	r0, #1
 8003bd6:	4240      	negs	r0, r0
 8003bd8:	e0cf      	b.n	8003d7a <_svfiprintf_r+0x1d2>
 8003bda:	2340      	movs	r3, #64	@ 0x40
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	2300      	movs	r3, #0
 8003be0:	ac08      	add	r4, sp, #32
 8003be2:	6163      	str	r3, [r4, #20]
 8003be4:	3320      	adds	r3, #32
 8003be6:	7663      	strb	r3, [r4, #25]
 8003be8:	3310      	adds	r3, #16
 8003bea:	76a3      	strb	r3, [r4, #26]
 8003bec:	9507      	str	r5, [sp, #28]
 8003bee:	0035      	movs	r5, r6
 8003bf0:	782b      	ldrb	r3, [r5, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <_svfiprintf_r+0x52>
 8003bf6:	2b25      	cmp	r3, #37	@ 0x25
 8003bf8:	d148      	bne.n	8003c8c <_svfiprintf_r+0xe4>
 8003bfa:	1bab      	subs	r3, r5, r6
 8003bfc:	9305      	str	r3, [sp, #20]
 8003bfe:	42b5      	cmp	r5, r6
 8003c00:	d00b      	beq.n	8003c1a <_svfiprintf_r+0x72>
 8003c02:	0032      	movs	r2, r6
 8003c04:	0039      	movs	r1, r7
 8003c06:	9803      	ldr	r0, [sp, #12]
 8003c08:	f7ff ff6e 	bl	8003ae8 <__ssputs_r>
 8003c0c:	3001      	adds	r0, #1
 8003c0e:	d100      	bne.n	8003c12 <_svfiprintf_r+0x6a>
 8003c10:	e0ae      	b.n	8003d70 <_svfiprintf_r+0x1c8>
 8003c12:	6963      	ldr	r3, [r4, #20]
 8003c14:	9a05      	ldr	r2, [sp, #20]
 8003c16:	189b      	adds	r3, r3, r2
 8003c18:	6163      	str	r3, [r4, #20]
 8003c1a:	782b      	ldrb	r3, [r5, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d100      	bne.n	8003c22 <_svfiprintf_r+0x7a>
 8003c20:	e0a6      	b.n	8003d70 <_svfiprintf_r+0x1c8>
 8003c22:	2201      	movs	r2, #1
 8003c24:	2300      	movs	r3, #0
 8003c26:	4252      	negs	r2, r2
 8003c28:	6062      	str	r2, [r4, #4]
 8003c2a:	a904      	add	r1, sp, #16
 8003c2c:	3254      	adds	r2, #84	@ 0x54
 8003c2e:	1852      	adds	r2, r2, r1
 8003c30:	1c6e      	adds	r6, r5, #1
 8003c32:	6023      	str	r3, [r4, #0]
 8003c34:	60e3      	str	r3, [r4, #12]
 8003c36:	60a3      	str	r3, [r4, #8]
 8003c38:	7013      	strb	r3, [r2, #0]
 8003c3a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003c3c:	4b54      	ldr	r3, [pc, #336]	@ (8003d90 <_svfiprintf_r+0x1e8>)
 8003c3e:	2205      	movs	r2, #5
 8003c40:	0018      	movs	r0, r3
 8003c42:	7831      	ldrb	r1, [r6, #0]
 8003c44:	9305      	str	r3, [sp, #20]
 8003c46:	f000 fa4d 	bl	80040e4 <memchr>
 8003c4a:	1c75      	adds	r5, r6, #1
 8003c4c:	2800      	cmp	r0, #0
 8003c4e:	d11f      	bne.n	8003c90 <_svfiprintf_r+0xe8>
 8003c50:	6822      	ldr	r2, [r4, #0]
 8003c52:	06d3      	lsls	r3, r2, #27
 8003c54:	d504      	bpl.n	8003c60 <_svfiprintf_r+0xb8>
 8003c56:	2353      	movs	r3, #83	@ 0x53
 8003c58:	a904      	add	r1, sp, #16
 8003c5a:	185b      	adds	r3, r3, r1
 8003c5c:	2120      	movs	r1, #32
 8003c5e:	7019      	strb	r1, [r3, #0]
 8003c60:	0713      	lsls	r3, r2, #28
 8003c62:	d504      	bpl.n	8003c6e <_svfiprintf_r+0xc6>
 8003c64:	2353      	movs	r3, #83	@ 0x53
 8003c66:	a904      	add	r1, sp, #16
 8003c68:	185b      	adds	r3, r3, r1
 8003c6a:	212b      	movs	r1, #43	@ 0x2b
 8003c6c:	7019      	strb	r1, [r3, #0]
 8003c6e:	7833      	ldrb	r3, [r6, #0]
 8003c70:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c72:	d016      	beq.n	8003ca2 <_svfiprintf_r+0xfa>
 8003c74:	0035      	movs	r5, r6
 8003c76:	2100      	movs	r1, #0
 8003c78:	200a      	movs	r0, #10
 8003c7a:	68e3      	ldr	r3, [r4, #12]
 8003c7c:	782a      	ldrb	r2, [r5, #0]
 8003c7e:	1c6e      	adds	r6, r5, #1
 8003c80:	3a30      	subs	r2, #48	@ 0x30
 8003c82:	2a09      	cmp	r2, #9
 8003c84:	d950      	bls.n	8003d28 <_svfiprintf_r+0x180>
 8003c86:	2900      	cmp	r1, #0
 8003c88:	d111      	bne.n	8003cae <_svfiprintf_r+0x106>
 8003c8a:	e017      	b.n	8003cbc <_svfiprintf_r+0x114>
 8003c8c:	3501      	adds	r5, #1
 8003c8e:	e7af      	b.n	8003bf0 <_svfiprintf_r+0x48>
 8003c90:	9b05      	ldr	r3, [sp, #20]
 8003c92:	6822      	ldr	r2, [r4, #0]
 8003c94:	1ac0      	subs	r0, r0, r3
 8003c96:	2301      	movs	r3, #1
 8003c98:	4083      	lsls	r3, r0
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	002e      	movs	r6, r5
 8003c9e:	6023      	str	r3, [r4, #0]
 8003ca0:	e7cc      	b.n	8003c3c <_svfiprintf_r+0x94>
 8003ca2:	9b07      	ldr	r3, [sp, #28]
 8003ca4:	1d19      	adds	r1, r3, #4
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	9107      	str	r1, [sp, #28]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	db01      	blt.n	8003cb2 <_svfiprintf_r+0x10a>
 8003cae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003cb0:	e004      	b.n	8003cbc <_svfiprintf_r+0x114>
 8003cb2:	425b      	negs	r3, r3
 8003cb4:	60e3      	str	r3, [r4, #12]
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	6023      	str	r3, [r4, #0]
 8003cbc:	782b      	ldrb	r3, [r5, #0]
 8003cbe:	2b2e      	cmp	r3, #46	@ 0x2e
 8003cc0:	d10c      	bne.n	8003cdc <_svfiprintf_r+0x134>
 8003cc2:	786b      	ldrb	r3, [r5, #1]
 8003cc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8003cc6:	d134      	bne.n	8003d32 <_svfiprintf_r+0x18a>
 8003cc8:	9b07      	ldr	r3, [sp, #28]
 8003cca:	3502      	adds	r5, #2
 8003ccc:	1d1a      	adds	r2, r3, #4
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	9207      	str	r2, [sp, #28]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	da01      	bge.n	8003cda <_svfiprintf_r+0x132>
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	425b      	negs	r3, r3
 8003cda:	9309      	str	r3, [sp, #36]	@ 0x24
 8003cdc:	4e2d      	ldr	r6, [pc, #180]	@ (8003d94 <_svfiprintf_r+0x1ec>)
 8003cde:	2203      	movs	r2, #3
 8003ce0:	0030      	movs	r0, r6
 8003ce2:	7829      	ldrb	r1, [r5, #0]
 8003ce4:	f000 f9fe 	bl	80040e4 <memchr>
 8003ce8:	2800      	cmp	r0, #0
 8003cea:	d006      	beq.n	8003cfa <_svfiprintf_r+0x152>
 8003cec:	2340      	movs	r3, #64	@ 0x40
 8003cee:	1b80      	subs	r0, r0, r6
 8003cf0:	4083      	lsls	r3, r0
 8003cf2:	6822      	ldr	r2, [r4, #0]
 8003cf4:	3501      	adds	r5, #1
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	6023      	str	r3, [r4, #0]
 8003cfa:	7829      	ldrb	r1, [r5, #0]
 8003cfc:	2206      	movs	r2, #6
 8003cfe:	4826      	ldr	r0, [pc, #152]	@ (8003d98 <_svfiprintf_r+0x1f0>)
 8003d00:	1c6e      	adds	r6, r5, #1
 8003d02:	7621      	strb	r1, [r4, #24]
 8003d04:	f000 f9ee 	bl	80040e4 <memchr>
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d038      	beq.n	8003d7e <_svfiprintf_r+0x1d6>
 8003d0c:	4b23      	ldr	r3, [pc, #140]	@ (8003d9c <_svfiprintf_r+0x1f4>)
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d122      	bne.n	8003d58 <_svfiprintf_r+0x1b0>
 8003d12:	2207      	movs	r2, #7
 8003d14:	9b07      	ldr	r3, [sp, #28]
 8003d16:	3307      	adds	r3, #7
 8003d18:	4393      	bics	r3, r2
 8003d1a:	3308      	adds	r3, #8
 8003d1c:	9307      	str	r3, [sp, #28]
 8003d1e:	6963      	ldr	r3, [r4, #20]
 8003d20:	9a04      	ldr	r2, [sp, #16]
 8003d22:	189b      	adds	r3, r3, r2
 8003d24:	6163      	str	r3, [r4, #20]
 8003d26:	e762      	b.n	8003bee <_svfiprintf_r+0x46>
 8003d28:	4343      	muls	r3, r0
 8003d2a:	0035      	movs	r5, r6
 8003d2c:	2101      	movs	r1, #1
 8003d2e:	189b      	adds	r3, r3, r2
 8003d30:	e7a4      	b.n	8003c7c <_svfiprintf_r+0xd4>
 8003d32:	2300      	movs	r3, #0
 8003d34:	200a      	movs	r0, #10
 8003d36:	0019      	movs	r1, r3
 8003d38:	3501      	adds	r5, #1
 8003d3a:	6063      	str	r3, [r4, #4]
 8003d3c:	782a      	ldrb	r2, [r5, #0]
 8003d3e:	1c6e      	adds	r6, r5, #1
 8003d40:	3a30      	subs	r2, #48	@ 0x30
 8003d42:	2a09      	cmp	r2, #9
 8003d44:	d903      	bls.n	8003d4e <_svfiprintf_r+0x1a6>
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d0c8      	beq.n	8003cdc <_svfiprintf_r+0x134>
 8003d4a:	9109      	str	r1, [sp, #36]	@ 0x24
 8003d4c:	e7c6      	b.n	8003cdc <_svfiprintf_r+0x134>
 8003d4e:	4341      	muls	r1, r0
 8003d50:	0035      	movs	r5, r6
 8003d52:	2301      	movs	r3, #1
 8003d54:	1889      	adds	r1, r1, r2
 8003d56:	e7f1      	b.n	8003d3c <_svfiprintf_r+0x194>
 8003d58:	aa07      	add	r2, sp, #28
 8003d5a:	9200      	str	r2, [sp, #0]
 8003d5c:	0021      	movs	r1, r4
 8003d5e:	003a      	movs	r2, r7
 8003d60:	4b0f      	ldr	r3, [pc, #60]	@ (8003da0 <_svfiprintf_r+0x1f8>)
 8003d62:	9803      	ldr	r0, [sp, #12]
 8003d64:	e000      	b.n	8003d68 <_svfiprintf_r+0x1c0>
 8003d66:	bf00      	nop
 8003d68:	9004      	str	r0, [sp, #16]
 8003d6a:	9b04      	ldr	r3, [sp, #16]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	d1d6      	bne.n	8003d1e <_svfiprintf_r+0x176>
 8003d70:	89bb      	ldrh	r3, [r7, #12]
 8003d72:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003d74:	065b      	lsls	r3, r3, #25
 8003d76:	d500      	bpl.n	8003d7a <_svfiprintf_r+0x1d2>
 8003d78:	e72c      	b.n	8003bd4 <_svfiprintf_r+0x2c>
 8003d7a:	b021      	add	sp, #132	@ 0x84
 8003d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d7e:	aa07      	add	r2, sp, #28
 8003d80:	9200      	str	r2, [sp, #0]
 8003d82:	0021      	movs	r1, r4
 8003d84:	003a      	movs	r2, r7
 8003d86:	4b06      	ldr	r3, [pc, #24]	@ (8003da0 <_svfiprintf_r+0x1f8>)
 8003d88:	9803      	ldr	r0, [sp, #12]
 8003d8a:	f000 f87b 	bl	8003e84 <_printf_i>
 8003d8e:	e7eb      	b.n	8003d68 <_svfiprintf_r+0x1c0>
 8003d90:	08004248 	.word	0x08004248
 8003d94:	0800424e 	.word	0x0800424e
 8003d98:	08004252 	.word	0x08004252
 8003d9c:	00000000 	.word	0x00000000
 8003da0:	08003ae9 	.word	0x08003ae9

08003da4 <_printf_common>:
 8003da4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003da6:	0016      	movs	r6, r2
 8003da8:	9301      	str	r3, [sp, #4]
 8003daa:	688a      	ldr	r2, [r1, #8]
 8003dac:	690b      	ldr	r3, [r1, #16]
 8003dae:	000c      	movs	r4, r1
 8003db0:	9000      	str	r0, [sp, #0]
 8003db2:	4293      	cmp	r3, r2
 8003db4:	da00      	bge.n	8003db8 <_printf_common+0x14>
 8003db6:	0013      	movs	r3, r2
 8003db8:	0022      	movs	r2, r4
 8003dba:	6033      	str	r3, [r6, #0]
 8003dbc:	3243      	adds	r2, #67	@ 0x43
 8003dbe:	7812      	ldrb	r2, [r2, #0]
 8003dc0:	2a00      	cmp	r2, #0
 8003dc2:	d001      	beq.n	8003dc8 <_printf_common+0x24>
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	6033      	str	r3, [r6, #0]
 8003dc8:	6823      	ldr	r3, [r4, #0]
 8003dca:	069b      	lsls	r3, r3, #26
 8003dcc:	d502      	bpl.n	8003dd4 <_printf_common+0x30>
 8003dce:	6833      	ldr	r3, [r6, #0]
 8003dd0:	3302      	adds	r3, #2
 8003dd2:	6033      	str	r3, [r6, #0]
 8003dd4:	6822      	ldr	r2, [r4, #0]
 8003dd6:	2306      	movs	r3, #6
 8003dd8:	0015      	movs	r5, r2
 8003dda:	401d      	ands	r5, r3
 8003ddc:	421a      	tst	r2, r3
 8003dde:	d027      	beq.n	8003e30 <_printf_common+0x8c>
 8003de0:	0023      	movs	r3, r4
 8003de2:	3343      	adds	r3, #67	@ 0x43
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	1e5a      	subs	r2, r3, #1
 8003de8:	4193      	sbcs	r3, r2
 8003dea:	6822      	ldr	r2, [r4, #0]
 8003dec:	0692      	lsls	r2, r2, #26
 8003dee:	d430      	bmi.n	8003e52 <_printf_common+0xae>
 8003df0:	0022      	movs	r2, r4
 8003df2:	9901      	ldr	r1, [sp, #4]
 8003df4:	9800      	ldr	r0, [sp, #0]
 8003df6:	9d08      	ldr	r5, [sp, #32]
 8003df8:	3243      	adds	r2, #67	@ 0x43
 8003dfa:	47a8      	blx	r5
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	d025      	beq.n	8003e4c <_printf_common+0xa8>
 8003e00:	2206      	movs	r2, #6
 8003e02:	6823      	ldr	r3, [r4, #0]
 8003e04:	2500      	movs	r5, #0
 8003e06:	4013      	ands	r3, r2
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d105      	bne.n	8003e18 <_printf_common+0x74>
 8003e0c:	6833      	ldr	r3, [r6, #0]
 8003e0e:	68e5      	ldr	r5, [r4, #12]
 8003e10:	1aed      	subs	r5, r5, r3
 8003e12:	43eb      	mvns	r3, r5
 8003e14:	17db      	asrs	r3, r3, #31
 8003e16:	401d      	ands	r5, r3
 8003e18:	68a3      	ldr	r3, [r4, #8]
 8003e1a:	6922      	ldr	r2, [r4, #16]
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	dd01      	ble.n	8003e24 <_printf_common+0x80>
 8003e20:	1a9b      	subs	r3, r3, r2
 8003e22:	18ed      	adds	r5, r5, r3
 8003e24:	2600      	movs	r6, #0
 8003e26:	42b5      	cmp	r5, r6
 8003e28:	d120      	bne.n	8003e6c <_printf_common+0xc8>
 8003e2a:	2000      	movs	r0, #0
 8003e2c:	e010      	b.n	8003e50 <_printf_common+0xac>
 8003e2e:	3501      	adds	r5, #1
 8003e30:	68e3      	ldr	r3, [r4, #12]
 8003e32:	6832      	ldr	r2, [r6, #0]
 8003e34:	1a9b      	subs	r3, r3, r2
 8003e36:	42ab      	cmp	r3, r5
 8003e38:	ddd2      	ble.n	8003de0 <_printf_common+0x3c>
 8003e3a:	0022      	movs	r2, r4
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	9901      	ldr	r1, [sp, #4]
 8003e40:	9800      	ldr	r0, [sp, #0]
 8003e42:	9f08      	ldr	r7, [sp, #32]
 8003e44:	3219      	adds	r2, #25
 8003e46:	47b8      	blx	r7
 8003e48:	3001      	adds	r0, #1
 8003e4a:	d1f0      	bne.n	8003e2e <_printf_common+0x8a>
 8003e4c:	2001      	movs	r0, #1
 8003e4e:	4240      	negs	r0, r0
 8003e50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e52:	2030      	movs	r0, #48	@ 0x30
 8003e54:	18e1      	adds	r1, r4, r3
 8003e56:	3143      	adds	r1, #67	@ 0x43
 8003e58:	7008      	strb	r0, [r1, #0]
 8003e5a:	0021      	movs	r1, r4
 8003e5c:	1c5a      	adds	r2, r3, #1
 8003e5e:	3145      	adds	r1, #69	@ 0x45
 8003e60:	7809      	ldrb	r1, [r1, #0]
 8003e62:	18a2      	adds	r2, r4, r2
 8003e64:	3243      	adds	r2, #67	@ 0x43
 8003e66:	3302      	adds	r3, #2
 8003e68:	7011      	strb	r1, [r2, #0]
 8003e6a:	e7c1      	b.n	8003df0 <_printf_common+0x4c>
 8003e6c:	0022      	movs	r2, r4
 8003e6e:	2301      	movs	r3, #1
 8003e70:	9901      	ldr	r1, [sp, #4]
 8003e72:	9800      	ldr	r0, [sp, #0]
 8003e74:	9f08      	ldr	r7, [sp, #32]
 8003e76:	321a      	adds	r2, #26
 8003e78:	47b8      	blx	r7
 8003e7a:	3001      	adds	r0, #1
 8003e7c:	d0e6      	beq.n	8003e4c <_printf_common+0xa8>
 8003e7e:	3601      	adds	r6, #1
 8003e80:	e7d1      	b.n	8003e26 <_printf_common+0x82>
	...

08003e84 <_printf_i>:
 8003e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e86:	b08b      	sub	sp, #44	@ 0x2c
 8003e88:	9206      	str	r2, [sp, #24]
 8003e8a:	000a      	movs	r2, r1
 8003e8c:	3243      	adds	r2, #67	@ 0x43
 8003e8e:	9307      	str	r3, [sp, #28]
 8003e90:	9005      	str	r0, [sp, #20]
 8003e92:	9203      	str	r2, [sp, #12]
 8003e94:	7e0a      	ldrb	r2, [r1, #24]
 8003e96:	000c      	movs	r4, r1
 8003e98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003e9a:	2a78      	cmp	r2, #120	@ 0x78
 8003e9c:	d809      	bhi.n	8003eb2 <_printf_i+0x2e>
 8003e9e:	2a62      	cmp	r2, #98	@ 0x62
 8003ea0:	d80b      	bhi.n	8003eba <_printf_i+0x36>
 8003ea2:	2a00      	cmp	r2, #0
 8003ea4:	d100      	bne.n	8003ea8 <_printf_i+0x24>
 8003ea6:	e0ba      	b.n	800401e <_printf_i+0x19a>
 8003ea8:	497a      	ldr	r1, [pc, #488]	@ (8004094 <_printf_i+0x210>)
 8003eaa:	9104      	str	r1, [sp, #16]
 8003eac:	2a58      	cmp	r2, #88	@ 0x58
 8003eae:	d100      	bne.n	8003eb2 <_printf_i+0x2e>
 8003eb0:	e08e      	b.n	8003fd0 <_printf_i+0x14c>
 8003eb2:	0025      	movs	r5, r4
 8003eb4:	3542      	adds	r5, #66	@ 0x42
 8003eb6:	702a      	strb	r2, [r5, #0]
 8003eb8:	e022      	b.n	8003f00 <_printf_i+0x7c>
 8003eba:	0010      	movs	r0, r2
 8003ebc:	3863      	subs	r0, #99	@ 0x63
 8003ebe:	2815      	cmp	r0, #21
 8003ec0:	d8f7      	bhi.n	8003eb2 <_printf_i+0x2e>
 8003ec2:	f7fc f929 	bl	8000118 <__gnu_thumb1_case_shi>
 8003ec6:	0016      	.short	0x0016
 8003ec8:	fff6001f 	.word	0xfff6001f
 8003ecc:	fff6fff6 	.word	0xfff6fff6
 8003ed0:	001ffff6 	.word	0x001ffff6
 8003ed4:	fff6fff6 	.word	0xfff6fff6
 8003ed8:	fff6fff6 	.word	0xfff6fff6
 8003edc:	0036009f 	.word	0x0036009f
 8003ee0:	fff6007e 	.word	0xfff6007e
 8003ee4:	00b0fff6 	.word	0x00b0fff6
 8003ee8:	0036fff6 	.word	0x0036fff6
 8003eec:	fff6fff6 	.word	0xfff6fff6
 8003ef0:	0082      	.short	0x0082
 8003ef2:	0025      	movs	r5, r4
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	3542      	adds	r5, #66	@ 0x42
 8003ef8:	1d11      	adds	r1, r2, #4
 8003efa:	6019      	str	r1, [r3, #0]
 8003efc:	6813      	ldr	r3, [r2, #0]
 8003efe:	702b      	strb	r3, [r5, #0]
 8003f00:	2301      	movs	r3, #1
 8003f02:	e09e      	b.n	8004042 <_printf_i+0x1be>
 8003f04:	6818      	ldr	r0, [r3, #0]
 8003f06:	6809      	ldr	r1, [r1, #0]
 8003f08:	1d02      	adds	r2, r0, #4
 8003f0a:	060d      	lsls	r5, r1, #24
 8003f0c:	d50b      	bpl.n	8003f26 <_printf_i+0xa2>
 8003f0e:	6806      	ldr	r6, [r0, #0]
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	2e00      	cmp	r6, #0
 8003f14:	da03      	bge.n	8003f1e <_printf_i+0x9a>
 8003f16:	232d      	movs	r3, #45	@ 0x2d
 8003f18:	9a03      	ldr	r2, [sp, #12]
 8003f1a:	4276      	negs	r6, r6
 8003f1c:	7013      	strb	r3, [r2, #0]
 8003f1e:	4b5d      	ldr	r3, [pc, #372]	@ (8004094 <_printf_i+0x210>)
 8003f20:	270a      	movs	r7, #10
 8003f22:	9304      	str	r3, [sp, #16]
 8003f24:	e018      	b.n	8003f58 <_printf_i+0xd4>
 8003f26:	6806      	ldr	r6, [r0, #0]
 8003f28:	601a      	str	r2, [r3, #0]
 8003f2a:	0649      	lsls	r1, r1, #25
 8003f2c:	d5f1      	bpl.n	8003f12 <_printf_i+0x8e>
 8003f2e:	b236      	sxth	r6, r6
 8003f30:	e7ef      	b.n	8003f12 <_printf_i+0x8e>
 8003f32:	6808      	ldr	r0, [r1, #0]
 8003f34:	6819      	ldr	r1, [r3, #0]
 8003f36:	c940      	ldmia	r1!, {r6}
 8003f38:	0605      	lsls	r5, r0, #24
 8003f3a:	d402      	bmi.n	8003f42 <_printf_i+0xbe>
 8003f3c:	0640      	lsls	r0, r0, #25
 8003f3e:	d500      	bpl.n	8003f42 <_printf_i+0xbe>
 8003f40:	b2b6      	uxth	r6, r6
 8003f42:	6019      	str	r1, [r3, #0]
 8003f44:	4b53      	ldr	r3, [pc, #332]	@ (8004094 <_printf_i+0x210>)
 8003f46:	270a      	movs	r7, #10
 8003f48:	9304      	str	r3, [sp, #16]
 8003f4a:	2a6f      	cmp	r2, #111	@ 0x6f
 8003f4c:	d100      	bne.n	8003f50 <_printf_i+0xcc>
 8003f4e:	3f02      	subs	r7, #2
 8003f50:	0023      	movs	r3, r4
 8003f52:	2200      	movs	r2, #0
 8003f54:	3343      	adds	r3, #67	@ 0x43
 8003f56:	701a      	strb	r2, [r3, #0]
 8003f58:	6863      	ldr	r3, [r4, #4]
 8003f5a:	60a3      	str	r3, [r4, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	db06      	blt.n	8003f6e <_printf_i+0xea>
 8003f60:	2104      	movs	r1, #4
 8003f62:	6822      	ldr	r2, [r4, #0]
 8003f64:	9d03      	ldr	r5, [sp, #12]
 8003f66:	438a      	bics	r2, r1
 8003f68:	6022      	str	r2, [r4, #0]
 8003f6a:	4333      	orrs	r3, r6
 8003f6c:	d00c      	beq.n	8003f88 <_printf_i+0x104>
 8003f6e:	9d03      	ldr	r5, [sp, #12]
 8003f70:	0030      	movs	r0, r6
 8003f72:	0039      	movs	r1, r7
 8003f74:	f7fc f960 	bl	8000238 <__aeabi_uidivmod>
 8003f78:	9b04      	ldr	r3, [sp, #16]
 8003f7a:	3d01      	subs	r5, #1
 8003f7c:	5c5b      	ldrb	r3, [r3, r1]
 8003f7e:	702b      	strb	r3, [r5, #0]
 8003f80:	0033      	movs	r3, r6
 8003f82:	0006      	movs	r6, r0
 8003f84:	429f      	cmp	r7, r3
 8003f86:	d9f3      	bls.n	8003f70 <_printf_i+0xec>
 8003f88:	2f08      	cmp	r7, #8
 8003f8a:	d109      	bne.n	8003fa0 <_printf_i+0x11c>
 8003f8c:	6823      	ldr	r3, [r4, #0]
 8003f8e:	07db      	lsls	r3, r3, #31
 8003f90:	d506      	bpl.n	8003fa0 <_printf_i+0x11c>
 8003f92:	6862      	ldr	r2, [r4, #4]
 8003f94:	6923      	ldr	r3, [r4, #16]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	dc02      	bgt.n	8003fa0 <_printf_i+0x11c>
 8003f9a:	2330      	movs	r3, #48	@ 0x30
 8003f9c:	3d01      	subs	r5, #1
 8003f9e:	702b      	strb	r3, [r5, #0]
 8003fa0:	9b03      	ldr	r3, [sp, #12]
 8003fa2:	1b5b      	subs	r3, r3, r5
 8003fa4:	6123      	str	r3, [r4, #16]
 8003fa6:	9b07      	ldr	r3, [sp, #28]
 8003fa8:	0021      	movs	r1, r4
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	9805      	ldr	r0, [sp, #20]
 8003fae:	9b06      	ldr	r3, [sp, #24]
 8003fb0:	aa09      	add	r2, sp, #36	@ 0x24
 8003fb2:	f7ff fef7 	bl	8003da4 <_printf_common>
 8003fb6:	3001      	adds	r0, #1
 8003fb8:	d148      	bne.n	800404c <_printf_i+0x1c8>
 8003fba:	2001      	movs	r0, #1
 8003fbc:	4240      	negs	r0, r0
 8003fbe:	b00b      	add	sp, #44	@ 0x2c
 8003fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	6809      	ldr	r1, [r1, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	6022      	str	r2, [r4, #0]
 8003fca:	2278      	movs	r2, #120	@ 0x78
 8003fcc:	4932      	ldr	r1, [pc, #200]	@ (8004098 <_printf_i+0x214>)
 8003fce:	9104      	str	r1, [sp, #16]
 8003fd0:	0021      	movs	r1, r4
 8003fd2:	3145      	adds	r1, #69	@ 0x45
 8003fd4:	700a      	strb	r2, [r1, #0]
 8003fd6:	6819      	ldr	r1, [r3, #0]
 8003fd8:	6822      	ldr	r2, [r4, #0]
 8003fda:	c940      	ldmia	r1!, {r6}
 8003fdc:	0610      	lsls	r0, r2, #24
 8003fde:	d402      	bmi.n	8003fe6 <_printf_i+0x162>
 8003fe0:	0650      	lsls	r0, r2, #25
 8003fe2:	d500      	bpl.n	8003fe6 <_printf_i+0x162>
 8003fe4:	b2b6      	uxth	r6, r6
 8003fe6:	6019      	str	r1, [r3, #0]
 8003fe8:	07d3      	lsls	r3, r2, #31
 8003fea:	d502      	bpl.n	8003ff2 <_printf_i+0x16e>
 8003fec:	2320      	movs	r3, #32
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	6023      	str	r3, [r4, #0]
 8003ff2:	2e00      	cmp	r6, #0
 8003ff4:	d001      	beq.n	8003ffa <_printf_i+0x176>
 8003ff6:	2710      	movs	r7, #16
 8003ff8:	e7aa      	b.n	8003f50 <_printf_i+0xcc>
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	6823      	ldr	r3, [r4, #0]
 8003ffe:	4393      	bics	r3, r2
 8004000:	6023      	str	r3, [r4, #0]
 8004002:	e7f8      	b.n	8003ff6 <_printf_i+0x172>
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	680d      	ldr	r5, [r1, #0]
 8004008:	1d10      	adds	r0, r2, #4
 800400a:	6949      	ldr	r1, [r1, #20]
 800400c:	6018      	str	r0, [r3, #0]
 800400e:	6813      	ldr	r3, [r2, #0]
 8004010:	062e      	lsls	r6, r5, #24
 8004012:	d501      	bpl.n	8004018 <_printf_i+0x194>
 8004014:	6019      	str	r1, [r3, #0]
 8004016:	e002      	b.n	800401e <_printf_i+0x19a>
 8004018:	066d      	lsls	r5, r5, #25
 800401a:	d5fb      	bpl.n	8004014 <_printf_i+0x190>
 800401c:	8019      	strh	r1, [r3, #0]
 800401e:	2300      	movs	r3, #0
 8004020:	9d03      	ldr	r5, [sp, #12]
 8004022:	6123      	str	r3, [r4, #16]
 8004024:	e7bf      	b.n	8003fa6 <_printf_i+0x122>
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	1d11      	adds	r1, r2, #4
 800402a:	6019      	str	r1, [r3, #0]
 800402c:	6815      	ldr	r5, [r2, #0]
 800402e:	2100      	movs	r1, #0
 8004030:	0028      	movs	r0, r5
 8004032:	6862      	ldr	r2, [r4, #4]
 8004034:	f000 f856 	bl	80040e4 <memchr>
 8004038:	2800      	cmp	r0, #0
 800403a:	d001      	beq.n	8004040 <_printf_i+0x1bc>
 800403c:	1b40      	subs	r0, r0, r5
 800403e:	6060      	str	r0, [r4, #4]
 8004040:	6863      	ldr	r3, [r4, #4]
 8004042:	6123      	str	r3, [r4, #16]
 8004044:	2300      	movs	r3, #0
 8004046:	9a03      	ldr	r2, [sp, #12]
 8004048:	7013      	strb	r3, [r2, #0]
 800404a:	e7ac      	b.n	8003fa6 <_printf_i+0x122>
 800404c:	002a      	movs	r2, r5
 800404e:	6923      	ldr	r3, [r4, #16]
 8004050:	9906      	ldr	r1, [sp, #24]
 8004052:	9805      	ldr	r0, [sp, #20]
 8004054:	9d07      	ldr	r5, [sp, #28]
 8004056:	47a8      	blx	r5
 8004058:	3001      	adds	r0, #1
 800405a:	d0ae      	beq.n	8003fba <_printf_i+0x136>
 800405c:	6823      	ldr	r3, [r4, #0]
 800405e:	079b      	lsls	r3, r3, #30
 8004060:	d415      	bmi.n	800408e <_printf_i+0x20a>
 8004062:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004064:	68e0      	ldr	r0, [r4, #12]
 8004066:	4298      	cmp	r0, r3
 8004068:	daa9      	bge.n	8003fbe <_printf_i+0x13a>
 800406a:	0018      	movs	r0, r3
 800406c:	e7a7      	b.n	8003fbe <_printf_i+0x13a>
 800406e:	0022      	movs	r2, r4
 8004070:	2301      	movs	r3, #1
 8004072:	9906      	ldr	r1, [sp, #24]
 8004074:	9805      	ldr	r0, [sp, #20]
 8004076:	9e07      	ldr	r6, [sp, #28]
 8004078:	3219      	adds	r2, #25
 800407a:	47b0      	blx	r6
 800407c:	3001      	adds	r0, #1
 800407e:	d09c      	beq.n	8003fba <_printf_i+0x136>
 8004080:	3501      	adds	r5, #1
 8004082:	68e3      	ldr	r3, [r4, #12]
 8004084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004086:	1a9b      	subs	r3, r3, r2
 8004088:	42ab      	cmp	r3, r5
 800408a:	dcf0      	bgt.n	800406e <_printf_i+0x1ea>
 800408c:	e7e9      	b.n	8004062 <_printf_i+0x1de>
 800408e:	2500      	movs	r5, #0
 8004090:	e7f7      	b.n	8004082 <_printf_i+0x1fe>
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	08004259 	.word	0x08004259
 8004098:	0800426a 	.word	0x0800426a

0800409c <memmove>:
 800409c:	b510      	push	{r4, lr}
 800409e:	4288      	cmp	r0, r1
 80040a0:	d902      	bls.n	80040a8 <memmove+0xc>
 80040a2:	188b      	adds	r3, r1, r2
 80040a4:	4298      	cmp	r0, r3
 80040a6:	d308      	bcc.n	80040ba <memmove+0x1e>
 80040a8:	2300      	movs	r3, #0
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d007      	beq.n	80040be <memmove+0x22>
 80040ae:	5ccc      	ldrb	r4, [r1, r3]
 80040b0:	54c4      	strb	r4, [r0, r3]
 80040b2:	3301      	adds	r3, #1
 80040b4:	e7f9      	b.n	80040aa <memmove+0xe>
 80040b6:	5c8b      	ldrb	r3, [r1, r2]
 80040b8:	5483      	strb	r3, [r0, r2]
 80040ba:	3a01      	subs	r2, #1
 80040bc:	d2fb      	bcs.n	80040b6 <memmove+0x1a>
 80040be:	bd10      	pop	{r4, pc}

080040c0 <_sbrk_r>:
 80040c0:	2300      	movs	r3, #0
 80040c2:	b570      	push	{r4, r5, r6, lr}
 80040c4:	4d06      	ldr	r5, [pc, #24]	@ (80040e0 <_sbrk_r+0x20>)
 80040c6:	0004      	movs	r4, r0
 80040c8:	0008      	movs	r0, r1
 80040ca:	602b      	str	r3, [r5, #0]
 80040cc:	f7fc fda4 	bl	8000c18 <_sbrk>
 80040d0:	1c43      	adds	r3, r0, #1
 80040d2:	d103      	bne.n	80040dc <_sbrk_r+0x1c>
 80040d4:	682b      	ldr	r3, [r5, #0]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d000      	beq.n	80040dc <_sbrk_r+0x1c>
 80040da:	6023      	str	r3, [r4, #0]
 80040dc:	bd70      	pop	{r4, r5, r6, pc}
 80040de:	46c0      	nop			@ (mov r8, r8)
 80040e0:	20000378 	.word	0x20000378

080040e4 <memchr>:
 80040e4:	b2c9      	uxtb	r1, r1
 80040e6:	1882      	adds	r2, r0, r2
 80040e8:	4290      	cmp	r0, r2
 80040ea:	d101      	bne.n	80040f0 <memchr+0xc>
 80040ec:	2000      	movs	r0, #0
 80040ee:	4770      	bx	lr
 80040f0:	7803      	ldrb	r3, [r0, #0]
 80040f2:	428b      	cmp	r3, r1
 80040f4:	d0fb      	beq.n	80040ee <memchr+0xa>
 80040f6:	3001      	adds	r0, #1
 80040f8:	e7f6      	b.n	80040e8 <memchr+0x4>

080040fa <memcpy>:
 80040fa:	2300      	movs	r3, #0
 80040fc:	b510      	push	{r4, lr}
 80040fe:	429a      	cmp	r2, r3
 8004100:	d100      	bne.n	8004104 <memcpy+0xa>
 8004102:	bd10      	pop	{r4, pc}
 8004104:	5ccc      	ldrb	r4, [r1, r3]
 8004106:	54c4      	strb	r4, [r0, r3]
 8004108:	3301      	adds	r3, #1
 800410a:	e7f8      	b.n	80040fe <memcpy+0x4>

0800410c <_realloc_r>:
 800410c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800410e:	0006      	movs	r6, r0
 8004110:	000c      	movs	r4, r1
 8004112:	0015      	movs	r5, r2
 8004114:	2900      	cmp	r1, #0
 8004116:	d105      	bne.n	8004124 <_realloc_r+0x18>
 8004118:	0011      	movs	r1, r2
 800411a:	f7ff fc55 	bl	80039c8 <_malloc_r>
 800411e:	0004      	movs	r4, r0
 8004120:	0020      	movs	r0, r4
 8004122:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004124:	2a00      	cmp	r2, #0
 8004126:	d103      	bne.n	8004130 <_realloc_r+0x24>
 8004128:	f7ff fbe2 	bl	80038f0 <_free_r>
 800412c:	002c      	movs	r4, r5
 800412e:	e7f7      	b.n	8004120 <_realloc_r+0x14>
 8004130:	f000 f81c 	bl	800416c <_malloc_usable_size_r>
 8004134:	0007      	movs	r7, r0
 8004136:	4285      	cmp	r5, r0
 8004138:	d802      	bhi.n	8004140 <_realloc_r+0x34>
 800413a:	0843      	lsrs	r3, r0, #1
 800413c:	42ab      	cmp	r3, r5
 800413e:	d3ef      	bcc.n	8004120 <_realloc_r+0x14>
 8004140:	0029      	movs	r1, r5
 8004142:	0030      	movs	r0, r6
 8004144:	f7ff fc40 	bl	80039c8 <_malloc_r>
 8004148:	9001      	str	r0, [sp, #4]
 800414a:	2800      	cmp	r0, #0
 800414c:	d101      	bne.n	8004152 <_realloc_r+0x46>
 800414e:	9c01      	ldr	r4, [sp, #4]
 8004150:	e7e6      	b.n	8004120 <_realloc_r+0x14>
 8004152:	002a      	movs	r2, r5
 8004154:	42bd      	cmp	r5, r7
 8004156:	d900      	bls.n	800415a <_realloc_r+0x4e>
 8004158:	003a      	movs	r2, r7
 800415a:	0021      	movs	r1, r4
 800415c:	9801      	ldr	r0, [sp, #4]
 800415e:	f7ff ffcc 	bl	80040fa <memcpy>
 8004162:	0021      	movs	r1, r4
 8004164:	0030      	movs	r0, r6
 8004166:	f7ff fbc3 	bl	80038f0 <_free_r>
 800416a:	e7f0      	b.n	800414e <_realloc_r+0x42>

0800416c <_malloc_usable_size_r>:
 800416c:	1f0b      	subs	r3, r1, #4
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	1f18      	subs	r0, r3, #4
 8004172:	2b00      	cmp	r3, #0
 8004174:	da01      	bge.n	800417a <_malloc_usable_size_r+0xe>
 8004176:	580b      	ldr	r3, [r1, r0]
 8004178:	18c0      	adds	r0, r0, r3
 800417a:	4770      	bx	lr

0800417c <_init>:
 800417c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800417e:	46c0      	nop			@ (mov r8, r8)
 8004180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004182:	bc08      	pop	{r3}
 8004184:	469e      	mov	lr, r3
 8004186:	4770      	bx	lr

08004188 <_fini>:
 8004188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800418a:	46c0      	nop			@ (mov r8, r8)
 800418c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800418e:	bc08      	pop	{r3}
 8004190:	469e      	mov	lr, r3
 8004192:	4770      	bx	lr
