description: 'Design a JK flip-flop with asynchronous active-low reset. Inputs: [0:0]clock, [0:0]reset, [0:0]j, [0:0]k. Output: [0:0]q'
interface: |-
  module async_jk_ff (input clock, input reset, input j, input k, output reg q);
bench_response: |
  module async_jk_ff (
      input clock,
      input reset,
      input j,
      input k,
      output reg q
  );
    always @(posedge clock or negedge reset) begin
      if (!reset) q <= 0;
      else if (j && !k) q <= 1;
      else if (!j && k) q <= 0;
      else if (j && k) q <= ~q;
    end
  endmodule
bench_stage: '1'
