set_host_options -max_cores 4
1
set dname FPMultiplier_8_23_8_23_8_23_uid2_Wrapper  
FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
set SYNOPSYS [getenv "SYNOPSYS"]
/home/tools/IC_2/icc/K-2015.06-SP1
set search_path  ". $SYNOPSYS /home/tools/DC_2/syn/J-2014.09-SP5-3/dw /home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn"
. /home/tools/IC_2/icc/K-2015.06-SP1 /home/tools/DC_2/syn/J-2014.09-SP5-3/dw /home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn
set synthetic_library "/home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn/dw_foundation.sldb /home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn/standard.sldb"
/home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn/dw_foundation.sldb /home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn/standard.sldb
set target_library_nvt "/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwpwc.db"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwpwc.db
set target_library_hvt "/home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwphvt_120a/tcbn45gsbwphvtwc.db"
/home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwphvt_120a/tcbn45gsbwphvtwc.db
set target_library_lvt "/home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwplvt_120a/tcbn45gsbwplvtwc.db"
/home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwplvt_120a/tcbn45gsbwplvtwc.db
set target_library "$target_library_nvt $target_library_hvt $target_library_lvt"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwpwc.db /home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwphvt_120a/tcbn45gsbwphvtwc.db /home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwplvt_120a/tcbn45gsbwplvtwc.db
set link_library "$target_library $synthetic_library"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwpwc.db /home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwphvt_120a/tcbn45gsbwphvtwc.db /home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwplvt_120a/tcbn45gsbwplvtwc.db /home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn/dw_foundation.sldb /home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn/standard.sldb
set LIB_PDB_nvt "/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/physical_compiler/tcbn45gsbwp_110a/HVH_0d5_0/tcbn45gsbwp_9lm7X1ZRDL.pdb"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/physical_compiler/tcbn45gsbwp_110a/HVH_0d5_0/tcbn45gsbwp_9lm7X1ZRDL.pdb
set LIB_PDB_hvt "/home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/physical_compiler/tcbn45gsbwphvt_110a/HVH_0d5_0/tcbn45gsbwphvt_9lm7X1ZRDL.pdb"
/home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/physical_compiler/tcbn45gsbwphvt_110a/HVH_0d5_0/tcbn45gsbwphvt_9lm7X1ZRDL.pdb
set LIB_PDB_lvt "/home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/physical_compiler/tcbn45gsbwplvt_110a/HVH_0d5_0/tcbn45gsbwplvt_9lm7X1ZRDL.pdb"
/home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/physical_compiler/tcbn45gsbwplvt_110a/HVH_0d5_0/tcbn45gsbwplvt_9lm7X1ZRDL.pdb
set LIB_PDB "$LIB_PDB_nvt $LIB_PDB_hvt $LIB_PDB_lvt"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/physical_compiler/tcbn45gsbwp_110a/HVH_0d5_0/tcbn45gsbwp_9lm7X1ZRDL.pdb /home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/physical_compiler/tcbn45gsbwphvt_110a/HVH_0d5_0/tcbn45gsbwphvt_9lm7X1ZRDL.pdb /home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/physical_compiler/tcbn45gsbwplvt_110a/HVH_0d5_0/tcbn45gsbwplvt_9lm7X1ZRDL.pdb
set search_path [concat $search_path /home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a /home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/physical_compiler/tcbn45gsbwp_110a/HVH_0d5_0]
. /home/tools/IC_2/icc/K-2015.06-SP1 /home/tools/DC_2/syn/J-2014.09-SP5-3/dw /home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn /home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a /home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/physical_compiler/tcbn45gsbwp_110a/HVH_0d5_0
set LIB_DB "$target_library"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwpwc.db /home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwphvt_120a/tcbn45gsbwphvtwc.db /home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwplvt_120a/tcbn45gsbwplvtwc.db
set TECH_FILE_nvt "/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf
set TECH_FILE_hvt "/home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf"
/home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf
set TECH_FILE_lvt "/home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf"
/home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf
set TECH_FILE "$TECH_FILE_nvt $TECH_FILE_hvt $TECH_FILE_lvt"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf /home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf /home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf
set REF_LIB_nvt "/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp/"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp/
set REF_LIB_hvt "/home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwphvt/"
/home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwphvt/
set REF_LIB_lvt "/home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwplvt/"
/home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwplvt/
set REF_LIB "$REF_LIB_nvt $REF_LIB_hvt $REF_LIB_lvt"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp/ /home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwphvt/ /home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwplvt/
set TLUPLUS_MAX "/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cworst_top2.tluplus"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cworst_top2.tluplus
set TLUPLUS_MIN "/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cbest_top2.tluplus"
/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cbest_top2.tluplus
set TLUPLUS_MAX_LVT "/home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cworst_top2.tluplus"
/home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cworst_top2.tluplus
set TLUPLUS_MIN_LVT "/home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cbest_top2.tluplus"
/home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cbest_top2.tluplus
set TLUPLUS_MAX_HVT "/home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cworst_top2.tluplus"
/home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cworst_top2.tluplus
set TLUPLUS_MIN_HVT "/home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cbest_top2.tluplus"
/home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cbest_top2.tluplus
set TECH2ITF "/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/star.map_9M" 
/home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/star.map_9M
# /home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/techfiles/tluplus/star.map_9M
# /home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/techfiles/tluplus/star.map_9M
set target_library [concat $LIB_DB $target_library]
/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwpwc.db /home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwphvt_120a/tcbn45gsbwphvtwc.db /home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwplvt_120a/tcbn45gsbwplvtwc.db /home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwpwc.db /home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwphvt_120a/tcbn45gsbwphvtwc.db /home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwplvt_120a/tcbn45gsbwplvtwc.db
set physical_library [concat $LIB_PDB]
/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/physical_compiler/tcbn45gsbwp_110a/HVH_0d5_0/tcbn45gsbwp_9lm7X1ZRDL.pdb /home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/physical_compiler/tcbn45gsbwphvt_110a/HVH_0d5_0/tcbn45gsbwphvt_9lm7X1ZRDL.pdb /home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/physical_compiler/tcbn45gsbwplvt_110a/HVH_0d5_0/tcbn45gsbwplvt_9lm7X1ZRDL.pdb
if {[file exists "MWDESIGN"]} {
        exec rm -r MWDESIGN
}
create_mw_lib -technology $TECH_FILE_nvt -mw_reference_library "$REF_LIB_nvt $REF_LIB_hvt $REF_LIB_lvt" MWDESIGN
Start to load technology file /home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf.
Warning: Layer 'AP' is missing the attribute 'minArea'. (line 791) (TFCHK-012)
Warning: Cut layer 'VIA1' has a non-cross primary default ContactCode 'VIA12'. (line 1256) (TFCHK-092)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 1922) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 1930) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 1938) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 1946) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 1954) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 1962) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 1970) (TFCHK-012)
Warning: Layer 'M1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'M8' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.305 or 0.365. (TFCHK-049)
Warning: Layer 'M9' has a pitch 0.8 that does not match the recommended wire-to-via pitch 2.6. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M5' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M6' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M7' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M8' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M9' has a pitch 0.8 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'AP' has a pitch 5 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/HVH_0d5_0/tsmcn45_9lm7X1ZRDL.tf has been loaded successfully.
set_tlu_plus_files -max_tluplus $TLUPLUS_MAX -min_tluplus $TLUPLUS_MIN -tech2itf_map $TECH2ITF
1
open_mw_lib MWDESIGN
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        10 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Layer 85
        Main Library (MWDESIGN)     |   Reference Library (tcbn45gsbwp)
        Mask Name      via9         |   via10    (MWLIBP-319)
Warning: Inconsistent Data for Layer 74
        Main Library (MWDESIGN)     |   Reference Library (tcbn45gsbwp)
        Mask Name      metal10      |   metal11  (MWLIBP-319)
Warning: Inconsistent Data for Contact Code 20
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA2 (70, 70)     |     VIA9 (360, 360)
        Lower Layer     M2 (0, 50)        |     M9 (80, 80)
        Upper Layer     M3 (50, 0)        |     M10 (80, 80)     (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 21
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA3 (70, 70)     |     VIA1 (70, 70)
        Lower Layer     M3 (50, 0)        |     M1 (0, 50)
        Upper Layer     M4 (0, 50)        |     M2 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 22
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA4 (70, 70)     |     VIA2 (70, 70)
        Lower Layer     M4 (0, 50)        |     M2 (0, 50)
        Upper Layer     M5 (50, 0)        |     M3 (50, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 23
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA5 (70, 70)     |     VIA3 (70, 70)
        Lower Layer     M5 (50, 0)        |     M3 (50, 0)
        Upper Layer     M6 (0, 50)        |     M4 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 24
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA6 (70, 70)     |     VIA4 (70, 70)
        Lower Layer     M6 (0, 50)        |     M4 (0, 50)
        Upper Layer     M7 (50, 0)        |     M5 (50, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 25
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA7 (70, 70)     |     VIA5 (70, 70)
        Lower Layer     M7 (50, 0)        |     M5 (50, 0)
        Upper Layer     M8 (0, 50)        |     M6 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 26
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA8 (360, 360)   |     VIA6 (70, 70)
        Lower Layer     M8 (20, 80)       |     M6 (0, 50)
        Upper Layer     M9 (80, 20)       |     M7 (50, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 27
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA1 (70, 70)     |     VIA7 (70, 70)
        Lower Layer     M1 (30, 30)       |     M7 (50, 0)
        Upper Layer     M2 (30, 30)       |     M8 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 28
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA2 (70, 70)     |     VIA8 (360, 360)
        Lower Layer     M2 (30, 30)       |     M8 (20, 80)
        Upper Layer     M3 (30, 30)       |     M9 (80, 20)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 29
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA3 (70, 70)     |     VIA9 (360, 360)
        Lower Layer     M3 (30, 30)       |     M9 (80, 20)
        Upper Layer     M4 (30, 30)       |     M10 (20, 80)     (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 30
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA4 (70, 70)     |     VIA1 (70, 70)
        Lower Layer     M4 (30, 30)       |     M1 (30, 30)
        Upper Layer     M5 (30, 30)       |     M2 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 31
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA5 (70, 70)     |     VIA2 (70, 70)
        Lower Layer     M5 (30, 30)       |     M2 (30, 30)
        Upper Layer     M6 (30, 30)       |     M3 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 32
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA6 (70, 70)     |     VIA3 (70, 70)
        Lower Layer     M6 (30, 30)       |     M3 (30, 30)
        Upper Layer     M7 (30, 30)       |     M4 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 33
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA7 (70, 70)     |     VIA4 (70, 70)
        Lower Layer     M7 (30, 30)       |     M4 (30, 30)
        Upper Layer     M8 (30, 30)       |     M5 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 34
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA8 (360, 360)   |     VIA5 (70, 70)
        Lower Layer     M8 (80, 80)       |     M5 (30, 30)
        Upper Layer     M9 (80, 80)       |     M6 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 35
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       RV (3000, 3000)   |     VIA6 (70, 70)
        Lower Layer     M9 (500, 500)     |     M6 (30, 30)
        Upper Layer     AP (500, 500)     |     M7 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA1 (70, 70)     |     VIA9 (360, 360)
        Lower Layer     M1 (30, 0)        |     M9 (80, 20)
        Upper Layer     M2 (30, 0)        |     M10 (20, 80)     (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 12
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA2 (70, 70)     |     VIA1 (70, 70)
        Lower Layer     M2 (30, 0)        |     M1 (30, 0)
        Upper Layer     M3 (30, 0)        |     M2 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 13
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA3 (70, 70)     |     VIA2 (70, 70)
        Lower Layer     M3 (30, 0)        |     M2 (30, 0)
        Upper Layer     M4 (30, 0)        |     M3 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 14
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA4 (70, 70)     |     VIA3 (70, 70)
        Lower Layer     M4 (30, 0)        |     M3 (30, 0)
        Upper Layer     M5 (30, 0)        |     M4 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 15
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA5 (70, 70)     |     VIA4 (70, 70)
        Lower Layer     M5 (30, 0)        |     M4 (30, 0)
        Upper Layer     M6 (30, 0)        |     M5 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 16
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA6 (70, 70)     |     VIA5 (70, 70)
        Lower Layer     M6 (30, 0)        |     M5 (30, 0)
        Upper Layer     M7 (30, 0)        |     M6 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 17
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA7 (70, 70)     |     VIA6 (70, 70)
        Lower Layer     M7 (30, 0)        |     M6 (30, 0)
        Upper Layer     M8 (30, 0)        |     M7 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 18
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA8 (360, 360)   |     VIA7 (70, 70)
        Lower Layer     M8 (80, 80)       |     M7 (30, 0)
        Upper Layer     M9 (80, 80)       |     M8 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 19
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwp)
        Cut Layer       VIA1 (70, 70)     |     VIA8 (360, 360)
        Lower Layer     M1 (0, 50)        |     M8 (80, 80)
        Upper Layer     M2 (0, 50)        |     M9 (80, 80)      (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwphvt (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        10 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Layer 85
        Main Library (MWDESIGN)     |   Reference Library (tcbn45gsbwphvt)
        Mask Name      via9         |   via10    (MWLIBP-319)
Warning: Inconsistent Data for Layer 74
        Main Library (MWDESIGN)     |   Reference Library (tcbn45gsbwphvt)
        Mask Name      metal10      |   metal11  (MWLIBP-319)
Warning: Inconsistent Data for Contact Code 20
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA2 (70, 70)     |     VIA9 (360, 360)
        Lower Layer     M2 (0, 50)        |     M9 (80, 80)
        Upper Layer     M3 (50, 0)        |     M10 (80, 80)     (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 21
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA3 (70, 70)     |     VIA1 (70, 70)
        Lower Layer     M3 (50, 0)        |     M1 (0, 50)
        Upper Layer     M4 (0, 50)        |     M2 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 22
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA4 (70, 70)     |     VIA2 (70, 70)
        Lower Layer     M4 (0, 50)        |     M2 (0, 50)
        Upper Layer     M5 (50, 0)        |     M3 (50, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 23
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA5 (70, 70)     |     VIA3 (70, 70)
        Lower Layer     M5 (50, 0)        |     M3 (50, 0)
        Upper Layer     M6 (0, 50)        |     M4 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 24
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA6 (70, 70)     |     VIA4 (70, 70)
        Lower Layer     M6 (0, 50)        |     M4 (0, 50)
        Upper Layer     M7 (50, 0)        |     M5 (50, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 25
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA7 (70, 70)     |     VIA5 (70, 70)
        Lower Layer     M7 (50, 0)        |     M5 (50, 0)
        Upper Layer     M8 (0, 50)        |     M6 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 26
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA8 (360, 360)   |     VIA6 (70, 70)
        Lower Layer     M8 (20, 80)       |     M6 (0, 50)
        Upper Layer     M9 (80, 20)       |     M7 (50, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 27
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA1 (70, 70)     |     VIA7 (70, 70)
        Lower Layer     M1 (30, 30)       |     M7 (50, 0)
        Upper Layer     M2 (30, 30)       |     M8 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 28
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA2 (70, 70)     |     VIA8 (360, 360)
        Lower Layer     M2 (30, 30)       |     M8 (20, 80)
        Upper Layer     M3 (30, 30)       |     M9 (80, 20)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 29
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA3 (70, 70)     |     VIA9 (360, 360)
        Lower Layer     M3 (30, 30)       |     M9 (80, 20)
        Upper Layer     M4 (30, 30)       |     M10 (20, 80)     (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 30
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA4 (70, 70)     |     VIA1 (70, 70)
        Lower Layer     M4 (30, 30)       |     M1 (30, 30)
        Upper Layer     M5 (30, 30)       |     M2 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 31
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA5 (70, 70)     |     VIA2 (70, 70)
        Lower Layer     M5 (30, 30)       |     M2 (30, 30)
        Upper Layer     M6 (30, 30)       |     M3 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 32
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA6 (70, 70)     |     VIA3 (70, 70)
        Lower Layer     M6 (30, 30)       |     M3 (30, 30)
        Upper Layer     M7 (30, 30)       |     M4 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 33
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA7 (70, 70)     |     VIA4 (70, 70)
        Lower Layer     M7 (30, 30)       |     M4 (30, 30)
        Upper Layer     M8 (30, 30)       |     M5 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 34
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA8 (360, 360)   |     VIA5 (70, 70)
        Lower Layer     M8 (80, 80)       |     M5 (30, 30)
        Upper Layer     M9 (80, 80)       |     M6 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 35
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       RV (3000, 3000)   |     VIA6 (70, 70)
        Lower Layer     M9 (500, 500)     |     M6 (30, 30)
        Upper Layer     AP (500, 500)     |     M7 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA1 (70, 70)     |     VIA9 (360, 360)
        Lower Layer     M1 (30, 0)        |     M9 (80, 20)
        Upper Layer     M2 (30, 0)        |     M10 (20, 80)     (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 12
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA2 (70, 70)     |     VIA1 (70, 70)
        Lower Layer     M2 (30, 0)        |     M1 (30, 0)
        Upper Layer     M3 (30, 0)        |     M2 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 13
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA3 (70, 70)     |     VIA2 (70, 70)
        Lower Layer     M3 (30, 0)        |     M2 (30, 0)
        Upper Layer     M4 (30, 0)        |     M3 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 14
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA4 (70, 70)     |     VIA3 (70, 70)
        Lower Layer     M4 (30, 0)        |     M3 (30, 0)
        Upper Layer     M5 (30, 0)        |     M4 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 15
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA5 (70, 70)     |     VIA4 (70, 70)
        Lower Layer     M5 (30, 0)        |     M4 (30, 0)
        Upper Layer     M6 (30, 0)        |     M5 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 16
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA6 (70, 70)     |     VIA5 (70, 70)
        Lower Layer     M6 (30, 0)        |     M5 (30, 0)
        Upper Layer     M7 (30, 0)        |     M6 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 17
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA7 (70, 70)     |     VIA6 (70, 70)
        Lower Layer     M7 (30, 0)        |     M6 (30, 0)
        Upper Layer     M8 (30, 0)        |     M7 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 18
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA8 (360, 360)   |     VIA7 (70, 70)
        Lower Layer     M8 (80, 80)       |     M7 (30, 0)
        Upper Layer     M9 (80, 80)       |     M8 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 19
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwphvt)
        Cut Layer       VIA1 (70, 70)     |     VIA8 (360, 360)
        Lower Layer     M1 (0, 50)        |     M8 (80, 80)
        Upper Layer     M2 (0, 50)        |     M9 (80, 80)      (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwplvt (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        10 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Layer 85
        Main Library (MWDESIGN)     |   Reference Library (tcbn45gsbwplvt)
        Mask Name      via9         |   via10    (MWLIBP-319)
Warning: Inconsistent Data for Layer 74
        Main Library (MWDESIGN)     |   Reference Library (tcbn45gsbwplvt)
        Mask Name      metal10      |   metal11  (MWLIBP-319)
Warning: Inconsistent Data for Contact Code 20
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA2 (70, 70)     |     VIA9 (360, 360)
        Lower Layer     M2 (0, 50)        |     M9 (80, 80)
        Upper Layer     M3 (50, 0)        |     M10 (80, 80)     (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 21
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA3 (70, 70)     |     VIA1 (70, 70)
        Lower Layer     M3 (50, 0)        |     M1 (0, 50)
        Upper Layer     M4 (0, 50)        |     M2 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 22
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA4 (70, 70)     |     VIA2 (70, 70)
        Lower Layer     M4 (0, 50)        |     M2 (0, 50)
        Upper Layer     M5 (50, 0)        |     M3 (50, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 23
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA5 (70, 70)     |     VIA3 (70, 70)
        Lower Layer     M5 (50, 0)        |     M3 (50, 0)
        Upper Layer     M6 (0, 50)        |     M4 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 24
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA6 (70, 70)     |     VIA4 (70, 70)
        Lower Layer     M6 (0, 50)        |     M4 (0, 50)
        Upper Layer     M7 (50, 0)        |     M5 (50, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 25
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA7 (70, 70)     |     VIA5 (70, 70)
        Lower Layer     M7 (50, 0)        |     M5 (50, 0)
        Upper Layer     M8 (0, 50)        |     M6 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 26
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA8 (360, 360)   |     VIA6 (70, 70)
        Lower Layer     M8 (20, 80)       |     M6 (0, 50)
        Upper Layer     M9 (80, 20)       |     M7 (50, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 27
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA1 (70, 70)     |     VIA7 (70, 70)
        Lower Layer     M1 (30, 30)       |     M7 (50, 0)
        Upper Layer     M2 (30, 30)       |     M8 (0, 50)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 28
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA2 (70, 70)     |     VIA8 (360, 360)
        Lower Layer     M2 (30, 30)       |     M8 (20, 80)
        Upper Layer     M3 (30, 30)       |     M9 (80, 20)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 29
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA3 (70, 70)     |     VIA9 (360, 360)
        Lower Layer     M3 (30, 30)       |     M9 (80, 20)
        Upper Layer     M4 (30, 30)       |     M10 (20, 80)     (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 30
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA4 (70, 70)     |     VIA1 (70, 70)
        Lower Layer     M4 (30, 30)       |     M1 (30, 30)
        Upper Layer     M5 (30, 30)       |     M2 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 31
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA5 (70, 70)     |     VIA2 (70, 70)
        Lower Layer     M5 (30, 30)       |     M2 (30, 30)
        Upper Layer     M6 (30, 30)       |     M3 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 32
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA6 (70, 70)     |     VIA3 (70, 70)
        Lower Layer     M6 (30, 30)       |     M3 (30, 30)
        Upper Layer     M7 (30, 30)       |     M4 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 33
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA7 (70, 70)     |     VIA4 (70, 70)
        Lower Layer     M7 (30, 30)       |     M4 (30, 30)
        Upper Layer     M8 (30, 30)       |     M5 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 34
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA8 (360, 360)   |     VIA5 (70, 70)
        Lower Layer     M8 (80, 80)       |     M5 (30, 30)
        Upper Layer     M9 (80, 80)       |     M6 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 35
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       RV (3000, 3000)   |     VIA6 (70, 70)
        Lower Layer     M9 (500, 500)     |     M6 (30, 30)
        Upper Layer     AP (500, 500)     |     M7 (30, 30)      (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA1 (70, 70)     |     VIA9 (360, 360)
        Lower Layer     M1 (30, 0)        |     M9 (80, 20)
        Upper Layer     M2 (30, 0)        |     M10 (20, 80)     (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 12
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA2 (70, 70)     |     VIA1 (70, 70)
        Lower Layer     M2 (30, 0)        |     M1 (30, 0)
        Upper Layer     M3 (30, 0)        |     M2 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 13
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA3 (70, 70)     |     VIA2 (70, 70)
        Lower Layer     M3 (30, 0)        |     M2 (30, 0)
        Upper Layer     M4 (30, 0)        |     M3 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 14
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA4 (70, 70)     |     VIA3 (70, 70)
        Lower Layer     M4 (30, 0)        |     M3 (30, 0)
        Upper Layer     M5 (30, 0)        |     M4 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 15
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA5 (70, 70)     |     VIA4 (70, 70)
        Lower Layer     M5 (30, 0)        |     M4 (30, 0)
        Upper Layer     M6 (30, 0)        |     M5 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 16
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA6 (70, 70)     |     VIA5 (70, 70)
        Lower Layer     M6 (30, 0)        |     M5 (30, 0)
        Upper Layer     M7 (30, 0)        |     M6 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 17
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA7 (70, 70)     |     VIA6 (70, 70)
        Lower Layer     M7 (30, 0)        |     M6 (30, 0)
        Upper Layer     M8 (30, 0)        |     M7 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 18
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA8 (360, 360)   |     VIA7 (70, 70)
        Lower Layer     M8 (80, 80)       |     M7 (30, 0)
        Upper Layer     M9 (80, 80)       |     M8 (30, 0)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 19
        Main Library (MWDESIGN)           |     Reference Library (tcbn45gsbwplvt)
        Cut Layer       VIA1 (70, 70)     |     VIA8 (360, 360)
        Lower Layer     M1 (0, 50)        |     M8 (80, 80)
        Upper Layer     M2 (0, 50)        |     M9 (80, 80)      (MWLIBP-324)
{MWDESIGN}
set mw_logic0_net VSS
VSS
set mw_logic1_net VDD
VDD
###2014/08/29
#set compile_delete_unloaded_sequential_cells false
#set compile_enable_register_merging false
#set hdlin_preserve_sequential true
#set physopt_delete_unloaded_cells false
read_verilog ../PS/$dname.ps.v  
Loading db file '/home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwpwc.db'
Warning: Unit conflict found: Milkyway technology file resistance unit is Ohm; main library resistance unit is kOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Type of creating bus for undefined cells : 0
Warning: /home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Loading db file '/home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwphvt_120a/tcbn45gsbwphvtwc.db'
Loading db file '/home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwplvt_120a/tcbn45gsbwplvtwc.db'
Loading db file '/home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn/dw_foundation.sldb'
Loading db file '/home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn/standard.sldb'

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:01

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper.CEL' now...
Total number of cell instances: 2878
Total number of nets: 3134
Total number of ports: 104 (include 0 PG ports)
Total number of hierarchical cell instances: 3

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
uniquify_fp_mw_cel
1
current_design 
FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
derive_pg_connection -power_net VDD -ground_net VSS
Information: connected 2878 power ports and 2878 ground ports
1
derive_pg_connection -power_net VDD -ground_net VSS -tie
reconnected total 0 tie highs and 0 tie lows
1
create_floorplan -core_utilization 0.70 -core_aspect_ratio 1 -left_io2core 5 -bottom_io2core 5 -right_io2core 5 -top_io2core 5
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (3740,3740), dimensions (1260, 1260)
Number of terminals created: 104.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name                                       Original Ports
FPMultiplier_8_23_8_23_8_23_uid2_Wrapper              104
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.702
        Number Of Rows = 61
        Core Width = 77
        Core Height = 76.86
        Aspect Ratio = 0.998
        Double Back ON
        Flip First Row = NO
        Start From First Row = NO
Planner run through successfully.
1
#2016/08/06 change the clock constraint from 3.0ns to 2.0ns 
create_clock -period 2.0 clk 
Loading db file '/home/tools/IC_2/icc/K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/home/tools/IC_2/icc/K-2015.06-SP1/libraries/syn/standard.sldb'
Information: linking reference library : /home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp. (PSYN-878)
Information: linking reference library : /home/TSMC/45GS_GP_FRONT_HVT/digital/Back_End/milkyway/tcbn45gsbwphvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwphvt. (PSYN-878)
Information: linking reference library : /home/TSMC/45GS_GP_FRONT_LVT/digital/Back_End/milkyway/tcbn45gsbwplvt_120a/frame_only_HVH_0d5_0/tcbn45gsbwplvt. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)

  Linking design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               FPMultiplier_8_23_8_23_8_23_uid2_Wrapper.CEL, etc
  tcbn45gsbwpwc (library)     /home/TSMC/45GS_GP_FRONT_NVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwpwc.db
  tcbn45gsbwphvtwc (library)  /home/TSMC/45GS_GP_FRONT_HVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwphvt_120a/tcbn45gsbwphvtwc.db
  tcbn45gsbwplvtwc (library)  /home/TSMC/45GS_GP_FRONT_LVT/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwplvt_120a/tcbn45gsbwplvtwc.db
  dw_foundation.sldb (library) /home/tools/DC_2/syn/J-2014.09-SP5-3/libraries/syn/dw_foundation.sldb

1
create_clock -period 2.0 rst
1
set_ideal_network {clk}
1
set_ideal_network {rst}
1
set_input_delay 0.01 -max -clock clk -add_delay  {X Y}
1
set_output_delay 0.01 -max -clock clk -add_delay {R}
1
#set_dont_touch [get_cells test/OUTPUT_ST2_PART_d1_reg*]
#Power Planning & placement
create_rectilinear_rings -nets  {VDD VSS} -width {2 2} -layers {M9 M8}
Using [6 x 6] Fat Wire Table for M1
Using [6 x 6] Fat Wire Table for M2
Using [6 x 6] Fat Wire Table for M3
Using [6 x 6] Fat Wire Table for M4
Using [6 x 6] Fat Wire Table for M5
Using [6 x 6] Fat Wire Table for M6
Using [6 x 6] Fat Wire Table for M7
Using [6 x 6] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
Using [5 x 5] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for VIA7
Using [3 x 3] Fat Wire Table for VIA8
2878 cells out of bound

[create_rectilinear_rings] CPU = 0:00:00, Elapsed = 0:00:00
        Peak Memory =      593M Data =        0M
1
create_power_straps  -direction vertical -start_at 15 -num_placement_strap 100 -increment_x_or_y 30 -nets  {VSS VDD}  -layer M8 -width 2
Using [6 x 6] Fat Wire Table for M1
Using [6 x 6] Fat Wire Table for M2
Using [6 x 6] Fat Wire Table for M3
Using [6 x 6] Fat Wire Table for M4
Using [6 x 6] Fat Wire Table for M5
Using [6 x 6] Fat Wire Table for M6
Using [6 x 6] Fat Wire Table for M7
Using [6 x 6] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
Using [5 x 5] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for VIA7
Using [3 x 3] Fat Wire Table for VIA8
2878 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      593M Data =        0M
1
place_opt -effort high -num_cpus 8 
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Warning: Starting from 2011.09 release, the 'place_opt' command will no longer  support the 'num_cpus' option (OBS-002)
Warning: -num_cpus will be overridden by 'set_host_options -max_cores'.It is recommended to remove -num_cpus from the command. (OPT-1503)
Warning: Starting from the 2011.09-SP4 release, "place_opt -effort high" will NOT perform congestion-driven placement. (PSYN-1110)

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Information: Using 4 cores for placement. (OPT-1505)

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

TLU+ File = /home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cworst_top2.tluplus
TLU+ File = /home/TSMC/45GS_GP_FRONT_NVT/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/cln45gs_1p09m+alrdl_cbest_top2.tluplus

--------- Sanity Check on TLUPlus Files -------------
Info: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files.
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Warning: minSpacing value of layer "M8" (metal8) does not match : ITF (0.360) vs MW-tech (0.063). (TLUP-005)
Warning: minWidth value of layer "M8" (metal8) does not match : ITF (0.360) vs MW-tech (0.063). (TLUP-004)
----------------- Check Ends ------------------
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00024 0.00019 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.005 0.007 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00046 0.00033 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.00022 0.00052 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00038 0.00029 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.5e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00025 0.00021 (RCEX-011)
Information: Library Derived Res for layer AP : 1.2e-05 1.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.0002 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0031 0.0043 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.0034 0.0048 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.011 0.0019 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

Information: Using 4 cores for timing computations. (TIM-270)
Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 69

 Processing Buffer Trees ... 

    [7]  10% ...
    [14]  20% ...
    [21]  30% ...
    [28]  40% ...
    [35]  50% ...
    [42]  60% ...
    [49]  70% ...
    [56]  80% ...
    [63]  90% ...
    [69] 100% Done ...


Information: Automatic high-fanout synthesis deletes 95 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 47 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M8
    Derived Maximum Upper Layer   : AP
  ------------------------------------------
  Total 3 nets to be assigned.
  Total 0 nets assigned with min/max constraint.
  Total 0 nets assigned with min/max constraint by tool.


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.63  TNS: 16.62  Number of Violating Paths: 33

  Nets with DRC Violations: 0
  Total moveable cell area: 4089.0
  Total fixed cell area: 0.0
  Total physical cell area: 4089.0
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16    4089.0      0.63      16.6       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17    4089.0      0.63      16.6       0.0                          
    0:00:19    4255.5      0.28       6.8       0.0 o_R_d1_reg[32]/D         
    0:00:21    4399.6      0.23       5.2       0.0 o_R_d1_reg[32]/D         
    0:00:23    4544.6      0.17       3.4       0.0 o_R_d1_reg[12]/D         
    0:00:24    4612.5      0.12       2.0       0.0 o_R_d1_reg[12]/D         
    0:00:26    4728.6      0.06       0.4       0.0 o_R_d1_reg[12]/D         
    0:00:28    4752.0      0.01       0.0       0.0 o_R_d1_reg[32]/D         
    0:00:28    4752.7      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4752.7
  Total fixed cell area: 0.0
  Total physical cell area: 4752.7
  Core area: (5000 5000 82000 81860)


  No hold constraints



Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...20%...40%...60%...80%...100% done.

  Coarse Placement Complete
  --------------------------


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages




Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4752.7
  Total fixed cell area: 0.0
  Total physical cell area: 4752.7
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34    4752.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34    4752.7      0.00       0.0       0.0                          
    0:00:34    4752.7      0.00       0.0       0.0                          
    0:00:35    4525.0      0.00       0.0       0.0                          
    0:00:35    4525.0      0.00       0.0       0.0                          
    0:00:35    4525.0      0.00       0.0       0.0                          
    0:00:35    4525.0      0.00       0.0       0.0                          
    0:00:35    4525.0      0.00       0.0       0.0                          
    0:00:36    4030.4      0.00       0.0       0.0                          
    0:00:36    4030.4      0.00       0.0       0.0                          
    0:00:37    4006.7      0.04       0.2       0.0                          
    0:00:37    4006.7      0.04       0.2       0.0                          
    0:00:37    4009.4      0.00       0.0       0.0                          
    0:00:37    4009.4      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    14 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:04 2017
****************************************
Std cell utilization: 67.75%  (22729/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 67.75%  (22729/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22729    sites, (non-fixed:22729  fixed:0)
                      2899     cells, (non-fixed:2899   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       173 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:04 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 2899 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:05 2017
****************************************

avg cell displacement:    0.351 um ( 0.28 row height)
max cell displacement:    1.395 um ( 1.11 row height)
std deviation:            0.186 um ( 0.15 row height)
number of cell moved:      2899 cells (out of 2899 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4009.4
  Total fixed cell area: 0.0
  Total physical cell area: 4009.4
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42    4009.4      0.00       0.0       0.0                          
    0:00:42    4009.4      0.00       0.0       0.0                          
    0:00:42    4009.4      0.00       0.0       0.0                          
    0:00:42    4009.4      0.00       0.0       0.0                          
    0:00:42    4009.4      0.00       0.0       0.0                          
    0:00:42    4009.4      0.00       0.0       0.0                          
    0:00:42    4009.4      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    14 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:07 2017
****************************************
Std cell utilization: 67.75%  (22729/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 67.75%  (22729/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22729    sites, (non-fixed:22729  fixed:0)
                      2899     cells, (non-fixed:2899   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       173 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:07 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:07 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4009.4
  Total fixed cell area: 0.0
  Total physical cell area: 4009.4
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:44    4009.4      0.00       0.0       0.0                          
    0:00:44    4009.4      0.00       0.0       0.0                          
    0:00:44    4009.4      0.00       0.0       0.0                          
    0:00:44    4009.4      0.00       0.0       0.0                          
    0:00:44    4009.4      0.00       0.0       0.0                          
    0:00:44    4009.4      0.00       0.0       0.0                          
    0:00:44    4009.4      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    14 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:09 2017
****************************************
Std cell utilization: 67.75%  (22729/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 67.75%  (22729/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22729    sites, (non-fixed:22729  fixed:0)
                      2899     cells, (non-fixed:2899   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       173 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:09 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:09 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4009.4
  Total fixed cell area: 0.0
  Total physical cell area: 4009.4
  Core area: (5000 5000 82000 81860)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    14 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(87000,86860). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(87000,86860). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4009.4
  Total fixed cell area: 0.0
  Total physical cell area: 4009.4
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:46    4009.4      0.00       0.0       0.0                          
    0:00:47    3992.3      0.00       0.0       0.0                          
    0:00:47    3964.9      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    14 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:15 2017
****************************************
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22477    sites, (non-fixed:22477  fixed:0)
                      2897     cells, (non-fixed:2897   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       166 
Avg. std cell width:  1.29 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:15 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 2897 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:15 2017
****************************************

avg cell displacement:    0.350 um ( 0.28 row height)
max cell displacement:    1.815 um ( 1.44 row height)
std deviation:            0.186 um ( 0.15 row height)
number of cell moved:      2897 cells (out of 2897 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3964.9
  Total fixed cell area: 0.0
  Total physical cell area: 3964.9
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53    3964.9      0.00       0.0       0.0                          
    0:00:53    3964.9      0.00       0.0       0.0                          
    0:00:53    3964.9      0.00       0.0       0.0                          
    0:00:53    3964.9      0.00       0.0       0.0                          
    0:00:53    3964.9      0.00       0.0       0.0                          
    0:00:53    3964.9      0.00       0.0       0.0                          
    0:00:53    3964.9      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    14 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:17 2017
****************************************
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22477    sites, (non-fixed:22477  fixed:0)
                      2897     cells, (non-fixed:2897   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       166 
Avg. std cell width:  1.29 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:17 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:17 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3964.9
  Total fixed cell area: 0.0
  Total physical cell area: 3964.9
  Core area: (5000 5000 82000 81860)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    14 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(87000,86860). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(87000,86860). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
preroute_standard_cells -nets {VDD VSS} -connect both -extend_to_boundaries_and_generate_pins 
Using [6 x 6] Fat Wire Table for M1
Using [6 x 6] Fat Wire Table for M2
Using [6 x 6] Fat Wire Table for M3
Using [6 x 6] Fat Wire Table for M4
Using [6 x 6] Fat Wire Table for M5
Using [6 x 6] Fat Wire Table for M6
Using [6 x 6] Fat Wire Table for M7
Using [6 x 6] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
Using [5 x 5] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for VIA7
Using [3 x 3] Fat Wire Table for VIA8
Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((16.525 16.275) (16.875 16.405)) (Net: VDD) (Layer: M1 [31]) is blocked by ((16.480 16.225) (17.040 16.455)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.525 16.275) (16.875 16.405)) (Net: VDD) (Layer: M1 [31]) is blocked by ((16.480 16.225) (17.040 16.455)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((15.500 16.225) (19.140 16.455)) (Net: VDD) (Layer: M1 [31]) is blocked by ((15.640 16.225) (16.480 16.455)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.525 16.275) (16.875 16.405)) (Net: VDD) (Layer: M1 [31]) is blocked by ((16.480 16.225) (17.040 16.455)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.525 16.275) (16.875 16.405)) (Net: VDD) (Layer: M1 [31]) is blocked by ((16.480 16.225) (17.040 16.455)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((15.500 16.225) (19.140 16.455)) (Net: VDD) (Layer: M1 [31]) is blocked by ((15.640 16.225) (16.480 16.455)) (Net: null) (Layer: M1 [31]). (PGRT-030)
 [10.49%]  
Warning: wire dropped because obstruction, ((13.880 12.425) (14.170 12.675)) (Net: VSS) (Layer: M1 [31]) is blocked by ((13.295 12.285) (14.200 12.355)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.880 12.425) (14.170 12.675)) (Net: VSS) (Layer: M1 [31]) is blocked by ((13.295 12.285) (14.200 12.355)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.880 12.425) (14.170 12.675)) (Net: VSS) (Layer: M1 [31]) is blocked by ((13.295 12.285) (14.200 12.355)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.880 12.425) (14.170 12.675)) (Net: VSS) (Layer: M1 [31]) is blocked by ((13.295 12.285) (14.200 12.355)) (Net: null) (Layer: M1 [31]). (PGRT-030)
 [21.30%]  
 [32.52%]  
Warning: wire dropped because obstruction, ((46.505 33.915) (48.255 34.045)) (Net: VDD) (Layer: M1 [31]) is blocked by ((46.020 33.865) (47.000 34.095)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.505 33.915) (48.255 34.045)) (Net: VDD) (Layer: M1 [31]) is blocked by ((46.020 33.865) (47.000 34.095)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.505 33.915) (48.255 34.045)) (Net: VDD) (Layer: M1 [31]) is blocked by ((46.020 33.865) (47.000 34.095)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.505 33.915) (48.255 34.045)) (Net: VDD) (Layer: M1 [31]) is blocked by ((46.020 33.865) (47.000 34.095)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((18.370 33.845) (18.500 34.115)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.510 33.720) (18.630 33.865)) (Net: VDD) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((18.370 33.845) (18.500 34.115)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.510 33.720) (18.630 33.865)) (Net: VDD) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((18.370 33.845) (18.500 34.115)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.510 33.720) (18.630 33.865)) (Net: VDD) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((18.370 33.845) (18.500 34.115)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.510 33.720) (18.630 33.865)) (Net: VDD) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.525 36.435) (18.135 36.565)) (Net: VDD) (Layer: M1 [31]) is blocked by ((17.320 36.385) (18.160 36.615)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.525 36.435) (18.135 36.565)) (Net: VDD) (Layer: M1 [31]) is blocked by ((17.320 36.385) (18.160 36.615)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((18.300 36.365) (18.500 36.635)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.510 36.615) (18.630 36.760)) (Net: VDD) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((18.300 36.365) (18.500 36.635)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.510 36.615) (18.630 36.760)) (Net: VDD) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((18.300 36.365) (18.500 36.635)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.510 36.615) (18.630 36.760)) (Net: VDD) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((18.300 36.365) (18.500 36.635)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.510 36.615) (18.630 36.760)) (Net: VDD) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.525 38.955) (17.575 39.085)) (Net: VDD) (Layer: M1 [31]) is blocked by ((17.460 38.905) (18.300 39.135)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.525 38.955) (17.575 39.085)) (Net: VDD) (Layer: M1 [31]) is blocked by ((17.460 38.905) (18.300 39.135)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.045 40.215) (74.255 40.345)) (Net: VSS) (Layer: M1 [31]) is blocked by ((73.880 40.165) (75.560 40.395)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.045 40.215) (74.255 40.345)) (Net: VSS) (Layer: M1 [31]) is blocked by ((73.880 40.165) (75.560 40.395)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.045 40.215) (74.255 40.345)) (Net: VSS) (Layer: M1 [31]) is blocked by ((73.880 40.165) (75.560 40.395)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.045 40.215) (74.255 40.345)) (Net: VSS) (Layer: M1 [31]) is blocked by ((73.880 40.165) (75.560 40.395)) (Net: null) (Layer: M1 [31]). (PGRT-030)
 [44.01%]  
Warning: wire dropped because obstruction, ((76.555 41.475) (77.325 41.605)) (Net: VDD) (Layer: M1 [31]) is blocked by ((76.820 41.425) (77.240 41.655)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.555 41.475) (77.325 41.605)) (Net: VDD) (Layer: M1 [31]) is blocked by ((76.820 41.425) (77.240 41.655)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.555 41.475) (77.325 41.605)) (Net: VDD) (Layer: M1 [31]) is blocked by ((76.820 41.425) (77.240 41.655)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.555 41.475) (77.325 41.605)) (Net: VDD) (Layer: M1 [31]) is blocked by ((76.820 41.425) (77.240 41.655)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((14.015 45.255) (14.645 45.385)) (Net: VSS) (Layer: M1 [31]) is blocked by ((14.240 45.205) (14.800 45.435)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((14.015 45.255) (14.645 45.385)) (Net: VSS) (Layer: M1 [31]) is blocked by ((14.240 45.205) (14.800 45.435)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((14.015 45.255) (14.645 45.385)) (Net: VSS) (Layer: M1 [31]) is blocked by ((14.240 45.205) (14.800 45.435)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((14.015 45.255) (14.645 45.385)) (Net: VSS) (Layer: M1 [31]) is blocked by ((14.240 45.205) (14.800 45.435)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.525 46.515) (17.435 46.645)) (Net: VDD) (Layer: M1 [31]) is blocked by ((17.320 46.465) (17.880 46.695)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.525 46.515) (17.435 46.645)) (Net: VDD) (Layer: M1 [31]) is blocked by ((17.320 46.465) (17.880 46.695)) (Net: null) (Layer: M1 [31]). (PGRT-030)
 [54.16%]  
Warning: wire dropped because obstruction, ((16.825 49.035) (18.435 49.165)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.300 48.985) (18.860 49.215)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((16.825 49.035) (18.435 49.165)) (Net: VDD) (Layer: M1 [31]) is blocked by ((18.300 48.985) (18.860 49.215)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.065 47.775) (45.675 47.905)) (Net: VSS) (Layer: M1 [31]) is blocked by ((44.900 47.725) (45.320 47.955)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.065 47.775) (45.675 47.905)) (Net: VSS) (Layer: M1 [31]) is blocked by ((44.900 47.725) (45.320 47.955)) (Net: null) (Layer: M1 [31]). (PGRT-030)
 [65.72%]  
 [79.29%]  
Warning: wire dropped because obstruction, ((15.920 70.385) (16.030 70.655)) (Net: VSS) (Layer: M1 [31]) is blocked by ((15.775 70.635) (15.885 70.795)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((15.920 70.385) (16.030 70.655)) (Net: VSS) (Layer: M1 [31]) is blocked by ((15.775 70.635) (15.885 70.795)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((15.920 70.385) (16.030 70.655)) (Net: VSS) (Layer: M1 [31]) is blocked by ((15.775 70.635) (15.885 70.795)) (Net: null) (Layer: M1 [31]). (PGRT-030)
Warning: wire dropped because obstruction, ((15.920 70.385) (16.030 70.655)) (Net: VSS) (Layer: M1 [31]) is blocked by ((15.775 70.635) (15.885 70.795)) (Net: null) (Layer: M1 [31]). (PGRT-030)
 [90.71%]  
 [100.00%] [done] 
WARNING: 33 rail segments removed due to DRC errors
WARNING: 377 rail segments curtailed due to DRC errors
WARNING: 293 floating rail segments 
Prerouting standard cells vertically: 
 [10.01%]  
 [20.02%]  
 [30.03%]  
 [40.04%]  
 [50.05%]  
 [60.06%]  
 [70.07%]  
 [80.08%]  
 [90.09%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      903M Data =        1M
1
#CTS
set_clock_tree_exceptions -preserve_hierarchy [get_clock *]

 WRANING: Cannot set hierarchy exception on non hierarchical pin clk 

 WRANING: Cannot set hierarchy exception on non hierarchical pin rst 
1
clock_opt -only_hold_time 
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : Yes
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0047 0.0066 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00022 0.00017 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00044 0.00032 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.00021 0.00049 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00036 0.00028 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-05 8.6e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00024 0.0002 (RCEX-011)
Information: Library Derived Res for layer AP : 1.2e-05 1.6e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00024 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0029 0.0041 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00027 0.00021 (RCEX-011)
Information: Library Derived Vertical Res : 0.0032 0.0046 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.011 0.0019 (RCEX-011)
LR: Layer M3: Average tracks per gcell 9.0, utilization 0.00
LR: Layer M4: Average tracks per gcell 9.0, utilization 0.03
LR: Layer M5: Average tracks per gcell 9.0, utilization 0.00
LR: Layer M6: Average tracks per gcell 9.0, utilization 0.03
LR: Layer M7: Average tracks per gcell 9.0, utilization 0.00
LR: Layer M8: Average tracks per gcell 9.0, utilization 0.24
LR: Layer M9: Average tracks per gcell 1.6, utilization 0.09
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain rst
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain rst
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain rst
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain rst
CTS: Prepare sources for clock domain clk
Warning: Net clk is an Ideal Net, Removing the attribute. (CTS-260)
Warning: Net rst is an Ideal Net, Removing the attribute. (CTS-260)
Warning: Ignore net rst since it has no synchronous pins. (CTS-231)

Pruning library cells (r/f, pwr)
    Min drive = 0.379427.
    Pruning CKBD0BWPHVT because drive of 0.081621 is less than 0.379427.
    Pruning BUFFD0BWPHVT because drive of 0.0865134 is less than 0.379427.
    Pruning CKBD0BWP because drive of 0.11704 is less than 0.379427.
    Pruning BUFFD0BWP because drive of 0.12149 is less than 0.379427.
    Pruning DEL1P5D1BWPHVT because of a gain of 64.48.
    Pruning CKBD0BWPLVT because drive of 0.137714 is less than 0.379427.
    Pruning DEL2D1BWPHVT because of a gain of 67.78.
    Pruning BUFFD0BWPLVT because drive of 0.143735 is less than 0.379427.
    Pruning DEL500D1BWPHVT because of a gain of 71.5.
    Pruning DEL1D1BWPHVT because of a gain of 71.07.
    Pruning DEL175D1BWPHVT because of a gain of 31.32.
    Pruning DEL075D1BWPHVT because drive of 0.15708 is less than 0.379427.
    Pruning DEL225D1BWPHVT because of a gain of 46.31.
    Pruning BUFFD1BWPHVT because drive of 0.158019 is less than 0.379427.
    Pruning DEL250D1BWPHVT because of a gain of 49.54.
    Pruning CKBD1BWPHVT because drive of 0.16434 is less than 0.379427.
    Pruning DEL150D1BWPHVT because of a gain of 34.85.
    Pruning DEL100D1BWPHVT because of a gain of 25.57.
    Pruning DEL200D1BWPHVT because of a gain of 41.33.
    Pruning DEL125D1BWPHVT because drive of 0.173723 is less than 0.379427.
    Pruning DEL050D1BWPHVT because drive of 0.17528 is less than 0.379427.
    Pruning DEL1P5D1BWP because of a gain of 59.22.
    Pruning DEL2D1BWP because of a gain of 62.59.
    Pruning DEL025D1BWPHVT because drive of 0.191464 is less than 0.379427.
    Pruning DEL500D1BWP because of a gain of 67.85.
    Pruning DEL1D1BWP because of a gain of 66.81.
    Pruning DEL175D1BWP because of a gain of 29.75.
    Pruning DEL1P5D1BWPLVT because of a gain of 54.06.
    Pruning DEL225D1BWP because of a gain of 43.89.
    Pruning DEL250D1BWP because of a gain of 46.64.
    Pruning DEL075D1BWP because drive of 0.217364 is less than 0.379427.
    Pruning BUFFD1BWP because drive of 0.217844 is less than 0.379427.
    Pruning DEL2D1BWPLVT because of a gain of 56.28.
    Pruning CKBD1BWP because drive of 0.228211 is less than 0.379427.
    Pruning DEL150D1BWP because of a gain of 34.54.
    Pruning DEL100D1BWP because of a gain of 25.11.
    Pruning DEL500D1BWPLVT because of a gain of 62.93.
    Pruning DEL1D1BWPLVT because of a gain of 62.04.
    Pruning DEL200D1BWP because of a gain of 39.03.
    Pruning DEL125D1BWP because drive of 0.239823 is less than 0.379427.
    Pruning DEL050D1BWP because drive of 0.241847 is less than 0.379427.
    Pruning DEL175D1BWPLVT because of a gain of 31.03.
    Pruning DEL250D1BWPLVT because of a gain of 47.16.
    Pruning DEL225D1BWPLVT because of a gain of 44.53.
    Pruning BUFFD1BWPLVT because drive of 0.262815 is less than 0.379427.
    Pruning DEL075D1BWPLVT because drive of 0.263089 is less than 0.379427.
    Pruning DEL025D1BWP because drive of 0.266628 is less than 0.379427.
    Pruning CKBD1BWPLVT because drive of 0.270947 is less than 0.379427.
    Pruning DEL150D1BWPLVT because of a gain of 34.11.
    Pruning DEL100D1BWPLVT because drive of 0.274567 is less than 0.379427.
    Pruning DEL200D1BWPLVT because of a gain of 40.63.
    Pruning DEL050D1BWPLVT because drive of 0.286782 is less than 0.379427.
    Pruning DEL125D1BWPLVT because drive of 0.292917 is less than 0.379427.
    Pruning DEL025D1BWPLVT because drive of 0.309681 is less than 0.379427.
    Pruning CKBD2BWPHVT because drive of 0.361962 is less than 0.379427.
    Pruning BUFFD2BWPHVT because drive of 0.375083 is less than 0.379427.
    Pruning BUFFD2BWP because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning CKBD3BWPHVT because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning BUFFD3BWPHVT because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning BUFFD2BWPLVT because it is inferior (w/ power-considered) to CKBD2BWPLVT.
    Pruning CKBD4BWPHVT because it is (w/ power-considered) inferior to DCCKBD4BWPHVT.
    Pruning BUFFD4BWPHVT because it is inferior (w/ power-considered) to DCCKBD4BWPHVT.
    Pruning DCCKBD4BWPHVT because it is (w/ power-considered) inferior to CKBD3BWP.
    Pruning BUFFD3BWP because it is inferior (w/ power-considered) to CKBD3BWP.
    Pruning BUFFD3BWPLVT because it is inferior (w/ power-considered) to CKBD3BWPLVT.
    Pruning CKBD3BWPLVT because it is (w/ power-considered) inferior to CKBD4BWP.
    Pruning CKBD4BWP because it is (w/ power-considered) inferior to DCCKBD4BWP.
    Pruning BUFFD4BWP because it is inferior (w/ power-considered) to DCCKBD4BWP.
    Pruning CKBD6BWPHVT because it is inferior (w/ power-considered) to DCCKBD4BWP.
    Pruning BUFFD6BWPHVT because it is (w/ power-considered) inferior to CKBD4BWPLVT.
    Pruning CKBD4BWPLVT because it is (w/ power-considered) inferior to DCCKBD4BWPLVT.
    Pruning BUFFD4BWPLVT because it is inferior (w/ power-considered) to DCCKBD4BWPLVT.
    Pruning CKBD8BWPHVT because it is (w/ power-considered) inferior to CKBD6BWP.
    Pruning DCCKBD8BWPHVT because it is inferior (w/ power-considered) to CKBD6BWP.
    Pruning BUFFD8BWPHVT because it is inferior (w/ power-considered) to CKBD6BWP.
    Pruning BUFFD6BWP because it is (w/ power-considered) inferior to CKBD6BWPLVT.
    Pruning BUFFD6BWPLVT because it is (w/ power-considered) inferior to CKBD8BWP.
    Pruning CKBD12BWPHVT because it is inferior (w/ power-considered) to CKBD8BWP.
    Pruning CKBD8BWP because it is (w/ power-considered) inferior to DCCKBD8BWP.
    Pruning BUFFD8BWP because it is inferior (w/ power-considered) to DCCKBD8BWP.
    Pruning DCCKBD8BWP because it is (w/ power-considered) inferior to CKBD8BWPLVT.
    Pruning DCCKBD12BWPHVT because it is inferior (w/ power-considered) to CKBD8BWPLVT.
    Pruning BUFFD12BWPHVT because it is inferior (w/ power-considered) to CKBD8BWPLVT.
    Pruning BUFFD8BWPLVT because it is inferior (w/ power-considered) to DCCKBD8BWPLVT.
    Pruning CKBD16BWPHVT because it is inferior (w/ power-considered) to DCCKBD8BWPLVT.
    Pruning DCCKBD16BWPHVT because it is inferior (w/ power-considered) to CKBD12BWP.
    Pruning CKBD12BWP because it is (w/ power-considered) inferior to DCCKBD12BWP.
    Pruning DCCKBD12BWP because it is (w/ power-considered) inferior to BUFFD12BWP.
    Pruning BUFFD16BWPHVT because it is inferior (w/ power-considered) to BUFFD12BWP.
    Pruning BUFFD12BWP because it is (w/ power-considered) inferior to CKBD12BWPLVT.
    Pruning CKBD12BWPLVT because it is (w/ power-considered) inferior to DCCKBD12BWPLVT.
    Pruning CKBD16BWP because it is inferior (w/ power-considered) to DCCKBD12BWPLVT.
    Pruning BUFFD12BWPLVT because it is inferior (w/ power-considered) to DCCKBD12BWPLVT.
    Pruning DCCKBD16BWP because it is (w/ power-considered) inferior to BUFFD16BWP.
    Pruning CKBD16BWPLVT because it is inferior (w/ power-considered) to BUFFD16BWP.
    Pruning DCCKBD16BWPLVT because it is inferior (w/ power-considered) to BUFFD16BWP.
    Final pruned buffer set (12 buffers):
        CKBD2BWP
        CKBD2BWPLVT
        CKBD3BWP
        DCCKBD4BWP
        DCCKBD4BWPLVT
        CKBD6BWP
        CKBD6BWPLVT
        CKBD8BWPLVT
        DCCKBD8BWPLVT
        DCCKBD12BWPLVT
        BUFFD16BWP
        BUFFD16BWPLVT

Pruning library cells (r/f, pwr)
    Min drive = 0.379427.
    Pruning CKND0BWPHVT because drive of 0.0758386 is less than 0.379427.
    Pruning INVD0BWPHVT because drive of 0.0811859 is less than 0.379427.
    Pruning CKND0BWP because drive of 0.104555 is less than 0.379427.
    Pruning INVD0BWP because drive of 0.11158 is less than 0.379427.
    Pruning CKND0BWPLVT because drive of 0.122692 is less than 0.379427.
    Pruning INVD0BWPLVT because drive of 0.129786 is less than 0.379427.
    Pruning CKND1BWPHVT because drive of 0.149122 is less than 0.379427.
    Pruning INVD1BWPHVT because drive of 0.164883 is less than 0.379427.
    Pruning CKND1BWP because drive of 0.201637 is less than 0.379427.
    Pruning INVD1BWP because drive of 0.224199 is less than 0.379427.
    Pruning CKND1BWPLVT because drive of 0.235599 is less than 0.379427.
    Pruning INVD1BWPLVT because drive of 0.264514 is less than 0.379427.
    Pruning INVD2BWPHVT because drive of 0.292401 is less than 0.379427.
    Pruning CKND2BWPHVT because drive of 0.294952 is less than 0.379427.
    Pruning INVD2BWP because it is (w/ power-considered) inferior to CKND2BWP.
    Pruning INVD2BWPLVT because it is (w/ power-considered) inferior to CKND2BWPLVT.
    Pruning CKND3BWPHVT because it is inferior (w/ power-considered) to CKND2BWPLVT.
    Pruning INVD3BWPHVT because it is inferior (w/ power-considered) to CKND2BWPLVT.
    Pruning CKND4BWPHVT because it is inferior (w/ power-considered) to DCCKND4BWPHVT.
    Pruning INVD3BWP because it is inferior (w/ power-considered) to DCCKND4BWPHVT.
    Pruning DCCKND4BWPHVT because it is (w/ power-considered) inferior to CKND3BWP.
    Pruning INVD4BWPHVT because it is inferior (w/ power-considered) to CKND3BWP.
    Pruning INVD3BWPLVT because it is inferior (w/ power-considered) to CKND3BWPLVT.
    Pruning CKND4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning INVD4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning INVD6BWPHVT because it is inferior (w/ power-considered) to CKND6BWPHVT.
    Pruning CKND6BWPHVT because it is (w/ power-considered) inferior to DCCKND4BWPLVT.
    Pruning INVD4BWPLVT because it is inferior (w/ power-considered) to DCCKND4BWPLVT.
    Pruning CKND4BWPLVT because it is inferior (w/ power-considered) to DCCKND4BWPLVT.
    Pruning CKND8BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning INVD6BWP because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning CKND6BWP because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning INVD8BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning DCCKND8BWPHVT because it is (w/ power-considered) inferior to INVD6BWPLVT.
    Pruning INVD6BWPLVT because it is (w/ power-considered) inferior to CKND6BWPLVT.
    Pruning CKND6BWPLVT because it is (w/ power-considered) inferior to DCCKND8BWP.
    Pruning CKND8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning INVD8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning DCCKND12BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning CKND12BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning CKND8BWPLVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning INVD8BWPLVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning INVD12BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning CKND12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning DCCKND16BWPHVT because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning CKND16BWPHVT because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning INVD12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning INVD16BWPHVT because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning INVD12BWPLVT because it is inferior (w/ power-considered) to DCCKND12BWPLVT.
    Pruning CKND12BWPLVT because it is inferior (w/ power-considered) to DCCKND12BWPLVT.
    Pruning CKND16BWP because it is inferior (w/ power-considered) to DCCKND16BWP.
    Pruning INVD16BWP because it is inferior (w/ power-considered) to DCCKND16BWP.
    Pruning INVD16BWPLVT because it is inferior (w/ power-considered) to DCCKND16BWPLVT.
    Pruning CKND16BWPLVT because it is inferior (w/ power-considered) to DCCKND16BWPLVT.
    Final pruned buffer set (12 buffers):
        CKND2BWP
        CKND2BWPLVT
        CKND3BWP
        CKND3BWPLVT
        DCCKND4BWP
        DCCKND4BWPLVT
        DCCKND8BWP
        DCCKND8BWPLVT
        DCCKND12BWP
        DCCKND12BWPLVT
        DCCKND16BWP
        DCCKND16BWPLVT
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 102
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUFFD16BWPLVT
CTS:   DCCKBD16BWPLVT
CTS:   CKBD16BWPLVT
CTS:   INVD16BWPLVT
CTS:   CKND16BWPLVT
CTS:   DCCKND16BWPLVT
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INVD16BWPLVT
CTS:   DCCKND16BWPLVT
CTS:   CKND16BWPLVT
CTS:   INVD16BWP
CTS:   BUFFD16BWPLVT
CTS:   DCCKND16BWP
CTS:   CKND16BWP
CTS:   DCCKBD16BWPLVT
CTS:   CKBD16BWPLVT
CTS:   DCCKND12BWPLVT
CTS:   CKND12BWPLVT
CTS:   INVD12BWPLVT
CTS:   BUFFD16BWP
CTS:   BUFFD12BWPLVT
CTS:   DCCKBD16BWP
CTS:   CKBD16BWP
CTS:   INVD12BWP
CTS:   DCCKND12BWP
CTS:   CKND12BWP
CTS:   DCCKBD12BWPLVT
CTS:   CKBD12BWPLVT
CTS:   DCCKND16BWPHVT
CTS:   INVD16BWPHVT
CTS:   CKND16BWPHVT
CTS:   BUFFD12BWP
CTS:   DCCKND4BWPLVT
CTS:   DCCKND8BWPLVT
CTS:   INVD8BWPLVT
CTS:   CKND8BWPLVT
CTS:   CKND4BWPLVT
CTS:   CKND2BWPLVT
CTS:   CKND1BWPLVT
CTS:   INVD1BWPLVT
CTS:   DCCKBD12BWP
CTS:   INVD2BWPLVT
CTS:   INVD4BWPLVT
CTS:   CKBD12BWP
CTS:   INVD6BWPLVT
CTS:   BUFFD16BWPHVT
CTS:   CKND3BWPLVT
CTS:   INVD3BWPLVT
CTS:   CKND6BWPLVT
CTS:   CKND0BWPLVT
CTS:   INVD0BWPLVT
CTS:   BUFFD6BWPLVT
CTS:   DCCKBD4BWPLVT
CTS:   DCCKBD8BWPLVT
CTS:   CKBD6BWPLVT
CTS:   BUFFD8BWPLVT
CTS:   BUFFD4BWPLVT
CTS:   CKBD8BWPLVT
CTS:   CKBD4BWPLVT
CTS:   BUFFD2BWPLVT
CTS:   DCCKBD16BWPHVT
CTS:   CKBD16BWPHVT
CTS:   CKBD2BWPLVT
CTS:   DEL025D1BWPLVT
CTS:   DCCKND12BWPHVT
CTS:   BUFFD3BWPLVT
CTS:   CKBD3BWPLVT
CTS:   CKND12BWPHVT
CTS:   DCCKND4BWP
CTS:   INVD12BWPHVT
CTS:   INVD8BWP
CTS:   CKND4BWP
CTS:   DCCKND8BWP
CTS:   CKND8BWP
CTS:   INVD4BWP
CTS:   CKND3BWP
CTS:   INVD6BWP
CTS:   CKND2BWP
CTS:   CKND1BWP
CTS:   CKND6BWP
CTS:   INVD1BWP
CTS:   INVD3BWP
CTS:   INVD2BWP
CTS:   INVD0BWP
CTS:   CKND0BWP
CTS:   CKBD1BWPLVT
CTS:   BUFFD6BWP
CTS:   DCCKBD8BWP
CTS:   CKBD6BWP
CTS:   BUFFD8BWP
CTS:   DCCKBD4BWP
CTS:   CKBD8BWP
CTS:   CKBD0BWPLVT
CTS:   BUFFD0BWPLVT
CTS:   BUFFD4BWP
CTS:   BUFFD2BWP
CTS:   CKBD4BWP
CTS:   CKBD2BWP
CTS:   BUFFD12BWPHVT
CTS:   BUFFD1BWPLVT
CTS:   DEL025D1BWP
CTS:   BUFFD3BWP
CTS:   CKBD3BWP
CTS:   DCCKBD12BWPHVT
CTS:   CKBD12BWPHVT
CTS:   DEL050D1BWPLVT
CTS:   CKBD1BWP
CTS:   CKBD0BWP
CTS:   BUFFD0BWP
CTS:   BUFFD1BWP
CTS:   DCCKND8BWPHVT
CTS:   INVD8BWPHVT
CTS:   CKND8BWPHVT
CTS:   DCCKND4BWPHVT
CTS:   DEL050D1BWP
CTS:   DEL075D1BWPLVT
CTS:   CKND4BWPHVT
CTS:   INVD4BWPHVT
CTS:   INVD6BWPHVT
CTS:   CKND6BWPHVT
CTS:   CKND2BWPHVT
CTS:   CKND3BWPHVT
CTS:   CKND1BWPHVT
CTS:   INVD1BWPHVT
CTS:   INVD2BWPHVT
CTS:   INVD3BWPHVT
CTS:   INVD0BWPHVT
CTS:   DCCKBD8BWPHVT
CTS:   CKND0BWPHVT
CTS:   BUFFD6BWPHVT
CTS:   BUFFD8BWPHVT
CTS:   CKBD6BWPHVT
CTS:   CKBD8BWPHVT
CTS:   DCCKBD4BWPHVT
CTS:   BUFFD4BWPHVT
CTS:   CKBD4BWPHVT
CTS:   BUFFD2BWPHVT
CTS:   CKBD2BWPHVT
CTS:   BUFFD3BWPHVT
CTS:   DEL025D1BWPHVT
CTS:   CKBD3BWPHVT
CTS:   DEL125D1BWPLVT
CTS:   DEL100D1BWPLVT
CTS:   DEL075D1BWP
CTS:   CKBD1BWPHVT
CTS:   CKBD0BWPHVT
CTS:   BUFFD0BWPHVT
CTS:   BUFFD1BWPHVT
CTS:   DEL050D1BWPHVT
CTS:   DEL125D1BWP
CTS:   DEL150D1BWPLVT
CTS:   DEL100D1BWP
CTS:   DEL075D1BWPHVT
CTS:   DEL175D1BWPLVT
CTS:   DEL150D1BWP
CTS:   DEL200D1BWPLVT
CTS:   DEL125D1BWPHVT
CTS:   DEL175D1BWP
CTS:   DEL100D1BWPHVT
CTS:   DEL225D1BWPLVT
CTS:   DEL200D1BWP
CTS:   DEL250D1BWPLVT
CTS:   DEL150D1BWPHVT
CTS:   DEL225D1BWP
CTS:   DEL250D1BWP
CTS:   DEL175D1BWPHVT
CTS:   DEL200D1BWPHVT
CTS:   DEL225D1BWPHVT
CTS:   DEL250D1BWPHVT
CTS:   DEL500D1BWPLVT
CTS:   DEL500D1BWP
CTS:   DEL500D1BWPHVT
CTS:   DEL1D1BWPLVT
CTS:   DEL1D1BWP
CTS:   DEL1P5D1BWPLVT
CTS:   DEL1P5D1BWP
CTS:   DEL1D1BWPHVT
CTS:   DEL2D1BWPLVT
CTS:   DEL1P5D1BWPHVT
CTS:   DEL2D1BWP
CTS:   DEL2D1BWPHVT
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[0.110 0.110]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[0.110 0.110]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on yaxin.ucsd.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain rst
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain rst
CTS: Prepare sources for clock domain clk
Warning: Ignore net rst since it has no synchronous pins. (CTS-231)

Pruning library cells (r/f, pwr)
    Min drive = 0.379427.
    Pruning CKBD0BWPHVT because drive of 0.081621 is less than 0.379427.
    Pruning BUFFD0BWPHVT because drive of 0.0865134 is less than 0.379427.
    Pruning CKBD0BWP because drive of 0.11704 is less than 0.379427.
    Pruning BUFFD0BWP because drive of 0.12149 is less than 0.379427.
    Pruning DEL1P5D1BWPHVT because of a gain of 64.48.
    Pruning CKBD0BWPLVT because drive of 0.137714 is less than 0.379427.
    Pruning DEL2D1BWPHVT because of a gain of 67.78.
    Pruning BUFFD0BWPLVT because drive of 0.143735 is less than 0.379427.
    Pruning DEL500D1BWPHVT because of a gain of 71.5.
    Pruning DEL1D1BWPHVT because of a gain of 71.07.
    Pruning DEL175D1BWPHVT because of a gain of 31.32.
    Pruning DEL075D1BWPHVT because drive of 0.15708 is less than 0.379427.
    Pruning DEL225D1BWPHVT because of a gain of 46.31.
    Pruning BUFFD1BWPHVT because drive of 0.158019 is less than 0.379427.
    Pruning DEL250D1BWPHVT because of a gain of 49.54.
    Pruning CKBD1BWPHVT because drive of 0.16434 is less than 0.379427.
    Pruning DEL150D1BWPHVT because of a gain of 34.85.
    Pruning DEL100D1BWPHVT because of a gain of 25.57.
    Pruning DEL200D1BWPHVT because of a gain of 41.33.
    Pruning DEL125D1BWPHVT because drive of 0.173723 is less than 0.379427.
    Pruning DEL050D1BWPHVT because drive of 0.17528 is less than 0.379427.
    Pruning DEL1P5D1BWP because of a gain of 59.22.
    Pruning DEL2D1BWP because of a gain of 62.59.
    Pruning DEL025D1BWPHVT because drive of 0.191464 is less than 0.379427.
    Pruning DEL500D1BWP because of a gain of 67.85.
    Pruning DEL1D1BWP because of a gain of 66.81.
    Pruning DEL175D1BWP because of a gain of 29.75.
    Pruning DEL1P5D1BWPLVT because of a gain of 54.06.
    Pruning DEL225D1BWP because of a gain of 43.89.
    Pruning DEL250D1BWP because of a gain of 46.64.
    Pruning DEL075D1BWP because drive of 0.217364 is less than 0.379427.
    Pruning BUFFD1BWP because drive of 0.217844 is less than 0.379427.
    Pruning DEL2D1BWPLVT because of a gain of 56.28.
    Pruning CKBD1BWP because drive of 0.228211 is less than 0.379427.
    Pruning DEL150D1BWP because of a gain of 34.54.
    Pruning DEL100D1BWP because of a gain of 25.11.
    Pruning DEL500D1BWPLVT because of a gain of 62.93.
    Pruning DEL1D1BWPLVT because of a gain of 62.04.
    Pruning DEL200D1BWP because of a gain of 39.03.
    Pruning DEL125D1BWP because drive of 0.239823 is less than 0.379427.
    Pruning DEL050D1BWP because drive of 0.241847 is less than 0.379427.
    Pruning DEL175D1BWPLVT because of a gain of 31.03.
    Pruning DEL250D1BWPLVT because of a gain of 47.16.
    Pruning DEL225D1BWPLVT because of a gain of 44.53.
    Pruning BUFFD1BWPLVT because drive of 0.262815 is less than 0.379427.
    Pruning DEL075D1BWPLVT because drive of 0.263089 is less than 0.379427.
    Pruning DEL025D1BWP because drive of 0.266628 is less than 0.379427.
    Pruning CKBD1BWPLVT because drive of 0.270947 is less than 0.379427.
    Pruning DEL150D1BWPLVT because of a gain of 34.11.
    Pruning DEL100D1BWPLVT because drive of 0.274567 is less than 0.379427.
    Pruning DEL200D1BWPLVT because of a gain of 40.63.
    Pruning DEL050D1BWPLVT because drive of 0.286782 is less than 0.379427.
    Pruning DEL125D1BWPLVT because drive of 0.292917 is less than 0.379427.
    Pruning DEL025D1BWPLVT because drive of 0.309681 is less than 0.379427.
    Pruning CKBD2BWPHVT because drive of 0.361962 is less than 0.379427.
    Pruning BUFFD2BWPHVT because drive of 0.375083 is less than 0.379427.
    Pruning BUFFD2BWP because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning CKBD3BWPHVT because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning BUFFD3BWPHVT because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning BUFFD2BWPLVT because it is inferior (w/ power-considered) to CKBD2BWPLVT.
    Pruning CKBD4BWPHVT because it is (w/ power-considered) inferior to DCCKBD4BWPHVT.
    Pruning BUFFD4BWPHVT because it is inferior (w/ power-considered) to DCCKBD4BWPHVT.
    Pruning DCCKBD4BWPHVT because it is (w/ power-considered) inferior to CKBD3BWP.
    Pruning BUFFD3BWP because it is inferior (w/ power-considered) to CKBD3BWP.
    Pruning BUFFD3BWPLVT because it is inferior (w/ power-considered) to CKBD3BWPLVT.
    Pruning CKBD3BWPLVT because it is (w/ power-considered) inferior to CKBD4BWP.
    Pruning CKBD4BWP because it is (w/ power-considered) inferior to DCCKBD4BWP.
    Pruning BUFFD4BWP because it is inferior (w/ power-considered) to DCCKBD4BWP.
    Pruning CKBD6BWPHVT because it is inferior (w/ power-considered) to DCCKBD4BWP.
    Pruning BUFFD6BWPHVT because it is (w/ power-considered) inferior to CKBD4BWPLVT.
    Pruning CKBD4BWPLVT because it is (w/ power-considered) inferior to DCCKBD4BWPLVT.
    Pruning BUFFD4BWPLVT because it is inferior (w/ power-considered) to DCCKBD4BWPLVT.
    Pruning CKBD8BWPHVT because it is (w/ power-considered) inferior to CKBD6BWP.
    Pruning DCCKBD8BWPHVT because it is inferior (w/ power-considered) to CKBD6BWP.
    Pruning BUFFD8BWPHVT because it is inferior (w/ power-considered) to CKBD6BWP.
    Pruning BUFFD6BWP because it is (w/ power-considered) inferior to CKBD6BWPLVT.
    Pruning BUFFD6BWPLVT because it is (w/ power-considered) inferior to CKBD8BWP.
    Pruning CKBD12BWPHVT because it is inferior (w/ power-considered) to CKBD8BWP.
    Pruning CKBD8BWP because it is (w/ power-considered) inferior to DCCKBD8BWP.
    Pruning BUFFD8BWP because it is inferior (w/ power-considered) to DCCKBD8BWP.
    Pruning DCCKBD8BWP because it is (w/ power-considered) inferior to CKBD8BWPLVT.
    Pruning DCCKBD12BWPHVT because it is inferior (w/ power-considered) to CKBD8BWPLVT.
    Pruning BUFFD12BWPHVT because it is inferior (w/ power-considered) to CKBD8BWPLVT.
    Pruning BUFFD8BWPLVT because it is inferior (w/ power-considered) to DCCKBD8BWPLVT.
    Pruning CKBD16BWPHVT because it is inferior (w/ power-considered) to DCCKBD8BWPLVT.
    Pruning DCCKBD16BWPHVT because it is inferior (w/ power-considered) to CKBD12BWP.
    Pruning CKBD12BWP because it is (w/ power-considered) inferior to DCCKBD12BWP.
    Pruning DCCKBD12BWP because it is (w/ power-considered) inferior to BUFFD12BWP.
    Pruning BUFFD16BWPHVT because it is inferior (w/ power-considered) to BUFFD12BWP.
    Pruning BUFFD12BWP because it is (w/ power-considered) inferior to CKBD12BWPLVT.
    Pruning CKBD12BWPLVT because it is (w/ power-considered) inferior to DCCKBD12BWPLVT.
    Pruning CKBD16BWP because it is inferior (w/ power-considered) to DCCKBD12BWPLVT.
    Pruning BUFFD12BWPLVT because it is inferior (w/ power-considered) to DCCKBD12BWPLVT.
    Pruning DCCKBD16BWP because it is (w/ power-considered) inferior to BUFFD16BWP.
    Pruning CKBD16BWPLVT because it is inferior (w/ power-considered) to BUFFD16BWP.
    Pruning DCCKBD16BWPLVT because it is inferior (w/ power-considered) to BUFFD16BWP.
    Final pruned buffer set (12 buffers):
        CKBD2BWP
        CKBD2BWPLVT
        CKBD3BWP
        DCCKBD4BWP
        DCCKBD4BWPLVT
        CKBD6BWP
        CKBD6BWPLVT
        CKBD8BWPLVT
        DCCKBD8BWPLVT
        DCCKBD12BWPLVT
        BUFFD16BWP
        BUFFD16BWPLVT

Pruning library cells (r/f, pwr)
    Min drive = 0.379427.
    Pruning CKND0BWPHVT because drive of 0.0758386 is less than 0.379427.
    Pruning INVD0BWPHVT because drive of 0.0811859 is less than 0.379427.
    Pruning CKND0BWP because drive of 0.104555 is less than 0.379427.
    Pruning INVD0BWP because drive of 0.11158 is less than 0.379427.
    Pruning CKND0BWPLVT because drive of 0.122692 is less than 0.379427.
    Pruning INVD0BWPLVT because drive of 0.129786 is less than 0.379427.
    Pruning CKND1BWPHVT because drive of 0.149122 is less than 0.379427.
    Pruning INVD1BWPHVT because drive of 0.164883 is less than 0.379427.
    Pruning CKND1BWP because drive of 0.201637 is less than 0.379427.
    Pruning INVD1BWP because drive of 0.224199 is less than 0.379427.
    Pruning CKND1BWPLVT because drive of 0.235599 is less than 0.379427.
    Pruning INVD1BWPLVT because drive of 0.264514 is less than 0.379427.
    Pruning INVD2BWPHVT because drive of 0.292401 is less than 0.379427.
    Pruning CKND2BWPHVT because drive of 0.294952 is less than 0.379427.
    Pruning INVD2BWP because it is (w/ power-considered) inferior to CKND2BWP.
    Pruning INVD2BWPLVT because it is (w/ power-considered) inferior to CKND2BWPLVT.
    Pruning CKND3BWPHVT because it is inferior (w/ power-considered) to CKND2BWPLVT.
    Pruning INVD3BWPHVT because it is inferior (w/ power-considered) to CKND2BWPLVT.
    Pruning CKND4BWPHVT because it is inferior (w/ power-considered) to DCCKND4BWPHVT.
    Pruning INVD3BWP because it is inferior (w/ power-considered) to DCCKND4BWPHVT.
    Pruning DCCKND4BWPHVT because it is (w/ power-considered) inferior to CKND3BWP.
    Pruning INVD4BWPHVT because it is inferior (w/ power-considered) to CKND3BWP.
    Pruning INVD3BWPLVT because it is inferior (w/ power-considered) to CKND3BWPLVT.
    Pruning CKND4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning INVD4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning INVD6BWPHVT because it is inferior (w/ power-considered) to CKND6BWPHVT.
    Pruning CKND6BWPHVT because it is (w/ power-considered) inferior to DCCKND4BWPLVT.
    Pruning INVD4BWPLVT because it is inferior (w/ power-considered) to DCCKND4BWPLVT.
    Pruning CKND4BWPLVT because it is inferior (w/ power-considered) to DCCKND4BWPLVT.
    Pruning CKND8BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning INVD6BWP because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning CKND6BWP because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning INVD8BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning DCCKND8BWPHVT because it is (w/ power-considered) inferior to INVD6BWPLVT.
    Pruning INVD6BWPLVT because it is (w/ power-considered) inferior to CKND6BWPLVT.
    Pruning CKND6BWPLVT because it is (w/ power-considered) inferior to DCCKND8BWP.
    Pruning CKND8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning INVD8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning DCCKND12BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning CKND12BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning CKND8BWPLVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning INVD8BWPLVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning INVD12BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning CKND12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning DCCKND16BWPHVT because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning CKND16BWPHVT because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning INVD12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning INVD16BWPHVT because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning INVD12BWPLVT because it is inferior (w/ power-considered) to DCCKND12BWPLVT.
    Pruning CKND12BWPLVT because it is inferior (w/ power-considered) to DCCKND12BWPLVT.
    Pruning CKND16BWP because it is inferior (w/ power-considered) to DCCKND16BWP.
    Pruning INVD16BWP because it is inferior (w/ power-considered) to DCCKND16BWP.
    Pruning INVD16BWPLVT because it is inferior (w/ power-considered) to DCCKND16BWPLVT.
    Pruning CKND16BWPLVT because it is inferior (w/ power-considered) to DCCKND16BWPLVT.
    Final pruned buffer set (12 buffers):
        CKND2BWP
        CKND2BWPLVT
        CKND3BWP
        CKND3BWPLVT
        DCCKND4BWP
        DCCKND4BWPLVT
        DCCKND8BWP
        DCCKND8BWPLVT
        DCCKND12BWP
        DCCKND12BWPLVT
        DCCKND16BWP
        DCCKND16BWPLVT
CTS: Prepare sources for clock domain rst
CTS: Prepare sources for clock domain clk
Information: Removing clock transition on clock rst ... (CTS-103)

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     1 seconds on yaxin.ucsd.edu
CTS: ==================================================
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0047 0.0066 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00021 0.00017 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00022 0.00017 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0042 0.0059 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00044 0.00032 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.00021 0.00049 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00036 0.00028 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-05 8.6e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00024 0.0002 (RCEX-011)
Information: Library Derived Res for layer AP : 1.2e-05 1.6e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00024 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0029 0.0041 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00027 0.00021 (RCEX-011)
Information: Library Derived Vertical Res : 0.0032 0.0046 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.011 0.0019 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : rst 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain rst
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain rst
Warning: Ignore net rst since it has no synchronous pins. (CTS-231)

Pruning library cells (r/f, pwr)
    Min drive = 0.379427.
    Pruning CKBD0BWPHVT because drive of 0.081621 is less than 0.379427.
    Pruning BUFFD0BWPHVT because drive of 0.0865134 is less than 0.379427.
    Pruning CKBD0BWP because drive of 0.11704 is less than 0.379427.
    Pruning BUFFD0BWP because drive of 0.12149 is less than 0.379427.
    Pruning DEL1P5D1BWPHVT because of a gain of 64.48.
    Pruning CKBD0BWPLVT because drive of 0.137714 is less than 0.379427.
    Pruning DEL2D1BWPHVT because of a gain of 67.78.
    Pruning BUFFD0BWPLVT because drive of 0.143735 is less than 0.379427.
    Pruning DEL500D1BWPHVT because of a gain of 71.5.
    Pruning DEL1D1BWPHVT because of a gain of 71.07.
    Pruning DEL175D1BWPHVT because of a gain of 31.32.
    Pruning DEL075D1BWPHVT because drive of 0.15708 is less than 0.379427.
    Pruning DEL225D1BWPHVT because of a gain of 46.31.
    Pruning BUFFD1BWPHVT because drive of 0.158019 is less than 0.379427.
    Pruning DEL250D1BWPHVT because of a gain of 49.54.
    Pruning CKBD1BWPHVT because drive of 0.16434 is less than 0.379427.
    Pruning DEL150D1BWPHVT because of a gain of 34.85.
    Pruning DEL100D1BWPHVT because of a gain of 25.57.
    Pruning DEL200D1BWPHVT because of a gain of 41.33.
    Pruning DEL125D1BWPHVT because drive of 0.173723 is less than 0.379427.
    Pruning DEL050D1BWPHVT because drive of 0.17528 is less than 0.379427.
    Pruning DEL1P5D1BWP because of a gain of 59.22.
    Pruning DEL2D1BWP because of a gain of 62.59.
    Pruning DEL025D1BWPHVT because drive of 0.191464 is less than 0.379427.
    Pruning DEL500D1BWP because of a gain of 67.85.
    Pruning DEL1D1BWP because of a gain of 66.81.
    Pruning DEL175D1BWP because of a gain of 29.75.
    Pruning DEL1P5D1BWPLVT because of a gain of 54.06.
    Pruning DEL225D1BWP because of a gain of 43.89.
    Pruning DEL250D1BWP because of a gain of 46.64.
    Pruning DEL075D1BWP because drive of 0.217364 is less than 0.379427.
    Pruning BUFFD1BWP because drive of 0.217844 is less than 0.379427.
    Pruning DEL2D1BWPLVT because of a gain of 56.28.
    Pruning CKBD1BWP because drive of 0.228211 is less than 0.379427.
    Pruning DEL150D1BWP because of a gain of 34.54.
    Pruning DEL100D1BWP because of a gain of 25.11.
    Pruning DEL500D1BWPLVT because of a gain of 62.93.
    Pruning DEL1D1BWPLVT because of a gain of 62.04.
    Pruning DEL200D1BWP because of a gain of 39.03.
    Pruning DEL125D1BWP because drive of 0.239823 is less than 0.379427.
    Pruning DEL050D1BWP because drive of 0.241847 is less than 0.379427.
    Pruning DEL175D1BWPLVT because of a gain of 31.03.
    Pruning DEL250D1BWPLVT because of a gain of 47.16.
    Pruning DEL225D1BWPLVT because of a gain of 44.53.
    Pruning BUFFD1BWPLVT because drive of 0.262815 is less than 0.379427.
    Pruning DEL075D1BWPLVT because drive of 0.263089 is less than 0.379427.
    Pruning DEL025D1BWP because drive of 0.266628 is less than 0.379427.
    Pruning CKBD1BWPLVT because drive of 0.270947 is less than 0.379427.
    Pruning DEL150D1BWPLVT because of a gain of 34.11.
    Pruning DEL100D1BWPLVT because drive of 0.274567 is less than 0.379427.
    Pruning DEL200D1BWPLVT because of a gain of 40.63.
    Pruning DEL050D1BWPLVT because drive of 0.286782 is less than 0.379427.
    Pruning DEL125D1BWPLVT because drive of 0.292917 is less than 0.379427.
    Pruning DEL025D1BWPLVT because drive of 0.309681 is less than 0.379427.
    Pruning CKBD2BWPHVT because drive of 0.361962 is less than 0.379427.
    Pruning BUFFD2BWPHVT because drive of 0.375083 is less than 0.379427.
    Pruning BUFFD2BWP because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning CKBD3BWPHVT because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning BUFFD3BWPHVT because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning BUFFD2BWPLVT because it is inferior (w/ power-considered) to CKBD2BWPLVT.
    Pruning CKBD4BWPHVT because it is (w/ power-considered) inferior to DCCKBD4BWPHVT.
    Pruning BUFFD4BWPHVT because it is inferior (w/ power-considered) to DCCKBD4BWPHVT.
    Pruning DCCKBD4BWPHVT because it is (w/ power-considered) inferior to CKBD3BWP.
    Pruning BUFFD3BWP because it is inferior (w/ power-considered) to CKBD3BWP.
    Pruning BUFFD3BWPLVT because it is inferior (w/ power-considered) to CKBD3BWPLVT.
    Pruning CKBD3BWPLVT because it is (w/ power-considered) inferior to CKBD4BWP.
    Pruning CKBD4BWP because it is (w/ power-considered) inferior to DCCKBD4BWP.
    Pruning BUFFD4BWP because it is inferior (w/ power-considered) to DCCKBD4BWP.
    Pruning CKBD6BWPHVT because it is inferior (w/ power-considered) to DCCKBD4BWP.
    Pruning BUFFD6BWPHVT because it is (w/ power-considered) inferior to CKBD4BWPLVT.
    Pruning CKBD4BWPLVT because it is (w/ power-considered) inferior to DCCKBD4BWPLVT.
    Pruning BUFFD4BWPLVT because it is inferior (w/ power-considered) to DCCKBD4BWPLVT.
    Pruning CKBD8BWPHVT because it is (w/ power-considered) inferior to CKBD6BWP.
    Pruning DCCKBD8BWPHVT because it is inferior (w/ power-considered) to CKBD6BWP.
    Pruning BUFFD8BWPHVT because it is inferior (w/ power-considered) to CKBD6BWP.
    Pruning BUFFD6BWP because it is (w/ power-considered) inferior to CKBD6BWPLVT.
    Pruning BUFFD6BWPLVT because it is (w/ power-considered) inferior to CKBD8BWP.
    Pruning CKBD12BWPHVT because it is inferior (w/ power-considered) to CKBD8BWP.
    Pruning CKBD8BWP because it is (w/ power-considered) inferior to DCCKBD8BWP.
    Pruning BUFFD8BWP because it is inferior (w/ power-considered) to DCCKBD8BWP.
    Pruning DCCKBD8BWP because it is (w/ power-considered) inferior to CKBD8BWPLVT.
    Pruning DCCKBD12BWPHVT because it is inferior (w/ power-considered) to CKBD8BWPLVT.
    Pruning BUFFD12BWPHVT because it is inferior (w/ power-considered) to CKBD8BWPLVT.
    Pruning BUFFD8BWPLVT because it is inferior (w/ power-considered) to DCCKBD8BWPLVT.
    Pruning CKBD16BWPHVT because it is inferior (w/ power-considered) to DCCKBD8BWPLVT.
    Pruning DCCKBD16BWPHVT because it is inferior (w/ power-considered) to CKBD12BWP.
    Pruning CKBD12BWP because it is (w/ power-considered) inferior to DCCKBD12BWP.
    Pruning DCCKBD12BWP because it is (w/ power-considered) inferior to BUFFD12BWP.
    Pruning BUFFD16BWPHVT because it is inferior (w/ power-considered) to BUFFD12BWP.
    Pruning BUFFD12BWP because it is (w/ power-considered) inferior to CKBD12BWPLVT.
    Pruning CKBD12BWPLVT because it is (w/ power-considered) inferior to DCCKBD12BWPLVT.
    Pruning CKBD16BWP because it is inferior (w/ power-considered) to DCCKBD12BWPLVT.
    Pruning BUFFD12BWPLVT because it is inferior (w/ power-considered) to DCCKBD12BWPLVT.
    Pruning DCCKBD16BWP because it is (w/ power-considered) inferior to BUFFD16BWP.
    Pruning CKBD16BWPLVT because it is inferior (w/ power-considered) to BUFFD16BWP.
    Pruning DCCKBD16BWPLVT because it is inferior (w/ power-considered) to BUFFD16BWP.
    Final pruned buffer set (12 buffers):
        CKBD2BWP
        CKBD2BWPLVT
        CKBD3BWP
        DCCKBD4BWP
        DCCKBD4BWPLVT
        CKBD6BWP
        CKBD6BWPLVT
        CKBD8BWPLVT
        DCCKBD8BWPLVT
        DCCKBD12BWPLVT
        BUFFD16BWP
        BUFFD16BWPLVT

Pruning library cells (r/f, pwr)
    Min drive = 0.379427.
    Pruning CKND0BWPHVT because drive of 0.0758386 is less than 0.379427.
    Pruning INVD0BWPHVT because drive of 0.0811859 is less than 0.379427.
    Pruning CKND0BWP because drive of 0.104555 is less than 0.379427.
    Pruning INVD0BWP because drive of 0.11158 is less than 0.379427.
    Pruning CKND0BWPLVT because drive of 0.122692 is less than 0.379427.
    Pruning INVD0BWPLVT because drive of 0.129786 is less than 0.379427.
    Pruning CKND1BWPHVT because drive of 0.149122 is less than 0.379427.
    Pruning INVD1BWPHVT because drive of 0.164883 is less than 0.379427.
    Pruning CKND1BWP because drive of 0.201637 is less than 0.379427.
    Pruning INVD1BWP because drive of 0.224199 is less than 0.379427.
    Pruning CKND1BWPLVT because drive of 0.235599 is less than 0.379427.
    Pruning INVD1BWPLVT because drive of 0.264514 is less than 0.379427.
    Pruning INVD2BWPHVT because drive of 0.292401 is less than 0.379427.
    Pruning CKND2BWPHVT because drive of 0.294952 is less than 0.379427.
    Pruning INVD2BWP because it is (w/ power-considered) inferior to CKND2BWP.
    Pruning INVD2BWPLVT because it is (w/ power-considered) inferior to CKND2BWPLVT.
    Pruning CKND3BWPHVT because it is inferior (w/ power-considered) to CKND2BWPLVT.
    Pruning INVD3BWPHVT because it is inferior (w/ power-considered) to CKND2BWPLVT.
    Pruning CKND4BWPHVT because it is inferior (w/ power-considered) to DCCKND4BWPHVT.
    Pruning INVD3BWP because it is inferior (w/ power-considered) to DCCKND4BWPHVT.
    Pruning DCCKND4BWPHVT because it is (w/ power-considered) inferior to CKND3BWP.
    Pruning INVD4BWPHVT because it is inferior (w/ power-considered) to CKND3BWP.
    Pruning INVD3BWPLVT because it is inferior (w/ power-considered) to CKND3BWPLVT.
    Pruning CKND4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning INVD4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning INVD6BWPHVT because it is inferior (w/ power-considered) to CKND6BWPHVT.
    Pruning CKND6BWPHVT because it is (w/ power-considered) inferior to DCCKND4BWPLVT.
    Pruning INVD4BWPLVT because it is inferior (w/ power-considered) to DCCKND4BWPLVT.
    Pruning CKND4BWPLVT because it is inferior (w/ power-considered) to DCCKND4BWPLVT.
    Pruning CKND8BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning INVD6BWP because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning CKND6BWP because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning INVD8BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPHVT.
    Pruning DCCKND8BWPHVT because it is (w/ power-considered) inferior to INVD6BWPLVT.
    Pruning INVD6BWPLVT because it is (w/ power-considered) inferior to CKND6BWPLVT.
    Pruning CKND6BWPLVT because it is (w/ power-considered) inferior to DCCKND8BWP.
    Pruning CKND8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning INVD8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning DCCKND12BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning CKND12BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning CKND8BWPLVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning INVD8BWPLVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning INVD12BWPHVT because it is inferior (w/ power-considered) to DCCKND8BWPLVT.
    Pruning CKND12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning DCCKND16BWPHVT because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning CKND16BWPHVT because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning INVD12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning INVD16BWPHVT because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning INVD12BWPLVT because it is inferior (w/ power-considered) to DCCKND12BWPLVT.
    Pruning CKND12BWPLVT because it is inferior (w/ power-considered) to DCCKND12BWPLVT.
    Pruning CKND16BWP because it is inferior (w/ power-considered) to DCCKND16BWP.
    Pruning INVD16BWP because it is inferior (w/ power-considered) to DCCKND16BWP.
    Pruning INVD16BWPLVT because it is inferior (w/ power-considered) to DCCKND16BWPLVT.
    Pruning CKND16BWPLVT because it is inferior (w/ power-considered) to DCCKND16BWPLVT.
    Final pruned buffer set (12 buffers):
        CKND2BWP
        CKND2BWPLVT
        CKND3BWP
        CKND3BWPLVT
        DCCKND4BWP
        DCCKND4BWPLVT
        DCCKND8BWP
        DCCKND8BWPLVT
        DCCKND12BWP
        DCCKND12BWPLVT
        DCCKND16BWP
        DCCKND16BWPLVT
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUFFD0BWPLVT, 
CTO-  :     BUFFD12BWPLVT, 
CTO-  :     BUFFD16BWPLVT, 
CTO-  :     BUFFD1BWPLVT, 
CTO-  :     BUFFD2BWPLVT, 
CTO-  :     BUFFD3BWPLVT, 
CTO-  :     BUFFD4BWPLVT, 
CTO-  :     BUFFD6BWPLVT, 
CTO-  :     BUFFD8BWPLVT, 
CTO-  :     CKBD0BWPLVT, 
CTO-  :     CKBD12BWPLVT, 
CTO-  :     CKBD16BWPLVT, 
CTO-  :     CKBD1BWPLVT, 
CTO-  :     CKBD2BWPLVT, 
CTO-  :     CKBD3BWPLVT, 
CTO-  :     CKBD4BWPLVT, 
CTO-  :     CKBD6BWPLVT, 
CTO-  :     CKBD8BWPLVT, 
CTO-  :     CKND0BWPLVT, 
CTO-  :     CKND12BWPLVT, 
CTO-  :     CKND16BWPLVT, 
CTO-  :     CKND1BWPLVT, 
CTO-  :     CKND2BWPLVT, 
CTO-  :     CKND3BWPLVT, 
CTO-  :     CKND4BWPLVT, 
CTO-  :     CKND6BWPLVT, 
CTO-  :     CKND8BWPLVT, 
CTO-  :     DCCKBD12BWPLVT, 
CTO-  :     DCCKBD16BWPLVT, 
CTO-  :     DCCKBD4BWPLVT, 
CTO-  :     DCCKBD8BWPLVT, 
CTO-  :     DCCKND12BWPLVT, 
CTO-  :     DCCKND16BWPLVT, 
CTO-  :     DCCKND4BWPLVT, 
CTO-  :     DCCKND8BWPLVT, 
CTO-  :     DEL025D1BWPLVT, 
CTO-  :     DEL050D1BWPLVT, 
CTO-  :     DEL075D1BWPLVT, 
CTO-  :     DEL100D1BWPLVT, 
CTO-  :     DEL125D1BWPLVT, 
CTO-  :     DEL150D1BWPLVT, 
CTO-  :     DEL175D1BWPLVT, 
CTO-  :     DEL1D1BWPLVT, 
CTO-  :     DEL1P5D1BWPLVT, 
CTO-  :     DEL200D1BWPLVT, 
CTO-  :     DEL225D1BWPLVT, 
CTO-  :     DEL250D1BWPLVT, 
CTO-  :     DEL2D1BWPLVT, 
CTO-  :     DEL500D1BWPLVT, 
CTO-  :     INVD0BWPLVT, 
CTO-  :     INVD12BWPLVT, 
CTO-  :     INVD16BWPLVT, 
CTO-  :     INVD1BWPLVT, 
CTO-  :     INVD2BWPLVT, 
CTO-  :     INVD3BWPLVT, 
CTO-  :     INVD4BWPLVT, 
CTO-  :     INVD6BWPLVT, 
CTO-  :     INVD8BWPLVT, 
CTO-  :     BUFFD0BWPHVT, 
CTO-  :     BUFFD12BWPHVT, 
CTO-  :     BUFFD16BWPHVT, 
CTO-  :     BUFFD1BWPHVT, 
CTO-  :     BUFFD2BWPHVT, 
CTO-  :     BUFFD3BWPHVT, 
CTO-  :     BUFFD4BWPHVT, 
CTO-  :     BUFFD6BWPHVT, 
CTO-  :     BUFFD8BWPHVT, 
CTO-  :     CKBD0BWPHVT, 
CTO-  :     CKBD12BWPHVT, 
CTO-  :     CKBD16BWPHVT, 
CTO-  :     CKBD1BWPHVT, 
CTO-  :     CKBD2BWPHVT, 
CTO-  :     CKBD3BWPHVT, 
CTO-  :     CKBD4BWPHVT, 
CTO-  :     CKBD6BWPHVT, 
CTO-  :     CKBD8BWPHVT, 
CTO-  :     CKND0BWPHVT, 
CTO-  :     CKND12BWPHVT, 
CTO-  :     CKND16BWPHVT, 
CTO-  :     CKND1BWPHVT, 
CTO-  :     CKND2BWPHVT, 
CTO-  :     CKND3BWPHVT, 
CTO-  :     CKND4BWPHVT, 
CTO-  :     CKND6BWPHVT, 
CTO-  :     CKND8BWPHVT, 
CTO-  :     DCCKBD12BWPHVT, 
CTO-  :     DCCKBD16BWPHVT, 
CTO-  :     DCCKBD4BWPHVT, 
CTO-  :     DCCKBD8BWPHVT, 
CTO-  :     DCCKND12BWPHVT, 
CTO-  :     DCCKND16BWPHVT, 
CTO-  :     DCCKND4BWPHVT, 
CTO-  :     DCCKND8BWPHVT, 
CTO-  :     DEL025D1BWPHVT, 
CTO-  :     DEL050D1BWPHVT, 
CTO-  :     DEL075D1BWPHVT, 
CTO-  :     DEL100D1BWPHVT, 
CTO-  :     DEL125D1BWPHVT, 
CTO-  :     DEL150D1BWPHVT, 
CTO-  :     DEL175D1BWPHVT, 
CTO-  :     DEL1D1BWPHVT, 
CTO-  :     DEL1P5D1BWPHVT, 
CTO-  :     DEL200D1BWPHVT, 
CTO-  :     DEL225D1BWPHVT, 
CTO-  :     DEL250D1BWPHVT, 
CTO-  :     DEL2D1BWPHVT, 
CTO-  :     DEL500D1BWPHVT, 
CTO-  :     INVD0BWPHVT, 
CTO-  :     INVD12BWPHVT, 
CTO-  :     INVD16BWPHVT, 
CTO-  :     INVD1BWPHVT, 
CTO-  :     INVD2BWPHVT, 
CTO-  :     INVD3BWPHVT, 
CTO-  :     INVD4BWPHVT, 
CTO-  :     INVD6BWPHVT, 
CTO-  :     INVD8BWPHVT, 
CTO-  :     BUFFD0BWP, 
CTO-  :     BUFFD12BWP, 
CTO-  :     BUFFD16BWP, 
CTO-  :     BUFFD1BWP, 
CTO-  :     BUFFD2BWP, 
CTO-  :     BUFFD3BWP, 
CTO-  :     BUFFD4BWP, 
CTO-  :     BUFFD6BWP, 
CTO-  :     BUFFD8BWP, 
CTO-  :     CKBD0BWP, 
CTO-  :     CKBD12BWP, 
CTO-  :     CKBD16BWP, 
CTO-  :     CKBD1BWP, 
CTO-  :     CKBD2BWP, 
CTO-  :     CKBD3BWP, 
CTO-  :     CKBD4BWP, 
CTO-  :     CKBD6BWP, 
CTO-  :     CKBD8BWP, 
CTO-  :     CKND0BWP, 
CTO-  :     CKND12BWP, 
CTO-  :     CKND16BWP, 
CTO-  :     CKND1BWP, 
CTO-  :     CKND2BWP, 
CTO-  :     CKND3BWP, 
CTO-  :     CKND4BWP, 
CTO-  :     CKND6BWP, 
CTO-  :     CKND8BWP, 
CTO-  :     DCCKBD12BWP, 
CTO-  :     DCCKBD16BWP, 
CTO-  :     DCCKBD4BWP, 
CTO-  :     DCCKBD8BWP, 
CTO-  :     DCCKND12BWP, 
CTO-  :     DCCKND16BWP, 
CTO-  :     DCCKND4BWP, 
CTO-  :     DCCKND8BWP, 
CTO-  :     DEL025D1BWP, 
CTO-  :     DEL050D1BWP, 
CTO-  :     DEL075D1BWP, 
CTO-  :     DEL100D1BWP, 
CTO-  :     DEL125D1BWP, 
CTO-  :     DEL150D1BWP, 
CTO-  :     DEL175D1BWP, 
CTO-  :     DEL1D1BWP, 
CTO-  :     DEL1P5D1BWP, 
CTO-  :     DEL200D1BWP, 
CTO-  :     DEL225D1BWP, 
CTO-  :     DEL250D1BWP, 
CTO-  :     DEL2D1BWP, 
CTO-  :     DEL500D1BWP, 
CTO-  :     INVD0BWP, 
CTO-  :     INVD12BWP, 
CTO-  :     INVD16BWP, 
CTO-  :     INVD1BWP, 
CTO-  :     INVD2BWP, 
CTO-  :     INVD3BWP, 
CTO-  :     INVD4BWP, 
CTO-  :     INVD6BWP, 
CTO-  :     INVD8BWP, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'CKBD1BWPLVT'.
Using primary inverters equivalent to 'INVD1BWPLVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.079 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.048105
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver CKBD0BWPHVT.
    Pruning weak driver BUFFD0BWPHVT.
    Pruning weak driver CKBD0BWP.
    Pruning weak driver BUFFD0BWP.
    Pruning slow or multistage gate DEL1P5D1BWPHVT.
    Pruning weak driver CKBD0BWPLVT.
    Pruning slow or multistage gate DEL2D1BWPHVT.
    Pruning weak driver BUFFD0BWPLVT.
    Pruning slow or multistage gate DEL500D1BWPHVT.
    Pruning slow or multistage gate DEL1D1BWPHVT.
    Pruning slow or multistage gate DEL175D1BWPHVT.
    Pruning weak driver DEL075D1BWPHVT.
    Pruning slow or multistage gate DEL225D1BWPHVT.
    Pruning weak driver BUFFD1BWPHVT.
    Pruning slow or multistage gate DEL250D1BWPHVT.
    Pruning weak driver CKBD1BWPHVT.
    Pruning slow or multistage gate DEL150D1BWPHVT.
    Pruning slow or multistage gate DEL100D1BWPHVT.
    Pruning slow or multistage gate DEL200D1BWPHVT.
    Pruning weak driver DEL125D1BWPHVT.
    Pruning weak driver DEL050D1BWPHVT.
    Pruning slow or multistage gate DEL1P5D1BWP.
    Pruning slow or multistage gate DEL2D1BWP.
    Pruning weak driver DEL025D1BWPHVT.
    Pruning slow or multistage gate DEL500D1BWP.
    Pruning slow or multistage gate DEL1D1BWP.
    Pruning slow or multistage gate DEL175D1BWP.
    Pruning slow or multistage gate DEL1P5D1BWPLVT.
    Pruning slow or multistage gate DEL225D1BWP.
    Pruning slow or multistage gate DEL250D1BWP.
    Pruning weak driver DEL075D1BWP.
    Pruning weak driver BUFFD1BWP.
    Pruning slow or multistage gate DEL2D1BWPLVT.
    Pruning weak driver CKBD1BWP.
    Pruning slow or multistage gate DEL150D1BWP.
    Pruning slow or multistage gate DEL100D1BWP.
    Pruning slow or multistage gate DEL500D1BWPLVT.
    Pruning slow or multistage gate DEL1D1BWPLVT.
    Pruning slow or multistage gate DEL200D1BWP.
    Pruning weak driver DEL125D1BWP.
    Pruning weak driver DEL050D1BWP.
    Pruning slow or multistage gate DEL175D1BWPLVT.
    Pruning slow or multistage gate DEL250D1BWPLVT.
    Pruning slow or multistage gate DEL225D1BWPLVT.
    Pruning weak driver BUFFD1BWPLVT.
    Pruning weak driver DEL075D1BWPLVT.
    Pruning weak driver DEL025D1BWP.
    Pruning weak driver CKBD1BWPLVT.
    Pruning slow or multistage gate DEL150D1BWPLVT.
    Pruning weak driver DEL100D1BWPLVT.
    Pruning slow or multistage gate DEL200D1BWPLVT.
    Pruning weak driver DEL050D1BWPLVT.
    Pruning weak driver DEL125D1BWPLVT.
    Pruning weak driver DEL025D1BWPLVT.
    Pruning weak driver CKBD2BWPHVT.
    Pruning weak driver BUFFD2BWPHVT.
    Final pruned buffer set (52 buffers):
        CKBD2BWP
        BUFFD2BWP
        CKBD3BWPHVT
        BUFFD3BWPHVT
        CKBD2BWPLVT
        BUFFD2BWPLVT
        CKBD4BWPHVT
        DCCKBD4BWPHVT
        BUFFD4BWPHVT
        CKBD3BWP
        BUFFD3BWP
        CKBD3BWPLVT
        BUFFD3BWPLVT
        CKBD4BWP
        DCCKBD4BWP
        BUFFD4BWP
        CKBD6BWPHVT
        BUFFD6BWPHVT
        CKBD4BWPLVT
        DCCKBD4BWPLVT
        BUFFD4BWPLVT
        CKBD8BWPHVT
        CKBD6BWP
        DCCKBD8BWPHVT
        BUFFD8BWPHVT
        BUFFD6BWP
        CKBD6BWPLVT
        BUFFD6BWPLVT
        CKBD8BWP
        CKBD12BWPHVT
        DCCKBD8BWP
        BUFFD8BWP
        CKBD8BWPLVT
        DCCKBD12BWPHVT
        BUFFD12BWPHVT
        DCCKBD8BWPLVT
        BUFFD8BWPLVT
        CKBD16BWPHVT
        CKBD12BWP
        DCCKBD16BWPHVT
        DCCKBD12BWP
        BUFFD12BWP
        BUFFD16BWPHVT
        CKBD12BWPLVT
        DCCKBD12BWPLVT
        CKBD16BWP
        BUFFD12BWPLVT
        DCCKBD16BWP
        BUFFD16BWP
        CKBD16BWPLVT
        DCCKBD16BWPLVT
        BUFFD16BWPLVT

    Pruning weak driver CKND0BWPHVT.
    Pruning weak driver INVD0BWPHVT.
    Pruning weak driver CKND0BWP.
    Pruning weak driver INVD0BWP.
    Pruning weak driver CKND0BWPLVT.
    Pruning weak driver INVD0BWPLVT.
    Pruning weak driver CKND1BWPHVT.
    Pruning weak driver INVD1BWPHVT.
    Pruning weak driver CKND1BWP.
    Pruning weak driver INVD1BWP.
    Pruning weak driver CKND1BWPLVT.
    Pruning weak driver INVD1BWPLVT.
    Pruning weak driver INVD2BWPHVT.
    Pruning weak driver CKND2BWPHVT.
    Final pruned inverter set (52 inverters):
        INVD2BWP
        CKND2BWP
        INVD2BWPLVT
        CKND2BWPLVT
        CKND3BWPHVT
        INVD3BWPHVT
        DCCKND4BWPHVT
        CKND4BWPHVT
        INVD3BWP
        CKND3BWP
        INVD4BWPHVT
        CKND3BWPLVT
        INVD3BWPLVT
        DCCKND4BWP
        CKND4BWP
        INVD4BWP
        CKND6BWPHVT
        INVD6BWPHVT
        DCCKND4BWPLVT
        INVD4BWPLVT
        CKND4BWPLVT
        DCCKND8BWPHVT
        CKND8BWPHVT
        INVD6BWP
        CKND6BWP
        INVD8BWPHVT
        INVD6BWPLVT
        CKND6BWPLVT
        DCCKND8BWP
        CKND8BWP
        INVD8BWP
        DCCKND8BWPLVT
        DCCKND12BWPHVT
        CKND12BWPHVT
        CKND8BWPLVT
        INVD8BWPLVT
        INVD12BWPHVT
        DCCKND12BWP
        CKND12BWP
        DCCKND16BWPHVT
        CKND16BWPHVT
        INVD12BWP
        INVD16BWPHVT
        DCCKND12BWPLVT
        INVD12BWPLVT
        CKND12BWPLVT
        DCCKND16BWP
        CKND16BWP
        INVD16BWP
        DCCKND16BWPLVT
        INVD16BWPLVT
        CKND16BWPLVT


Initializing parameters for clock rst:
Root pin: rst
Using max_transition: 0.500 ns
Using leaf_max_transition for clock rst: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.019 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock clk: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.019 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock rst : 0.500 ns
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns


Starting optimization for clock rst.
Using max_transition 0.500 ns
Using leaf_max_transition for clock rst : 0.500 ns

****************************************
* Preoptimization report (clock 'rst') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 0 (area=0.000000)

Report DRC violations for clock rst (initial)
Total 0 DRC violations for clock rst (initial)
RC optimization for clock 'rst'

100%   
Coarse optimization for clock 'rst'
 No back-to-back buffer chains found
Detailed optimization for clock 'rst'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock rst : 0.500 ns
Starting optimization pass for clock rst:
Start path based optimization 

Start area recovery: (inf, -inf)
Using max_transition 0.500 ns
Using leaf_max_transition for clock rst : 0.500 ns
Switch to low metal layer for clock 'rst':

 Total 0 out of 0 nets switched to low metal layer for clock 'rst' with largest cap change 0.00 percent
Switch metal layer for area recovery: (inf, -inf)
Buffer removal for area recovery: (inf, -inf)
Area recovery optimization for clock 'rst':

Sizing for area recovery: (inf, -inf)

 Total 0 buffers removed (all paths) for clock 'rst'
Path buffer removal for area recovery: (inf, -inf)
Buffer pair removal for area recovery: (inf, -inf)
End area recovery: (inf, -inf)

*************************************************
* Multicorner optimization report (clock 'rst') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 0 (area=0.000000)


++ Longest path for clock rst in corner 'max':
No path.


++ Shortest path for clock rst in corner 'max':
No path.


++ Longest path for clock rst in corner 'RC-ONLY':
No path.


++ Shortest path for clock rst in corner 'RC-ONLY':
No path.

Report DRC violations for clock rst (final)
Total 0 DRC violations for clock rst (final)


Starting optimization for clock clk.
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.016 0.000 0.016)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.013 0.000 0.013)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.1 pf
  Max transition = 0.032 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.008, 0.023), End (0.008, 0.023) 

RC optimization for clock 'clk'
100%   
100%   
Coarse optimization for clock 'clk'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.008, 0.023), End (0.008, 0.023) 

Detailed optimization for clock 'clk'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.001, 0.017), End (0.001, 0.017) 

 Start (0.001, 0.017), End (0.001, 0.017) 

100%   
 Start (0.001, 0.017), End (0.001, 0.017) 

 Start (0.001, 0.017), End (0.001, 0.017) 

 Start (0.001, 0.017), End (0.001, 0.017) 

 Start (0.001, 0.017), End (0.001, 0.017) 

 Start (0.001, 0.017), End (0.001, 0.017) 

 Start (0.001, 0.017), End (0.001, 0.017) 

Start area recovery: (0.001292, 0.017233)
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns
Switch to low metal layer for clock 'clk':

 Total 1 out of 1 nets switched to low metal layer for clock 'clk' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.001292, 0.017233)
 Start (0.001, 0.017), End (0.001, 0.017) 

Buffer removal for area recovery: (0.001292, 0.017233)
Area recovery optimization for clock 'clk':
100%   
Sizing for area recovery: (0.001292, 0.017233)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.001292, 0.017233)
Buffer pair removal for area recovery: (0.001292, 0.017233)
End area recovery: (0.001292, 0.017233)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.016 0.000 0.016)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.013 0.000 0.013)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.1 pf
  Max transition = 0.032 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      6   0    0 r (   4   86) 
 clk (port)                                      0   0    0 r (   4   86) 
 clk (net)                             102 111                
 o_R_d1_reg[10]/CP (DFQD1BWPLVT)                32  17   17 r (  81   14) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      6   0    0 r (   4   86) 
 clk (port)                                      0   0    0 r (   4   86) 
 clk (net)                             102 111                
 i_X_d1_reg[0]/CP (DFQD2BWPLVT)                 13   1    1 r (   5   81) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      6   0    0 r (   4   86) 
 clk (port)                                      0   0    0 r (   4   86) 
 clk (net)                             102 111                
 o_R_d1_reg[10]/CP (DFQD1BWPLVT)                42  17   17 r (  81   14) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      6   0    0 r (   4   86) 
 clk (port)                                      0   0    0 r (   4   86) 
 clk (net)                             102 111                
 i_X_d1_reg[0]/CP (DFQD2BWPLVT)                  9   4    4 r (   5   81) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:26 2017
****************************************
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22477    sites, (non-fixed:22477  fixed:0)
                      2897     cells, (non-fixed:2897   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       166 
Avg. std cell width:  1.29 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:26 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:26 2017
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 1 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...
Information: Using 4 cores for placement. (OPT-1505)

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00024 0.00019 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.005 0.007 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00046 0.00033 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.00022 0.00052 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00038 0.00029 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.5e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00025 0.00021 (RCEX-011)
Information: Library Derived Res for layer AP : 1.2e-05 1.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.0002 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0031 0.0043 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.0034 0.0048 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.011 0.0019 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0184  TNS: 0.0353  Number of Violating Paths: 2

  Nets with DRC Violations: 0
  Total moveable cell area: 3964.9
  Total fixed cell area: 0.0
  Total physical cell area: 3964.9
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    3964.9      0.02       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:33 2017
****************************************
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22477    sites, (non-fixed:22477  fixed:0)
                      2897     cells, (non-fixed:2897   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       166 
Avg. std cell width:  1.29 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:33 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 2816 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:33 2017
****************************************

avg cell displacement:    0.330 um ( 0.26 row height)
max cell displacement:    1.591 um ( 1.26 row height)
std deviation:            0.181 um ( 0.14 row height)
number of cell moved:      2795 cells (out of 2897 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0012  TNS: 0.0012  Number of Violating Paths: 1

  Nets with DRC Violations: 0
  Total moveable cell area: 3964.9
  Total fixed cell area: 0.0
  Total physical cell area: 3964.9
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09    3964.9      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:35 2017
****************************************
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22477    sites, (non-fixed:22477  fixed:0)
                      2897     cells, (non-fixed:2897   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       166 
Avg. std cell width:  1.29 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:35 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:35 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0048  TNS: 0.0074  Number of Violating Paths: 2

  Nets with DRC Violations: 0
  Total moveable cell area: 3964.9
  Total fixed cell area: 0.0
  Total physical cell area: 3964.9
  Core area: (5000 5000 82000 81860)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(87000,86860). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(87000,86860). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Transition layer name: M8(7)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   29  Proc 1985 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,87.00,86.86)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M4, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M5, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M6, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M7, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M8, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M9, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer AP, dir Hor, min width = 2.00, min space = 2.00 pitch = 5.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   29  Alloctr   30  Proc 1985 
Net statistics:
Total number of nets     = 3150
Number of nets to route  = 2
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 1985 
Average gCell capacity  2.65     on layer (1)    M1
Average gCell capacity  8.39     on layer (2)    M2
Average gCell capacity  8.81     on layer (3)    M3
Average gCell capacity  8.40     on layer (4)    M4
Average gCell capacity  8.82     on layer (5)    M5
Average gCell capacity  8.40     on layer (6)    M6
Average gCell capacity  8.54     on layer (7)    M7
Average gCell capacity  6.24     on layer (8)    M8
Average gCell capacity  1.38     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   AP
Average number of tracks per gCell 9.00  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 9.00  on layer (3)    M3
Average number of tracks per gCell 9.00  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.00  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.00  on layer (8)    M8
Average number of tracks per gCell 1.58  on layer (9)    M9
Average number of tracks per gCell 0.26  on layer (10)   AP
Number of gCells = 47610
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   30  Alloctr   32  Proc 1985 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   32  Proc 1985 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   32  Proc 1986 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   30  Alloctr   32  Proc 1986 
Initial. Routing result:
Initial. Both Dirs: Overflow =     4 Max = 1 GRCs =     4 (0.04%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 457.50
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 211.63
Initial. Layer M5 wire length = 245.88
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 397
Initial. Via VIA12_HV count = 107
Initial. Via VIA23 count = 108
Initial. Via VIA34 count = 108
Initial. Via VIA45 count = 74
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   30  Alloctr   32  Proc 1986 
phase1. Routing result:
phase1. Both Dirs: Overflow =     4 Max = 1 GRCs =     4 (0.04%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 457.50
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 211.63
phase1. Layer M5 wire length = 245.88
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 397
phase1. Via VIA12_HV count = 107
phase1. Via VIA23 count = 108
phase1. Via VIA34 count = 108
phase1. Via VIA45 count = 74
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   30  Alloctr   32  Proc 1986 
phase2. Routing result:
phase2. Both Dirs: Overflow =     4 Max = 1 GRCs =     4 (0.04%)
phase2. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 457.50
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 211.63
phase2. Layer M5 wire length = 245.88
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 397
phase2. Via VIA12_HV count = 107
phase2. Via VIA23 count = 108
phase2. Via VIA34 count = 108
phase2. Via VIA45 count = 74
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   30  Alloctr   32  Proc 1986 

Congestion utilization per direction:
Average vertical track utilization   =  0.16 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  0.23 %
Peak    horizontal track utilization = 10.71 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   30  Alloctr   31  Proc 1986 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   30  Alloctr   31  Proc 1986 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   28  Alloctr   29  Proc 1986 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 4 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   25  Alloctr   26  Proc 1986 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Assign Vertical partitions, iteration 0
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Number of wires with overlap after iteration 0 = 21 of 311


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc   59 
[Track Assign: Iteration 0] Total (MB): Used   26  Alloctr   27  Proc 2045 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Assign Vertical partitions, iteration 1
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc   66 
[Track Assign: Iteration 1] Total (MB): Used   26  Alloctr   27  Proc 2052 

Number of wires with overlap after iteration 1 = 1 of 159


Wire length and via report:
---------------------------
Number of M1 wires: 1            CONT1: 0
Number of M2 wires: 16           VIA12_HV: 101
Number of M3 wires: 10           VIA23: 105
Number of M4 wires: 74           VIA34: 101
Number of M5 wires: 58           VIA45: 75
Number of M6 wires: 0            VIA56: 0
Number of M7 wires: 0            VIA67: 0
Number of M8 wires: 0            VIA78: 0
Number of M9 wires: 0            VIA89: 0
Number of AP wires: 0            VIA910: 0
Total number of wires: 159               vias: 382

Total M1 wire length: 0.1
Total M2 wire length: 4.3
Total M3 wire length: 2.2
Total M4 wire length: 199.2
Total M5 wire length: 241.9
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 447.8

Longest M1 wire length: 0.1
Longest M2 wire length: 0.6
Longest M3 wire length: 0.6
Longest M4 wire length: 16.4
Longest M5 wire length: 37.2
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   66 
[Track Assign: Done] Total (MB): Used   24  Alloctr   25  Proc 2052 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   28  Alloctr   29  Proc 2052 
Total number of nets = 3150, of which 0 are not extracted
Total number of open nets = 3146, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   0
Routed  3/49 Partitions, Violations =   0
Routed  4/49 Partitions, Violations =   0
Routed  5/49 Partitions, Violations =   0
Routed  6/49 Partitions, Violations =   0
Routed  7/49 Partitions, Violations =   0
Routed  8/49 Partitions, Violations =   0
Routed  9/49 Partitions, Violations =   0
Routed  10/49 Partitions, Violations =  0
Routed  11/49 Partitions, Violations =  0
Routed  12/49 Partitions, Violations =  0
Routed  13/49 Partitions, Violations =  0
Routed  14/49 Partitions, Violations =  0
Routed  15/49 Partitions, Violations =  0
Routed  16/49 Partitions, Violations =  0
Routed  17/49 Partitions, Violations =  0
Routed  18/49 Partitions, Violations =  0
Routed  19/49 Partitions, Violations =  0
Routed  20/49 Partitions, Violations =  0
Routed  21/49 Partitions, Violations =  0
Routed  22/49 Partitions, Violations =  0
Routed  23/49 Partitions, Violations =  0
Routed  24/49 Partitions, Violations =  0
Routed  25/49 Partitions, Violations =  0
Routed  26/49 Partitions, Violations =  0
Routed  27/49 Partitions, Violations =  0
Routed  28/49 Partitions, Violations =  0
Routed  29/49 Partitions, Violations =  0
Routed  30/49 Partitions, Violations =  0
Routed  31/49 Partitions, Violations =  0
Routed  32/49 Partitions, Violations =  0
Routed  33/49 Partitions, Violations =  0
Routed  34/49 Partitions, Violations =  0
Routed  35/49 Partitions, Violations =  0
Routed  36/49 Partitions, Violations =  0
Routed  37/49 Partitions, Violations =  0
Routed  38/49 Partitions, Violations =  0
Routed  39/49 Partitions, Violations =  0
Routed  41/49 Partitions, Violations =  0
Routed  42/49 Partitions, Violations =  0
Routed  43/49 Partitions, Violations =  0
Routed  44/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Iter 0] Total (MB): Used   30  Alloctr   31  Proc 2052 

End DR iteration 0 with 49 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    5  Alloctr    5  Proc    0 
[DRC CHECK] Total (MB): Used   30  Alloctr   31  Proc 2053 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   24  Alloctr   26  Proc 2053 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   24  Alloctr   26  Proc 2053 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    509 micron
Total Number of Contacts =             372
Total Number of Wires =                156
Total Number of PtConns =              224
Total Number of Routed Wires =       156
Total Routed Wire Length =           445 micron
Total Number of Routed Contacts =       372
        Layer       M1 :          0 micron
        Layer       M2 :         30 micron
        Layer       M3 :         29 micron
        Layer       M4 :        208 micron
        Layer       M5 :        242 micron
        Layer       M6 :          0 micron
        Layer       M7 :          0 micron
        Layer       M8 :          0 micron
        Layer       M9 :          0 micron
        Layer       AP :          0 micron
        Via      VIA45 :         71
        Via      VIA34 :         98
        Via      VIA23 :        102
        Via      VIA12 :         98
        Via   VIA12_HV :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 372 vias)
 
    Layer VIA1       =  0.00% (0      / 101     vias)
        Un-optimized = 100.00% (101     vias)
    Layer VIA2       =  0.00% (0      / 102     vias)
        Un-optimized = 100.00% (102     vias)
    Layer VIA3       =  0.00% (0      / 98      vias)
        Un-optimized = 100.00% (98      vias)
    Layer VIA4       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 
  Total double via conversion rate    =  0.00% (0 / 372 vias)
 
    Layer VIA1       =  0.00% (0      / 101     vias)
    Layer VIA2       =  0.00% (0      / 102     vias)
    Layer VIA3       =  0.00% (0      / 98      vias)
    Layer VIA4       =  0.00% (0      / 71      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 372 vias)
 
    Layer VIA1       =  0.00% (0      / 101     vias)
        Un-optimized = 100.00% (101     vias)
    Layer VIA2       =  0.00% (0      / 102     vias)
        Un-optimized = 100.00% (102     vias)
    Layer VIA3       =  0.00% (0      / 98      vias)
        Un-optimized = 100.00% (98      vias)
    Layer VIA4       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 

Total number of nets = 3150
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/3147 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00024 0.00019 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.005 0.007 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00046 0.00033 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.00022 0.00052 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00038 0.00029 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.5e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00025 0.00021 (RCEX-011)
Information: Library Derived Res for layer AP : 1.2e-05 1.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.0002 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0031 0.0043 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.0034 0.0048 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.011 0.0019 (RCEX-011)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
Version: K-2015.06-SP1
Date   : Mon Nov  6 15:12:43 2017
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  102       0         0         0.0150    0.0162      0              0.0000
rst                  0         0         0         0.0000    0.0000      0              0.0000
 
****************************************
Report : qor
Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
Version: K-2015.06-SP1
Date   : Mon Nov  6 15:12:43 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          1.97
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.01
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        235
  Leaf Cell Count:               2897
  Buf/Inv Cell Count:             448
  Buf Cell Count:                   3
  Inv Cell Count:                 445
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2795
  Sequential Cell Count:          102
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3590.622040
  Noncombinational Area:   374.320811
  Buf/Inv Area:            260.190008
  Total Buffer Area:             8.29
  Total Inverter Area:         251.90
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       11156.05
  Net YLength        :       12074.24
  -----------------------------------
  Cell Area:              3964.942851
  Design Area:            3964.942851
  Net Length        :        23230.29


  Design Rules
  -----------------------------------
  Total Number of Nets:          3204
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: yaxin.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               28.51
  -----------------------------------------
  Overall Compile Time:               29.95
  Overall Compile Wall Clock Time:    21.06

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
1
#routing
route_opt -effort high 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)

  Beginning Preface Routing for High Effort
  -----------------------------------------

Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/3147 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00024 0.00019 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.005 0.007 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00046 0.00033 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.00022 0.00052 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00038 0.00029 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.5e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00025 0.00021 (RCEX-011)
Information: Library Derived Res for layer AP : 1.2e-05 1.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.0002 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0031 0.0043 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.0034 0.0048 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.011 0.0019 (RCEX-011)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00024 0.00019 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.005 0.007 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00046 0.00033 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.00022 0.00052 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00038 0.00029 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.5e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00025 0.00021 (RCEX-011)
Information: Library Derived Res for layer AP : 1.2e-05 1.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.0002 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0031 0.0043 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.0034 0.0048 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.011 0.0019 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Preface Route             Mon Nov  6 15:12:49 2017
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Transition layer name: M8(7)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   29  Proc 2053 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,87.00,86.86)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M4, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M5, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M6, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M7, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M8, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M9, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer AP, dir Hor, min width = 2.00, min space = 2.00 pitch = 5.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 2053 
Net statistics:
Total number of nets     = 3150
Number of nets to route  = 3146
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 2053 
Average gCell capacity  2.65     on layer (1)    M1
Average gCell capacity  8.39     on layer (2)    M2
Average gCell capacity  8.81     on layer (3)    M3
Average gCell capacity  8.40     on layer (4)    M4
Average gCell capacity  8.82     on layer (5)    M5
Average gCell capacity  8.40     on layer (6)    M6
Average gCell capacity  8.54     on layer (7)    M7
Average gCell capacity  6.24     on layer (8)    M8
Average gCell capacity  1.38     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   AP
Average number of tracks per gCell 9.00  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 9.00  on layer (3)    M3
Average number of tracks per gCell 9.00  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.00  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.00  on layer (8)    M8
Average number of tracks per gCell 1.58  on layer (9)    M9
Average number of tracks per gCell 0.26  on layer (10)   AP
Number of gCells = 47610
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   31  Alloctr   32  Proc 2053 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 2053 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 2053 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   32  Alloctr   34  Proc 2053 
Initial. Routing result:
Initial. Both Dirs: Overflow =    84 Max = 4 GRCs =   102 (1.04%)
Initial. H routing: Overflow =     6 Max = 1 (GRCs =  4) GRCs =    12 (0.24%)
Initial. V routing: Overflow =    77 Max = 4 (GRCs =  1) GRCs =    90 (1.84%)
Initial. M1         Overflow =     6 Max = 1 (GRCs =  4) GRCs =     9 (0.18%)
Initial. M2         Overflow =    67 Max = 4 (GRCs =  1) GRCs =    82 (1.67%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
Initial. M4         Overflow =    10 Max = 2 (GRCs =  2) GRCs =     8 (0.16%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.6 2.50 0.71 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.08
M2       26.9 12.0 9.37 11.0 11.3 11.1 7.77 4.60 3.13 0.00 1.97 0.15 0.19 0.32
M3       25.8 16.1 13.7 15.6 12.7 8.91 4.20 2.16 0.50 0.00 0.06 0.00 0.00 0.00
M4       53.6 21.8 11.7 5.84 2.12 2.31 0.67 0.38 0.15 0.00 1.09 0.00 0.02 0.15
M5       78.1 19.4 2.23 0.13 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.6 8.88 0.36 0.00 0.00 0.04 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M7       97.7 2.27 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    75.2 8.96 4.10 3.51 2.82 2.41 1.36 0.77 0.41 0.00 0.34 0.02 0.02 0.06


Initial. Total Wire Length = 22258.28
Initial. Layer M1 wire length = 234.00
Initial. Layer M2 wire length = 7328.70
Initial. Layer M3 wire length = 8863.26
Initial. Layer M4 wire length = 4092.27
Initial. Layer M5 wire length = 1066.47
Initial. Layer M6 wire length = 542.62
Initial. Layer M7 wire length = 130.96
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 16659
Initial. Via VIA12_HV count = 8545
Initial. Via VIA23 count = 6713
Initial. Via VIA34 count = 1166
Initial. Via VIA45 count = 174
Initial. Via VIA56 count = 53
Initial. Via VIA67 count = 8
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   32  Alloctr   34  Proc 2053 
phase1. Routing result:
phase1. Both Dirs: Overflow =    54 Max = 4 GRCs =    57 (0.58%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  2) GRCs =     5 (0.10%)
phase1. V routing: Overflow =    50 Max = 4 (GRCs =  1) GRCs =    52 (1.06%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  2) GRCs =     5 (0.10%)
phase1. M2         Overflow =    50 Max = 4 (GRCs =  1) GRCs =    52 (1.06%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.8 2.37 0.71 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.04
M2       27.0 12.0 9.54 11.3 10.9 10.9 7.71 4.70 3.53 0.00 1.70 0.11 0.17 0.27
M3       25.7 16.2 13.8 15.9 12.7 8.82 4.05 2.14 0.59 0.00 0.00 0.00 0.00 0.00
M4       53.7 21.9 11.2 5.90 2.27 2.52 0.67 0.40 0.13 0.00 1.20 0.00 0.00 0.00
M5       76.5 21.3 2.06 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       87.2 12.1 0.53 0.06 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M7       97.0 2.96 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.5 9.59 4.07 3.58 2.80 2.41 1.34 0.78 0.46 0.00 0.31 0.01 0.02 0.03


phase1. Total Wire Length = 22284.72
phase1. Layer M1 wire length = 223.64
phase1. Layer M2 wire length = 7188.01
phase1. Layer M3 wire length = 8812.50
phase1. Layer M4 wire length = 4050.36
phase1. Layer M5 wire length = 1106.20
phase1. Layer M6 wire length = 735.99
phase1. Layer M7 wire length = 168.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 16829
phase1. Via VIA12_HV count = 8540
phase1. Via VIA23 count = 6736
phase1. Via VIA34 count = 1237
phase1. Via VIA45 count = 218
phase1. Via VIA56 count = 82
phase1. Via VIA67 count = 16
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   32  Alloctr   34  Proc 2053 
phase2. Routing result:
phase2. Both Dirs: Overflow =    17 Max = 2 GRCs =    20 (0.20%)
phase2. H routing: Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
phase2. V routing: Overflow =    16 Max = 2 (GRCs =  1) GRCs =    17 (0.35%)
phase2. M1         Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
phase2. M2         Overflow =    16 Max = 2 (GRCs =  1) GRCs =    17 (0.35%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.9 2.35 0.71 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       27.1 13.7 13.6 16.4 13.1 10.1 3.17 0.84 0.17 0.00 1.34 0.00 0.02 0.23
M3       25.6 16.1 13.6 15.9 12.7 8.93 4.10 2.16 0.61 0.00 0.00 0.00 0.00 0.00
M4       53.7 21.9 11.3 5.94 2.14 2.46 0.67 0.40 0.13 0.00 1.20 0.00 0.00 0.00
M5       76.3 21.4 2.14 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       86.6 12.5 0.53 0.06 0.00 0.13 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M7       97.0 2.96 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.5 9.81 4.52 4.15 3.02 2.33 0.85 0.37 0.10 0.00 0.28 0.00 0.00 0.02


phase2. Total Wire Length = 22297.62
phase2. Layer M1 wire length = 223.22
phase2. Layer M2 wire length = 7195.89
phase2. Layer M3 wire length = 8811.39
phase2. Layer M4 wire length = 4022.32
phase2. Layer M5 wire length = 1111.38
phase2. Layer M6 wire length = 765.41
phase2. Layer M7 wire length = 168.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 16842
phase2. Via VIA12_HV count = 8539
phase2. Via VIA23 count = 6745
phase2. Via VIA34 count = 1229
phase2. Via VIA45 count = 225
phase2. Via VIA56 count = 88
phase2. Via VIA67 count = 16
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   32  Alloctr   34  Proc 2053 
phase3. Routing result:
phase3. Both Dirs: Overflow =    16 Max = 2 GRCs =    19 (0.19%)
phase3. H routing: Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
phase3. V routing: Overflow =    15 Max = 2 (GRCs =  1) GRCs =    16 (0.33%)
phase3. M1         Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
phase3. M2         Overflow =    15 Max = 2 (GRCs =  1) GRCs =    16 (0.33%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.9 2.35 0.71 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       27.1 13.7 13.6 16.5 13.1 10.1 3.17 0.82 0.15 0.00 1.32 0.00 0.02 0.21
M3       25.6 16.1 13.6 15.9 12.7 8.93 4.10 2.16 0.61 0.00 0.00 0.00 0.00 0.00
M4       53.7 21.9 11.3 5.94 2.14 2.46 0.67 0.40 0.13 0.00 1.20 0.00 0.00 0.00
M5       76.3 21.4 2.14 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       86.6 12.5 0.53 0.06 0.00 0.13 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M7       97.0 2.96 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.5 9.81 4.52 4.15 3.03 2.33 0.85 0.36 0.09 0.00 0.27 0.00 0.00 0.02


phase3. Total Wire Length = 22297.62
phase3. Layer M1 wire length = 223.23
phase3. Layer M2 wire length = 7195.90
phase3. Layer M3 wire length = 8811.39
phase3. Layer M4 wire length = 4022.32
phase3. Layer M5 wire length = 1111.38
phase3. Layer M6 wire length = 765.41
phase3. Layer M7 wire length = 168.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer AP wire length = 0.00
phase3. Total Number of Contacts = 16842
phase3. Via VIA12_HV count = 8539
phase3. Via VIA23 count = 6745
phase3. Via VIA34 count = 1229
phase3. Via VIA45 count = 225
phase3. Via VIA56 count = 88
phase3. Via VIA67 count = 16
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   32  Alloctr   34  Proc 2053 

Congestion utilization per direction:
Average vertical track utilization   =  9.93 %
Peak    vertical track utilization   = 116.67 %
Average horizontal track utilization =  8.55 %
Peak    horizontal track utilization = 40.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   32  Alloctr   33  Proc 2053 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   32  Alloctr   33  Proc 2053 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   30  Alloctr   32  Proc 2053 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 4 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   32  Alloctr   33  Proc 2053 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Assign Vertical partitions, iteration 0
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Number of wires with overlap after iteration 0 = 5616 of 22235


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc   47 
[Track Assign: Iteration 0] Total (MB): Used   33  Alloctr   34  Proc 2101 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Assign Vertical partitions, iteration 1
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 20/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc   47 
[Track Assign: Iteration 1] Total (MB): Used   33  Alloctr   34  Proc 2101 

Number of wires with overlap after iteration 1 = 1820 of 15442


Wire length and via report:
---------------------------
Number of M1 wires: 843                  CONT1: 0
Number of M2 wires: 7803                 VIA12_HV: 9328
Number of M3 wires: 5726                 VIA23: 9027
Number of M4 wires: 829                  VIA34: 1405
Number of M5 wires: 169                  VIA45: 259
Number of M6 wires: 64           VIA56: 96
Number of M7 wires: 8            VIA67: 16
Number of M8 wires: 0            VIA78: 0
Number of M9 wires: 0            VIA89: 0
Number of AP wires: 0            VIA910: 0
Total number of wires: 15442             vias: 20131

Total M1 wire length: 420.5
Total M2 wire length: 7086.7
Total M3 wire length: 9372.6
Total M4 wire length: 4029.3
Total M5 wire length: 1110.1
Total M6 wire length: 779.2
Total M7 wire length: 166.5
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 22965.0

Longest M1 wire length: 58.4
Longest M2 wire length: 41.2
Longest M3 wire length: 60.6
Longest M4 wire length: 69.0
Longest M5 wire length: 55.4
Longest M6 wire length: 51.0
Longest M7 wire length: 61.3
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   47 
[Track Assign: Done] Total (MB): Used   31  Alloctr   32  Proc 2101 
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Preface Route Done             Mon Nov  6 15:12:53 2017

QoR Report from Preface routing may not be as accurate as after real route because it is based on track assignment.


Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
Version: K-2015.06-SP1
Date   : Mon Nov  6 15:12:56 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          1.95
  Critical Path Slack:           0.02
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        235
  Leaf Cell Count:               2897
  Buf/Inv Cell Count:             448
  Buf Cell Count:                   3
  Inv Cell Count:                 445
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2795
  Sequential Cell Count:          102
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3590.622040
  Noncombinational Area:   374.320811
  Buf/Inv Area:            260.190008
  Total Buffer Area:             8.29
  Total Inverter Area:         251.90
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       11483.32
  Net YLength        :       12048.37
  -----------------------------------
  Cell Area:              3964.942851
  Design Area:            3964.942851
  Net Length        :        23531.69


  Design Rules
  -----------------------------------
  Total Number of Nets:          3204
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: yaxin.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               28.51
  -----------------------------------------
  Overall Compile Time:               29.95
  Overall Compile Wall Clock Time:    21.06

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Preface Optimization for High Effort
  ----------------------------------------------

ROPT:    Running Preface Optimization             Mon Nov  6 15:12:56 2017

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3964.9
  Total fixed cell area: 0.0
  Total physical cell area: 3964.9
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.

Information: route_opt running in 4 threads . (ROPT-031)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:58 2017
****************************************
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 67.00%  (22477/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22477    sites, (non-fixed:22477  fixed:0)
                      2897     cells, (non-fixed:2897   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       166 
Avg. std cell width:  1.29 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:58 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---

Total 0 (out of 2897) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:12:58 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(87000,86860). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(87000,86860). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Preface Optimization Done             Mon Nov  6 15:12:58 2017

  Remove Preface Route for High Effort
  -----------------------------------------

ROPT:    Running Remove Preface Route             Mon Nov  6 15:12:58 2017
Successfully removed route by type
ROPT:    Remove Preface Route Done             Mon Nov  6 15:12:59 2017
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)

  Beginning Initial Routing for High Effort
  -----------------------------------------

Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/3147 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00024 0.00019 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.005 0.007 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00046 0.00033 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.00022 0.00052 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00038 0.00029 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.5e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00025 0.00021 (RCEX-011)
Information: Library Derived Res for layer AP : 1.2e-05 1.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.0002 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0031 0.0043 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.0034 0.0048 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.011 0.0019 (RCEX-011)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00024 0.00019 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.005 0.007 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00023 0.00018 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0044 0.0062 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00046 0.00033 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.00022 0.00052 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00038 0.00029 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.5e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00025 0.00021 (RCEX-011)
Information: Library Derived Res for layer AP : 1.2e-05 1.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.0002 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0031 0.0043 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.0034 0.0048 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.011 0.0019 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Mon Nov  6 15:13:05 2017

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Transition layer name: M8(7)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   29  Proc 2101 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,87.00,86.86)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M4, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M5, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M6, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M7, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M8, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M9, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer AP, dir Hor, min width = 2.00, min space = 2.00 pitch = 5.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 2101 
Net statistics:
Total number of nets     = 3150
Number of nets to route  = 3146
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 2101 
Average gCell capacity  2.65     on layer (1)    M1
Average gCell capacity  8.39     on layer (2)    M2
Average gCell capacity  8.81     on layer (3)    M3
Average gCell capacity  8.40     on layer (4)    M4
Average gCell capacity  8.82     on layer (5)    M5
Average gCell capacity  8.40     on layer (6)    M6
Average gCell capacity  8.54     on layer (7)    M7
Average gCell capacity  6.24     on layer (8)    M8
Average gCell capacity  1.38     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   AP
Average number of tracks per gCell 9.00  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 9.00  on layer (3)    M3
Average number of tracks per gCell 9.00  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.00  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.00  on layer (8)    M8
Average number of tracks per gCell 1.58  on layer (9)    M9
Average number of tracks per gCell 0.26  on layer (10)   AP
Number of gCells = 47610
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   31  Alloctr   32  Proc 2101 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 2101 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 2101 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   32  Alloctr   34  Proc 2101 
Initial. Routing result:
Initial. Both Dirs: Overflow =    84 Max = 4 GRCs =   102 (1.04%)
Initial. H routing: Overflow =     6 Max = 1 (GRCs =  4) GRCs =    12 (0.24%)
Initial. V routing: Overflow =    77 Max = 4 (GRCs =  1) GRCs =    90 (1.84%)
Initial. M1         Overflow =     6 Max = 1 (GRCs =  4) GRCs =     9 (0.18%)
Initial. M2         Overflow =    67 Max = 4 (GRCs =  1) GRCs =    82 (1.67%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
Initial. M4         Overflow =    10 Max = 2 (GRCs =  2) GRCs =     8 (0.16%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.6 2.50 0.71 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.08
M2       26.9 12.0 9.37 11.0 11.3 11.1 7.77 4.60 3.13 0.00 1.97 0.15 0.19 0.32
M3       25.8 16.1 13.7 15.6 12.7 8.91 4.20 2.16 0.50 0.00 0.06 0.00 0.00 0.00
M4       53.6 21.8 11.7 5.84 2.12 2.31 0.67 0.38 0.15 0.00 1.09 0.00 0.02 0.15
M5       78.1 19.4 2.23 0.13 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.6 8.88 0.36 0.00 0.00 0.04 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M7       97.7 2.27 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    75.2 8.96 4.10 3.51 2.82 2.41 1.36 0.77 0.41 0.00 0.34 0.02 0.02 0.06


Initial. Total Wire Length = 22258.28
Initial. Layer M1 wire length = 234.00
Initial. Layer M2 wire length = 7328.70
Initial. Layer M3 wire length = 8863.25
Initial. Layer M4 wire length = 4092.27
Initial. Layer M5 wire length = 1066.47
Initial. Layer M6 wire length = 542.61
Initial. Layer M7 wire length = 130.96
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 16659
Initial. Via VIA12_HV count = 8545
Initial. Via VIA23 count = 6713
Initial. Via VIA34 count = 1166
Initial. Via VIA45 count = 174
Initial. Via VIA56 count = 53
Initial. Via VIA67 count = 8
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   33  Alloctr   34  Proc 2101 
phase1. Routing result:
phase1. Both Dirs: Overflow =    54 Max = 4 GRCs =    57 (0.58%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  2) GRCs =     5 (0.10%)
phase1. V routing: Overflow =    50 Max = 4 (GRCs =  1) GRCs =    52 (1.06%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  2) GRCs =     5 (0.10%)
phase1. M2         Overflow =    50 Max = 4 (GRCs =  1) GRCs =    52 (1.06%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.8 2.37 0.71 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.04
M2       27.0 12.0 9.54 11.3 10.9 10.9 7.71 4.70 3.53 0.00 1.70 0.11 0.17 0.27
M3       25.7 16.2 13.8 15.9 12.7 8.82 4.05 2.14 0.59 0.00 0.00 0.00 0.00 0.00
M4       53.7 21.9 11.2 5.90 2.27 2.52 0.67 0.40 0.13 0.00 1.20 0.00 0.00 0.00
M5       76.5 21.3 2.06 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       87.2 12.1 0.53 0.06 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M7       97.0 2.96 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.5 9.59 4.07 3.58 2.80 2.41 1.34 0.78 0.46 0.00 0.31 0.01 0.02 0.03


phase1. Total Wire Length = 22284.72
phase1. Layer M1 wire length = 223.64
phase1. Layer M2 wire length = 7188.01
phase1. Layer M3 wire length = 8812.50
phase1. Layer M4 wire length = 4050.36
phase1. Layer M5 wire length = 1106.20
phase1. Layer M6 wire length = 735.99
phase1. Layer M7 wire length = 168.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 16829
phase1. Via VIA12_HV count = 8540
phase1. Via VIA23 count = 6736
phase1. Via VIA34 count = 1237
phase1. Via VIA45 count = 218
phase1. Via VIA56 count = 82
phase1. Via VIA67 count = 16
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   33  Alloctr   34  Proc 2101 
phase2. Routing result:
phase2. Both Dirs: Overflow =    17 Max = 2 GRCs =    20 (0.20%)
phase2. H routing: Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
phase2. V routing: Overflow =    16 Max = 2 (GRCs =  1) GRCs =    17 (0.35%)
phase2. M1         Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
phase2. M2         Overflow =    16 Max = 2 (GRCs =  1) GRCs =    17 (0.35%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.9 2.35 0.71 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       27.1 13.7 13.6 16.4 13.1 10.1 3.17 0.84 0.17 0.00 1.34 0.00 0.02 0.23
M3       25.6 16.1 13.6 15.9 12.7 8.93 4.10 2.16 0.61 0.00 0.00 0.00 0.00 0.00
M4       53.7 21.9 11.3 5.94 2.14 2.46 0.67 0.40 0.13 0.00 1.20 0.00 0.00 0.00
M5       76.3 21.4 2.14 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       86.6 12.5 0.53 0.06 0.00 0.13 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M7       97.0 2.96 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.5 9.81 4.52 4.15 3.02 2.33 0.85 0.37 0.10 0.00 0.28 0.00 0.00 0.02


phase2. Total Wire Length = 22297.62
phase2. Layer M1 wire length = 223.22
phase2. Layer M2 wire length = 7195.90
phase2. Layer M3 wire length = 8811.39
phase2. Layer M4 wire length = 4022.32
phase2. Layer M5 wire length = 1111.38
phase2. Layer M6 wire length = 765.41
phase2. Layer M7 wire length = 168.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 16842
phase2. Via VIA12_HV count = 8539
phase2. Via VIA23 count = 6745
phase2. Via VIA34 count = 1229
phase2. Via VIA45 count = 225
phase2. Via VIA56 count = 88
phase2. Via VIA67 count = 16
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   33  Alloctr   34  Proc 2101 
phase3. Routing result:
phase3. Both Dirs: Overflow =    16 Max = 2 GRCs =    19 (0.19%)
phase3. H routing: Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
phase3. V routing: Overflow =    15 Max = 2 (GRCs =  1) GRCs =    16 (0.33%)
phase3. M1         Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.06%)
phase3. M2         Overflow =    15 Max = 2 (GRCs =  1) GRCs =    16 (0.33%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.9 2.35 0.71 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       27.1 13.7 13.6 16.5 13.1 10.1 3.17 0.82 0.15 0.00 1.32 0.00 0.02 0.21
M3       25.6 16.1 13.6 15.9 12.7 8.93 4.10 2.16 0.61 0.00 0.00 0.00 0.00 0.00
M4       53.7 21.9 11.3 5.94 2.14 2.46 0.67 0.40 0.13 0.00 1.20 0.00 0.00 0.00
M5       76.3 21.4 2.14 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       86.6 12.5 0.53 0.06 0.00 0.13 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M7       97.0 2.96 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.5 9.81 4.52 4.15 3.03 2.33 0.85 0.36 0.09 0.00 0.27 0.00 0.00 0.02


phase3. Total Wire Length = 22297.63
phase3. Layer M1 wire length = 223.22
phase3. Layer M2 wire length = 7195.90
phase3. Layer M3 wire length = 8811.38
phase3. Layer M4 wire length = 4022.32
phase3. Layer M5 wire length = 1111.39
phase3. Layer M6 wire length = 765.41
phase3. Layer M7 wire length = 168.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer AP wire length = 0.00
phase3. Total Number of Contacts = 16842
phase3. Via VIA12_HV count = 8539
phase3. Via VIA23 count = 6745
phase3. Via VIA34 count = 1229
phase3. Via VIA45 count = 225
phase3. Via VIA56 count = 88
phase3. Via VIA67 count = 16
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   33  Alloctr   34  Proc 2101 

Congestion utilization per direction:
Average vertical track utilization   =  9.93 %
Peak    vertical track utilization   = 116.67 %
Average horizontal track utilization =  8.55 %
Peak    horizontal track utilization = 40.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   32  Alloctr   33  Proc 2101 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   32  Alloctr   33  Proc 2101 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   30  Alloctr   32  Proc 2101 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 4 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   32  Alloctr   33  Proc 2101 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Assign Vertical partitions, iteration 0
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Number of wires with overlap after iteration 0 = 5632 of 22246


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc   33 
[Track Assign: Iteration 0] Total (MB): Used   33  Alloctr   34  Proc 2134 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Assign Vertical partitions, iteration 1
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc   36 
[Track Assign: Iteration 1] Total (MB): Used   33  Alloctr   34  Proc 2137 

Number of wires with overlap after iteration 1 = 1812 of 15424


Wire length and via report:
---------------------------
Number of M1 wires: 843                  CONT1: 0
Number of M2 wires: 7794                 VIA12_HV: 9323
Number of M3 wires: 5722                 VIA23: 9012
Number of M4 wires: 831                  VIA34: 1403
Number of M5 wires: 162                  VIA45: 257
Number of M6 wires: 64           VIA56: 95
Number of M7 wires: 8            VIA67: 16
Number of M8 wires: 0            VIA78: 0
Number of M9 wires: 0            VIA89: 0
Number of AP wires: 0            VIA910: 0
Total number of wires: 15424             vias: 20106

Total M1 wire length: 422.2
Total M2 wire length: 7098.0
Total M3 wire length: 9356.8
Total M4 wire length: 4026.9
Total M5 wire length: 1111.2
Total M6 wire length: 778.4
Total M7 wire length: 166.9
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 22960.3

Longest M1 wire length: 58.4
Longest M2 wire length: 41.2
Longest M3 wire length: 60.6
Longest M4 wire length: 69.0
Longest M5 wire length: 55.4
Longest M6 wire length: 51.0
Longest M7 wire length: 61.3
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   36 
[Track Assign: Done] Total (MB): Used   31  Alloctr   32  Proc 2137 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        FPMultiplier_8_23_8_23_8_23_uid2_Wrapper_INIT_RT
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   34  Alloctr   36  Proc 2137 
Total number of nets = 3150, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   1
Routed  3/49 Partitions, Violations =   28
Routed  4/49 Partitions, Violations =   28
Routed  5/49 Partitions, Violations =   5
Routed  6/49 Partitions, Violations =   6
Routed  7/49 Partitions, Violations =   14
Routed  8/49 Partitions, Violations =   14
Routed  9/49 Partitions, Violations =   14
Routed  10/49 Partitions, Violations =  15
Routed  11/49 Partitions, Violations =  15
Routed  12/49 Partitions, Violations =  28
Routed  13/49 Partitions, Violations =  40
Routed  14/49 Partitions, Violations =  40
Routed  15/49 Partitions, Violations =  25
Routed  16/49 Partitions, Violations =  29
Routed  17/49 Partitions, Violations =  32
Routed  18/49 Partitions, Violations =  34
Routed  19/49 Partitions, Violations =  35
Routed  20/49 Partitions, Violations =  38
Routed  21/49 Partitions, Violations =  39
Routed  22/49 Partitions, Violations =  43
Routed  23/49 Partitions, Violations =  44
Routed  24/49 Partitions, Violations =  52
Routed  25/49 Partitions, Violations =  38
Routed  26/49 Partitions, Violations =  38
Routed  27/49 Partitions, Violations =  34
Routed  28/49 Partitions, Violations =  41
Routed  29/49 Partitions, Violations =  41
Routed  30/49 Partitions, Violations =  38
Routed  31/49 Partitions, Violations =  54
Routed  32/49 Partitions, Violations =  54
Routed  33/49 Partitions, Violations =  59
Routed  34/49 Partitions, Violations =  59
Routed  35/49 Partitions, Violations =  58
Routed  36/49 Partitions, Violations =  58
Routed  37/49 Partitions, Violations =  60
Routed  38/49 Partitions, Violations =  44
Routed  39/49 Partitions, Violations =  40
Routed  40/49 Partitions, Violations =  40
Routed  41/49 Partitions, Violations =  40
Routed  42/49 Partitions, Violations =  41
Routed  43/49 Partitions, Violations =  33
Routed  44/49 Partitions, Violations =  36
Routed  45/49 Partitions, Violations =  38
Routed  46/49 Partitions, Violations =  37
Routed  47/49 Partitions, Violations =  46
Routed  48/49 Partitions, Violations =  36
Routed  49/49 Partitions, Violations =  15

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      15
        End of line spacing : 1
        Less than minimum area : 1
        Less than minimum edge length : 2
        Internal-only types : 11

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc   39 
[Iter 0] Total (MB): Used   36  Alloctr   38  Proc 2177 

End DR iteration 0 with 49 parts

Start DR iteration 1: non-uniform partition
Routed  1/8 Partitions, Violations =    12
Routed  2/8 Partitions, Violations =    9
Routed  3/8 Partitions, Violations =    7
Routed  4/8 Partitions, Violations =    5
Routed  5/8 Partitions, Violations =    3
Routed  6/8 Partitions, Violations =    2
Routed  7/8 Partitions, Violations =    1
Routed  8/8 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used    5  Alloctr    5  Proc   39 
[Iter 1] Total (MB): Used   36  Alloctr   38  Proc 2177 

End DR iteration 1 with 8 parts

Updating the database ...
Saving cell FPMultiplier_8_23_8_23_8_23_uid2_Wrapper.CEL;1 as FPMultiplier_8_23_8_23_8_23_uid2_Wrapper_INIT_RT_itr1.
FPMultiplier_8_23_8_23_8_23_uid2_Wrapper_INIT_RT_itr1 saved successfully.

Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    5  Alloctr    5  Proc   40 
[DRC CHECK] Total (MB): Used   36  Alloctr   38  Proc 2178 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR] Stage (MB): Used    0  Alloctr    0  Proc   40 
[DR] Total (MB): Used   31  Alloctr   33  Proc 2178 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   40 
[DR: Done] Total (MB): Used   31  Alloctr   33  Proc 2178 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    24499 micron
Total Number of Contacts =             19913
Total Number of Wires =                16417
Total Number of PtConns =              4332
Total Number of Routed Wires =       16417
Total Routed Wire Length =           23354 micron
Total Number of Routed Contacts =       19913
        Layer             M1 :        442 micron
        Layer             M2 :       7960 micron
        Layer             M3 :       9368 micron
        Layer             M4 :       4442 micron
        Layer             M5 :       1363 micron
        Layer             M6 :        758 micron
        Layer             M7 :        166 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer             AP :          0 micron
        Via            VIA67 :         16
        Via            VIA56 :         88
        Via            VIA45 :        325
        Via            VIA34 :       1554
        Via            VIA23 :       8740
        Via            VIA12 :       8027
        Via       VIA12(rot) :          1
        Via         VIA12_HV :       1120
        Via    VIA12_HV(rot) :         35
        Via        VIA12_2x1 :          2
        Via   VIA12(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (7 / 19913 vias)
 
    Layer VIA1       =  0.08% (7      / 9190    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9183    vias)
    Layer VIA2       =  0.00% (0      / 8740    vias)
        Un-optimized = 100.00% (8740    vias)
    Layer VIA3       =  0.00% (0      / 1554    vias)
        Un-optimized = 100.00% (1554    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.04% (7 / 19913 vias)
 
    Layer VIA1       =  0.08% (7      / 9190    vias)
    Layer VIA2       =  0.00% (0      / 8740    vias)
    Layer VIA3       =  0.00% (0      / 1554    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (7 / 19913 vias)
 
    Layer VIA1       =  0.08% (7      / 9190    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9183    vias)
    Layer VIA2       =  0.00% (0      / 8740    vias)
        Un-optimized = 100.00% (8740    vias)
    Layer VIA3       =  0.00% (0      / 1554    vias)
        Un-optimized = 100.00% (1554    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 

Total number of nets = 3150
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Mon Nov  6 15:13:15 2017

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
Version: K-2015.06-SP1
Date   : Mon Nov  6 15:13:19 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          1.97
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.00
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        235
  Leaf Cell Count:               2897
  Buf/Inv Cell Count:             448
  Buf Cell Count:                   3
  Inv Cell Count:                 445
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2795
  Sequential Cell Count:          102
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3590.622040
  Noncombinational Area:   374.320811
  Buf/Inv Area:            260.190008
  Total Buffer Area:             8.29
  Total Inverter Area:         251.90
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       11496.65
  Net YLength        :       12092.64
  -----------------------------------
  Cell Area:              3964.942851
  Design Area:            3964.942851
  Net Length        :        23589.29


  Design Rules
  -----------------------------------
  Total Number of Nets:          3204
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: yaxin.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               28.80
  -----------------------------------------
  Overall Compile Time:               30.41
  Overall Compile Wall Clock Time:    21.48

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0029 TNS: 0.0029  Number of Violating Path: 1
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Mon Nov  6 15:13:19 2017

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0029  TNS: 0.0029  Number of Violating Paths: 1

  Nets with DRC Violations: 0
  Total moveable cell area: 3964.9
  Total fixed cell area: 0.0
  Total physical cell area: 3964.9
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    3966.4      0.00       0.0       0.0                          
    0:00:02    3966.4      0.00       0.0       0.0                          
    0:00:02    3966.4      0.00       0.0       0.0                          


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    3965.3      0.00       0.0       0.0                          
    0:00:02    3964.6      0.00       0.0       0.0                          
    0:00:02    3964.1      0.00       0.0       0.0                          
    0:00:02    3963.5      0.00       0.0       0.0                          
    0:00:02    3963.0      0.00       0.0       0.0                          
    0:00:02    3962.8      0.00       0.0       0.0                          
    0:00:02    3962.3      0.00       0.0       0.0                          
    0:00:02    3961.8      0.00       0.0       0.0                          
    0:00:02    3961.6      0.00       0.0       0.0                          
    0:00:02    3961.1      0.00       0.0       0.0                          
    0:00:02    3960.2      0.00       0.0       0.0                          
    0:00:02    3959.3      0.00       0.0       0.0                          
    0:00:02    3958.4      0.00       0.0       0.0                          
    0:00:02    3957.9      0.00       0.0       0.0                          
    0:00:02    3957.4      0.00       0.0       0.0                          
    0:00:02    3956.8      0.00       0.0       0.0                          
    0:00:02    3955.9      0.00       0.0       0.0                          
    0:00:02    3954.9      0.00       0.0       0.0                          
    0:00:02    3954.4      0.00       0.0       0.0                          

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:13:21 2017
****************************************
Std cell utilization: 66.82%  (22417/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 66.82%  (22417/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22417    sites, (non-fixed:22417  fixed:0)
                      2894     cells, (non-fixed:2894   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       160 
Avg. std cell width:  1.28 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:13:21 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---

Total 2 (out of 2894) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:13:21 2017
****************************************

No cell displacement.

Legalizing 2 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:13:21 2017
****************************************

avg cell displacement:    2.581 um ( 2.05 row height)
max cell displacement:    2.581 um ( 2.05 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 2894 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(87000,86860). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(87000,86860). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Transition layer name: M8(7)
Successfully merge 2 nets of total 2 nets.
Updating the database ...
Information: Updating database...
ROPT:    Main Optimization Done             Mon Nov  6 15:13:22 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Mon Nov  6 15:13:22 2017
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Transition layer name: M8(7)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   24  Alloctr   24  Proc   -6 
[ECO: Extraction] Total (MB): Used   26  Alloctr   27  Proc 2178 
Num of eco nets = 3147
Num of open eco nets = 52
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   24  Alloctr   24  Proc   -6 
[ECO: Init] Total (MB): Used   26  Alloctr   27  Proc 2178 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   31  Alloctr   31  Proc 2178 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,87.00,86.86)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M4, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M5, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M6, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M7, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M8, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M9, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer AP, dir Hor, min width = 2.00, min space = 2.00 pitch = 5.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 2178 
Net statistics:
Total number of nets     = 3147
Number of nets to route  = 52
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
52 nets are partially connected,
 of which 52 are detail routed and 0 are global routed.
3094 nets are fully connected,
 of which 3094 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   34  Proc 2178 
Average gCell capacity  2.65     on layer (1)    M1
Average gCell capacity  8.39     on layer (2)    M2
Average gCell capacity  8.81     on layer (3)    M3
Average gCell capacity  8.40     on layer (4)    M4
Average gCell capacity  8.82     on layer (5)    M5
Average gCell capacity  8.40     on layer (6)    M6
Average gCell capacity  8.54     on layer (7)    M7
Average gCell capacity  6.24     on layer (8)    M8
Average gCell capacity  1.38     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   AP
Average number of tracks per gCell 9.00  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 9.00  on layer (3)    M3
Average number of tracks per gCell 9.00  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.00  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.00  on layer (8)    M8
Average number of tracks per gCell 1.58  on layer (9)    M9
Average number of tracks per gCell 0.26  on layer (10)   AP
Number of gCells = 47610
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   33  Alloctr   34  Proc 2178 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   33  Alloctr   34  Proc 2178 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   33  Alloctr   34  Proc 2178 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   33  Alloctr   34  Proc 2178 
Initial. Routing result:
Initial. Both Dirs: Overflow =    36 Max = 5 GRCs =    32 (0.33%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    36 Max = 5 (GRCs =  1) GRCs =    32 (0.65%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    33 Max = 5 (GRCs =  1) GRCs =    28 (0.57%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.08%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.2 2.04 0.71 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       28.3 16.7 16.3 17.1 11.2 6.43 2.04 0.50 0.06 0.00 0.69 0.02 0.00 0.42
M3       25.9 17.3 13.8 15.7 12.4 8.23 4.03 1.76 0.55 0.00 0.04 0.00 0.00 0.00
M4       52.8 20.6 12.0 7.58 2.00 3.00 0.50 0.42 0.06 0.00 0.86 0.00 0.00 0.06
M5       76.8 21.0 2.02 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       87.0 12.1 0.67 0.06 0.00 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       97.0 2.96 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.7 10.0 4.92 4.38 2.77 1.91 0.71 0.29 0.07 0.00 0.17 0.00 0.00 0.05


Initial. Total Wire Length = 18.82
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 11.83
Initial. Layer M3 wire length = 7.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 40
Initial. Via VIA12_HV count = 21
Initial. Via VIA23 count = 19
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   33  Alloctr   34  Proc 2178 
phase1. Routing result:
phase1. Both Dirs: Overflow =    36 Max = 5 GRCs =    32 (0.33%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =    36 Max = 5 (GRCs =  1) GRCs =    32 (0.65%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    33 Max = 5 (GRCs =  1) GRCs =    28 (0.57%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.08%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.2 2.04 0.71 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       28.3 16.7 16.3 17.1 11.2 6.43 2.04 0.50 0.06 0.00 0.69 0.02 0.00 0.42
M3       25.9 17.3 13.8 15.7 12.4 8.23 4.03 1.76 0.55 0.00 0.04 0.00 0.00 0.00
M4       52.8 20.6 12.0 7.58 2.00 3.00 0.50 0.42 0.06 0.00 0.86 0.00 0.00 0.06
M5       76.8 21.0 2.02 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       87.0 12.1 0.67 0.06 0.00 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       97.0 2.96 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.7 10.0 4.92 4.38 2.77 1.91 0.71 0.29 0.07 0.00 0.17 0.00 0.00 0.05


phase1. Total Wire Length = 18.82
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 11.83
phase1. Layer M3 wire length = 6.99
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 40
phase1. Via VIA12_HV count = 21
phase1. Via VIA23 count = 19
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   33  Alloctr   34  Proc 2178 
phase2. Routing result:
phase2. Both Dirs: Overflow =    36 Max = 5 GRCs =    32 (0.33%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =    36 Max = 5 (GRCs =  1) GRCs =    32 (0.65%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    33 Max = 5 (GRCs =  1) GRCs =    28 (0.57%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.08%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.2 2.04 0.71 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       28.3 16.7 16.3 17.1 11.2 6.43 2.04 0.50 0.06 0.00 0.69 0.02 0.00 0.42
M3       25.9 17.3 13.8 15.7 12.4 8.23 4.03 1.76 0.55 0.00 0.04 0.00 0.00 0.00
M4       52.8 20.6 12.0 7.58 2.00 3.00 0.50 0.42 0.06 0.00 0.86 0.00 0.00 0.06
M5       76.8 21.0 2.02 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       87.0 12.1 0.67 0.06 0.00 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       97.0 2.96 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.7 10.0 4.92 4.38 2.77 1.91 0.71 0.29 0.07 0.00 0.17 0.00 0.00 0.05


phase2. Total Wire Length = 18.83
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 11.83
phase2. Layer M3 wire length = 7.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 40
phase2. Via VIA12_HV count = 21
phase2. Via VIA23 count = 19
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   33  Alloctr   34  Proc 2178 

Congestion utilization per direction:
Average vertical track utilization   =  9.25 %
Peak    vertical track utilization   = 133.33 %
Average horizontal track utilization =  8.31 %
Peak    horizontal track utilization = 37.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   33  Alloctr   34  Proc 2178 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   33  Alloctr   34  Proc 2178 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   31  Alloctr   32  Proc 2178 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   28  Alloctr   29  Proc   -6 
[ECO: GR] Total (MB): Used   31  Alloctr   32  Proc 2178 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 4 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   27  Alloctr   28  Proc 2178 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Assign Vertical partitions, iteration 0
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Number of wires with overlap after iteration 0 = 52 of 152


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   29  Alloctr   30  Proc 2178 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

Assign Vertical partitions, iteration 1
Routed partition 1/35      
Routed partition 2/35      
Routed partition 3/35      
Routed partition 4/35      
Routed partition 5/35      
Routed partition 6/35      
Routed partition 7/35      
Routed partition 8/35      
Routed partition 9/35      
Routed partition 10/35     
Routed partition 11/35     
Routed partition 12/35     
Routed partition 13/35     
Routed partition 14/35     
Routed partition 15/35     
Routed partition 16/35     
Routed partition 17/35     
Routed partition 18/35     
Routed partition 19/35     
Routed partition 20/35     
Routed partition 21/35     
Routed partition 22/35     
Routed partition 23/35     
Routed partition 24/35     
Routed partition 25/35     
Routed partition 26/35     
Routed partition 27/35     
Routed partition 28/35     
Routed partition 29/35     
Routed partition 30/35     
Routed partition 31/35     
Routed partition 32/35     
Routed partition 33/35     
Routed partition 34/35     
Routed partition 35/35     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   29  Alloctr   30  Proc 2178 

Number of wires with overlap after iteration 1 = 34 of 118


Wire length and via report:
---------------------------
Number of M1 wires: 23           CONT1: 0
Number of M2 wires: 54           VIA12_HV: 83
Number of M3 wires: 39           VIA23: 71
Number of M4 wires: 2            VIA34: 4
Number of M5 wires: 0            VIA45: 0
Number of M6 wires: 0            VIA56: 0
Number of M7 wires: 0            VIA67: 0
Number of M8 wires: 0            VIA78: 0
Number of M9 wires: 0            VIA89: 0
Number of AP wires: 0            VIA910: 0
Total number of wires: 118               vias: 158

Total M1 wire length: 7.2
Total M2 wire length: 20.4
Total M3 wire length: 20.1
Total M4 wire length: 1.9
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 49.6

Longest M1 wire length: 0.8
Longest M2 wire length: 2.7
Longest M3 wire length: 1.8
Longest M4 wire length: 1.4
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   27  Alloctr   28  Proc 2178 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: CDR] Stage (MB): Used   24  Alloctr   25  Proc   -6 
[ECO: CDR] Total (MB): Used   27  Alloctr   28  Proc 2178 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    190
Checked 2/4 Partitions, Violations =    240
Checked 3/4 Partitions, Violations =    344
Checked 4/4 Partitions, Violations =    410

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      410

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   32  Alloctr   33  Proc 2178 

Total Wire Length =                    24528 micron
Total Number of Contacts =             19989
Total Number of Wires =                16321
Total Number of PtConns =              4491
Total Number of Routed Wires =       16321
Total Routed Wire Length =           23378 micron
Total Number of Routed Contacts =       19989
        Layer             M1 :        450 micron
        Layer             M2 :       7969 micron
        Layer             M3 :       9378 micron
        Layer             M4 :       4443 micron
        Layer             M5 :       1363 micron
        Layer             M6 :        758 micron
        Layer             M7 :        166 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer             AP :          0 micron
        Via            VIA67 :         16
        Via            VIA56 :         88
        Via            VIA45 :        325
        Via            VIA34 :       1558
        Via            VIA23 :       8774
        Via            VIA12 :       8033
        Via       VIA12(rot) :          1
        Via         VIA12_HV :       1152
        Via    VIA12_HV(rot) :         35
        Via        VIA12_2x1 :          2
        Via   VIA12(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (7 / 19989 vias)
 
    Layer VIA1       =  0.08% (7      / 9228    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9221    vias)
    Layer VIA2       =  0.00% (0      / 8774    vias)
        Un-optimized = 100.00% (8774    vias)
    Layer VIA3       =  0.00% (0      / 1558    vias)
        Un-optimized = 100.00% (1558    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.04% (7 / 19989 vias)
 
    Layer VIA1       =  0.08% (7      / 9228    vias)
    Layer VIA2       =  0.00% (0      / 8774    vias)
    Layer VIA3       =  0.00% (0      / 1558    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (7 / 19989 vias)
 
    Layer VIA1       =  0.08% (7      / 9228    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9221    vias)
    Layer VIA2       =  0.00% (0      / 8774    vias)
        Un-optimized = 100.00% (8774    vias)
    Layer VIA3       =  0.00% (0      / 1558    vias)
        Un-optimized = 100.00% (1558    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
Total number of nets = 3147, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/16 Partitions, Violations =   335
Routed  2/16 Partitions, Violations =   266
Routed  3/16 Partitions, Violations =   205
Routed  4/16 Partitions, Violations =   205
Routed  5/16 Partitions, Violations =   167
Routed  6/16 Partitions, Violations =   167
Routed  7/16 Partitions, Violations =   164
Routed  8/16 Partitions, Violations =   162
Routed  9/16 Partitions, Violations =   104
Routed  10/16 Partitions, Violations =  85
Routed  11/16 Partitions, Violations =  56
Routed  12/16 Partitions, Violations =  39
Routed  13/16 Partitions, Violations =  24
Routed  14/16 Partitions, Violations =  18
Routed  15/16 Partitions, Violations =  2
Routed  16/16 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Iter 0] Total (MB): Used   32  Alloctr   33  Proc 2178 

End DR iteration 0 with 16 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    24523 micron
Total Number of Contacts =             19932
Total Number of Wires =                16320
Total Number of PtConns =              4507
Total Number of Routed Wires =       16320
Total Routed Wire Length =           23370 micron
Total Number of Routed Contacts =       19932
        Layer             M1 :        446 micron
        Layer             M2 :       7973 micron
        Layer             M3 :       9374 micron
        Layer             M4 :       4443 micron
        Layer             M5 :       1363 micron
        Layer             M6 :        758 micron
        Layer             M7 :        166 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer             AP :          0 micron
        Via            VIA67 :         16
        Via            VIA56 :         88
        Via            VIA45 :        325
        Via            VIA34 :       1556
        Via            VIA23 :       8754
        Via            VIA12 :       8017
        Via       VIA12(rot) :          1
        Via         VIA12_HV :       1133
        Via    VIA12_HV(rot) :         35
        Via        VIA12_2x1 :          2
        Via   VIA12(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   30  Alloctr   32  Proc 2178 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   31  Alloctr   32  Proc 2178 
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   27  Alloctr   28  Proc 2178 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   27  Alloctr   28  Proc 2178 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = n2651
Net 2 = n1531
Net 3 = n796
Net 4 = n834
Net 5 = n839
Net 6 = n473
Net 7 = n484
Net 8 = n644
Net 9 = n1523
Net 10 = n662
Net 11 = n641
Net 12 = n858
Net 13 = n417
Net 14 = n2063
Net 15 = n225
Net 16 = n1524
Net 17 = n640
Net 18 = n1068
Net 19 = n678
Net 20 = n1100
Net 21 = n1635
Net 22 = n410
Net 23 = n1535
Net 24 = n889
Net 25 = n105
Net 26 = n1527
Net 27 = n1554
Net 28 = n854
Net 29 = n1336
Net 30 = n1337
Net 31 = n335
Net 32 = n611
Net 33 = n610
Net 34 = n609
Net 35 = n857
Net 36 = n886
Net 37 = n851
Net 38 = n921
Net 39 = n2070
Net 40 = n1314
Net 41 = n969
Net 42 = n1210
Net 43 = n1957
Net 44 = n2001
Net 45 = n1173
Net 46 = n856
Net 47 = n2585
Net 48 = n2273
Net 49 = n995
Net 50 = n988
Net 51 = n1910
Net 52 = n1428
Net 53 = n1330
Net 54 = n1332
Net 55 = n2305
Net 56 = n2546
Net 57 = n1253
Net 58 = n2268
Net 59 = n2490
Net 60 = n2358
Net 61 = n1199
Net 62 = n2099
Net 63 = n51
Net 64 = n393
Net 65 = n339
Net 66 = n850
Net 67 = n2006
Net 68 = n2008
Net 69 = n2318
Net 70 = n330
Net 71 = n1175
Net 72 = n2253
Net 73 = n1425
Net 74 = n327
Net 75 = n328
Net 76 = n1394
Net 77 = n918
Net 78 = n1518
Net 79 = n428
Net 80 = n1416
Net 81 = test\/sigProdExt[41]
Net 82 = test\/RoundingAdder/n183
Net 83 = test\/RoundingAdder/n241
Net 84 = test\/SignificandMultiplication\/DSP_bh6_ch1_0[22]
Net 85 = test\/SignificandMultiplication\/Adder_final6_0/n97
Net 86 = test\/SignificandMultiplication\/DSP_bh6_ch1_0[23]
Net 87 = test\/SignificandMultiplication\/DSP_bh6_ch0_0[32]
Net 88 = test\/SignificandMultiplication\/Adder_final6_0/n47
Net 89 = test\/SignificandMultiplication\/Adder_final6_0/n148
Net 90 = test\/SignificandMultiplication\/Adder_final6_0/n182
Total number of changed nets = 90 (out of 3147)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   27  Alloctr   28  Proc 2178 
[ECO: DR] Elapsed real time: 0:00:05 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: DR] Stage (MB): Used   24  Alloctr   25  Proc   -6 
[ECO: DR] Total (MB): Used   27  Alloctr   28  Proc 2178 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    24523 micron
Total Number of Contacts =             19932
Total Number of Wires =                16320
Total Number of PtConns =              4507
Total Number of Routed Wires =       16320
Total Routed Wire Length =           23370 micron
Total Number of Routed Contacts =       19932
        Layer             M1 :        446 micron
        Layer             M2 :       7973 micron
        Layer             M3 :       9374 micron
        Layer             M4 :       4443 micron
        Layer             M5 :       1363 micron
        Layer             M6 :        758 micron
        Layer             M7 :        166 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer             AP :          0 micron
        Via            VIA67 :         16
        Via            VIA56 :         88
        Via            VIA45 :        325
        Via            VIA34 :       1556
        Via            VIA23 :       8754
        Via            VIA12 :       8017
        Via       VIA12(rot) :          1
        Via         VIA12_HV :       1133
        Via    VIA12_HV(rot) :         35
        Via        VIA12_2x1 :          2
        Via   VIA12(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 

Total number of nets = 3147
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    24523 micron
Total Number of Contacts =             19932
Total Number of Wires =                16320
Total Number of PtConns =              4507
Total Number of Routed Wires =       16320
Total Routed Wire Length =           23370 micron
Total Number of Routed Contacts =       19932
        Layer             M1 :        446 micron
        Layer             M2 :       7973 micron
        Layer             M3 :       9374 micron
        Layer             M4 :       4443 micron
        Layer             M5 :       1363 micron
        Layer             M6 :        758 micron
        Layer             M7 :        166 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer             AP :          0 micron
        Via            VIA67 :         16
        Via            VIA56 :         88
        Via            VIA45 :        325
        Via            VIA34 :       1556
        Via            VIA23 :       8754
        Via            VIA12 :       8017
        Via       VIA12(rot) :          1
        Via         VIA12_HV :       1133
        Via    VIA12_HV(rot) :         35
        Via        VIA12_2x1 :          2
        Via   VIA12(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 90 nets
[ECO: End] Elapsed real time: 0:00:05 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   -6 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 2178 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Mon Nov  6 15:13:28 2017

  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
Version: K-2015.06-SP1
Date   : Mon Nov  6 15:13:32 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          1.97
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        235
  Leaf Cell Count:               2894
  Buf/Inv Cell Count:             445
  Buf Cell Count:                   2
  Inv Cell Count:                 443
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2792
  Sequential Cell Count:          102
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3580.038040
  Noncombinational Area:   374.320811
  Buf/Inv Area:            258.426008
  Total Buffer Area:             7.59
  Total Inverter Area:         250.84
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       11505.89
  Net YLength        :       12107.06
  -----------------------------------
  Cell Area:              3954.358851
  Design Area:            3954.358851
  Net Length        :        23612.94


  Design Rules
  -----------------------------------
  Total Number of Nets:          3201
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: yaxin.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               29.86
  -----------------------------------------
  Overall Compile Time:               31.63
  Overall Compile Wall Clock Time:    22.14

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Mon Nov  6 15:13:32 2017

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3954.4
  Total fixed cell area: 0.0
  Total physical cell area: 3954.4
  Core area: (5000 5000 82000 81860)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.



  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:13:33 2017
****************************************
Std cell utilization: 66.82%  (22417/(33550-0))
(Non-fixed + Fixed)
Std cell utilization: 66.82%  (22417/(33550-0))
(Non-fixed only)
Chip area:            33550    sites, bbox (5.00 5.00 82.00 81.86) um
Std cell area:        22417    sites, (non-fixed:22417  fixed:0)
                      2894     cells, (non-fixed:2894   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       160 
Avg. std cell width:  1.28 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 61)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:13:33 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---

Total 0 (out of 2894) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
  Version: K-2015.06-SP1
  Date   : Mon Nov  6 15:13:34 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    14 pre-routes for placement blockage/checking
    625 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(87000,86860). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(87000,86860). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Mon Nov  6 15:13:34 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Mon Nov  6 15:13:34 2017
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Transition layer name: M8(7)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   24  Alloctr   24  Proc   -6 
[ECO: Extraction] Total (MB): Used   26  Alloctr   27  Proc 2178 
Num of eco nets = 3147
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   24  Alloctr   24  Proc   -6 
[ECO: Init] Total (MB): Used   26  Alloctr   27  Proc 2178 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   32  Alloctr   33  Proc 2178 

Total Wire Length =                    24523 micron
Total Number of Contacts =             19932
Total Number of Wires =                16312
Total Number of PtConns =              4515
Total Number of Routed Wires =       16312
Total Routed Wire Length =           23370 micron
Total Number of Routed Contacts =       19932
        Layer             M1 :        446 micron
        Layer             M2 :       7973 micron
        Layer             M3 :       9374 micron
        Layer             M4 :       4443 micron
        Layer             M5 :       1363 micron
        Layer             M6 :        758 micron
        Layer             M7 :        166 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer             AP :          0 micron
        Via            VIA67 :         16
        Via            VIA56 :         88
        Via            VIA45 :        325
        Via            VIA34 :       1556
        Via            VIA23 :       8754
        Via            VIA12 :       8017
        Via       VIA12(rot) :          1
        Via         VIA12_HV :       1133
        Via    VIA12_HV(rot) :         35
        Via        VIA12_2x1 :          2
        Via   VIA12(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    24523 micron
Total Number of Contacts =             19932
Total Number of Wires =                16312
Total Number of PtConns =              4515
Total Number of Routed Wires =       16312
Total Routed Wire Length =           23370 micron
Total Number of Routed Contacts =       19932
        Layer             M1 :        446 micron
        Layer             M2 :       7973 micron
        Layer             M3 :       9374 micron
        Layer             M4 :       4443 micron
        Layer             M5 :       1363 micron
        Layer             M6 :        758 micron
        Layer             M7 :        166 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer             AP :          0 micron
        Via            VIA67 :         16
        Via            VIA56 :         88
        Via            VIA45 :        325
        Via            VIA34 :       1556
        Via            VIA23 :       8754
        Via            VIA12 :       8017
        Via       VIA12(rot) :          1
        Via         VIA12_HV :       1133
        Via    VIA12_HV(rot) :         35
        Via        VIA12_2x1 :          2
        Via   VIA12(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   30  Alloctr   31  Proc 2178 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   31  Alloctr   32  Proc 2178 
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   27  Alloctr   28  Proc 2178 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   27  Alloctr   28  Proc 2178 


Finished timing optimization in DR ...


Nets that have been changed:
Total number of changed nets = 0 (out of 3147)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   27  Alloctr   28  Proc 2178 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DR] Stage (MB): Used   24  Alloctr   25  Proc   -6 
[ECO: DR] Total (MB): Used   27  Alloctr   28  Proc 2178 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    24523 micron
Total Number of Contacts =             19932
Total Number of Wires =                16312
Total Number of PtConns =              4515
Total Number of Routed Wires =       16312
Total Routed Wire Length =           23370 micron
Total Number of Routed Contacts =       19932
        Layer             M1 :        446 micron
        Layer             M2 :       7973 micron
        Layer             M3 :       9374 micron
        Layer             M4 :       4443 micron
        Layer             M5 :       1363 micron
        Layer             M6 :        758 micron
        Layer             M7 :        166 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer             AP :          0 micron
        Via            VIA67 :         16
        Via            VIA56 :         88
        Via            VIA45 :        325
        Via            VIA34 :       1556
        Via            VIA23 :       8754
        Via            VIA12 :       8017
        Via       VIA12(rot) :          1
        Via         VIA12_HV :       1133
        Via    VIA12_HV(rot) :         35
        Via        VIA12_2x1 :          2
        Via   VIA12(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 

Total number of nets = 3147
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    24523 micron
Total Number of Contacts =             19932
Total Number of Wires =                16312
Total Number of PtConns =              4515
Total Number of Routed Wires =       16312
Total Routed Wire Length =           23370 micron
Total Number of Routed Contacts =       19932
        Layer             M1 :        446 micron
        Layer             M2 :       7973 micron
        Layer             M3 :       9374 micron
        Layer             M4 :       4443 micron
        Layer             M5 :       1363 micron
        Layer             M6 :        758 micron
        Layer             M7 :        166 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer             AP :          0 micron
        Via            VIA67 :         16
        Via            VIA56 :         88
        Via            VIA45 :        325
        Via            VIA34 :       1556
        Via            VIA23 :       8754
        Via            VIA12 :       8017
        Via       VIA12(rot) :          1
        Via         VIA12_HV :       1133
        Via    VIA12_HV(rot) :         35
        Via        VIA12_2x1 :          2
        Via   VIA12(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (7 / 19932 vias)
 
    Layer VIA1       =  0.08% (7      / 9193    vias)
        Weight 1     =  0.08% (7       vias)
        Un-optimized = 99.92% (9186    vias)
    Layer VIA2       =  0.00% (0      / 8754    vias)
        Un-optimized = 100.00% (8754    vias)
    Layer VIA3       =  0.00% (0      / 1556    vias)
        Un-optimized = 100.00% (1556    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   -6 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 2178 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Mon Nov  6 15:13:38 2017

  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'rst' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
Version: K-2015.06-SP1
Date   : Mon Nov  6 15:13:41 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          1.97
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        235
  Leaf Cell Count:               2894
  Buf/Inv Cell Count:             445
  Buf Cell Count:                   2
  Inv Cell Count:                 443
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2792
  Sequential Cell Count:          102
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3580.038040
  Noncombinational Area:   374.320811
  Buf/Inv Area:            258.426008
  Total Buffer Area:             7.59
  Total Inverter Area:         250.84
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       11505.89
  Net YLength        :       12107.06
  -----------------------------------
  Cell Area:              3954.358851
  Design Area:            3954.358851
  Net Length        :        23612.94


  Design Rules
  -----------------------------------
  Total Number of Nets:          3201
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: yaxin.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               29.93
  -----------------------------------------
  Overall Compile Time:               31.86
  Overall Compile Wall Clock Time:    22.40

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
set_fix_hold [all_clocks]
1
route_opt -incremental -only_hold_time 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Only Hold fix                         : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
Version: K-2015.06-SP1
Date   : Mon Nov  6 15:13:41 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          1.97
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        235
  Leaf Cell Count:               2894
  Buf/Inv Cell Count:             445
  Buf Cell Count:                   2
  Inv Cell Count:                 443
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2792
  Sequential Cell Count:          102
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3580.038040
  Noncombinational Area:   374.320811
  Buf/Inv Area:            258.426008
  Total Buffer Area:             7.59
  Total Inverter Area:         250.84
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       11505.89
  Net YLength        :       12107.06
  -----------------------------------
  Cell Area:              3954.358851
  Design Area:            3954.358851
  Net Length        :        23612.94


  Design Rules
  -----------------------------------
  Total Number of Nets:          3201
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: yaxin.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               29.93
  -----------------------------------------
  Overall Compile Time:               31.86
  Overall Compile Wall Clock Time:    22.40

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
set_propagated_clock [all_clocks]
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
derive_pg_connection -power_net VDD -ground_net VSS
Information: connected 432 power ports and 432 ground ports
1
derive_pg_connection -power_net VDD -ground_net VSS -tie
reconnected total 0 tie highs and 0 tie lows
1
verify_pg_nets  -macro_pin_connection ignore
Create error cell FPMultiplier_8_23_8_23_8_23_uid2_Wrapper.err ...
Using [6 x 6] Fat Wire Table for M1
Using [6 x 6] Fat Wire Table for M2
Using [6 x 6] Fat Wire Table for M3
Using [6 x 6] Fat Wire Table for M4
Using [6 x 6] Fat Wire Table for M5
Using [6 x 6] Fat Wire Table for M6
Using [6 x 6] Fat Wire Table for M7
Using [6 x 6] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
Using [5 x 5] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for VIA7
Using [3 x 3] Fat Wire Table for VIA8
Checking [VSS]:
  shape[M1](54.640,12.445,57.420,12.675) not connected
  shape[M1](30.900,4.885,37.060,5.115) not connected
  shape[M1](32.860,7.405,37.400,7.635) not connected
  shape[M1](39.440,7.405,40.760,7.635) not connected
  shape[M1](36.990,9.925,37.820,10.155) not connected
  shape[M1](33.360,12.445,36.420,12.675) not connected
  shape[M1](50.160,45.205,68.700,45.435) not connected
  shape[M1](47.070,50.245,62.610,50.475) not connected
  shape[M1](46.650,47.725,47.480,47.955) not connected
  shape[M1](49.030,47.725,49.860,47.955) not connected
  shape[M1](50.580,47.725,68.700,47.955) not connected
  shape[M1](50.010,30.085,51.260,30.315) not connected
  shape[M1](52.670,32.605,53.370,32.835) not connected
  shape[M1](47.080,35.125,47.340,35.355) not connected
  shape[M1](51.980,35.125,69.600,35.355) not connected
  shape[M1](50.080,40.165,53.220,40.395) not connected
  shape[M1](55.200,32.605,55.460,32.835) not connected
  shape[M1](55.480,40.165,73.800,40.395) not connected
  shape[M1](70.180,35.125,71.420,35.355) not connected
  shape[M1](70.310,37.645,71.280,37.875) not connected
  shape[M1](59.390,20.005,73.380,20.235) not connected
  shape[M1](59.960,22.525,62.050,22.755) not connected
  shape[M1](63.040,22.525,69.190,22.755) not connected
  shape[M1](49.170,9.925,55.330,10.155) not connected
  shape[M1](53.440,14.965,74.080,15.195) not connected
  shape[M1](56.310,9.925,66.100,10.155) not connected
  shape[M1](17.540,32.605,25.080,32.835) not connected
  shape[M1](19.080,40.165,32.640,40.395) not connected
  shape[M1](22.300,42.685,24.520,42.915) not connected
  shape[M1](22.160,45.205,24.250,45.435) not connected
  shape[M1](24.950,45.205,27.460,45.435) not connected
  shape[M1](29.920,50.245,33.620,50.475) not connected
  shape[M1](25.520,47.725,31.240,47.955) not connected
  shape[M1](31.810,47.725,34.320,47.955) not connected
  shape[M1](34.330,50.245,40.760,50.475) not connected
  shape[M1](35.320,47.725,38.320,47.955) not connected
  shape[M1](38.950,47.725,42.580,47.955) not connected
  shape[M1](23.980,37.645,25.360,37.875) not connected
  shape[M1](26.080,37.645,31.940,37.875) not connected
  shape[M1](32.930,37.645,36.290,37.875) not connected
  shape[M1](34.200,40.165,37.540,40.395) not connected
  shape[M1](8.570,22.525,9.480,22.755) not connected
  shape[M1](19.770,27.565,38.950,27.795) not connected
  shape[M1](17.120,14.965,18.220,15.195) not connected
  shape[M1](21.320,14.965,25.920,15.195) not connected
  shape[M1](21.380,17.485,24.810,17.715) not connected
  shape[M1](27.260,25.045,39.780,25.275) not connected
  shape[M1](41.340,25.045,43.010,25.275) not connected
  shape[M1](55.340,72.925,56.170,73.155) not connected
  shape[M1](56.180,77.965,60.440,78.195) not connected
  shape[M1](61.350,77.965,63.730,78.195) not connected
  shape[M1](58.130,62.845,59.240,63.075) not connected
  shape[M1](49.310,52.765,54.760,52.995) not connected
  shape[M1](71.220,67.885,71.560,68.115) not connected
  shape[M1](16.700,50.245,18.220,50.475) not connected
  shape[M1](18.940,50.245,19.900,50.475) not connected
  shape[M1](20.900,50.245,28.450,50.475) not connected
  shape[M1](20.480,47.725,24.520,47.955) not connected
  shape[M1](11.520,45.205,12.480,45.435) not connected
  shape[M1](21.320,42.685,21.380,42.915) not connected
  shape[M1](18.090,45.205,19.200,45.435) not connected
  shape[M1](20.200,45.205,21.160,45.435) not connected
  shape[M1](5.630,35.125,9.270,35.355) not connected
  shape[M1](10.250,35.125,10.660,35.355) not connected
  shape[M1](6.750,70.405,9.200,70.635) not connected
  shape[M1](10.960,70.405,12.200,70.635) not connected
  shape[M1](11.660,62.845,13.470,63.075) not connected
  shape[M1](12.920,70.405,12.980,70.635) not connected
  shape[M1](15.990,70.405,29.560,70.635) not connected
  shape[M1](12.070,67.885,13.180,68.115) not connected
  shape[M1](19.560,52.765,20.040,52.995) not connected
  shape[M1](21.660,52.765,22.560,52.995) not connected
  shape[M1](17.040,60.325,19.060,60.555) not connected
  shape[M1](19.640,60.325,36.710,60.555) not connected
  shape[M1](32.240,70.405,41.960,70.635) not connected
  shape[M1](23.560,52.765,28.590,52.995) not connected
  shape[M1](30.420,52.765,41.610,52.995) not connected
  shape[M1](22.710,55.285,23.690,55.515) not connected
  shape[M1](24.670,55.285,28.160,55.515) not connected
  shape[M1](28.880,55.285,29.570,55.515) not connected
  shape[M1](30.130,55.285,30.260,55.515) not connected
  shape[M1](30.980,55.285,37.260,55.515) not connected
  shape[M1](23.000,57.805,23.680,58.035) not connected
  shape[M1](24.400,57.805,26.770,58.035) not connected
  shape[M1](28.320,57.805,28.580,58.035) not connected
  shape[M1](31.180,57.805,39.220,58.035) not connected
  shape[M1](37.840,55.285,42.030,55.515) not connected
  shape[M1](41.890,57.805,42.030,58.035) not connected
  shape[M1](43.010,57.805,43.150,58.035) not connected
  shape[M1](37.690,60.325,40.910,60.555) not connected
  shape[M1](49.800,72.925,53.370,73.155) not connected
  shape[M1](54.080,72.925,54.210,73.155) not connected
  shape[M1](48.340,80.485,49.030,80.715) not connected
  shape[M1](50.290,80.485,61.140,80.715) not connected
  shape[M1](10.820,72.925,11.370,73.155) not connected
  shape[M1](12.500,75.445,13.330,75.675) not connected
  shape[M1](11.520,77.965,12.200,78.195) not connected
  shape[M1](12.920,77.965,13.600,78.195) not connected
  shape[M1](19.640,77.965,21.440,78.195) not connected
  shape[M1](25.930,72.925,28.870,73.155) not connected
  shape[M1](30.140,72.925,41.260,73.155) not connected
  shape[M1](24.120,75.445,24.520,75.675) not connected
  shape[M1](25.510,75.445,28.720,75.675) not connected
  shape[M1](30.560,75.445,40.760,75.675) not connected
  shape[M1](22.160,77.965,28.590,78.195) not connected
  shape[M1](30.140,77.965,40.340,78.195) not connected
  shape[M1](23.130,80.485,38.800,80.715) not connected
  shape[M1](41.330,77.965,41.880,78.195) not connected
  shape[M1](42.880,77.965,43.280,78.195) not connected
  shape[M1](39.940,80.485,42.310,80.715) not connected
  shape[M1](42.880,80.485,43.010,80.715) not connected
  shape[M1](7.870,65.365,9.540,65.595) not connected
        ERROR: There are 112 floating shapes
  pin (U309,VSS) not connected
  pin (U26,VSS) not connected
  pin (U41,VSS) not connected
  pin (U29,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U220,VSS) not connected
  pin (U637,VSS) not connected
  pin (U2421,VSS) not connected
  pin (U54,VSS) not connected
  pin (U68,VSS) not connected
  pin (U75,VSS) not connected
  pin (U77,VSS) not connected
  pin (U235,VSS) not connected
  pin (U236,VSS) not connected
  pin (U298,VSS) not connected
  pin (U441,VSS) not connected
  pin (U457,VSS) not connected
  pin (U711,VSS) not connected
  pin (U865,VSS) not connected
  pin (U1152,VSS) not connected
  pin (U1754,VSS) not connected
  pin (U1835,VSS) not connected
  pin (U2241,VSS) not connected
  pin (U2274,VSS) not connected
  pin (U2290,VSS) not connected
  pin (U2317,VSS) not connected
  pin (U2324,VSS) not connected
  pin (U2326,VSS) not connected
  pin (U2329,VSS) not connected
  pin (U2332,VSS) not connected
  pin (U2335,VSS) not connected
  pin (U2336,VSS) not connected
  pin (U2350,VSS) not connected
  pin (U2390,VSS) not connected
  pin (U2396,VSS) not connected
  pin (U2397,VSS) not connected
  pin (U2416,VSS) not connected
  pin (U2424,VSS) not connected
  pin (U2436,VSS) not connected
  pin (U2442,VSS) not connected
  pin (U2445,VSS) not connected
  pin (U2447,VSS) not connected
  pin (U2450,VSS) not connected
  pin (U2451,VSS) not connected
  pin (U2462,VSS) not connected
  pin (U2463,VSS) not connected
  pin (U2469,VSS) not connected
  pin (U2473,VSS) not connected
  pin (U2474,VSS) not connected
  pin (U2476,VSS) not connected
  pin (U2477,VSS) not connected
  pin (U223,VSS) not connected
  pin (U224,VSS) not connected
  pin (U2352,VSS) not connected
  pin (U2394,VSS) not connected
  pin (U2459,VSS) not connected
  pin (U2468,VSS) not connected
  pin (U2430,VSS) not connected
  pin (U2316,VSS) not connected
  pin (U2379,VSS) not connected
  pin (U21,VSS) not connected
  pin (U2348,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U26,VSS) not connected
  pin (U153,VSS) not connected
  pin (U191,VSS) not connected
  pin (U1606,VSS) not connected
  pin (U2367,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U202,VSS) not connected
  pin (U1168,VSS) not connected
  pin (U620,VSS) not connected
  pin (U534,VSS) not connected
  pin (U536,VSS) not connected
  pin (U558,VSS) not connected
  pin (U1585,VSS) not connected
  pin (U2298,VSS) not connected
  pin (U2383,VSS) not connected
  pin (U712,VSS) not connected
  pin (U869,VSS) not connected
  pin (U1778,VSS) not connected
  pin (U1867,VSS) not connected
  pin (U2211,VSS) not connected
  pin (U255,VSS) not connected
  pin (U1575,VSS) not connected
  pin (U1146,VSS) not connected
  pin (U82,VSS) not connected
  pin (U284,VSS) not connected
  pin (U431,VSS) not connected
  pin (U1755,VSS) not connected
  pin (U1018,VSS) not connected
  pin (U520,VSS) not connected
  pin (U910,VSS) not connected
  pin (U774,VSS) not connected
  pin (U866,VSS) not connected
  pin (U915,VSS) not connected
  pin (U452,VSS) not connected
  pin (U2256,VSS) not connected
  pin (U2180,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U56,VSS) not connected
  pin (U1599,VSS) not connected
  pin (U1378,VSS) not connected
  pin (U726,VSS) not connected
  pin (U101,VSS) not connected
  pin (U30,VSS) not connected
  pin (U70,VSS) not connected
  pin (test\/RoundingAdder/U5,VSS) not connected
  pin (U292,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U6,VSS) not connected
  pin (U17,VSS) not connected
  pin (U47,VSS) not connected
  pin (U53,VSS) not connected
  pin (U67,VSS) not connected
  pin (U195,VSS) not connected
  pin (U204,VSS) not connected
  pin (U208,VSS) not connected
  pin (U216,VSS) not connected
  pin (U485,VSS) not connected
  pin (U1034,VSS) not connected
  pin (U1827,VSS) not connected
  pin (U2141,VSS) not connected
  pin (U2246,VSS) not connected
  pin (U2312,VSS) not connected
  pin (U2385,VSS) not connected
  pin (U2426,VSS) not connected
  pin (U818,VSS) not connected
  pin (U807,VSS) not connected
  pin (U226,VSS) not connected
  pin (U2391,VSS) not connected
  pin (U2417,VSS) not connected
  pin (U27,VSS) not connected
  pin (U63,VSS) not connected
  pin (U64,VSS) not connected
  pin (U243,VSS) not connected
  pin (U636,VSS) not connected
  pin (U725,VSS) not connected
  pin (U1711,VSS) not connected
  pin (U39,VSS) not connected
  pin (U202,VSS) not connected
  pin (i_Y_d1_reg[18],VSS) not connected
  pin (i_Y_d1_reg[8],VSS) not connected
  pin (i_Y_d1_reg[21],VSS) not connected
  pin (U5,VSS) not connected
  pin (U151,VSS) not connected
  pin (U1216,VSS) not connected
  pin (U157,VSS) not connected
  pin (U421,VSS) not connected
  pin (U496,VSS) not connected
  pin (U323,VSS) not connected
  pin (U286,VSS) not connected
  pin (U135,VSS) not connected
  pin (U108,VSS) not connected
  pin (U238,VSS) not connected
  pin (U533,VSS) not connected
  pin (U2234,VSS) not connected
  pin (U1292,VSS) not connected
  pin (U1343,VSS) not connected
  pin (U1244,VSS) not connected
  pin (U1260,VSS) not connected
  pin (U2279,VSS) not connected
  pin (U1208,VSS) not connected
  pin (U2210,VSS) not connected
  pin (U2251,VSS) not connected
  pin (U1239,VSS) not connected
  pin (U2276,VSS) not connected
  pin (U2257,VSS) not connected
  pin (U2237,VSS) not connected
  pin (U1519,VSS) not connected
  pin (U542,VSS) not connected
  pin (U590,VSS) not connected
  pin (U598,VSS) not connected
  pin (U615,VSS) not connected
  pin (U2301,VSS) not connected
  pin (U2302,VSS) not connected
  pin (U2303,VSS) not connected
  pin (U274,VSS) not connected
  pin (U575,VSS) not connected
  pin (U2304,VSS) not connected
  pin (U192,VSS) not connected
  pin (U2306,VSS) not connected
  pin (U1864,VSS) not connected
  pin (U239,VSS) not connected
  pin (i_Y_d1_reg[7],VSS) not connected
  pin (U2084,VSS) not connected
  pin (U425,VSS) not connected
  pin (U1668,VSS) not connected
  pin (U1706,VSS) not connected
  pin (U1726,VSS) not connected
  pin (U1118,VSS) not connected
  pin (U1656,VSS) not connected
  pin (U1619,VSS) not connected
  pin (U1932,VSS) not connected
  pin (U1545,VSS) not connected
  pin (U1536,VSS) not connected
  pin (U396,VSS) not connected
  pin (U985,VSS) not connected
  pin (U512,VSS) not connected
  pin (U206,VSS) not connected
  pin (U1048,VSS) not connected
  pin (U1721,VSS) not connected
  pin (U1233,VSS) not connected
  pin (U1105,VSS) not connected
  pin (U1113,VSS) not connected
  pin (U1665,VSS) not connected
  pin (U539,VSS) not connected
  pin (U1677,VSS) not connected
  pin (U1617,VSS) not connected
  pin (U1716,VSS) not connected
  pin (U861,VSS) not connected
  pin (U1691,VSS) not connected
  pin (U1294,VSS) not connected
  pin (U1291,VSS) not connected
  pin (U500,VSS) not connected
  pin (U1295,VSS) not connected
  pin (U1255,VSS) not connected
  pin (U1645,VSS) not connected
  pin (U477,VSS) not connected
  pin (U476,VSS) not connected
  pin (U1269,VSS) not connected
  pin (U1654,VSS) not connected
  pin (U1015,VSS) not connected
  pin (U1252,VSS) not connected
  pin (U442,VSS) not connected
  pin (U1628,VSS) not connected
  pin (U1227,VSS) not connected
  pin (U995,VSS) not connected
  pin (U731,VSS) not connected
  pin (U537,VSS) not connected
  pin (U478,VSS) not connected
  pin (U165,VSS) not connected
  pin (U282,VSS) not connected
  pin (U1231,VSS) not connected
  pin (U405,VSS) not connected
  pin (U416,VSS) not connected
  pin (U290,VSS) not connected
  pin (U365,VSS) not connected
  pin (U158,VSS) not connected
  pin (U278,VSS) not connected
  pin (U330,VSS) not connected
  pin (U1289,VSS) not connected
  pin (U1203,VSS) not connected
  pin (U540,VSS) not connected
  pin (U2077,VSS) not connected
  pin (U1989,VSS) not connected
  pin (U2164,VSS) not connected
  pin (U2047,VSS) not connected
  pin (U2108,VSS) not connected
  pin (U1966,VSS) not connected
  pin (U1990,VSS) not connected
  pin (U2025,VSS) not connected
  pin (U2278,VSS) not connected
  pin (U1257,VSS) not connected
  pin (U1895,VSS) not connected
  pin (U1104,VSS) not connected
  pin (U514,VSS) not connected
  pin (U1905,VSS) not connected
  pin (U1861,VSS) not connected
  pin (U1713,VSS) not connected
  pin (U1718,VSS) not connected
  pin (U1875,VSS) not connected
  pin (U1894,VSS) not connected
  pin (U1907,VSS) not connected
  pin (U1189,VSS) not connected
  pin (U1235,VSS) not connected
  pin (U1317,VSS) not connected
  pin (U829,VSS) not connected
  pin (U867,VSS) not connected
  pin (U789,VSS) not connected
  pin (U804,VSS) not connected
  pin (U815,VSS) not connected
  pin (U821,VSS) not connected
  pin (U266,VSS) not connected
  pin (U1345,VSS) not connected
  pin (U783,VSS) not connected
  pin (U585,VSS) not connected
  pin (U1579,VSS) not connected
  pin (U1588,VSS) not connected
  pin (U1099,VSS) not connected
  pin (U531,VSS) not connected
  pin (U845,VSS) not connected
  pin (U963,VSS) not connected
  pin (U911,VSS) not connected
  pin (U724,VSS) not connected
  pin (U1610,VSS) not connected
  pin (U250,VSS) not connected
  pin (U493,VSS) not connected
  pin (U420,VSS) not connected
  pin (U1676,VSS) not connected
  pin (U1664,VSS) not connected
  pin (U1653,VSS) not connected
  pin (U1627,VSS) not connected
  pin (U156,VSS) not connected
  pin (U121,VSS) not connected
  pin (U147,VSS) not connected
  pin (U130,VSS) not connected
  pin (U308,VSS) not connected
  pin (U625,VSS) not connected
  pin (U2142,VSS) not connected
  pin (U553,VSS) not connected
  pin (U700,VSS) not connected
  pin (U1561,VSS) not connected
  pin (U1698,VSS) not connected
  pin (U1685,VSS) not connected
  pin (U150,VSS) not connected
  pin (U124,VSS) not connected
  pin (U1697,VSS) not connected
  pin (U1681,VSS) not connected
  pin (U1318,VSS) not connected
  pin (U987,VSS) not connected
  pin (U1862,VSS) not connected
  pin (U1720,VSS) not connected
  pin (U822,VSS) not connected
  pin (U1557,VSS) not connected
  pin (U780,VSS) not connected
  pin (U438,VSS) not connected
  pin (U1621,VSS) not connected
  pin (U359,VSS) not connected
  pin (U1580,VSS) not connected
  pin (U1012,VSS) not connected
  pin (U970,VSS) not connected
  pin (U134,VSS) not connected
  pin (U560,VSS) not connected
  pin (U509,VSS) not connected
  pin (U1477,VSS) not connected
  pin (U1481,VSS) not connected
  pin (U1411,VSS) not connected
  pin (U1873,VSS) not connected
  pin (U1886,VSS) not connected
  pin (U1530,VSS) not connected
  pin (U1528,VSS) not connected
  pin (U131,VSS) not connected
  pin (U433,VSS) not connected
  pin (U545,VSS) not connected
  pin (U1243,VSS) not connected
  pin (U1286,VSS) not connected
  pin (U1520,VSS) not connected
  pin (U427,VSS) not connected
  pin (U483,VSS) not connected
  pin (U1211,VSS) not connected
  pin (U273,VSS) not connected
  pin (U320,VSS) not connected
  pin (U100,VSS) not connected
  pin (U306,VSS) not connected
  pin (U528,VSS) not connected
  pin (U436,VSS) not connected
  pin (U106,VSS) not connected
  pin (U484,VSS) not connected
  pin (U1970,VSS) not connected
  pin (U803,VSS) not connected
  pin (U423,VSS) not connected
  pin (U230,VSS) not connected
  pin (U1183,VSS) not connected
  pin (U146,VSS) not connected
  pin (U265,VSS) not connected
  pin (U256,VSS) not connected
  pin (U1009,VSS) not connected
  pin (U513,VSS) not connected
  pin (U1601,VSS) not connected
  pin (U600,VSS) not connected
  pin (U699,VSS) not connected
  pin (U1620,VSS) not connected
  pin (U624,VSS) not connected
  pin (U721,VSS) not connected
  pin (U261,VSS) not connected
  pin (U56,VSS) not connected
  pin (U428,VSS) not connected
  pin (U119,VSS) not connected
  pin (U1175,VSS) not connected
  pin (U530,VSS) not connected
  pin (U772,VSS) not connected
  pin (U844,VSS) not connected
  pin (U895,VSS) not connected
  pin (U983,VSS) not connected
  pin (U481,VSS) not connected
  pin (U2125,VSS) not connected
  pin (U390,VSS) not connected
  pin (U385,VSS) not connected
  pin (U120,VSS) not connected
  pin (U129,VSS) not connected
  pin (U383,VSS) not connected
  pin (U2133,VSS) not connected
  pin (U1506,VSS) not connected
  pin (U271,VSS) not connected
  pin (U1796,VSS) not connected
  pin (U1860,VSS) not connected
  pin (U1994,VSS) not connected
  pin (U2014,VSS) not connected
  pin (U850,VSS) not connected
  pin (U1680,VSS) not connected
  pin (U1661,VSS) not connected
  pin (U1684,VSS) not connected
  pin (U1650,VSS) not connected
  pin (U820,VSS) not connected
  pin (U1657,VSS) not connected
  pin (U1646,VSS) not connected
  pin (U1670,VSS) not connected
  pin (U889,VSS) not connected
  pin (U1626,VSS) not connected
  pin (U1624,VSS) not connected
  pin (U775,VSS) not connected
  pin (U927,VSS) not connected
  pin (U1615,VSS) not connected
  pin (U771,VSS) not connected
  pin (U1603,VSS) not connected
  pin (U1712,VSS) not connected
  pin (U722,VSS) not connected
  pin (U958,VSS) not connected
  pin (U727,VSS) not connected
  pin (U954,VSS) not connected
  pin (U1597,VSS) not connected
  pin (U1883,VSS) not connected
  pin (U918,VSS) not connected
  pin (U703,VSS) not connected
  pin (U1609,VSS) not connected
  pin (U1613,VSS) not connected
  pin (U594,VSS) not connected
  pin (U901,VSS) not connected
  pin (U1007,VSS) not connected
  pin (U479,VSS) not connected
  pin (U2128,VSS) not connected
  pin (U557,VSS) not connected
  pin (U552,VSS) not connected
  pin (U628,VSS) not connected
  pin (U1000,VSS) not connected
  pin (U1053,VSS) not connected
  pin (U1013,VSS) not connected
  pin (U1922,VSS) not connected
  pin (U946,VSS) not connected
  pin (U973,VSS) not connected
  pin (U1192,VSS) not connected
  pin (U353,VSS) not connected
  pin (U942,VSS) not connected
  pin (U2123,VSS) not connected
  pin (U909,VSS) not connected
  pin (U229,VSS) not connected
  pin (U437,VSS) not connected
  pin (U2249,VSS) not connected
  pin (U193,VSS) not connected
  pin (U392,VSS) not connected
  pin (U318,VSS) not connected
  pin (U219,VSS) not connected
  pin (U293,VSS) not connected
  pin (U275,VSS) not connected
  pin (U626,VSS) not connected
  pin (U123,VSS) not connected
  pin (U622,VSS) not connected
  pin (U1925,VSS) not connected
  pin (U19,VSS) not connected
  pin (U1091,VSS) not connected
  pin (U2056,VSS) not connected
  pin (U2120,VSS) not connected
  pin (U71,VSS) not connected
  pin (U50,VSS) not connected
  pin (U1217,VSS) not connected
  pin (U1584,VSS) not connected
  pin (U1715,VSS) not connected
  pin (U1722,VSS) not connected
  pin (U1573,VSS) not connected
  pin (U1578,VSS) not connected
  pin (U2282,VSS) not connected
  pin (U1014,VSS) not connected
  pin (U773,VSS) not connected
  pin (U871,VSS) not connected
  pin (U917,VSS) not connected
  pin (U1325,VSS) not connected
  pin (U1647,VSS) not connected
  pin (U354,VSS) not connected
  pin (U551,VSS) not connected
  pin (U1662,VSS) not connected
  pin (U1683,VSS) not connected
  pin (U1694,VSS) not connected
  pin (U1884,VSS) not connected
  pin (U295,VSS) not connected
  pin (U272,VSS) not connected
  pin (U1614,VSS) not connected
  pin (U262,VSS) not connected
  pin (U974,VSS) not connected
  pin (U1598,VSS) not connected
  pin (U1210,VSS) not connected
  pin (U1651,VSS) not connected
  pin (U1649,VSS) not connected
  pin (U1625,VSS) not connected
  pin (U287,VSS) not connected
  pin (U1887,VSS) not connected
  pin (U606,VSS) not connected
  pin (U364,VSS) not connected
  pin (U800,VSS) not connected
  pin (U806,VSS) not connected
  pin (U526,VSS) not connected
  pin (U74,VSS) not connected
  pin (U524,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U21,VSS) not connected
  pin (U984,VSS) not connected
  pin (U227,VSS) not connected
  pin (U432,VSS) not connected
  pin (U386,VSS) not connected
  pin (U597,VSS) not connected
  pin (U1958,VSS) not connected
  pin (U2043,VSS) not connected
  pin (U2104,VSS) not connected
  pin (U1976,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U41,VSS) not connected
  pin (U1131,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U49,VSS) not connected
  pin (U61,VSS) not connected
  pin (U81,VSS) not connected
  pin (U44,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U235,VSS) not connected
  pin (U1563,VSS) not connected
  pin (U1275,VSS) not connected
  pin (U342,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U184,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U116,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U115,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U140,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U98,VSS) not connected
  pin (test\/RoundingAdder/U70,VSS) not connected
  pin (U1576,VSS) not connected
  pin (U412,VSS) not connected
  pin (U2371,VSS) not connected
  pin (U1377,VSS) not connected
  pin (U1344,VSS) not connected
  pin (U2035,VSS) not connected
  pin (U1865,VSS) not connected
  pin (U1850,VSS) not connected
  pin (U2308,VSS) not connected
  pin (U285,VSS) not connected
  pin (U2307,VSS) not connected
  pin (U2309,VSS) not connected
  pin (U289,VSS) not connected
  pin (U18,VSS) not connected
  pin (U702,VSS) not connected
  pin (U1234,VSS) not connected
  pin (U9,VSS) not connected
  pin (U36,VSS) not connected
  pin (U507,VSS) not connected
  pin (U37,VSS) not connected
  pin (U28,VSS) not connected
  pin (U38,VSS) not connected
  pin (U930,VSS) not connected
  pin (U2138,VSS) not connected
  pin (U16,VSS) not connected
  pin (U1704,VSS) not connected
  pin (U1693,VSS) not connected
  pin (U32,VSS) not connected
  pin (U31,VSS) not connected
  pin (U10,VSS) not connected
  pin (U13,VSS) not connected
  pin (U34,VSS) not connected
  pin (U413,VSS) not connected
  pin (U35,VSS) not connected
  pin (U15,VSS) not connected
  pin (U430,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U204,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U113,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U164,VSS) not connected
  pin (U1284,VSS) not connected
  pin (U1084,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U93,VSS) not connected
  pin (U1747,VSS) not connected
  pin (U1541,VSS) not connected
  pin (U2028,VSS) not connected
  pin (U2096,VSS) not connected
  pin (U2031,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U325,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U161,VSS) not connected
  pin (U1351,VSS) not connected
  pin (U2021,VSS) not connected
  pin (test\/RoundingAdder/U97,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U244,VSS) not connected
  pin (U805,VSS) not connected
  pin (U398,VSS) not connected
  pin (U2006,VSS) not connected
  pin (U2008,VSS) not connected
  pin (U2011,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U12,VSS) not connected
  pin (U1655,VSS) not connected
  pin (U1699,VSS) not connected
  pin (U324,VSS) not connected
  pin (U338,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U59,VSS) not connected
  pin (U2049,VSS) not connected
  pin (U2222,VSS) not connected
  pin (U1736,VSS) not connected
  pin (U1991,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U187,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U178,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U328,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U110,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U17,VSS) not connected
  pin (U2289,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U322,VSS) not connected
  pin (U1982,VSS) not connected
  pin (U2022,VSS) not connected
  pin (U2228,VSS) not connected
  pin (U2245,VSS) not connected
  pin (U1356,VSS) not connected
  pin (U1554,VSS) not connected
  pin (U1669,VSS) not connected
  pin (U1124,VSS) not connected
  pin (U1401,VSS) not connected
  pin (U2067,VSS) not connected
  pin (U1741,VSS) not connected
  pin (U1724,VSS) not connected
  pin (U333,VSS) not connected
  pin (U1735,VSS) not connected
  pin (U1902,VSS) not connected
  pin (U1960,VSS) not connected
  pin (U1734,VSS) not connected
  pin (U341,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U129,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U188,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U231,VSS) not connected
  pin (U2076,VSS) not connected
  pin (U2177,VSS) not connected
  pin (U2185,VSS) not connected
  pin (U1249,VSS) not connected
  pin (U340,VSS) not connected
  pin (U1748,VSS) not connected
  pin (U1394,VSS) not connected
  pin (U1743,VSS) not connected
  pin (U1746,VSS) not connected
  pin (U1772,VSS) not connected
  pin (U326,VSS) not connected
  pin (U1983,VSS) not connected
  pin (U1499,VSS) not connected
  pin (U1952,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U181,VSS) not connected
  pin (test\/RoundingAdder/U159,VSS) not connected
  pin (U2103,VSS) not connected
  pin (U1531,VSS) not connected
  pin (U1300,VSS) not connected
  pin (U1365,VSS) not connected
  pin (U1439,VSS) not connected
  pin (U897,VSS) not connected
  pin (U658,VSS) not connected
  pin (U571,VSS) not connected
  pin (U1285,VSS) not connected
  pin (U1495,VSS) not connected
  pin (U1390,VSS) not connected
  pin (U1180,VSS) not connected
  pin (U1975,VSS) not connected
  pin (U1267,VSS) not connected
  pin (U2036,VSS) not connected
  pin (U2354,VSS) not connected
  pin (U2374,VSS) not connected
  pin (U2182,VSS) not connected
  pin (U2183,VSS) not connected
  pin (U1135,VSS) not connected
  pin (U1787,VSS) not connected
  pin (U1963,VSS) not connected
  pin (U335,VSS) not connected
  pin (U1771,VSS) not connected
  pin (test\/RoundingAdder/U194,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U169,VSS) not connected
  pin (U2193,VSS) not connected
  pin (U2194,VSS) not connected
  pin (U2037,VSS) not connected
  pin (U310,VSS) not connected
  pin (U1504,VSS) not connected
  pin (U546,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U227,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U233,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U182,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U166,VSS) not connected
  pin (U1475,VSS) not connected
  pin (U2155,VSS) not connected
  pin (U294,VSS) not connected
  pin (U1986,VSS) not connected
  pin (U209,VSS) not connected
  pin (U1804,VSS) not connected
  pin (U1781,VSS) not connected
  pin (U2064,VSS) not connected
  pin (U196,VSS) not connected
  pin (U222,VSS) not connected
  pin (U304,VSS) not connected
  pin (U185,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U19,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U243,VSS) not connected
  pin (U2145,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U300,VSS) not connected
  pin (U1218,VSS) not connected
  pin (U137,VSS) not connected
  pin (U1979,VSS) not connected
  pin (U1993,VSS) not connected
  pin (U1817,VSS) not connected
  pin (U1985,VSS) not connected
  pin (U2007,VSS) not connected
  pin (U2010,VSS) not connected
  pin (U2013,VSS) not connected
  pin (U2020,VSS) not connected
  pin (U2027,VSS) not connected
  pin (U2030,VSS) not connected
  pin (U1854,VSS) not connected
  pin (U1795,VSS) not connected
  pin (U1798,VSS) not connected
  pin (U1808,VSS) not connected
  pin (U1812,VSS) not connected
  pin (U1744,VSS) not connected
  pin (U1745,VSS) not connected
  pin (U1780,VSS) not connected
  pin (U1527,VSS) not connected
  pin (U1540,VSS) not connected
  pin (U1350,VSS) not connected
  pin (U760,VSS) not connected
  pin (U325,VSS) not connected
  pin (U143,VSS) not connected
  pin (U311,VSS) not connected
  pin (U312,VSS) not connected
  pin (U2015,VSS) not connected
  pin (U1123,VSS) not connected
  pin (U1535,VSS) not connected
  pin (U1686,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U152,VSS) not connected
  pin (U1800,VSS) not connected
  pin (U1727,VSS) not connected
  pin (U2081,VSS) not connected
  pin (U2083,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U331,VSS) not connected
  pin (U1667,VSS) not connected
  pin (U1903,VSS) not connected
  pin (U1310,VSS) not connected
  pin (U2353,VSS) not connected
  pin (U2373,VSS) not connected
  pin (U2380,VSS) not connected
  pin (U2381,VSS) not connected
  pin (U2382,VSS) not connected
  pin (U2432,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U76,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U179,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U136,VSS) not connected
  pin (U1265,VSS) not connected
  pin (U1666,VSS) not connected
  pin (U1707,VSS) not connected
  pin (U1723,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U186,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U142,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U157,VSS) not connected
  pin (test\/RoundingAdder/U115,VSS) not connected
  pin (U1728,VSS) not connected
  pin (U1510,VSS) not connected
  pin (U1532,VSS) not connected
  pin (U1534,VSS) not connected
  pin (U1558,VSS) not connected
  pin (U584,VSS) not connected
  pin (U1384,VSS) not connected
  pin (U1402,VSS) not connected
  pin (U1948,VSS) not connected
  pin (U1946,VSS) not connected
  pin (U1951,VSS) not connected
  pin (U1768,VSS) not connected
  pin (U544,VSS) not connected
  pin (U1981,VSS) not connected
  pin (U1961,VSS) not connected
  pin (U1380,VSS) not connected
  pin (U1885,VSS) not connected
  pin (U1213,VSS) not connected
  pin (U798,VSS) not connected
  pin (U1254,VSS) not connected
  pin (U1095,VSS) not connected
  pin (U1121,VSS) not connected
  pin (U1209,VSS) not connected
  pin (U1270,VSS) not connected
  pin (U2,VSS) not connected
  pin (U7,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U242,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U105,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U16,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U229,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U330,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U321,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U236,VSS) not connected
  pin (test\/RoundingAdder/U96,VSS) not connected
  pin (U2149,VSS) not connected
  pin (U2129,VSS) not connected
  pin (U1703,VSS) not connected
  pin (U138,VSS) not connected
  pin (U144,VSS) not connected
  pin (U334,VSS) not connected
  pin (U1253,VSS) not connected
  pin (U505,VSS) not connected
  pin (U621,VSS) not connected
  pin (U2080,VSS) not connected
  pin (U2082,VSS) not connected
  pin (U2019,VSS) not connected
  pin (U2026,VSS) not connected
  pin (U2029,VSS) not connected
  pin (U1962,VSS) not connected
  pin (U1984,VSS) not connected
  pin (U1992,VSS) not connected
  pin (U1853,VSS) not connected
  pin (U1938,VSS) not connected
  pin (U1805,VSS) not connected
  pin (U1806,VSS) not connected
  pin (U1811,VSS) not connected
  pin (U1773,VSS) not connected
  pin (U1779,VSS) not connected
  pin (U1783,VSS) not connected
  pin (U1786,VSS) not connected
  pin (U1797,VSS) not connected
  pin (U1799,VSS) not connected
  pin (U1719,VSS) not connected
  pin (U1529,VSS) not connected
  pin (U1447,VSS) not connected
  pin (U777,VSS) not connected
  pin (U687,VSS) not connected
  pin (U316,VSS) not connected
  pin (U504,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U130,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U123,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U126,VSS) not connected
  pin (U1500,VSS) not connected
  pin (U1056,VSS) not connected
  pin (U1142,VSS) not connected
  pin (U1434,VSS) not connected
  pin (U1944,VSS) not connected
  pin (U1245,VSS) not connected
  pin (U2370,VSS) not connected
  pin (U1559,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U28,VSS) not connected
  pin (U145,VSS) not connected
  pin (U317,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U92,VSS) not connected
  pin (U343,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U27,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U22,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U104,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U79,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U37,VSS) not connected
  pin (test\/RoundingAdder/U56,VSS) not connected
  pin (test\/RoundingAdder/U34,VSS) not connected
  pin (U136,VSS) not connected
  pin (U187,VSS) not connected
  pin (U190,VSS) not connected
  pin (U1153,VSS) not connected
  pin (U1611,VSS) not connected
  pin (U1791,VSS) not connected
  pin (U2368,VSS) not connected
  pin (U2470,VSS) not connected
  pin (U1581,VSS) not connected
  pin (U2207,VSS) not connected
  pin (U657,VSS) not connected
  pin (U167,VSS) not connected
  pin (U1194,VSS) not connected
  pin (U380,VSS) not connected
  pin (U2369,VSS) not connected
  pin (U257,VSS) not connected
  pin (U276,VSS) not connected
  pin (U264,VSS) not connected
  pin (U1298,VSS) not connected
  pin (U1852,VSS) not connected
  pin (U459,VSS) not connected
  pin (U225,VSS) not connected
  pin (U2395,VSS) not connected
  pin (U80,VSS) not connected
  pin (U237,VSS) not connected
  pin (U2449,VSS) not connected
  pin (U878,VSS) not connected
  pin (U69,VSS) not connected
  pin (U217,VSS) not connected
  pin (U214,VSS) not connected
  pin (U1077,VSS) not connected
  pin (U1671,VSS) not connected
  pin (U826,VSS) not connected
  pin (U719,VSS) not connected
  pin (U2331,VSS) not connected
  pin (U2362,VSS) not connected
  pin (U2419,VSS) not connected
  pin (U2437,VSS) not connected
  pin (U2398,VSS) not connected
  pin (U2340,VSS) not connected
  pin (U2254,VSS) not connected
  pin (U1642,VSS) not connected
  pin (U2425,VSS) not connected
  pin (U2452,VSS) not connected
  pin (U1658,VSS) not connected
  pin (U2291,VSS) not connected
  pin (U2428,VSS) not connected
  pin (U1972,VSS) not connected
  pin (U2434,VSS) not connected
  pin (U1813,VSS) not connected
  pin (U313,VSS) not connected
  pin (U2337,VSS) not connected
  pin (U2464,VSS) not connected
  pin (U315,VSS) not connected
  pin (U2297,VSS) not connected
  pin (U2475,VSS) not connected
  pin (U2491,VSS) not connected
  pin (U2418,VSS) not connected
  pin (U2328,VSS) not connected
  pin (U2143,VSS) not connected
  pin (U1682,VSS) not connected
  pin (U1595,VSS) not connected
  pin (U389,VSS) not connected
  pin (U51,VSS) not connected
  pin (U502,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U174,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U70,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U99,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U34,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U50,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U90,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U107,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U158,VSS) not connected
  pin (U1440,VSS) not connected
  pin (U956,VSS) not connected
  pin (U763,VSS) not connected
  pin (U210,VSS) not connected
  pin (U345,VSS) not connected
  pin (U480,VSS) not connected
  pin (U581,VSS) not connected
  pin (U1346,VSS) not connected
  pin (U174,VSS) not connected
  pin (U281,VSS) not connected
  pin (U1299,VSS) not connected
  pin (U283,VSS) not connected
  pin (U1342,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U24,VSS) not connected
  pin (U1005,VSS) not connected
  pin (U410,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U43,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U94,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U64,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U25,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U23,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U132,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U55,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U57,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U117,VSS) not connected
  pin (test\/RoundingAdder/U19,VSS) not connected
  pin (U2315,VSS) not connected
  pin (U183,VSS) not connected
  pin (U1947,VSS) not connected
  pin (U415,VSS) not connected
  pin (U1155,VSS) not connected
  pin (U1708,VSS) not connected
  pin (U2209,VSS) not connected
  pin (U1266,VSS) not connected
  pin (U1296,VSS) not connected
  pin (U501,VSS) not connected
  pin (U2310,VSS) not connected
  pin (U307,VSS) not connected
  pin (U467,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U143,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U29,VSS) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U66,VSS) not connected
  pin (U346,VSS) not connected
  pin (U411,VSS) not connected
  pin (U525,VSS) not connected
  pin (U1003,VSS) not connected
  pin (U616,VSS) not connected
  pin (U414,VSS) not connected
  pin (U2202,VSS) not connected
  pin (U314,VSS) not connected
  pin (U1801,VSS) not connected
  pin (U1419,VSS) not connected
  pin (U2048,VSS) not connected
  pin (U2086,VSS) not connected
  pin (U532,VSS) not connected
  pin (U781,VSS) not connected
  pin (U1111,VSS) not connected
  pin (U1964,VSS) not connected
  pin (U344,VSS) not connected
  pin (U1807,VSS) not connected
  pin (U1562,VSS) not connected
        ERROR: There are 962 floating pins
	@@Error found in VSS
Checking [VDD]:
  shape[M1](70.180,21.265,74.790,21.495) not connected
  shape[M1](31.540,6.145,37.060,6.375) not connected
  shape[M1](37.000,8.665,37.830,8.895) not connected
  shape[M1](49.740,41.425,52.240,41.655) not connected
  shape[M1](50.570,46.465,68.700,46.695) not connected
  shape[M1](43.570,48.985,43.980,49.215) not connected
  shape[M1](44.970,48.985,45.530,49.215) not connected
  shape[M1](49.040,48.985,62.740,49.215) not connected
  shape[M1](55.470,41.425,73.800,41.655) not connected
  shape[M1](63.460,48.985,65.270,49.215) not connected
  shape[M1](51.970,33.865,53.360,34.095) not connected
  shape[M1](49.870,38.905,53.230,39.135) not connected
  shape[M1](54.220,38.905,61.140,39.135) not connected
  shape[M1](55.060,31.345,55.400,31.575) not connected
  shape[M1](55.200,33.865,71.850,34.095) not connected
  shape[M1](62.060,38.905,74.780,39.135) not connected
  shape[M1](65.970,48.985,69.400,49.215) not connected
  shape[M1](72.560,33.865,76.190,34.095) not connected
  shape[M1](70.310,36.385,71.220,36.615) not connected
  shape[M1](50.290,26.305,63.860,26.535) not connected
  shape[M1](49.460,23.785,58.550,24.015) not connected
  shape[M1](50.010,28.825,51.200,29.055) not connected
  shape[M1](51.980,28.825,63.020,29.055) not connected
  shape[M1](60.160,21.265,69.190,21.495) not connected
  shape[M1](59.530,23.785,61.480,24.015) not connected
  shape[M1](63.740,28.825,69.180,29.055) not connected
  shape[M1](49.170,11.185,53.650,11.415) not connected
  shape[M1](53.440,13.705,57.220,13.935) not connected
  shape[M1](54.640,11.185,57.850,11.415) not connected
  shape[M1](58.840,11.185,66.100,11.415) not connected
  shape[M1](58.410,13.705,74.020,13.935) not connected
  shape[M1](12.000,33.865,13.190,34.095) not connected
  shape[M1](14.450,33.865,15.780,34.095) not connected
  shape[M1](19.080,38.905,32.650,39.135) not connected
  shape[M1](22.500,43.945,24.460,44.175) not connected
  shape[M1](25.520,43.945,27.460,44.175) not connected
  shape[M1](29.020,43.945,29.420,44.175) not connected
  shape[M1](25.520,46.465,30.480,46.695) not connected
  shape[M1](29.440,48.985,33.420,49.215) not connected
  shape[M1](35.320,48.985,38.380,49.215) not connected
  shape[M1](38.950,48.985,42.590,49.215) not connected
  shape[M1](26.080,31.345,45.530,31.575) not connected
  shape[M1](23.970,36.385,25.300,36.615) not connected
  shape[M1](34.200,38.905,36.280,39.135) not connected
  shape[M1](37.270,38.905,37.550,39.135) not connected
  shape[M1](8.580,23.785,8.700,24.015) not connected
  shape[M1](18.940,26.305,38.940,26.535) not connected
  shape[M1](21.310,16.225,24.740,16.455) not connected
  shape[M1](19.640,18.745,19.760,18.975) not connected
  shape[M1](21.320,18.745,25.500,18.975) not connected
  shape[M1](24.540,21.265,25.860,21.495) not connected
  shape[M1](27.200,23.785,27.320,24.015) not connected
  shape[M1](28.310,23.785,43.000,24.015) not connected
  shape[M1](41.960,26.305,43.500,26.535) not connected
  shape[M1](32.660,8.665,35.580,8.895) not connected
  shape[M1](56.170,79.225,60.650,79.455) not connected
  shape[M1](61.910,79.225,63.730,79.455) not connected
  shape[M1](55.680,71.665,56.160,71.895) not connected
  shape[M1](56.880,69.145,69.260,69.375) not connected
  shape[M1](49.310,51.505,62.600,51.735) not connected
  shape[M1](43.850,54.025,44.120,54.255) not connected
  shape[M1](57.160,61.585,59.180,61.815) not connected
  shape[M1](60.300,61.585,63.440,61.815) not connected
  shape[M1](80.120,56.545,80.390,56.775) not connected
  shape[M1](11.660,46.465,12.000,46.695) not connected
  shape[M1](20.200,46.465,24.040,46.695) not connected
  shape[M1](18.940,48.985,19.280,49.215) not connected
  shape[M1](20.480,48.985,28.440,49.215) not connected
  shape[M1](5.640,33.865,10.460,34.095) not connected
  shape[M1](10.250,36.385,10.520,36.615) not connected
  shape[M1](7.870,66.625,10.530,66.855) not connected
  shape[M1](11.100,64.105,11.500,64.335) not connected
  shape[M1](10.960,71.665,11.370,71.895) not connected
  shape[M1](6.480,69.145,10.520,69.375) not connected
  shape[M1](12.500,64.105,13.330,64.335) not connected
  shape[M1](10.110,51.505,10.950,51.735) not connected
  shape[M1](11.100,59.065,15.560,59.295) not connected
  shape[M1](11.860,51.505,13.260,51.735) not connected
  shape[M1](21.660,51.505,28.730,51.735) not connected
  shape[M1](18.520,54.025,22.570,54.255) not connected
  shape[M1](11.660,61.585,13.460,61.815) not connected
  shape[M1](25.930,71.665,28.860,71.895) not connected
  shape[M1](29.440,71.665,29.560,71.895) not connected
  shape[M1](29.440,51.505,40.770,51.735) not connected
  shape[M1](23.560,54.025,23.760,54.255) not connected
  shape[M1](24.670,54.025,28.580,54.255) not connected
  shape[M1](30.980,54.025,37.260,54.255) not connected
  shape[M1](22.990,56.545,23.620,56.775) not connected
  shape[M1](24.880,56.545,26.770,56.775) not connected
  shape[M1](30.980,56.545,40.060,56.775) not connected
  shape[M1](37.900,54.025,41.610,54.255) not connected
  shape[M1](41.900,56.545,42.030,56.775) not connected
  shape[M1](40.360,59.065,40.980,59.295) not connected
  shape[M1](37.900,61.585,40.910,61.815) not connected
  shape[M1](41.960,61.585,42.160,61.815) not connected
  shape[M1](50.080,74.185,53.370,74.415) not connected
  shape[M1](50.300,79.225,55.190,79.455) not connected
  shape[M1](48.540,81.745,49.030,81.975) not connected
  shape[M1](10.810,74.185,13.320,74.415) not connected
  shape[M1](12.910,76.705,13.610,76.935) not connected
  shape[M1](19.640,76.705,20.190,76.935) not connected
  shape[M1](30.130,74.185,40.560,74.415) not connected
  shape[M1](24.110,76.705,24.530,76.935) not connected
  shape[M1](25.510,76.705,28.660,76.935) not connected
  shape[M1](29.640,79.225,38.810,79.455) not connected
  shape[M1](23.130,81.745,42.310,81.975) not connected
  shape[M1](41.340,79.225,41.890,79.455) not connected
  shape[M1](42.880,79.225,43.010,79.455) not connected
        ERROR: There are 108 floating shapes
  pin (U26,VDD) not connected
  pin (U41,VDD) not connected
  pin (U42,VDD) not connected
  pin (U43,VDD) not connected
  pin (U29,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U252,VDD) not connected
  pin (U637,VDD) not connected
  pin (U1323,VDD) not connected
  pin (U54,VDD) not connected
  pin (U68,VDD) not connected
  pin (U77,VDD) not connected
  pin (U235,VDD) not connected
  pin (U298,VDD) not connected
  pin (U711,VDD) not connected
  pin (U770,VDD) not connected
  pin (U865,VDD) not connected
  pin (U1043,VDD) not connected
  pin (U1152,VDD) not connected
  pin (U1754,VDD) not connected
  pin (U1835,VDD) not connected
  pin (U2178,VDD) not connected
  pin (U2241,VDD) not connected
  pin (U2274,VDD) not connected
  pin (U2295,VDD) not connected
  pin (U2317,VDD) not connected
  pin (U2324,VDD) not connected
  pin (U2326,VDD) not connected
  pin (U2329,VDD) not connected
  pin (U2332,VDD) not connected
  pin (U2335,VDD) not connected
  pin (U2336,VDD) not connected
  pin (U2338,VDD) not connected
  pin (U2350,VDD) not connected
  pin (U2360,VDD) not connected
  pin (U2361,VDD) not connected
  pin (U2377,VDD) not connected
  pin (U2390,VDD) not connected
  pin (U2397,VDD) not connected
  pin (U2416,VDD) not connected
  pin (U2433,VDD) not connected
  pin (U2436,VDD) not connected
  pin (U2441,VDD) not connected
  pin (U2444,VDD) not connected
  pin (U2445,VDD) not connected
  pin (U2450,VDD) not connected
  pin (U2451,VDD) not connected
  pin (U2460,VDD) not connected
  pin (U2462,VDD) not connected
  pin (U2463,VDD) not connected
  pin (U2466,VDD) not connected
  pin (U2469,VDD) not connected
  pin (U2476,VDD) not connected
  pin (U2477,VDD) not connected
  pin (U2490,VDD) not connected
  pin (U224,VDD) not connected
  pin (U2352,VDD) not connected
  pin (U2372,VDD) not connected
  pin (U2393,VDD) not connected
  pin (U2394,VDD) not connected
  pin (U2435,VDD) not connected
  pin (U2459,VDD) not connected
  pin (U2468,VDD) not connected
  pin (U2430,VDD) not connected
  pin (U2316,VDD) not connected
  pin (U2375,VDD) not connected
  pin (U2378,VDD) not connected
  pin (U2379,VDD) not connected
  pin (U203,VDD) not connected
  pin (U2348,VDD) not connected
  pin (U191,VDD) not connected
  pin (U1606,VDD) not connected
  pin (U2367,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U202,VDD) not connected
  pin (U1592,VDD) not connected
  pin (U620,VDD) not connected
  pin (U534,VDD) not connected
  pin (U536,VDD) not connected
  pin (U558,VDD) not connected
  pin (U1585,VDD) not connected
  pin (U2298,VDD) not connected
  pin (U2299,VDD) not connected
  pin (U2383,VDD) not connected
  pin (U48,VDD) not connected
  pin (U869,VDD) not connected
  pin (U1778,VDD) not connected
  pin (U2327,VDD) not connected
  pin (U2300,VDD) not connected
  pin (U1200,VDD) not connected
  pin (U2211,VDD) not connected
  pin (U1575,VDD) not connected
  pin (U1146,VDD) not connected
  pin (U284,VDD) not connected
  pin (U520,VDD) not connected
  pin (U774,VDD) not connected
  pin (U866,VDD) not connected
  pin (U915,VDD) not connected
  pin (U452,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U56,VDD) not connected
  pin (U1599,VDD) not connected
  pin (U726,VDD) not connected
  pin (U189,VDD) not connected
  pin (test\/RoundingAdder/U65,VDD) not connected
  pin (U30,VDD) not connected
  pin (U70,VDD) not connected
  pin (test\/RoundingAdder/U3,VDD) not connected
  pin (test\/RoundingAdder/U5,VDD) not connected
  pin (U797,VDD) not connected
  pin (U244,VDD) not connected
  pin (U245,VDD) not connected
  pin (U280,VDD) not connected
  pin (U292,VDD) not connected
  pin (U463,VDD) not connected
  pin (U744,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U125,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U3,VDD) not connected
  pin (U17,VDD) not connected
  pin (U24,VDD) not connected
  pin (U47,VDD) not connected
  pin (U53,VDD) not connected
  pin (U67,VDD) not connected
  pin (U204,VDD) not connected
  pin (U208,VDD) not connected
  pin (U485,VDD) not connected
  pin (U755,VDD) not connected
  pin (U1034,VDD) not connected
  pin (U1827,VDD) not connected
  pin (U2131,VDD) not connected
  pin (U2141,VDD) not connected
  pin (U2246,VDD) not connected
  pin (U2312,VDD) not connected
  pin (U818,VDD) not connected
  pin (U807,VDD) not connected
  pin (U2339,VDD) not connected
  pin (U2391,VDD) not connected
  pin (U63,VDD) not connected
  pin (U243,VDD) not connected
  pin (U319,VDD) not connected
  pin (U352,VDD) not connected
  pin (U586,VDD) not connected
  pin (U634,VDD) not connected
  pin (U636,VDD) not connected
  pin (U725,VDD) not connected
  pin (U1711,VDD) not connected
  pin (i_Y_d1_reg[5],VDD) not connected
  pin (i_Y_d1_reg[18],VDD) not connected
  pin (i_Y_d1_reg[8],VDD) not connected
  pin (i_X_d1_reg[15],VDD) not connected
  pin (i_Y_d1_reg[21],VDD) not connected
  pin (U5,VDD) not connected
  pin (U151,VDD) not connected
  pin (U1216,VDD) not connected
  pin (U421,VDD) not connected
  pin (U496,VDD) not connected
  pin (U323,VDD) not connected
  pin (U286,VDD) not connected
  pin (U108,VDD) not connected
  pin (U238,VDD) not connected
  pin (U212,VDD) not connected
  pin (U533,VDD) not connected
  pin (U172,VDD) not connected
  pin (U2255,VDD) not connected
  pin (U1292,VDD) not connected
  pin (U1343,VDD) not connected
  pin (U1244,VDD) not connected
  pin (U2279,VDD) not connected
  pin (U2260,VDD) not connected
  pin (U1208,VDD) not connected
  pin (U2210,VDD) not connected
  pin (U1239,VDD) not connected
  pin (U2257,VDD) not connected
  pin (U1519,VDD) not connected
  pin (U1029,VDD) not connected
  pin (U589,VDD) not connected
  pin (U590,VDD) not connected
  pin (U598,VDD) not connected
  pin (U615,VDD) not connected
  pin (U2301,VDD) not connected
  pin (U2302,VDD) not connected
  pin (U2303,VDD) not connected
  pin (U274,VDD) not connected
  pin (U575,VDD) not connected
  pin (U2304,VDD) not connected
  pin (U192,VDD) not connected
  pin (U2306,VDD) not connected
  pin (U627,VDD) not connected
  pin (U1864,VDD) not connected
  pin (U247,VDD) not connected
  pin (i_X_d1_reg[6],VDD) not connected
  pin (i_Y_d1_reg[7],VDD) not connected
  pin (U109,VDD) not connected
  pin (U425,VDD) not connected
  pin (U1904,VDD) not connected
  pin (U1881,VDD) not connected
  pin (U1871,VDD) not connected
  pin (U1877,VDD) not connected
  pin (U1892,VDD) not connected
  pin (U1897,VDD) not connected
  pin (U1909,VDD) not connected
  pin (U1930,VDD) not connected
  pin (U1668,VDD) not connected
  pin (U1692,VDD) not connected
  pin (U1706,VDD) not connected
  pin (U1726,VDD) not connected
  pin (U1753,VDD) not connected
  pin (U1656,VDD) not connected
  pin (U1619,VDD) not connected
  pin (U2305,VDD) not connected
  pin (U1932,VDD) not connected
  pin (U1326,VDD) not connected
  pin (U1545,VDD) not connected
  pin (U125,VDD) not connected
  pin (U396,VDD) not connected
  pin (U985,VDD) not connected
  pin (U512,VDD) not connected
  pin (U206,VDD) not connected
  pin (U301,VDD) not connected
  pin (U154,VDD) not connected
  pin (U1526,VDD) not connected
  pin (U1048,VDD) not connected
  pin (U1116,VDD) not connected
  pin (U1878,VDD) not connected
  pin (U1233,VDD) not connected
  pin (U1105,VDD) not connected
  pin (U1665,VDD) not connected
  pin (U539,VDD) not connected
  pin (U1700,VDD) not connected
  pin (U1617,VDD) not connected
  pin (U1687,VDD) not connected
  pin (U1889,VDD) not connected
  pin (U1888,VDD) not connected
  pin (U1859,VDD) not connected
  pin (U861,VDD) not connected
  pin (U1691,VDD) not connected
  pin (U980,VDD) not connected
  pin (U1294,VDD) not connected
  pin (U1679,VDD) not connected
  pin (U966,VDD) not connected
  pin (U952,VDD) not connected
  pin (U1291,VDD) not connected
  pin (U1295,VDD) not connected
  pin (U1255,VDD) not connected
  pin (U1645,VDD) not connected
  pin (U1269,VDD) not connected
  pin (U1654,VDD) not connected
  pin (U968,VDD) not connected
  pin (U1101,VDD) not connected
  pin (U1015,VDD) not connected
  pin (U1252,VDD) not connected
  pin (U1628,VDD) not connected
  pin (U731,VDD) not connected
  pin (U1228,VDD) not connected
  pin (U537,VDD) not connected
  pin (U478,VDD) not connected
  pin (U1231,VDD) not connected
  pin (U158,VDD) not connected
  pin (U330,VDD) not connected
  pin (U1289,VDD) not connected
  pin (U1203,VDD) not connected
  pin (U2077,VDD) not connected
  pin (U2191,VDD) not connected
  pin (U2164,VDD) not connected
  pin (U2166,VDD) not connected
  pin (U2167,VDD) not connected
  pin (U2071,VDD) not connected
  pin (U1182,VDD) not connected
  pin (U1990,VDD) not connected
  pin (U2025,VDD) not connected
  pin (U1257,VDD) not connected
  pin (U975,VDD) not connected
  pin (U1895,VDD) not connected
  pin (U514,VDD) not connected
  pin (U1905,VDD) not connected
  pin (U1861,VDD) not connected
  pin (U1713,VDD) not connected
  pin (U1718,VDD) not connected
  pin (U1875,VDD) not connected
  pin (U1894,VDD) not connected
  pin (U1907,VDD) not connected
  pin (U1235,VDD) not connected
  pin (U1317,VDD) not connected
  pin (U829,VDD) not connected
  pin (U867,VDD) not connected
  pin (U821,VDD) not connected
  pin (U266,VDD) not connected
  pin (U2102,VDD) not connected
  pin (U585,VDD) not connected
  pin (U1579,VDD) not connected
  pin (U1588,VDD) not connected
  pin (U1060,VDD) not connected
  pin (U951,VDD) not connected
  pin (U1214,VDD) not connected
  pin (U531,VDD) not connected
  pin (U845,VDD) not connected
  pin (U911,VDD) not connected
  pin (U402,VDD) not connected
  pin (U724,VDD) not connected
  pin (U1610,VDD) not connected
  pin (U420,VDD) not connected
  pin (U1653,VDD) not connected
  pin (U1627,VDD) not connected
  pin (U1616,VDD) not connected
  pin (U1604,VDD) not connected
  pin (U308,VDD) not connected
  pin (U553,VDD) not connected
  pin (U700,VDD) not connected
  pin (U1561,VDD) not connected
  pin (U1698,VDD) not connected
  pin (U1685,VDD) not connected
  pin (U1697,VDD) not connected
  pin (U1702,VDD) not connected
  pin (U1681,VDD) not connected
  pin (U1318,VDD) not connected
  pin (U1876,VDD) not connected
  pin (U1862,VDD) not connected
  pin (U1720,VDD) not connected
  pin (U1705,VDD) not connected
  pin (U862,VDD) not connected
  pin (U822,VDD) not connected
  pin (U728,VDD) not connected
  pin (U1590,VDD) not connected
  pin (U1621,VDD) not connected
  pin (U1580,VDD) not connected
  pin (U1602,VDD) not connected
  pin (U126,VDD) not connected
  pin (U134,VDD) not connected
  pin (U560,VDD) not connected
  pin (U382,VDD) not connected
  pin (U1788,VDD) not connected
  pin (U1477,VDD) not connected
  pin (U1411,VDD) not connected
  pin (U1873,VDD) not connected
  pin (U1886,VDD) not connected
  pin (U1530,VDD) not connected
  pin (U1528,VDD) not connected
  pin (U1493,VDD) not connected
  pin (test\/RoundingAdder/U16,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U96,VDD) not connected
  pin (U1556,VDD) not connected
  pin (U1243,VDD) not connected
  pin (U1520,VDD) not connected
  pin (U427,VDD) not connected
  pin (U483,VDD) not connected
  pin (U1211,VDD) not connected
  pin (U320,VDD) not connected
  pin (U100,VDD) not connected
  pin (test\/RoundingAdder/U116,VDD) not connected
  pin (U528,VDD) not connected
  pin (U106,VDD) not connected
  pin (U484,VDD) not connected
  pin (U885,VDD) not connected
  pin (U494,VDD) not connected
  pin (U218,VDD) not connected
  pin (U1183,VDD) not connected
  pin (U265,VDD) not connected
  pin (U256,VDD) not connected
  pin (U1009,VDD) not connected
  pin (U513,VDD) not connected
  pin (U1601,VDD) not connected
  pin (U699,VDD) not connected
  pin (U1620,VDD) not connected
  pin (U624,VDD) not connected
  pin (U721,VDD) not connected
  pin (U572,VDD) not connected
  pin (U261,VDD) not connected
  pin (U56,VDD) not connected
  pin (U428,VDD) not connected
  pin (U1175,VDD) not connected
  pin (U996,VDD) not connected
  pin (U530,VDD) not connected
  pin (U772,VDD) not connected
  pin (U844,VDD) not connected
  pin (U1324,VDD) not connected
  pin (U1059,VDD) not connected
  pin (U739,VDD) not connected
  pin (U895,VDD) not connected
  pin (U481,VDD) not connected
  pin (U390,VDD) not connected
  pin (U916,VDD) not connected
  pin (U385,VDD) not connected
  pin (U1506,VDD) not connected
  pin (U825,VDD) not connected
  pin (U1796,VDD) not connected
  pin (U1860,VDD) not connected
  pin (U1994,VDD) not connected
  pin (U1025,VDD) not connected
  pin (U870,VDD) not connected
  pin (U1696,VDD) not connected
  pin (U850,VDD) not connected
  pin (U1680,VDD) not connected
  pin (U828,VDD) not connected
  pin (U1674,VDD) not connected
  pin (U1684,VDD) not connected
  pin (U1650,VDD) not connected
  pin (U820,VDD) not connected
  pin (U1646,VDD) not connected
  pin (U1670,VDD) not connected
  pin (U830,VDD) not connected
  pin (U1064,VDD) not connected
  pin (U889,VDD) not connected
  pin (U1626,VDD) not connected
  pin (U1624,VDD) not connected
  pin (U775,VDD) not connected
  pin (U729,VDD) not connected
  pin (U1615,VDD) not connected
  pin (U771,VDD) not connected
  pin (U1603,VDD) not connected
  pin (U1712,VDD) not connected
  pin (U931,VDD) not connected
  pin (U722,VDD) not connected
  pin (U727,VDD) not connected
  pin (U954,VDD) not connected
  pin (U1597,VDD) not connected
  pin (U888,VDD) not connected
  pin (U1609,VDD) not connected
  pin (U1613,VDD) not connected
  pin (U594,VDD) not connected
  pin (U925,VDD) not connected
  pin (U1007,VDD) not connected
  pin (U479,VDD) not connected
  pin (U2128,VDD) not connected
  pin (U557,VDD) not connected
  pin (U552,VDD) not connected
  pin (U1893,VDD) not connected
  pin (U1053,VDD) not connected
  pin (U1922,VDD) not connected
  pin (U973,VDD) not connected
  pin (U1192,VDD) not connected
  pin (U353,VDD) not connected
  pin (U2123,VDD) not connected
  pin (U909,VDD) not connected
  pin (U288,VDD) not connected
  pin (U701,VDD) not connected
  pin (U229,VDD) not connected
  pin (U437,VDD) not connected
  pin (U1834,VDD) not connected
  pin (U392,VDD) not connected
  pin (U234,VDD) not connected
  pin (U219,VDD) not connected
  pin (U293,VDD) not connected
  pin (U275,VDD) not connected
  pin (U358,VDD) not connected
  pin (U1925,VDD) not connected
  pin (U19,VDD) not connected
  pin (U20,VDD) not connected
  pin (U1855,VDD) not connected
  pin (U2018,VDD) not connected
  pin (U1584,VDD) not connected
  pin (U1722,VDD) not connected
  pin (U1573,VDD) not connected
  pin (U1578,VDD) not connected
  pin (U2282,VDD) not connected
  pin (U864,VDD) not connected
  pin (U1014,VDD) not connected
  pin (U1660,VDD) not connected
  pin (U773,VDD) not connected
  pin (U871,VDD) not connected
  pin (U1874,VDD) not connected
  pin (U917,VDD) not connected
  pin (U1325,VDD) not connected
  pin (U1647,VDD) not connected
  pin (U354,VDD) not connected
  pin (U551,VDD) not connected
  pin (U1884,VDD) not connected
  pin (U902,VDD) not connected
  pin (U1614,VDD) not connected
  pin (U262,VDD) not connected
  pin (U974,VDD) not connected
  pin (U1598,VDD) not connected
  pin (U1019,VDD) not connected
  pin (U1210,VDD) not connected
  pin (U489,VDD) not connected
  pin (U1651,VDD) not connected
  pin (U941,VDD) not connected
  pin (U1649,VDD) not connected
  pin (U1625,VDD) not connected
  pin (U1623,VDD) not connected
  pin (U1887,VDD) not connected
  pin (U606,VDD) not connected
  pin (U364,VDD) not connected
  pin (U519,VDD) not connected
  pin (U800,VDD) not connected
  pin (U526,VDD) not connected
  pin (test\/RoundingAdder/U71,VDD) not connected
  pin (U74,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U21,VDD) not connected
  pin (U593,VDD) not connected
  pin (U201,VDD) not connected
  pin (U432,VDD) not connected
  pin (U386,VDD) not connected
  pin (U597,VDD) not connected
  pin (U1958,VDD) not connected
  pin (U2043,VDD) not connected
  pin (U2085,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U42,VDD) not connected
  pin (U1976,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U41,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U49,VDD) not connected
  pin (U44,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U235,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U176,VDD) not connected
  pin (U1563,VDD) not connected
  pin (U1919,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U184,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U170,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U116,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U115,VDD) not connected
  pin (U1237,VDD) not connected
  pin (U2371,VDD) not connected
  pin (U2410,VDD) not connected
  pin (U1377,VDD) not connected
  pin (U1336,VDD) not connected
  pin (U2035,VDD) not connected
  pin (U1865,VDD) not connected
  pin (U2308,VDD) not connected
  pin (U434,VDD) not connected
  pin (U285,VDD) not connected
  pin (U2307,VDD) not connected
  pin (U2309,VDD) not connected
  pin (U289,VDD) not connected
  pin (U18,VDD) not connected
  pin (U702,VDD) not connected
  pin (U629,VDD) not connected
  pin (U1234,VDD) not connected
  pin (U9,VDD) not connected
  pin (U36,VDD) not connected
  pin (U37,VDD) not connected
  pin (U28,VDD) not connected
  pin (U38,VDD) not connected
  pin (U930,VDD) not connected
  pin (U2138,VDD) not connected
  pin (U16,VDD) not connected
  pin (U1704,VDD) not connected
  pin (U1693,VDD) not connected
  pin (U32,VDD) not connected
  pin (U31,VDD) not connected
  pin (U10,VDD) not connected
  pin (U13,VDD) not connected
  pin (U23,VDD) not connected
  pin (U430,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U204,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U164,VDD) not connected
  pin (U1760,VDD) not connected
  pin (U718,VDD) not connected
  pin (U1391,VDD) not connected
  pin (U1084,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U73,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U93,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U44,VDD) not connected
  pin (U1747,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U285,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U295,VDD) not connected
  pin (U1541,VDD) not connected
  pin (U2031,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U319,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U325,VDD) not connected
  pin (U1924,VDD) not connected
  pin (U2068,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U323,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U161,VDD) not connected
  pin (U1351,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U279,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U329,VDD) not connected
  pin (test\/RoundingAdder/U97,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U244,VDD) not connected
  pin (U1071,VDD) not connected
  pin (U2008,VDD) not connected
  pin (test\/RoundingAdder/U158,VDD) not connected
  pin (U1655,VDD) not connected
  pin (U1699,VDD) not connected
  pin (U324,VDD) not connected
  pin (U338,VDD) not connected
  pin (U1276,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U59,VDD) not connected
  pin (U2222,VDD) not connected
  pin (U1736,VDD) not connected
  pin (U1991,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U178,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U83,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U328,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U17,VDD) not connected
  pin (U2289,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U322,VDD) not connected
  pin (U1982,VDD) not connected
  pin (U2022,VDD) not connected
  pin (U2245,VDD) not connected
  pin (U1356,VDD) not connected
  pin (U1669,VDD) not connected
  pin (U1916,VDD) not connected
  pin (U1776,VDD) not connected
  pin (U2067,VDD) not connected
  pin (U1920,VDD) not connected
  pin (U1742,VDD) not connected
  pin (U1741,VDD) not connected
  pin (U1735,VDD) not connected
  pin (U1902,VDD) not connected
  pin (U1918,VDD) not connected
  pin (U1734,VDD) not connected
  pin (U1738,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U129,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U198,VDD) not connected
  pin (U2203,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U241,VDD) not connected
  pin (U2177,VDD) not connected
  pin (U2185,VDD) not connected
  pin (U1249,VDD) not connected
  pin (U340,VDD) not connected
  pin (U1748,VDD) not connected
  pin (U1794,VDD) not connected
  pin (U2045,VDD) not connected
  pin (U1743,VDD) not connected
  pin (U1746,VDD) not connected
  pin (U1940,VDD) not connected
  pin (U326,VDD) not connected
  pin (U1983,VDD) not connected
  pin (U1499,VDD) not connected
  pin (U1952,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U181,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U78,VDD) not connected
  pin (U2103,VDD) not connected
  pin (U1365,VDD) not connected
  pin (U1439,VDD) not connected
  pin (U897,VDD) not connected
  pin (U658,VDD) not connected
  pin (U779,VDD) not connected
  pin (U1285,VDD) not connected
  pin (U1495,VDD) not connected
  pin (U1390,VDD) not connected
  pin (U1180,VDD) not connected
  pin (U1690,VDD) not connected
  pin (U2036,VDD) not connected
  pin (U1912,VDD) not connected
  pin (U2354,VDD) not connected
  pin (U2374,VDD) not connected
  pin (U2186,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U159,VDD) not connected
  pin (U1135,VDD) not connected
  pin (U1787,VDD) not connected
  pin (U1751,VDD) not connected
  pin (U1963,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U169,VDD) not connected
  pin (test\/RoundingAdder/U155,VDD) not connected
  pin (U2194,VDD) not connected
  pin (test\/RoundingAdder/U240,VDD) not connected
  pin (U2037,VDD) not connected
  pin (U332,VDD) not connected
  pin (U955,VDD) not connected
  pin (U1504,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U225,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U182,VDD) not connected
  pin (U1475,VDD) not connected
  pin (U1943,VDD) not connected
  pin (U1986,VDD) not connected
  pin (U209,VDD) not connected
  pin (U1775,VDD) not connected
  pin (U1781,VDD) not connected
  pin (U2064,VDD) not connected
  pin (U222,VDD) not connected
  pin (U2053,VDD) not connected
  pin (U304,VDD) not connected
  pin (U173,VDD) not connected
  pin (U185,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U270,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U40,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U294,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U289,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U311,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U326,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U237,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U243,VDD) not connected
  pin (U2145,VDD) not connected
  pin (U2158,VDD) not connected
  pin (U137,VDD) not connected
  pin (U1979,VDD) not connected
  pin (U1993,VDD) not connected
  pin (U1817,VDD) not connected
  pin (U1832,VDD) not connected
  pin (U2013,VDD) not connected
  pin (U2020,VDD) not connected
  pin (U2030,VDD) not connected
  pin (U1854,VDD) not connected
  pin (U1926,VDD) not connected
  pin (U1942,VDD) not connected
  pin (U1790,VDD) not connected
  pin (U1795,VDD) not connected
  pin (U1798,VDD) not connected
  pin (U1808,VDD) not connected
  pin (U1812,VDD) not connected
  pin (U1745,VDD) not connected
  pin (U1749,VDD) not connected
  pin (U1756,VDD) not connected
  pin (U1774,VDD) not connected
  pin (U1780,VDD) not connected
  pin (U1350,VDD) not connected
  pin (U678,VDD) not connected
  pin (U760,VDD) not connected
  pin (U325,VDD) not connected
  pin (U312,VDD) not connected
  pin (U2015,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U155,VDD) not connected
  pin (U1123,VDD) not connected
  pin (U1535,VDD) not connected
  pin (U1686,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U152,VDD) not connected
  pin (U2154,VDD) not connected
  pin (U2157,VDD) not connected
  pin (U1727,VDD) not connected
  pin (U2083,VDD) not connected
  pin (U1667,VDD) not connected
  pin (U1903,VDD) not connected
  pin (U1310,VDD) not connected
  pin (U1725,VDD) not connected
  pin (U1879,VDD) not connected
  pin (U2353,VDD) not connected
  pin (U2373,VDD) not connected
  pin (U2380,VDD) not connected
  pin (U2381,VDD) not connected
  pin (U2382,VDD) not connected
  pin (U2432,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U76,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U179,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U32,VDD) not connected
  pin (U1265,VDD) not connected
  pin (U1666,VDD) not connected
  pin (U1688,VDD) not connected
  pin (U1707,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U142,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U157,VDD) not connected
  pin (test\/RoundingAdder/U85,VDD) not connected
  pin (test\/RoundingAdder/U93,VDD) not connected
  pin (test\/RoundingAdder/U115,VDD) not connected
  pin (U1728,VDD) not connected
  pin (U584,VDD) not connected
  pin (U1402,VDD) not connected
  pin (U1953,VDD) not connected
  pin (U1939,VDD) not connected
  pin (U1948,VDD) not connected
  pin (U1921,VDD) not connected
  pin (U1946,VDD) not connected
  pin (U1951,VDD) not connected
  pin (U1768,VDD) not connected
  pin (U544,VDD) not connected
  pin (U1981,VDD) not connected
  pin (U2099,VDD) not connected
  pin (U1961,VDD) not connected
  pin (U1927,VDD) not connected
  pin (U1885,VDD) not connected
  pin (U1254,VDD) not connected
  pin (U949,VDD) not connected
  pin (U1095,VDD) not connected
  pin (U1270,VDD) not connected
  pin (U2,VDD) not connected
  pin (U7,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U242,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U293,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U288,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U307,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U105,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U18,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U310,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U318,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U321,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U226,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U236,VDD) not connected
  pin (test\/RoundingAdder/U90,VDD) not connected
  pin (test\/RoundingAdder/U243,VDD) not connected
  pin (test\/RoundingAdder/U112,VDD) not connected
  pin (test\/RoundingAdder/U150,VDD) not connected
  pin (test\/RoundingAdder/U96,VDD) not connected
  pin (U2137,VDD) not connected
  pin (U2149,VDD) not connected
  pin (U2129,VDD) not connected
  pin (U1703,VDD) not connected
  pin (U950,VDD) not connected
  pin (U1253,VDD) not connected
  pin (U505,VDD) not connected
  pin (U733,VDD) not connected
  pin (U1908,VDD) not connected
  pin (U621,VDD) not connected
  pin (U2080,VDD) not connected
  pin (U2082,VDD) not connected
  pin (U2019,VDD) not connected
  pin (U2029,VDD) not connected
  pin (U1962,VDD) not connected
  pin (U1992,VDD) not connected
  pin (U1853,VDD) not connected
  pin (U1938,VDD) not connected
  pin (U1805,VDD) not connected
  pin (U1806,VDD) not connected
  pin (U1811,VDD) not connected
  pin (U1833,VDD) not connected
  pin (U1773,VDD) not connected
  pin (U1783,VDD) not connected
  pin (U1786,VDD) not connected
  pin (U1789,VDD) not connected
  pin (U1802,VDD) not connected
  pin (U1577,VDD) not connected
  pin (U1719,VDD) not connected
  pin (U1750,VDD) not connected
  pin (U777,VDD) not connected
  pin (U316,VDD) not connected
  pin (U504,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U91,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U123,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U126,VDD) not connected
  pin (U1490,VDD) not connected
  pin (U1500,VDD) not connected
  pin (U1056,VDD) not connected
  pin (U1142,VDD) not connected
  pin (U1434,VDD) not connected
  pin (U1245,VDD) not connected
  pin (U1505,VDD) not connected
  pin (U1814,VDD) not connected
  pin (U2370,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U28,VDD) not connected
  pin (U145,VDD) not connected
  pin (U317,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U92,VDD) not connected
  pin (U1928,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U27,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U203,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U79,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U37,VDD) not connected
  pin (test\/RoundingAdder/U50,VDD) not connected
  pin (test\/RoundingAdder/U15,VDD) not connected
  pin (test\/RoundingAdder/U29,VDD) not connected
  pin (test\/RoundingAdder/U56,VDD) not connected
  pin (test\/RoundingAdder/U63,VDD) not connected
  pin (U136,VDD) not connected
  pin (U242,VDD) not connected
  pin (U187,VDD) not connected
  pin (U190,VDD) not connected
  pin (U1153,VDD) not connected
  pin (U1611,VDD) not connected
  pin (U1791,VDD) not connected
  pin (U2368,VDD) not connected
  pin (U2399,VDD) not connected
  pin (U2408,VDD) not connected
  pin (U2470,VDD) not connected
  pin (U2478,VDD) not connected
  pin (U1581,VDD) not connected
  pin (U2207,VDD) not connected
  pin (U167,VDD) not connected
  pin (U2206,VDD) not connected
  pin (U1486,VDD) not connected
  pin (U1194,VDD) not connected
  pin (U2369,VDD) not connected
  pin (U2409,VDD) not connected
  pin (U259,VDD) not connected
  pin (U257,VDD) not connected
  pin (U276,VDD) not connected
  pin (U264,VDD) not connected
  pin (U1298,VDD) not connected
  pin (U1852,VDD) not connected
  pin (U717,VDD) not connected
  pin (U80,VDD) not connected
  pin (U2401,VDD) not connected
  pin (U55,VDD) not connected
  pin (U300,VDD) not connected
  pin (U2443,VDD) not connected
  pin (U878,VDD) not connected
  pin (U69,VDD) not connected
  pin (U217,VDD) not connected
  pin (U1077,VDD) not connected
  pin (U2266,VDD) not connected
  pin (U1671,VDD) not connected
  pin (U826,VDD) not connected
  pin (U719,VDD) not connected
  pin (U2331,VDD) not connected
  pin (U2351,VDD) not connected
  pin (U2398,VDD) not connected
  pin (U2340,VDD) not connected
  pin (U2254,VDD) not connected
  pin (U1642,VDD) not connected
  pin (U2425,VDD) not connected
  pin (U2452,VDD) not connected
  pin (U1658,VDD) not connected
  pin (U2291,VDD) not connected
  pin (U1659,VDD) not connected
  pin (U46,VDD) not connected
  pin (U2446,VDD) not connected
  pin (U2434,VDD) not connected
  pin (U2337,VDD) not connected
  pin (U2456,VDD) not connected
  pin (U2464,VDD) not connected
  pin (U315,VDD) not connected
  pin (U2297,VDD) not connected
  pin (U2475,VDD) not connected
  pin (U2418,VDD) not connected
  pin (U2328,VDD) not connected
  pin (U2143,VDD) not connected
  pin (U213,VDD) not connected
  pin (U1595,VDD) not connected
  pin (U389,VDD) not connected
  pin (U51,VDD) not connected
  pin (U1415,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U70,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U86,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U158,VDD) not connected
  pin (U1440,VDD) not connected
  pin (U1672,VDD) not connected
  pin (U956,VDD) not connected
  pin (U763,VDD) not connected
  pin (U766,VDD) not connected
  pin (U480,VDD) not connected
  pin (U1346,VDD) not connected
  pin (U174,VDD) not connected
  pin (U281,VDD) not connected
  pin (U1299,VDD) not connected
  pin (U713,VDD) not connected
  pin (U710,VDD) not connected
  pin (U1342,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U24,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U82,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U89,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U33,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U23,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U57,VDD) not connected
  pin (test\/RoundingAdder/U72,VDD) not connected
  pin (U2315,VDD) not connected
  pin (U183,VDD) not connected
  pin (U1947,VDD) not connected
  pin (U1386,VDD) not connected
  pin (U1708,VDD) not connected
  pin (U2209,VDD) not connected
  pin (U1266,VDD) not connected
  pin (U1296,VDD) not connected
  pin (U2311,VDD) not connected
  pin (U2310,VDD) not connected
  pin (U1309,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U212,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U61,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U66,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U74,VDD) not connected
  pin (U346,VDD) not connected
  pin (U347,VDD) not connected
  pin (test\/RoundingAdder/U94,VDD) not connected
  pin (U1492,VDD) not connected
  pin (test\/SignificandMultiplication\/Adder_final6_0/U172,VDD) not connected
  pin (U2202,VDD) not connected
  pin (U1181,VDD) not connected
  pin (U1980,VDD) not connected
  pin (U823,VDD) not connected
  pin (U1801,VDD) not connected
  pin (U2086,VDD) not connected
  pin (U532,VDD) not connected
  pin (U781,VDD) not connected
  pin (U1111,VDD) not connected
  pin (U2069,VDD) not connected
  pin (U1929,VDD) not connected
  pin (U1964,VDD) not connected
  pin (U344,VDD) not connected
  pin (U1807,VDD) not connected
  pin (U1562,VDD) not connected
        ERROR: There are 953 floating pins
	@@Error found in VDD
Checked 2 nets, 2 have Errors
Update error cell ...
1
change_names -rules verilog -hierarchy
Information: Updating database...
Information: Updating top database 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper.CEL;1'. (MWDC-255)
1
write_verilog  ../PL/$dname.pl.v
Generating description for top level cell.
Processing module IntAdder_42_f100_uid15
Processing module IntAdder_33_f100_uid23
Processing module FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
extract_rc -coupling_cap -routed_nets_only -incremental

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPHVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWPLVT library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'FPMultiplier_8_23_8_23_8_23_uid2_Wrapper'


Warning: Port 'rst' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Information: Incremental extraction not triggered due to too many changes.  (RCEX-091)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
write_parasitics -output ../PL/$dname.spef -format SPEF
Information: design is either fully routed or in placement stage.
Writing SPEF to ../PL/FPMultiplier_8_23_8_23_8_23_uid2_Wrapper.spef.max ...
Writing SPEF to ../PL/FPMultiplier_8_23_8_23_8_23_uid2_Wrapper.spef.min ...
1
report_timing > ../REP/PL_t_$dname.rep
report_area > ../REP/PL_a_$dname.rep
report_power > ../REP/PL_p_$dname.rep
write_sdf ../SDF/$dname.pl.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/jiaoxun/DAC2018/SDF/FPMultiplier_8_23_8_23_8_23_uid2_Wrapper.pl.sdf'. (WT-3)
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FPMultiplier_8_23_8_23_8_23_uid2_Wrapper
Version: K-2015.06-SP1
Date   : Mon Nov  6 15:13:47 2017
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: WCCOM   Library: tcbn45gsbwpwc
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 17.47%

  Startpoint: i_Y_d1_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_R_d1_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  i_Y_d1_reg_15_/CP (DFQD1BWPLVT)                         0.00       0.01 r
  i_Y_d1_reg_15_/Q (DFQD1BWPLVT)                          0.15 @     0.16 r
  U2119/Z (CKXOR2D1BWPLVT)                                0.10 @     0.27 f
  U1782/ZN (ND2D1BWPLVT)                                  0.06 &     0.32 r
  U2454/Z (OR2D1BWPLVT)                                   0.06 &     0.38 r
  U2456/ZN (ND2D1BWPLVT)                                  0.04 &     0.42 f
  U355/S (HA1D0BWPLVT)                                    0.07 &     0.49 r
  U350/S (FA1D0BWPLVT)                                    0.11 &     0.60 r
  U367/S (FA1D0BWPLVT)                                    0.08 &     0.68 f
  U1395/ZN (NR2XD0BWP)                                    0.04 &     0.72 r
  U1321/ZN (NR2XD0BWP)                                    0.04 &     0.75 f
  U1297/ZN (NR2XD0BWP)                                    0.04 &     0.79 r
  U1268/ZN (OAI21D1BWPLVT)                                0.03 &     0.82 f
  U248/Z (AN2XD1BWPLVT)                                   0.03 &     0.86 f
  U253/ZN (NR2D1BWPLVT)                                   0.04 &     0.89 r
  U1165/ZN (OAI21D1BWPLVT)                                0.03 &     0.93 f
  U1131/ZN (AOI21D2BWPLVT)                                0.04 &     0.97 r
  U1084/ZN (OAI21D2BWPLVT)                                0.03 &     1.00 f
  U51/ZN (ND2D1BWPLVT)                                    0.02 &     1.02 r
  U726/Z (AN2D2BWPLVT)                                    0.05 &     1.07 r
  U387/ZN (OAI21D4BWPLVT)                                 0.03 &     1.10 f
  U374/ZN (ND2D1BWPLVT)                                   0.02 &     1.12 r
  U368/ZN (ND2D1BWPLVT)                                   0.02 &     1.14 f
  U1002/ZN (XNR2D1BWP)                                    0.08 &     1.22 r
  test_SignificandMultiplication_Adder_final6_0/Y[23] (IntAdder_42_f100_uid15)
                                                          0.00       1.22 r
  test_SignificandMultiplication_Adder_final6_0/U94/ZN (NR2D1BWPLVT)
                                                          0.03 &     1.25 f
  test_SignificandMultiplication_Adder_final6_0/U95/ZN (INVD1BWPLVT)
                                                          0.03 &     1.28 r
  test_SignificandMultiplication_Adder_final6_0/U99/ZN (ND2D1BWPLVT)
                                                          0.02 &     1.30 f
  test_SignificandMultiplication_Adder_final6_0/U29/ZN (NR2D1BWPLVT)
                                                          0.03 &     1.33 r
  test_SignificandMultiplication_Adder_final6_0/U56/ZN (CKND2D2BWPLVT)
                                                          0.02 &     1.36 f
  test_SignificandMultiplication_Adder_final6_0/U21/ZN (ND2D2BWPLVT)
                                                          0.02 &     1.37 r
  test_SignificandMultiplication_Adder_final6_0/U49/ZN (ND2D3BWPLVT)
                                                          0.03 @     1.40 f
  test_SignificandMultiplication_Adder_final6_0/U2/ZN (INVD1BWPLVT)
                                                          0.03 @     1.44 r
  test_SignificandMultiplication_Adder_final6_0/U213/ZN (ND3D2BWPLVT)
                                                          0.04 &     1.48 f
  test_SignificandMultiplication_Adder_final6_0/U214/ZN (ND2D8BWPLVT)
                                                          0.02 @     1.50 r
  test_SignificandMultiplication_Adder_final6_0/R[40] (IntAdder_42_f100_uid15)
                                                          0.00       1.50 r
  U45/ZN (INVD16BWPLVT)                                   0.02 @     1.52 f
  U904/ZN (NR2D1BWPLVT)                                   0.05 @     1.56 r
  U740/ZN (INR2D1BWPLVT)                                  0.02 &     1.58 f
  U794/ZN (ND2D1BWPLVT)                                   0.02 &     1.60 r
  U751/ZN (ND2D1BWP)                                      0.02 &     1.63 f
  U2175/ZN (NR2D1BWPLVT)                                  0.04 &     1.66 r
  test_RoundingAdder/X[25] (IntAdder_33_f100_uid23)       0.00       1.66 r
  test_RoundingAdder/U46/ZN (INVD1BWPLVT)                 0.02 &     1.69 f
  test_RoundingAdder/U48/ZN (NR2D1BWPLVT)                 0.04 &     1.72 r
  test_RoundingAdder/U13/ZN (ND2D1BWPLVT)                 0.02 &     1.75 f
  test_RoundingAdder/U10/ZN (NR2D1BWPLVT)                 0.04 &     1.79 r
  test_RoundingAdder/U7/ZN (ND2D2BWPLVT)                  0.03 &     1.82 f
  test_RoundingAdder/U42/ZN (NR2D2BWPLVT)                 0.03 &     1.85 r
  test_RoundingAdder/U41/ZN (ND2D1BWPLVT)                 0.02 &     1.87 f
  test_RoundingAdder/U1/Z (CKXOR2D1BWPLVT)                0.04 &     1.91 f
  test_RoundingAdder/R[32] (IntAdder_33_f100_uid23)       0.00       1.91 f
  U2483/Z (OR3D4BWPLVT)                                   0.05 &     1.96 f
  U2484/ZN (ND2D4BWPLVT)                                  0.02 @     1.98 r
  o_R_d1_reg_32_/D (DFQD1BWPLVT)                          0.00 @     1.98 r
  data arrival time                                                  1.98

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.00       2.00
  o_R_d1_reg_32_/CP (DFQD1BWPLVT)                         0.00       2.00 r
  library setup time                                     -0.02       1.98
  data required time                                                 1.98
  --------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
quit

Thank you...

