   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/gd32f10x/gd32f10x_fmc.c"
  18              		.section	.text.fmc_wscnt_set,"ax",%progbits
  19              		.align	1
  20              		.global	fmc_wscnt_set
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	fmc_wscnt_set:
  26              	.LVL0:
  27              	.LFB56:
   1:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
   2:../system/src/gd32f10x/gd32f10x_fmc.c ****     \file    gd32f10x_fmc.c
   3:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief   FMC driver
   4:../system/src/gd32f10x/gd32f10x_fmc.c **** 
   5:../system/src/gd32f10x/gd32f10x_fmc.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:../system/src/gd32f10x/gd32f10x_fmc.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:../system/src/gd32f10x/gd32f10x_fmc.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:../system/src/gd32f10x/gd32f10x_fmc.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:../system/src/gd32f10x/gd32f10x_fmc.c **** */
  10:../system/src/gd32f10x/gd32f10x_fmc.c **** 
  11:../system/src/gd32f10x/gd32f10x_fmc.c **** /*
  12:../system/src/gd32f10x/gd32f10x_fmc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:../system/src/gd32f10x/gd32f10x_fmc.c **** 
  14:../system/src/gd32f10x/gd32f10x_fmc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:../system/src/gd32f10x/gd32f10x_fmc.c **** are permitted provided that the following conditions are met:
  16:../system/src/gd32f10x/gd32f10x_fmc.c **** 
  17:../system/src/gd32f10x/gd32f10x_fmc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:../system/src/gd32f10x/gd32f10x_fmc.c ****        list of conditions and the following disclaimer.
  19:../system/src/gd32f10x/gd32f10x_fmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:../system/src/gd32f10x/gd32f10x_fmc.c ****        this list of conditions and the following disclaimer in the documentation 
  21:../system/src/gd32f10x/gd32f10x_fmc.c ****        and/or other materials provided with the distribution.
  22:../system/src/gd32f10x/gd32f10x_fmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:../system/src/gd32f10x/gd32f10x_fmc.c ****        may be used to endorse or promote products derived from this software without 
  24:../system/src/gd32f10x/gd32f10x_fmc.c ****        specific prior written permission.
  25:../system/src/gd32f10x/gd32f10x_fmc.c **** 
  26:../system/src/gd32f10x/gd32f10x_fmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:../system/src/gd32f10x/gd32f10x_fmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:../system/src/gd32f10x/gd32f10x_fmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:../system/src/gd32f10x/gd32f10x_fmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:../system/src/gd32f10x/gd32f10x_fmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:../system/src/gd32f10x/gd32f10x_fmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:../system/src/gd32f10x/gd32f10x_fmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:../system/src/gd32f10x/gd32f10x_fmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:../system/src/gd32f10x/gd32f10x_fmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:../system/src/gd32f10x/gd32f10x_fmc.c **** OF SUCH DAMAGE.
  36:../system/src/gd32f10x/gd32f10x_fmc.c **** */
  37:../system/src/gd32f10x/gd32f10x_fmc.c **** 
  38:../system/src/gd32f10x/gd32f10x_fmc.c **** #include "gd32f10x_fmc.h"
  39:../system/src/gd32f10x/gd32f10x_fmc.c **** 
  40:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
  41:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      set the wait state counter value
  42:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  wscnt£ºwait state counter value
  43:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        WS_WSCNT_0: FMC 0 wait state
  44:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        WS_WSCNT_1: FMC 1 wait state
  45:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        WS_WSCNT_2: FMC 2 wait state
  46:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
  47:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
  48:../system/src/gd32f10x/gd32f10x_fmc.c **** */
  49:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_wscnt_set(uint32_t wscnt)
  50:../system/src/gd32f10x/gd32f10x_fmc.c **** {
  28              		.loc 1 50 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  51:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint32_t reg;
  33              		.loc 1 51 5 view .LVU1
  52:../system/src/gd32f10x/gd32f10x_fmc.c ****     
  53:../system/src/gd32f10x/gd32f10x_fmc.c ****     reg = FMC_WS;
  34              		.loc 1 53 5 view .LVU2
  35              		.loc 1 53 9 is_stmt 0 view .LVU3
  36 0000 034A     		ldr	r2, .L2
  37 0002 1368     		ldr	r3, [r2]
  38              	.LVL1:
  54:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* set the wait state counter value */
  55:../system/src/gd32f10x/gd32f10x_fmc.c ****     reg &= ~FMC_WS_WSCNT;
  39              		.loc 1 55 5 is_stmt 1 view .LVU4
  40              		.loc 1 55 9 is_stmt 0 view .LVU5
  41 0004 23F00703 		bic	r3, r3, #7
  42              	.LVL2:
  56:../system/src/gd32f10x/gd32f10x_fmc.c ****     FMC_WS = (reg | wscnt);
  43              		.loc 1 56 5 is_stmt 1 view .LVU6
  44              		.loc 1 56 19 is_stmt 0 view .LVU7
  45 0008 0343     		orrs	r3, r3, r0
  46              	.LVL3:
  47              		.loc 1 56 12 view .LVU8
  48 000a 1360     		str	r3, [r2]
  57:../system/src/gd32f10x/gd32f10x_fmc.c **** }
  49              		.loc 1 57 1 view .LVU9
  50 000c 7047     		bx	lr
  51              	.L3:
  52 000e 00BF     		.align	2
  53              	.L2:
  54 0010 00200240 		.word	1073881088
  55              		.cfi_endproc
  56              	.LFE56:
  58              		.section	.text.fmc_unlock,"ax",%progbits
  59              		.align	1
  60              		.global	fmc_unlock
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	fmc_unlock:
  66              	.LFB57:
  58:../system/src/gd32f10x/gd32f10x_fmc.c **** 
  59:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
  60:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      unlock the main FMC operation
  61:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
  62:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
  63:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
  64:../system/src/gd32f10x/gd32f10x_fmc.c **** */
  65:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_unlock(void)
  66:../system/src/gd32f10x/gd32f10x_fmc.c **** {
  67              		.loc 1 66 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
  67:../system/src/gd32f10x/gd32f10x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
  72              		.loc 1 67 5 view .LVU11
  73              		.loc 1 67 19 is_stmt 0 view .LVU12
  74 0000 0E4B     		ldr	r3, .L7
  75 0002 1B69     		ldr	r3, [r3, #16]
  76              		.loc 1 67 7 view .LVU13
  77 0004 13F0800F 		tst	r3, #128
  78 0008 05D0     		beq	.L5
  68:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* write the FMC unlock key */
  69:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
  79              		.loc 1 69 9 is_stmt 1 view .LVU14
  80              		.loc 1 69 18 is_stmt 0 view .LVU15
  81 000a 0C4B     		ldr	r3, .L7
  82 000c 0C4A     		ldr	r2, .L7+4
  83 000e 5A60     		str	r2, [r3, #4]
  70:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
  84              		.loc 1 70 9 is_stmt 1 view .LVU16
  85              		.loc 1 70 18 is_stmt 0 view .LVU17
  86 0010 02F18832 		add	r2, r2, #-2004318072
  87 0014 5A60     		str	r2, [r3, #4]
  88              	.L5:
  71:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
  72:../system/src/gd32f10x/gd32f10x_fmc.c **** 
  73:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
  89              		.loc 1 73 5 is_stmt 1 view .LVU18
  90              		.loc 1 73 25 is_stmt 0 view .LVU19
  91 0016 0B4B     		ldr	r3, .L7+8
  92 0018 B3F8E030 		ldrh	r3, [r3, #224]
  93              		.loc 1 73 7 view .LVU20
  94 001c B3F5007F 		cmp	r3, #512
  95 0020 0AD9     		bls	.L4
  74:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* write the FMC unlock key */
  75:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(RESET != (FMC_CTL1 & FMC_CTL1_LK)){
  96              		.loc 1 75 9 is_stmt 1 view .LVU21
  97              		.loc 1 75 22 is_stmt 0 view .LVU22
  98 0022 064B     		ldr	r3, .L7
  99 0024 1B6D     		ldr	r3, [r3, #80]
 100              		.loc 1 75 11 view .LVU23
 101 0026 13F0800F 		tst	r3, #128
 102 002a 05D0     		beq	.L4
  76:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY0;
 103              		.loc 1 76 13 is_stmt 1 view .LVU24
 104              		.loc 1 76 22 is_stmt 0 view .LVU25
 105 002c 034B     		ldr	r3, .L7
 106 002e 044A     		ldr	r2, .L7+4
 107 0030 5A64     		str	r2, [r3, #68]
  77:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY1;
 108              		.loc 1 77 13 is_stmt 1 view .LVU26
 109              		.loc 1 77 22 is_stmt 0 view .LVU27
 110 0032 02F18832 		add	r2, r2, #-2004318072
 111 0036 5A64     		str	r2, [r3, #68]
 112              	.L4:
  78:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
  79:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
  80:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 113              		.loc 1 80 1 view .LVU28
 114 0038 7047     		bx	lr
 115              	.L8:
 116 003a 00BF     		.align	2
 117              	.L7:
 118 003c 00200240 		.word	1073881088
 119 0040 23016745 		.word	1164378403
 120 0044 00F7FF1F 		.word	536868608
 121              		.cfi_endproc
 122              	.LFE57:
 124              		.section	.text.fmc_bank0_unlock,"ax",%progbits
 125              		.align	1
 126              		.global	fmc_bank0_unlock
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 131              	fmc_bank0_unlock:
 132              	.LFB58:
  81:../system/src/gd32f10x/gd32f10x_fmc.c **** 
  82:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
  83:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      unlock the FMC bank0 operation 
  84:../system/src/gd32f10x/gd32f10x_fmc.c ****                 this function can be used for all GD32F10x devices.
  85:../system/src/gd32f10x/gd32f10x_fmc.c ****                 for GD32F10x_MD and GD32F10x_HD, this function unlocks bank0.
  86:../system/src/gd32f10x/gd32f10x_fmc.c ****                 for GD32F10x_XD and GD32F10x_CL with flash no more than 512KB, it is equivalent to 
  87:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
  88:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
  89:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
  90:../system/src/gd32f10x/gd32f10x_fmc.c **** */
  91:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_bank0_unlock(void)
  92:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 133              		.loc 1 92 1 is_stmt 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
  93:../system/src/gd32f10x/gd32f10x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
 138              		.loc 1 93 5 view .LVU30
 139              		.loc 1 93 19 is_stmt 0 view .LVU31
 140 0000 054B     		ldr	r3, .L11
 141 0002 1B69     		ldr	r3, [r3, #16]
 142              		.loc 1 93 7 view .LVU32
 143 0004 13F0800F 		tst	r3, #128
 144 0008 05D0     		beq	.L9
  94:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* write the FMC unlock key */
  95:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
 145              		.loc 1 95 9 is_stmt 1 view .LVU33
 146              		.loc 1 95 18 is_stmt 0 view .LVU34
 147 000a 034B     		ldr	r3, .L11
 148 000c 034A     		ldr	r2, .L11+4
 149 000e 5A60     		str	r2, [r3, #4]
  96:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
 150              		.loc 1 96 9 is_stmt 1 view .LVU35
 151              		.loc 1 96 18 is_stmt 0 view .LVU36
 152 0010 02F18832 		add	r2, r2, #-2004318072
 153 0014 5A60     		str	r2, [r3, #4]
 154              	.L9:
  97:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
  98:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 155              		.loc 1 98 1 view .LVU37
 156 0016 7047     		bx	lr
 157              	.L12:
 158              		.align	2
 159              	.L11:
 160 0018 00200240 		.word	1073881088
 161 001c 23016745 		.word	1164378403
 162              		.cfi_endproc
 163              	.LFE58:
 165              		.section	.text.fmc_bank1_unlock,"ax",%progbits
 166              		.align	1
 167              		.global	fmc_bank1_unlock
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	fmc_bank1_unlock:
 173              	.LFB59:
  99:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 100:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 101:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      unlock the FMC bank1 operation 
 102:../system/src/gd32f10x/gd32f10x_fmc.c ****                 this function can be used for GD32F10x_XD and GD32F10x_CL with flash more than 512K
 103:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 104:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 105:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 106:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 107:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_bank1_unlock(void)
 108:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 174              		.loc 1 108 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 109:../system/src/gd32f10x/gd32f10x_fmc.c ****     if((RESET != (FMC_CTL1 & FMC_CTL1_LK))){
 179              		.loc 1 109 5 view .LVU39
 180              		.loc 1 109 19 is_stmt 0 view .LVU40
 181 0000 054B     		ldr	r3, .L15
 182 0002 1B6D     		ldr	r3, [r3, #80]
 183              		.loc 1 109 7 view .LVU41
 184 0004 13F0800F 		tst	r3, #128
 185 0008 05D0     		beq	.L13
 110:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* write the FMC unlock key */
 111:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY0;
 186              		.loc 1 111 9 is_stmt 1 view .LVU42
 187              		.loc 1 111 18 is_stmt 0 view .LVU43
 188 000a 034B     		ldr	r3, .L15
 189 000c 034A     		ldr	r2, .L15+4
 190 000e 5A64     		str	r2, [r3, #68]
 112:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY1;
 191              		.loc 1 112 9 is_stmt 1 view .LVU44
 192              		.loc 1 112 18 is_stmt 0 view .LVU45
 193 0010 02F18832 		add	r2, r2, #-2004318072
 194 0014 5A64     		str	r2, [r3, #68]
 195              	.L13:
 113:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 114:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 196              		.loc 1 114 1 view .LVU46
 197 0016 7047     		bx	lr
 198              	.L16:
 199              		.align	2
 200              	.L15:
 201 0018 00200240 		.word	1073881088
 202 001c 23016745 		.word	1164378403
 203              		.cfi_endproc
 204              	.LFE59:
 206              		.section	.text.fmc_lock,"ax",%progbits
 207              		.align	1
 208              		.global	fmc_lock
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 213              	fmc_lock:
 214              	.LFB60:
 115:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 116:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 117:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      lock the main FMC operation
 118:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 119:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 120:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 121:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 122:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_lock(void)
 123:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 215              		.loc 1 123 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 124:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* set the LK bit */
 125:../system/src/gd32f10x/gd32f10x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 220              		.loc 1 125 5 view .LVU48
 221 0000 074A     		ldr	r2, .L19
 222 0002 1369     		ldr	r3, [r2, #16]
 223              		.loc 1 125 14 is_stmt 0 view .LVU49
 224 0004 43F08003 		orr	r3, r3, #128
 225 0008 1361     		str	r3, [r2, #16]
 126:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 127:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 226              		.loc 1 127 5 is_stmt 1 view .LVU50
 227              		.loc 1 127 25 is_stmt 0 view .LVU51
 228 000a 064B     		ldr	r3, .L19+4
 229 000c B3F8E030 		ldrh	r3, [r3, #224]
 230              		.loc 1 127 7 view .LVU52
 231 0010 B3F5007F 		cmp	r3, #512
 232 0014 03D9     		bls	.L17
 128:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* set the LK bit */
 129:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_LK;
 233              		.loc 1 129 9 is_stmt 1 view .LVU53
 234 0016 136D     		ldr	r3, [r2, #80]
 235              		.loc 1 129 18 is_stmt 0 view .LVU54
 236 0018 43F08003 		orr	r3, r3, #128
 237 001c 1365     		str	r3, [r2, #80]
 238              	.L17:
 130:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 131:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 239              		.loc 1 131 1 view .LVU55
 240 001e 7047     		bx	lr
 241              	.L20:
 242              		.align	2
 243              	.L19:
 244 0020 00200240 		.word	1073881088
 245 0024 00F7FF1F 		.word	536868608
 246              		.cfi_endproc
 247              	.LFE60:
 249              		.section	.text.fmc_bank0_lock,"ax",%progbits
 250              		.align	1
 251              		.global	fmc_bank0_lock
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 256              	fmc_bank0_lock:
 257              	.LFB61:
 132:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 133:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 134:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      lock the FMC bank0 operation
 135:../system/src/gd32f10x/gd32f10x_fmc.c ****                 this function can be used for all GD32F10X devices.
 136:../system/src/gd32f10x/gd32f10x_fmc.c ****                 for GD32F10x_MD and GD32F10x_HD, this function unlocks bank0.
 137:../system/src/gd32f10x/gd32f10x_fmc.c ****                 for GD32F10x_XD and GD32F10x_CL with flash no more than 512KB, it is equivalent to 
 138:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 139:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 140:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 141:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 142:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_bank0_lock(void)
 143:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 258              		.loc 1 143 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		@ link register save eliminated.
 144:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* set the LK bit*/
 145:../system/src/gd32f10x/gd32f10x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 263              		.loc 1 145 5 view .LVU57
 264 0000 024A     		ldr	r2, .L22
 265 0002 1369     		ldr	r3, [r2, #16]
 266              		.loc 1 145 14 is_stmt 0 view .LVU58
 267 0004 43F08003 		orr	r3, r3, #128
 268 0008 1361     		str	r3, [r2, #16]
 146:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 269              		.loc 1 146 1 view .LVU59
 270 000a 7047     		bx	lr
 271              	.L23:
 272              		.align	2
 273              	.L22:
 274 000c 00200240 		.word	1073881088
 275              		.cfi_endproc
 276              	.LFE61:
 278              		.section	.text.fmc_bank1_lock,"ax",%progbits
 279              		.align	1
 280              		.global	fmc_bank1_lock
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	fmc_bank1_lock:
 286              	.LFB62:
 147:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 148:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 149:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      lock the FMC bank1 operation
 150:../system/src/gd32f10x/gd32f10x_fmc.c ****                 this function can be used for GD32F10x_XD and GD32F10x_CL with flash more than 512K
 151:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 152:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 153:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 154:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 155:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_bank1_lock(void)
 156:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 287              		.loc 1 156 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 157:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* set the LK bit*/
 158:../system/src/gd32f10x/gd32f10x_fmc.c ****     FMC_CTL1 |= FMC_CTL1_LK;
 292              		.loc 1 158 5 view .LVU61
 293 0000 024A     		ldr	r2, .L25
 294 0002 136D     		ldr	r3, [r2, #80]
 295              		.loc 1 158 14 is_stmt 0 view .LVU62
 296 0004 43F08003 		orr	r3, r3, #128
 297 0008 1365     		str	r3, [r2, #80]
 159:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 298              		.loc 1 159 1 view .LVU63
 299 000a 7047     		bx	lr
 300              	.L26:
 301              		.align	2
 302              	.L25:
 303 000c 00200240 		.word	1073881088
 304              		.cfi_endproc
 305              	.LFE62:
 307              		.section	.text.ob_unlock,"ax",%progbits
 308              		.align	1
 309              		.global	ob_unlock
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	ob_unlock:
 315              	.LFB69:
 160:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 161:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 162:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      erase page
 163:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  page_address: the page address to be erased.
 164:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 165:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 166:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 167:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_page_erase(uint32_t page_address)
 168:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 169:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state;
 170:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 171:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 172:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 173:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 174:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 175:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 176:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 177:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_ADDR0 = page_address;
 178:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 179:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 180:../system/src/gd32f10x/gd32f10x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 181:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PER bit */
 182:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PER;
 183:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 184:../system/src/gd32f10x/gd32f10x_fmc.c ****         }else{
 185:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 186:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 187:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 188:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 189:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 190:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_ADDR1 = page_address;
 191:../system/src/gd32f10x/gd32f10x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 192:../system/src/gd32f10x/gd32f10x_fmc.c ****                     FMC_ADDR0 = page_address;
 193:../system/src/gd32f10x/gd32f10x_fmc.c ****                 }
 194:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_START;
 195:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 196:../system/src/gd32f10x/gd32f10x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 197:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PER bit */
 198:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PER;
 199:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 200:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 201:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 202:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 203:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* if the last operation is completed, start page erase */
 204:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 205:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 206:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_ADDR0 = page_address;
 207:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 208:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 209:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 210:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PER bit */
 211:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PER;
 212:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 213:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 214:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 215:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 216:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 217:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 218:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 219:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      erase whole chip
 220:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 221:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 222:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 223:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 224:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_mass_erase(void)
 225:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 226:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state;
 227:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 228:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 229:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 230:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 231:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start whole chip erase */
 232:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 233:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 234:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 235:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 236:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 237:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 238:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 239:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 240:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 241:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start whole chip erase */
 242:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_MER;
 243:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 244:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 245:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 246:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 247:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL1 &= ~FMC_CTL1_MER;
 248:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 249:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 250:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 251:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 252:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 253:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start whole chip erase */
 254:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 255:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 256:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 257:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 258:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 259:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 260:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 261:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 262:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state  */
 263:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 264:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 265:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 266:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 267:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      erase bank0
 268:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 269:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 270:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 271:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 272:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_bank0_erase(void)
 273:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 274:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 275:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* wait for the FMC ready */
 276:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 277:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 278:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 279:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* start FMC bank0 erase */
 280:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_MER;
 281:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 282:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 283:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 284:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* reset the MER bit */
 285:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 &= ~FMC_CTL0_MER;
 286:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 287:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the fmc state */
 288:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 289:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 290:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 291:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 292:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      erase bank1
 293:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 294:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 295:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 296:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 297:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_bank1_erase(void)
 298:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 299:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 300:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* wait for the FMC ready */
 301:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 302:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 303:../system/src/gd32f10x/gd32f10x_fmc.c ****    if(FMC_READY == fmc_state){
 304:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* start FMC bank1 erase */
 305:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_MER;
 306:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 307:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 308:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 309:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* reset the MER bit */
 310:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL1 &= ~FMC_CTL1_MER;
 311:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 312:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the fmc state */
 313:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 314:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 315:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 316:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 317:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      program a word at the corresponding address
 318:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  address: address to program
 319:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  data: word to program
 320:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 321:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 322:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 323:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)
 324:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 325:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 326:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 327:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 328:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 329:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 330:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 331:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 332:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 333:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG32(address) = data;
 334:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 335:../system/src/gd32f10x/gd32f10x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 336:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 337:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 338:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 339:../system/src/gd32f10x/gd32f10x_fmc.c ****         }else{
 340:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 341:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 342:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 343:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 344:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 345:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG32(address) = data;
 346:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 347:../system/src/gd32f10x/gd32f10x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 348:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 349:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 350:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 351:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 352:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 353:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 354:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 355:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 356:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* set the PG bit to start program */
 357:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 358:../system/src/gd32f10x/gd32f10x_fmc.c ****             REG32(address) = data;
 359:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 360:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 361:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PG bit */
 362:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 363:../system/src/gd32f10x/gd32f10x_fmc.c ****         } 
 364:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 365:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 366:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 367:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 368:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 369:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 370:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      program a half word at the corresponding address
 371:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  address: address to program
 372:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  data: halfword to program
 373:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 374:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 375:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 376:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)
 377:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 378:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 379:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 380:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 381:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 382:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 383:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 384:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 385:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 386:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG16(address) = data;
 387:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 388:../system/src/gd32f10x/gd32f10x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 389:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 390:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 391:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 392:../system/src/gd32f10x/gd32f10x_fmc.c ****         }else{
 393:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 394:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 395:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 396:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 397:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 398:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG16(address) = data;
 399:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 400:../system/src/gd32f10x/gd32f10x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 401:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 402:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 403:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 404:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 405:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 406:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 407:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 408:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 409:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* set the PG bit to start program */
 410:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 411:../system/src/gd32f10x/gd32f10x_fmc.c ****             REG16(address) = data;
 412:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 413:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 414:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PG bit */
 415:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 416:../system/src/gd32f10x/gd32f10x_fmc.c ****         } 
 417:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 418:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 419:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 420:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 421:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 422:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 423:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      unlock the option byte operation
 424:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 425:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 426:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 427:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 428:../system/src/gd32f10x/gd32f10x_fmc.c **** void ob_unlock(void)
 429:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 316              		.loc 1 429 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		@ link register save eliminated.
 430:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(RESET == (FMC_CTL0 & FMC_CTL0_OBWEN)){
 321              		.loc 1 430 5 view .LVU65
 322              		.loc 1 430 18 is_stmt 0 view .LVU66
 323 0000 084B     		ldr	r3, .L30
 324 0002 1B69     		ldr	r3, [r3, #16]
 325              		.loc 1 430 7 view .LVU67
 326 0004 13F4007F 		tst	r3, #512
 327 0008 05D1     		bne	.L29
 431:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* write the FMC key */
 432:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY0;
 328              		.loc 1 432 9 is_stmt 1 view .LVU68
 329              		.loc 1 432 19 is_stmt 0 view .LVU69
 330 000a 064B     		ldr	r3, .L30
 331 000c 064A     		ldr	r2, .L30+4
 332 000e 9A60     		str	r2, [r3, #8]
 433:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY1;
 333              		.loc 1 433 9 is_stmt 1 view .LVU70
 334              		.loc 1 433 19 is_stmt 0 view .LVU71
 335 0010 02F18832 		add	r2, r2, #-2004318072
 336 0014 9A60     		str	r2, [r3, #8]
 337              	.L29:
 434:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 435:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 436:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* wait until OBWEN bit is set by hardware */
 437:../system/src/gd32f10x/gd32f10x_fmc.c ****     while(RESET == (FMC_CTL0 & FMC_CTL0_OBWEN)){
 438:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 338              		.loc 1 438 5 is_stmt 1 discriminator 1 view .LVU72
 437:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 339              		.loc 1 437 17 discriminator 1 view .LVU73
 437:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 340              		.loc 1 437 21 is_stmt 0 discriminator 1 view .LVU74
 341 0016 034B     		ldr	r3, .L30
 342 0018 1B69     		ldr	r3, [r3, #16]
 437:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 343              		.loc 1 437 17 discriminator 1 view .LVU75
 344 001a 13F4007F 		tst	r3, #512
 345 001e FAD0     		beq	.L29
 439:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 346              		.loc 1 439 1 view .LVU76
 347 0020 7047     		bx	lr
 348              	.L31:
 349 0022 00BF     		.align	2
 350              	.L30:
 351 0024 00200240 		.word	1073881088
 352 0028 23016745 		.word	1164378403
 353              		.cfi_endproc
 354              	.LFE69:
 356              		.section	.text.ob_lock,"ax",%progbits
 357              		.align	1
 358              		.global	ob_lock
 359              		.syntax unified
 360              		.thumb
 361              		.thumb_func
 363              	ob_lock:
 364              	.LFB70:
 440:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 441:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 442:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      lock the option byte operation
 443:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 444:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 445:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 446:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 447:../system/src/gd32f10x/gd32f10x_fmc.c **** void ob_lock(void)
 448:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 365              		.loc 1 448 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 449:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* reset the OBWEN bit */
 450:../system/src/gd32f10x/gd32f10x_fmc.c ****     FMC_CTL0 &= ~FMC_CTL0_OBWEN;
 370              		.loc 1 450 5 view .LVU78
 371 0000 024A     		ldr	r2, .L33
 372 0002 1369     		ldr	r3, [r2, #16]
 373              		.loc 1 450 14 is_stmt 0 view .LVU79
 374 0004 23F40073 		bic	r3, r3, #512
 375 0008 1361     		str	r3, [r2, #16]
 451:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 376              		.loc 1 451 1 view .LVU80
 377 000a 7047     		bx	lr
 378              	.L34:
 379              		.align	2
 380              	.L33:
 381 000c 00200240 		.word	1073881088
 382              		.cfi_endproc
 383              	.LFE70:
 385              		.section	.text.ob_user_get,"ax",%progbits
 386              		.align	1
 387              		.global	ob_user_get
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	ob_user_get:
 393              	.LFB76:
 452:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 453:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 454:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      erase the FMC option byte
 455:../system/src/gd32f10x/gd32f10x_fmc.c ****                 unlock the FMC_CTL0 and option byte before calling this function
 456:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 457:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 458:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 459:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 460:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum ob_erase(void)
 461:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 462:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 463:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 464:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 465:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 466:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* check the option byte security protection value */
 467:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(RESET != ob_spc_get()){
 468:../system/src/gd32f10x/gd32f10x_fmc.c ****         temp_spc = FMC_USPC;  
 469:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 470:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 471:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 472:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 473:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* start erase the option byte */
 474:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 475:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 476:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 477:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 478:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 479:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 480:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 481:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBER bit */
 482:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 483:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* set the OBPG bit */
 484:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 485:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* no security protection */
 486:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_SPC = (uint16_t)temp_spc; 
 487:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 488:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 489:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 490:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 491:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 492:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 493:../system/src/gd32f10x/gd32f10x_fmc.c ****         }else{
 494:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 495:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 496:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 497:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 498:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 499:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 500:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 501:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 502:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 503:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 504:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 505:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      enable write protection
 506:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected, set the bit to 1 if 
 507:../system/src/gd32f10x/gd32f10x_fmc.c ****                 you want to protect the corresponding pages. meanwhile, sector 
 508:../system/src/gd32f10x/gd32f10x_fmc.c ****                 macro could used to set specific sector write protected. 
 509:../system/src/gd32f10x/gd32f10x_fmc.c ****                 one or more parameters can be selected which are shown as below:
 510:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_WPx(x = 0..31): write protect specify sector
 511:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_WP_ALL: write protect all sector
 512:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 513:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 514:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 515:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum ob_write_protection_enable(uint32_t ob_wp)
 516:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 517:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 518:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 519:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 520:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 521:../system/src/gd32f10x/gd32f10x_fmc.c ****     ob_wp = (uint32_t)(~ob_wp);
 522:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 523:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> 8U);
 524:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 525:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 526:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 527:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 528:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 529:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* set the OBPG bit*/
 530:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG;
 531:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 532:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(0xFFU != temp_wp0){
 533:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP0 = temp_wp0;
 534:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 535:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 536:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 537:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 538:../system/src/gd32f10x/gd32f10x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp1)){
 539:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP1 = temp_wp1;
 540:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 541:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 542:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 543:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 544:../system/src/gd32f10x/gd32f10x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp2)){
 545:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP2 = temp_wp2;
 546:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 547:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 548:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 549:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 550:../system/src/gd32f10x/gd32f10x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp3)){
 551:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP3 = temp_wp3;
 552:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 553:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 554:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 555:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 556:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_TOERR != fmc_state){
 557:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 558:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 559:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 560:../system/src/gd32f10x/gd32f10x_fmc.c ****     } 
 561:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 562:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 563:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 564:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 565:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 566:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      configure security protection
 567:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  ob_spc: specify security protection
 568:../system/src/gd32f10x/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 569:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_NSPC: no security protection
 570:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_USPC: under security protection
 571:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 572:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 573:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 574:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum ob_security_protection_config(uint8_t ob_spc)
 575:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 576:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 577:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 578:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 579:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 580:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 581:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 582:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 583:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 584:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 585:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 586:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBER bit */
 587:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 588:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 589:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start the option byte program */
 590:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 591:../system/src/gd32f10x/gd32f10x_fmc.c ****        
 592:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_SPC = (uint16_t)ob_spc;
 593:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 594:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 595:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 596:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 597:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 598:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 599:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 600:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 601:../system/src/gd32f10x/gd32f10x_fmc.c ****         }else{
 602:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 603:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBER bit */
 604:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBER;
 605:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 606:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 607:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 608:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 609:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 610:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 611:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 612:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 613:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      program the FMC user option byte 
 614:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  ob_fwdgt: option byte watchdog value
 615:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_FWDGT_SW: software free watchdog
 616:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_FWDGT_HW: hardware free watchdog
 617:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  ob_deepsleep: option byte deepsleep reset value
 618:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_DEEPSLEEP_NRST: no reset when entering deepsleep mode
 619:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_DEEPSLEEP_RST: generate a reset instead of entering deepsleep mode 
 620:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  ob_stdby:option byte standby reset value
 621:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_STDBY_NRST: no reset when entering standby mode
 622:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_STDBY_RST: generate a reset instead of entering standby mode
 623:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  ob_boot: specifies the option byte boot bank value
 624:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_BOOT_B0: boot from bank0
 625:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        OB_BOOT_B1: boot from bank1 or bank0 if bank1 is void
 626:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 627:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 628:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 629:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum ob_user_write(uint8_t ob_fwdgt, uint8_t ob_deepsleep, uint8_t ob_stdby, uint8_t ob_b
 630:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 631:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 632:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint8_t temp;
 633:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 634:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* wait for the FMC ready */
 635:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 636:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 637:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 638:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* set the OBPG bit*/
 639:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 640:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 641:../system/src/gd32f10x/gd32f10x_fmc.c ****         temp = ((uint8_t)((uint8_t)((uint8_t)(ob_boot | ob_fwdgt) | ob_deepsleep) | ob_stdby) | OB_
 642:../system/src/gd32f10x/gd32f10x_fmc.c ****         OB_USER = (uint16_t)temp;
 643:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 644:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 645:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 646:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 647:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_TOERR != fmc_state){
 648:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 649:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 650:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 651:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 652:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 653:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 654:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 655:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 656:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 657:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      program option bytes data
 658:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  address: the option bytes address to be programmed
 659:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  data: the byte to be programmed
 660:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 661:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 662:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 663:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum ob_data_program(uint32_t address, uint8_t data)
 664:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 665:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 666:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 667:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 668:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* set the OBPG bit */
 669:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 670:../system/src/gd32f10x/gd32f10x_fmc.c ****         REG16(address) = data;
 671:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 672:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 673:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 674:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 675:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_TOERR != fmc_state){
 676:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 677:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 678:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 679:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 680:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 681:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 682:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 683:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 684:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 685:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      get the FMC user option byte
 686:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 687:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 688:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     the FMC user option byte values
 689:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 690:../system/src/gd32f10x/gd32f10x_fmc.c **** uint8_t ob_user_get(void)
 691:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 394              		.loc 1 691 1 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398              		@ link register save eliminated.
 692:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC user option byte value */
 693:../system/src/gd32f10x/gd32f10x_fmc.c ****     return (uint8_t)(FMC_OBSTAT >> 2U);
 399              		.loc 1 693 5 view .LVU82
 400              		.loc 1 693 22 is_stmt 0 view .LVU83
 401 0000 024B     		ldr	r3, .L36
 402 0002 D869     		ldr	r0, [r3, #28]
 694:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 403              		.loc 1 694 1 view .LVU84
 404 0004 C0F38700 		ubfx	r0, r0, #2, #8
 405 0008 7047     		bx	lr
 406              	.L37:
 407 000a 00BF     		.align	2
 408              	.L36:
 409 000c 00200240 		.word	1073881088
 410              		.cfi_endproc
 411              	.LFE76:
 413              		.section	.text.ob_data_get,"ax",%progbits
 414              		.align	1
 415              		.global	ob_data_get
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	ob_data_get:
 421              	.LFB77:
 695:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 696:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 697:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      get OB_DATA in register FMC_OBSTAT
 698:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 699:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 700:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     ob_data
 701:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 702:../system/src/gd32f10x/gd32f10x_fmc.c **** uint16_t ob_data_get(void)
 703:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 422              		.loc 1 703 1 is_stmt 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		@ link register save eliminated.
 704:../system/src/gd32f10x/gd32f10x_fmc.c ****     return (uint16_t)(FMC_OBSTAT >> 10U);
 427              		.loc 1 704 5 view .LVU86
 428              		.loc 1 704 23 is_stmt 0 view .LVU87
 429 0000 024B     		ldr	r3, .L39
 430 0002 D869     		ldr	r0, [r3, #28]
 705:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 431              		.loc 1 705 1 view .LVU88
 432 0004 C0F38F20 		ubfx	r0, r0, #10, #16
 433 0008 7047     		bx	lr
 434              	.L40:
 435 000a 00BF     		.align	2
 436              	.L39:
 437 000c 00200240 		.word	1073881088
 438              		.cfi_endproc
 439              	.LFE77:
 441              		.section	.text.ob_write_protection_get,"ax",%progbits
 442              		.align	1
 443              		.global	ob_write_protection_get
 444              		.syntax unified
 445              		.thumb
 446              		.thumb_func
 448              	ob_write_protection_get:
 449              	.LFB78:
 706:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 707:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 708:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      get the FMC option byte write protection
 709:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 710:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 711:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     the FMC write protection option byte value
 712:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 713:../system/src/gd32f10x/gd32f10x_fmc.c **** uint32_t ob_write_protection_get(void)
 714:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 450              		.loc 1 714 1 is_stmt 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 715:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC write protection option byte value */
 716:../system/src/gd32f10x/gd32f10x_fmc.c ****     return FMC_WP;
 455              		.loc 1 716 5 view .LVU90
 456              		.loc 1 716 12 is_stmt 0 view .LVU91
 457 0000 014B     		ldr	r3, .L42
 458 0002 186A     		ldr	r0, [r3, #32]
 717:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 459              		.loc 1 717 1 view .LVU92
 460 0004 7047     		bx	lr
 461              	.L43:
 462 0006 00BF     		.align	2
 463              	.L42:
 464 0008 00200240 		.word	1073881088
 465              		.cfi_endproc
 466              	.LFE78:
 468              		.section	.text.ob_spc_get,"ax",%progbits
 469              		.align	1
 470              		.global	ob_spc_get
 471              		.syntax unified
 472              		.thumb
 473              		.thumb_func
 475              	ob_spc_get:
 476              	.LFB79:
 718:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 719:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 720:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      get the FMC option byte security protection
 721:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 722:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 723:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     FlagStatus: SET or RESET
 724:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 725:../system/src/gd32f10x/gd32f10x_fmc.c **** FlagStatus ob_spc_get(void)
 726:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 477              		.loc 1 726 1 is_stmt 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 0
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481              		@ link register save eliminated.
 727:../system/src/gd32f10x/gd32f10x_fmc.c ****     FlagStatus spc_state = RESET;
 482              		.loc 1 727 5 view .LVU94
 483              	.LVL4:
 728:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 729:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(RESET != (FMC_OBSTAT & FMC_OBSTAT_SPC)){
 484              		.loc 1 729 5 view .LVU95
 485              		.loc 1 729 18 is_stmt 0 view .LVU96
 486 0000 044B     		ldr	r3, .L47
 487 0002 DB69     		ldr	r3, [r3, #28]
 488              		.loc 1 729 7 view .LVU97
 489 0004 13F0020F 		tst	r3, #2
 490 0008 01D0     		beq	.L46
 730:../system/src/gd32f10x/gd32f10x_fmc.c ****         spc_state = SET;
 491              		.loc 1 730 19 view .LVU98
 492 000a 0120     		movs	r0, #1
 493 000c 7047     		bx	lr
 494              	.L46:
 731:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 732:../system/src/gd32f10x/gd32f10x_fmc.c ****         spc_state = RESET;
 495              		.loc 1 732 19 view .LVU99
 496 000e 0020     		movs	r0, #0
 497              	.LVL5:
 733:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 734:../system/src/gd32f10x/gd32f10x_fmc.c ****     return spc_state;
 498              		.loc 1 734 5 is_stmt 1 view .LVU100
 735:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 499              		.loc 1 735 1 is_stmt 0 view .LVU101
 500 0010 7047     		bx	lr
 501              	.L48:
 502 0012 00BF     		.align	2
 503              	.L47:
 504 0014 00200240 		.word	1073881088
 505              		.cfi_endproc
 506              	.LFE79:
 508              		.section	.text.fmc_interrupt_enable,"ax",%progbits
 509              		.align	1
 510              		.global	fmc_interrupt_enable
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 515              	fmc_interrupt_enable:
 516              	.LVL6:
 517              	.LFB80:
 736:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 737:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 738:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      enable FMC interrupt
 739:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 740:../system/src/gd32f10x/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 741:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK0_END: enable FMC end of program interrupt
 742:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: enable FMC error interrupt
 743:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK1_END: enable FMC bank1 end of program interrupt
 744:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: enable FMC bank1 error interrupt
 745:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 746:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 747:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 748:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_interrupt_enable(uint32_t interrupt)
 749:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 518              		.loc 1 749 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		@ link register save eliminated.
 750:../system/src/gd32f10x/gd32f10x_fmc.c ****     FMC_REG_VAL(interrupt) |= BIT(FMC_BIT_POS(interrupt));
 523              		.loc 1 750 5 view .LVU103
 524 0000 8309     		lsrs	r3, r0, #6
 525 0002 03F18043 		add	r3, r3, #1073741824
 526 0006 03F50833 		add	r3, r3, #139264
 527 000a 1A68     		ldr	r2, [r3]
 528              		.loc 1 750 31 is_stmt 0 view .LVU104
 529 000c 00F01F00 		and	r0, r0, #31
 530              	.LVL7:
 531              		.loc 1 750 31 view .LVU105
 532 0010 0121     		movs	r1, #1
 533 0012 8140     		lsls	r1, r1, r0
 534              		.loc 1 750 28 view .LVU106
 535 0014 0A43     		orrs	r2, r2, r1
 536 0016 1A60     		str	r2, [r3]
 751:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 537              		.loc 1 751 1 view .LVU107
 538 0018 7047     		bx	lr
 539              		.cfi_endproc
 540              	.LFE80:
 542              		.section	.text.fmc_interrupt_disable,"ax",%progbits
 543              		.align	1
 544              		.global	fmc_interrupt_disable
 545              		.syntax unified
 546              		.thumb
 547              		.thumb_func
 549              	fmc_interrupt_disable:
 550              	.LVL8:
 551              	.LFB81:
 752:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 753:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 754:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      disable FMC interrupt
 755:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 756:../system/src/gd32f10x/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 757:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK0_END: enable FMC end of program interrupt
 758:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: enable FMC error interrupt
 759:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK1_END: enable FMC bank1 end of program interrupt
 760:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: enable FMC bank1 error interrupt
 761:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 762:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 763:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 764:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_interrupt_disable(uint32_t interrupt)
 765:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 552              		.loc 1 765 1 is_stmt 1 view -0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 0
 555              		@ frame_needed = 0, uses_anonymous_args = 0
 556              		@ link register save eliminated.
 766:../system/src/gd32f10x/gd32f10x_fmc.c ****     FMC_REG_VAL(interrupt) &= ~BIT(FMC_BIT_POS(interrupt));
 557              		.loc 1 766 5 view .LVU109
 558 0000 8309     		lsrs	r3, r0, #6
 559 0002 03F18043 		add	r3, r3, #1073741824
 560 0006 03F50833 		add	r3, r3, #139264
 561 000a 1A68     		ldr	r2, [r3]
 562              		.loc 1 766 32 is_stmt 0 view .LVU110
 563 000c 00F01F00 		and	r0, r0, #31
 564              	.LVL9:
 565              		.loc 1 766 32 view .LVU111
 566 0010 0121     		movs	r1, #1
 567 0012 8140     		lsls	r1, r1, r0
 568              		.loc 1 766 28 view .LVU112
 569 0014 22EA0102 		bic	r2, r2, r1
 570 0018 1A60     		str	r2, [r3]
 767:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 571              		.loc 1 767 1 view .LVU113
 572 001a 7047     		bx	lr
 573              		.cfi_endproc
 574              	.LFE81:
 576              		.section	.text.fmc_flag_get,"ax",%progbits
 577              		.align	1
 578              		.global	fmc_flag_get
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 583              	fmc_flag_get:
 584              	.LVL10:
 585              	.LFB82:
 768:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 769:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 770:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      check flag is set or not
 771:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  flag: check FMC flag
 772:../system/src/gd32f10x/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 773:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_BUSY: FMC bank0 busy flag bit
 774:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 775:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
 776:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 777:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_OBERR: FMC option bytes read error flag bit
 778:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_BUSY: FMC bank1 busy flag bit
 779:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 780:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 781:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 782:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 783:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     FlagStatus: SET or RESET
 784:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 785:../system/src/gd32f10x/gd32f10x_fmc.c **** FlagStatus fmc_flag_get(uint32_t flag)
 786:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 586              		.loc 1 786 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		@ link register save eliminated.
 787:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(RESET != (FMC_REG_VAL(flag) & BIT(FMC_BIT_POS(flag)))){
 591              		.loc 1 787 5 view .LVU115
 592              		.loc 1 787 18 is_stmt 0 view .LVU116
 593 0000 8309     		lsrs	r3, r0, #6
 594 0002 03F18043 		add	r3, r3, #1073741824
 595 0006 03F50833 		add	r3, r3, #139264
 596 000a 1B68     		ldr	r3, [r3]
 597              		.loc 1 787 38 view .LVU117
 598 000c 00F01F00 		and	r0, r0, #31
 599              	.LVL11:
 600              		.loc 1 787 14 view .LVU118
 601 0010 C340     		lsrs	r3, r3, r0
 602              		.loc 1 787 7 view .LVU119
 603 0012 13F0010F 		tst	r3, #1
 604 0016 01D0     		beq	.L53
 788:../system/src/gd32f10x/gd32f10x_fmc.c ****         return SET;
 605              		.loc 1 788 16 view .LVU120
 606 0018 0120     		movs	r0, #1
 607 001a 7047     		bx	lr
 608              	.L53:
 789:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 790:../system/src/gd32f10x/gd32f10x_fmc.c ****         return RESET;
 609              		.loc 1 790 16 view .LVU121
 610 001c 0020     		movs	r0, #0
 791:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 792:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 611              		.loc 1 792 1 view .LVU122
 612 001e 7047     		bx	lr
 613              		.cfi_endproc
 614              	.LFE82:
 616              		.section	.text.fmc_flag_clear,"ax",%progbits
 617              		.align	1
 618              		.global	fmc_flag_clear
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 623              	fmc_flag_clear:
 624              	.LVL12:
 625              	.LFB83:
 793:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 794:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 795:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      clear the FMC flag
 796:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  flag: clear FMC flag
 797:../system/src/gd32f10x/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 798:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 799:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
 800:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 801:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 802:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 803:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 804:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 805:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 806:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 807:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_flag_clear(uint32_t flag)
 808:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 626              		.loc 1 808 1 is_stmt 1 view -0
 627              		.cfi_startproc
 628              		@ args = 0, pretend = 0, frame = 0
 629              		@ frame_needed = 0, uses_anonymous_args = 0
 630              		@ link register save eliminated.
 809:../system/src/gd32f10x/gd32f10x_fmc.c ****     FMC_REG_VAL(flag) |= BIT(FMC_BIT_POS(flag));
 631              		.loc 1 809 5 view .LVU124
 632 0000 8309     		lsrs	r3, r0, #6
 633 0002 03F18043 		add	r3, r3, #1073741824
 634 0006 03F50833 		add	r3, r3, #139264
 635 000a 1A68     		ldr	r2, [r3]
 636              		.loc 1 809 26 is_stmt 0 view .LVU125
 637 000c 00F01F00 		and	r0, r0, #31
 638              	.LVL13:
 639              		.loc 1 809 26 view .LVU126
 640 0010 0121     		movs	r1, #1
 641 0012 8140     		lsls	r1, r1, r0
 642              		.loc 1 809 23 view .LVU127
 643 0014 0A43     		orrs	r2, r2, r1
 644 0016 1A60     		str	r2, [r3]
 810:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 645              		.loc 1 810 1 view .LVU128
 646 0018 7047     		bx	lr
 647              		.cfi_endproc
 648              	.LFE83:
 650              		.section	.text.fmc_interrupt_flag_get,"ax",%progbits
 651              		.align	1
 652              		.global	fmc_interrupt_flag_get
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 657              	fmc_interrupt_flag_get:
 658              	.LVL14:
 659              	.LFB84:
 811:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 812:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 813:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      get FMC interrupt flag state
 814:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to fmc_interrupt_flag_enum
 815:../system/src/gd32f10x/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 816:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
 817:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 818:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
 819:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 820:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 821:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 822:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 823:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     FlagStatus: SET or RESET
 824:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 825:../system/src/gd32f10x/gd32f10x_fmc.c **** FlagStatus fmc_interrupt_flag_get(fmc_interrupt_flag_enum flag)
 826:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 660              		.loc 1 826 1 is_stmt 1 view -0
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 0
 663              		@ frame_needed = 0, uses_anonymous_args = 0
 664              		@ link register save eliminated.
 827:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint32_t ret1 = RESET;
 665              		.loc 1 827 5 view .LVU130
 828:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint32_t ret2 = RESET;
 666              		.loc 1 828 5 view .LVU131
 829:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 830:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_STAT0_REG_OFFSET == FMC_REG_OFFSET_GET(flag)){
 667              		.loc 1 830 5 view .LVU132
 668              		.loc 1 830 32 is_stmt 0 view .LVU133
 669 0000 030B     		lsrs	r3, r0, #12
 670              		.loc 1 830 7 view .LVU134
 671 0002 0C2B     		cmp	r3, #12
 672 0004 14D0     		beq	.L61
 831:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get the staus of interrupt flag */
 832:../system/src/gd32f10x/gd32f10x_fmc.c ****         ret1 = (uint32_t)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 833:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get the staus of interrupt enale bit */
 834:../system/src/gd32f10x/gd32f10x_fmc.c ****         ret2 = (uint32_t)(FMC_CTL0 & BIT(FMC_BIT_POS1(flag)));
 835:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 836:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get the staus of interrupt flag */
 837:../system/src/gd32f10x/gd32f10x_fmc.c ****         ret1 = (uint32_t)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 673              		.loc 1 837 9 is_stmt 1 view .LVU135
 674              		.loc 1 837 27 is_stmt 0 view .LVU136
 675 0006 03F18043 		add	r3, r3, #1073741824
 676 000a 03F50833 		add	r3, r3, #139264
 677 000e 1B68     		ldr	r3, [r3]
 678              		.loc 1 837 48 view .LVU137
 679 0010 C0F38412 		ubfx	r2, r0, #6, #5
 680 0014 0121     		movs	r1, #1
 681 0016 01FA02F2 		lsl	r2, r1, r2
 682              		.loc 1 837 14 view .LVU138
 683 001a 1340     		ands	r3, r3, r2
 684              	.LVL15:
 838:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get the staus of interrupt enale bit */
 839:../system/src/gd32f10x/gd32f10x_fmc.c ****         ret2 = (uint32_t)(FMC_CTL1 & BIT(FMC_BIT_POS1(flag)));
 685              		.loc 1 839 9 is_stmt 1 view .LVU139
 686              		.loc 1 839 27 is_stmt 0 view .LVU140
 687 001c 0F4A     		ldr	r2, .L62
 688 001e 126D     		ldr	r2, [r2, #80]
 689              		.loc 1 839 38 view .LVU141
 690 0020 00F01F00 		and	r0, r0, #31
 691              	.LVL16:
 692              		.loc 1 839 38 view .LVU142
 693 0024 8140     		lsls	r1, r1, r0
 694              		.loc 1 839 14 view .LVU143
 695 0026 0A40     		ands	r2, r2, r1
 696              	.LVL17:
 697              	.L57:
 840:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 841:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 842:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(ret1 && ret2){
 698              		.loc 1 842 5 is_stmt 1 view .LVU144
 699              		.loc 1 842 7 is_stmt 0 view .LVU145
 700 0028 A3B1     		cbz	r3, .L59
 701              		.loc 1 842 13 discriminator 1 view .LVU146
 702 002a AAB9     		cbnz	r2, .L60
 843:../system/src/gd32f10x/gd32f10x_fmc.c ****         return SET;
 844:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 845:../system/src/gd32f10x/gd32f10x_fmc.c ****         return RESET;
 703              		.loc 1 845 16 view .LVU147
 704 002c 0020     		movs	r0, #0
 705 002e 7047     		bx	lr
 706              	.LVL18:
 707              	.L61:
 832:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get the staus of interrupt enale bit */
 708              		.loc 1 832 9 is_stmt 1 view .LVU148
 832:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get the staus of interrupt enale bit */
 709              		.loc 1 832 27 is_stmt 0 view .LVU149
 710 0030 03F18043 		add	r3, r3, #1073741824
 711 0034 03F50833 		add	r3, r3, #139264
 712 0038 1B68     		ldr	r3, [r3]
 832:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get the staus of interrupt enale bit */
 713              		.loc 1 832 48 view .LVU150
 714 003a C0F38412 		ubfx	r2, r0, #6, #5
 715 003e 0121     		movs	r1, #1
 716 0040 01FA02F2 		lsl	r2, r1, r2
 832:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get the staus of interrupt enale bit */
 717              		.loc 1 832 14 view .LVU151
 718 0044 1340     		ands	r3, r3, r2
 719              	.LVL19:
 834:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 720              		.loc 1 834 9 is_stmt 1 view .LVU152
 834:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 721              		.loc 1 834 27 is_stmt 0 view .LVU153
 722 0046 054A     		ldr	r2, .L62
 723 0048 1269     		ldr	r2, [r2, #16]
 834:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 724              		.loc 1 834 38 view .LVU154
 725 004a 00F01F00 		and	r0, r0, #31
 726              	.LVL20:
 834:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 727              		.loc 1 834 38 view .LVU155
 728 004e 8140     		lsls	r1, r1, r0
 834:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 729              		.loc 1 834 14 view .LVU156
 730 0050 0A40     		ands	r2, r2, r1
 731              	.LVL21:
 834:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 732              		.loc 1 834 14 view .LVU157
 733 0052 E9E7     		b	.L57
 734              	.L59:
 735              		.loc 1 845 16 view .LVU158
 736 0054 0020     		movs	r0, #0
 737 0056 7047     		bx	lr
 738              	.L60:
 843:../system/src/gd32f10x/gd32f10x_fmc.c ****         return SET;
 739              		.loc 1 843 16 view .LVU159
 740 0058 0120     		movs	r0, #1
 846:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 847:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 741              		.loc 1 847 1 view .LVU160
 742 005a 7047     		bx	lr
 743              	.L63:
 744              		.align	2
 745              	.L62:
 746 005c 00200240 		.word	1073881088
 747              		.cfi_endproc
 748              	.LFE84:
 750              		.section	.text.fmc_interrupt_flag_clear,"ax",%progbits
 751              		.align	1
 752              		.global	fmc_interrupt_flag_clear
 753              		.syntax unified
 754              		.thumb
 755              		.thumb_func
 757              	fmc_interrupt_flag_clear:
 758              	.LVL22:
 759              	.LFB85:
 848:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 849:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 850:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      clear FMC interrupt flag state
 851:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to can_interrupt_flag_enum
 852:../system/src/gd32f10x/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 853:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
 854:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 855:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
 856:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 857:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 858:../system/src/gd32f10x/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 859:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 860:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     none
 861:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 862:../system/src/gd32f10x/gd32f10x_fmc.c **** void fmc_interrupt_flag_clear(fmc_interrupt_flag_enum flag)
 863:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 760              		.loc 1 863 1 is_stmt 1 view -0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 0
 763              		@ frame_needed = 0, uses_anonymous_args = 0
 764              		@ link register save eliminated.
 864:../system/src/gd32f10x/gd32f10x_fmc.c ****     FMC_REG_VALS(flag) |= BIT(FMC_BIT_POS0(flag));
 765              		.loc 1 864 5 view .LVU162
 766 0000 030B     		lsrs	r3, r0, #12
 767 0002 03F18043 		add	r3, r3, #1073741824
 768 0006 03F50833 		add	r3, r3, #139264
 769 000a 1A68     		ldr	r2, [r3]
 770              		.loc 1 864 27 is_stmt 0 view .LVU163
 771 000c C0F38410 		ubfx	r0, r0, #6, #5
 772              	.LVL23:
 773              		.loc 1 864 27 view .LVU164
 774 0010 0121     		movs	r1, #1
 775 0012 8140     		lsls	r1, r1, r0
 776              		.loc 1 864 24 view .LVU165
 777 0014 0A43     		orrs	r2, r2, r1
 778 0016 1A60     		str	r2, [r3]
 865:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 779              		.loc 1 865 1 view .LVU166
 780 0018 7047     		bx	lr
 781              		.cfi_endproc
 782              	.LFE85:
 784              		.section	.text.fmc_bank0_state_get,"ax",%progbits
 785              		.align	1
 786              		.global	fmc_bank0_state_get
 787              		.syntax unified
 788              		.thumb
 789              		.thumb_func
 791              	fmc_bank0_state_get:
 792              	.LFB86:
 866:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 867:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 868:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      get the FMC bank0 state
 869:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 870:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 871:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 872:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 873:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_bank0_state_get(void)
 874:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 793              		.loc 1 874 1 is_stmt 1 view -0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 0
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797              		@ link register save eliminated.
 875:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 798              		.loc 1 875 5 view .LVU168
 799              	.LVL24:
 876:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 877:../system/src/gd32f10x/gd32f10x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_BUSY)){
 800              		.loc 1 877 5 view .LVU169
 801              		.loc 1 877 28 is_stmt 0 view .LVU170
 802 0000 0B4B     		ldr	r3, .L70
 803 0002 DB68     		ldr	r3, [r3, #12]
 804              		.loc 1 877 7 view .LVU171
 805 0004 13F0010F 		tst	r3, #1
 806 0008 0BD1     		bne	.L67
 878:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_BUSY;
 879:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 880:../system/src/gd32f10x/gd32f10x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_WPERR)){
 807              		.loc 1 880 9 is_stmt 1 view .LVU172
 808              		.loc 1 880 32 is_stmt 0 view .LVU173
 809 000a 094B     		ldr	r3, .L70
 810 000c DB68     		ldr	r3, [r3, #12]
 811              		.loc 1 880 11 view .LVU174
 812 000e 13F0100F 		tst	r3, #16
 813 0012 08D1     		bne	.L68
 881:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = FMC_WPERR;
 882:../system/src/gd32f10x/gd32f10x_fmc.c ****         }else{
 883:../system/src/gd32f10x/gd32f10x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT0 & (FMC_STAT0_PGERR))){
 814              		.loc 1 883 13 is_stmt 1 view .LVU175
 815              		.loc 1 883 36 is_stmt 0 view .LVU176
 816 0014 064B     		ldr	r3, .L70
 817 0016 DB68     		ldr	r3, [r3, #12]
 818              		.loc 1 883 15 view .LVU177
 819 0018 13F0040F 		tst	r3, #4
 820 001c 05D1     		bne	.L69
 875:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 821              		.loc 1 875 20 view .LVU178
 822 001e 0020     		movs	r0, #0
 823 0020 7047     		bx	lr
 824              	.L67:
 878:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_BUSY;
 825              		.loc 1 878 19 view .LVU179
 826 0022 0120     		movs	r0, #1
 827 0024 7047     		bx	lr
 828              	.L68:
 881:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = FMC_WPERR;
 829              		.loc 1 881 23 view .LVU180
 830 0026 0320     		movs	r0, #3
 831 0028 7047     		bx	lr
 832              	.L69:
 884:../system/src/gd32f10x/gd32f10x_fmc.c ****                 fmc_state = FMC_PGERR; 
 833              		.loc 1 884 27 view .LVU181
 834 002a 0220     		movs	r0, #2
 835              	.LVL25:
 885:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 886:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 887:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 888:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 889:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 836              		.loc 1 889 5 is_stmt 1 view .LVU182
 890:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 837              		.loc 1 890 1 is_stmt 0 view .LVU183
 838 002c 7047     		bx	lr
 839              	.L71:
 840 002e 00BF     		.align	2
 841              	.L70:
 842 0030 00200240 		.word	1073881088
 843              		.cfi_endproc
 844              	.LFE86:
 846              		.section	.text.fmc_bank1_state_get,"ax",%progbits
 847              		.align	1
 848              		.global	fmc_bank1_state_get
 849              		.syntax unified
 850              		.thumb
 851              		.thumb_func
 853              	fmc_bank1_state_get:
 854              	.LFB87:
 891:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 892:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 893:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      get the FMC bank1 state
 894:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  none
 895:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 896:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 897:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 898:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_bank1_state_get(void)
 899:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 855              		.loc 1 899 1 is_stmt 1 view -0
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 0
 858              		@ frame_needed = 0, uses_anonymous_args = 0
 859              		@ link register save eliminated.
 900:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 860              		.loc 1 900 5 view .LVU185
 861              	.LVL26:
 901:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 902:../system/src/gd32f10x/gd32f10x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_BUSY)){
 862              		.loc 1 902 5 view .LVU186
 863              		.loc 1 902 28 is_stmt 0 view .LVU187
 864 0000 0B4B     		ldr	r3, .L77
 865 0002 DB6C     		ldr	r3, [r3, #76]
 866              		.loc 1 902 7 view .LVU188
 867 0004 13F0010F 		tst	r3, #1
 868 0008 0BD1     		bne	.L74
 903:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_BUSY;
 904:../system/src/gd32f10x/gd32f10x_fmc.c ****     }else{
 905:../system/src/gd32f10x/gd32f10x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_WPERR)){
 869              		.loc 1 905 9 is_stmt 1 view .LVU189
 870              		.loc 1 905 32 is_stmt 0 view .LVU190
 871 000a 094B     		ldr	r3, .L77
 872 000c DB6C     		ldr	r3, [r3, #76]
 873              		.loc 1 905 11 view .LVU191
 874 000e 13F0100F 		tst	r3, #16
 875 0012 08D1     		bne	.L75
 906:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = FMC_WPERR;
 907:../system/src/gd32f10x/gd32f10x_fmc.c ****         }else{
 908:../system/src/gd32f10x/gd32f10x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_PGERR)){
 876              		.loc 1 908 13 is_stmt 1 view .LVU192
 877              		.loc 1 908 36 is_stmt 0 view .LVU193
 878 0014 064B     		ldr	r3, .L77
 879 0016 DB6C     		ldr	r3, [r3, #76]
 880              		.loc 1 908 15 view .LVU194
 881 0018 13F0040F 		tst	r3, #4
 882 001c 05D1     		bne	.L76
 900:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 883              		.loc 1 900 20 view .LVU195
 884 001e 0020     		movs	r0, #0
 885 0020 7047     		bx	lr
 886              	.L74:
 903:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_BUSY;
 887              		.loc 1 903 19 view .LVU196
 888 0022 0120     		movs	r0, #1
 889 0024 7047     		bx	lr
 890              	.L75:
 906:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = FMC_WPERR;
 891              		.loc 1 906 23 view .LVU197
 892 0026 0320     		movs	r0, #3
 893 0028 7047     		bx	lr
 894              	.L76:
 909:../system/src/gd32f10x/gd32f10x_fmc.c ****                 fmc_state = FMC_PGERR; 
 895              		.loc 1 909 27 view .LVU198
 896 002a 0220     		movs	r0, #2
 897              	.LVL27:
 910:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 911:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 912:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 913:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 914:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 915:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 898              		.loc 1 915 5 is_stmt 1 view .LVU199
 916:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 899              		.loc 1 916 1 is_stmt 0 view .LVU200
 900 002c 7047     		bx	lr
 901              	.L78:
 902 002e 00BF     		.align	2
 903              	.L77:
 904 0030 00200240 		.word	1073881088
 905              		.cfi_endproc
 906              	.LFE87:
 908              		.section	.text.fmc_bank0_ready_wait,"ax",%progbits
 909              		.align	1
 910              		.global	fmc_bank0_ready_wait
 911              		.syntax unified
 912              		.thumb
 913              		.thumb_func
 915              	fmc_bank0_ready_wait:
 916              	.LVL28:
 917              	.LFB88:
 917:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 918:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 919:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      check whether FMC bank0 is ready or not
 920:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  timeout: count of loop
 921:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 922:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 923:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 924:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_bank0_ready_wait(uint32_t timeout)
 925:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 918              		.loc 1 925 1 is_stmt 1 view -0
 919              		.cfi_startproc
 920              		@ args = 0, pretend = 0, frame = 0
 921              		@ frame_needed = 0, uses_anonymous_args = 0
 922              		.loc 1 925 1 is_stmt 0 view .LVU202
 923 0000 10B5     		push	{r4, lr}
 924              		.cfi_def_cfa_offset 8
 925              		.cfi_offset 4, -8
 926              		.cfi_offset 14, -4
 927 0002 0446     		mov	r4, r0
 926:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 928              		.loc 1 926 5 is_stmt 1 view .LVU203
 929              	.LVL29:
 930              	.L81:
 927:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 928:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* wait for FMC ready */
 929:../system/src/gd32f10x/gd32f10x_fmc.c ****     do{
 931              		.loc 1 929 5 discriminator 2 view .LVU204
 930:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get FMC state */
 931:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_state_get();
 932              		.loc 1 931 9 discriminator 2 view .LVU205
 933              		.loc 1 931 21 is_stmt 0 discriminator 2 view .LVU206
 934 0004 FFF7FEFF 		bl	fmc_bank0_state_get
 935              	.LVL30:
 932:../system/src/gd32f10x/gd32f10x_fmc.c ****         timeout--;
 936              		.loc 1 932 9 is_stmt 1 discriminator 2 view .LVU207
 937              		.loc 1 932 16 is_stmt 0 discriminator 2 view .LVU208
 938 0008 013C     		subs	r4, r4, #1
 939              	.LVL31:
 933:../system/src/gd32f10x/gd32f10x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 940              		.loc 1 933 36 is_stmt 1 discriminator 2 view .LVU209
 941 000a 0128     		cmp	r0, #1
 942 000c 01D1     		bne	.L80
 943              		.loc 1 933 36 is_stmt 0 discriminator 1 view .LVU210
 944 000e 002C     		cmp	r4, #0
 945 0010 F8D1     		bne	.L81
 946              	.L80:
 934:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 935:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BUSY == fmc_state){
 947              		.loc 1 935 5 is_stmt 1 view .LVU211
 948              		.loc 1 935 7 is_stmt 0 view .LVU212
 949 0012 0128     		cmp	r0, #1
 950 0014 00D0     		beq	.L85
 951              	.LVL32:
 952              	.L82:
 936:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_TOERR;
 937:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 938:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 939:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 953              		.loc 1 939 5 is_stmt 1 view .LVU213
 940:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 954              		.loc 1 940 1 is_stmt 0 view .LVU214
 955 0016 10BD     		pop	{r4, pc}
 956              	.LVL33:
 957              	.L85:
 936:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_TOERR;
 958              		.loc 1 936 19 view .LVU215
 959 0018 0420     		movs	r0, #4
 960              	.LVL34:
 936:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_TOERR;
 961              		.loc 1 936 19 view .LVU216
 962 001a FCE7     		b	.L82
 963              		.cfi_endproc
 964              	.LFE88:
 966              		.section	.text.fmc_bank0_erase,"ax",%progbits
 967              		.align	1
 968              		.global	fmc_bank0_erase
 969              		.syntax unified
 970              		.thumb
 971              		.thumb_func
 973              	fmc_bank0_erase:
 974              	.LFB65:
 273:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 975              		.loc 1 273 1 is_stmt 1 view -0
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 0
 978              		@ frame_needed = 0, uses_anonymous_args = 0
 979 0000 10B5     		push	{r4, lr}
 980              		.cfi_def_cfa_offset 8
 981              		.cfi_offset 4, -8
 982              		.cfi_offset 14, -4
 274:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* wait for the FMC ready */
 983              		.loc 1 274 5 view .LVU218
 984              	.LVL35:
 276:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 985              		.loc 1 276 5 view .LVU219
 276:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 986              		.loc 1 276 17 is_stmt 0 view .LVU220
 987 0002 4FF47020 		mov	r0, #983040
 988 0006 FFF7FEFF 		bl	fmc_bank0_ready_wait
 989              	.LVL36:
 278:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* start FMC bank0 erase */
 990              		.loc 1 278 5 is_stmt 1 view .LVU221
 278:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* start FMC bank0 erase */
 991              		.loc 1 278 7 is_stmt 0 view .LVU222
 992 000a 00B1     		cbz	r0, .L89
 993              	.L87:
 994              	.LVL37:
 288:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 995              		.loc 1 288 5 is_stmt 1 view .LVU223
 289:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 996              		.loc 1 289 1 is_stmt 0 view .LVU224
 997 000c 10BD     		pop	{r4, pc}
 998              	.LVL38:
 999              	.L89:
 280:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1000              		.loc 1 280 9 is_stmt 1 view .LVU225
 1001 000e 094C     		ldr	r4, .L90
 1002 0010 2369     		ldr	r3, [r4, #16]
 280:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1003              		.loc 1 280 18 is_stmt 0 view .LVU226
 1004 0012 43F00403 		orr	r3, r3, #4
 1005 0016 2361     		str	r3, [r4, #16]
 281:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 1006              		.loc 1 281 9 is_stmt 1 view .LVU227
 1007 0018 2369     		ldr	r3, [r4, #16]
 281:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 1008              		.loc 1 281 18 is_stmt 0 view .LVU228
 1009 001a 43F04003 		orr	r3, r3, #64
 1010 001e 2361     		str	r3, [r4, #16]
 283:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* reset the MER bit */
 1011              		.loc 1 283 9 is_stmt 1 view .LVU229
 283:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* reset the MER bit */
 1012              		.loc 1 283 21 is_stmt 0 view .LVU230
 1013 0020 4FF47020 		mov	r0, #983040
 1014 0024 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1015              	.LVL39:
 285:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 1016              		.loc 1 285 9 is_stmt 1 view .LVU231
 1017 0028 2369     		ldr	r3, [r4, #16]
 285:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 1018              		.loc 1 285 18 is_stmt 0 view .LVU232
 1019 002a 23F00403 		bic	r3, r3, #4
 1020 002e 2361     		str	r3, [r4, #16]
 1021 0030 ECE7     		b	.L87
 1022              	.L91:
 1023 0032 00BF     		.align	2
 1024              	.L90:
 1025 0034 00200240 		.word	1073881088
 1026              		.cfi_endproc
 1027              	.LFE65:
 1029              		.section	.text.ob_erase,"ax",%progbits
 1030              		.align	1
 1031              		.global	ob_erase
 1032              		.syntax unified
 1033              		.thumb
 1034              		.thumb_func
 1036              	ob_erase:
 1037              	.LFB71:
 461:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 1038              		.loc 1 461 1 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 0
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042 0000 38B5     		push	{r3, r4, r5, lr}
 1043              		.cfi_def_cfa_offset 16
 1044              		.cfi_offset 3, -16
 1045              		.cfi_offset 4, -12
 1046              		.cfi_offset 5, -8
 1047              		.cfi_offset 14, -4
 462:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1048              		.loc 1 462 5 view .LVU234
 1049              	.LVL40:
 464:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1050              		.loc 1 464 5 view .LVU235
 464:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1051              		.loc 1 464 32 is_stmt 0 view .LVU236
 1052 0002 4FF47020 		mov	r0, #983040
 1053 0006 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1054              	.LVL41:
 1055 000a 0446     		mov	r4, r0
 1056              	.LVL42:
 467:../system/src/gd32f10x/gd32f10x_fmc.c ****         temp_spc = FMC_USPC;  
 1057              		.loc 1 467 5 is_stmt 1 view .LVU237
 467:../system/src/gd32f10x/gd32f10x_fmc.c ****         temp_spc = FMC_USPC;  
 1058              		.loc 1 467 17 is_stmt 0 view .LVU238
 1059 000c FFF7FEFF 		bl	ob_spc_get
 1060              	.LVL43:
 467:../system/src/gd32f10x/gd32f10x_fmc.c ****         temp_spc = FMC_USPC;  
 1061              		.loc 1 467 7 view .LVU239
 1062 0010 18B9     		cbnz	r0, .L96
 462:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1063              		.loc 1 462 14 view .LVU240
 1064 0012 A525     		movs	r5, #165
 1065              	.L93:
 1066              	.LVL44:
 471:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1067              		.loc 1 471 5 is_stmt 1 view .LVU241
 471:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1068              		.loc 1 471 7 is_stmt 0 view .LVU242
 1069 0014 1CB1     		cbz	r4, .L98
 1070              	.LVL45:
 1071              	.L94:
 501:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 1072              		.loc 1 501 5 is_stmt 1 view .LVU243
 502:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1073              		.loc 1 502 1 is_stmt 0 view .LVU244
 1074 0016 2046     		mov	r0, r4
 1075 0018 38BD     		pop	{r3, r4, r5, pc}
 1076              	.LVL46:
 1077              	.L96:
 468:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 1078              		.loc 1 468 18 view .LVU245
 1079 001a BB25     		movs	r5, #187
 1080 001c FAE7     		b	.L93
 1081              	.LVL47:
 1082              	.L98:
 474:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1083              		.loc 1 474 9 is_stmt 1 view .LVU246
 1084 001e 174B     		ldr	r3, .L100
 1085 0020 1A69     		ldr	r2, [r3, #16]
 474:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1086              		.loc 1 474 18 is_stmt 0 view .LVU247
 1087 0022 42F02002 		orr	r2, r2, #32
 1088 0026 1A61     		str	r2, [r3, #16]
 475:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1089              		.loc 1 475 9 is_stmt 1 view .LVU248
 1090 0028 1A69     		ldr	r2, [r3, #16]
 475:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1091              		.loc 1 475 18 is_stmt 0 view .LVU249
 1092 002a 42F04002 		orr	r2, r2, #64
 1093 002e 1A61     		str	r2, [r3, #16]
 478:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1094              		.loc 1 478 9 is_stmt 1 view .LVU250
 478:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1095              		.loc 1 478 21 is_stmt 0 view .LVU251
 1096 0030 4FF47020 		mov	r0, #983040
 1097 0034 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1098              	.LVL48:
 480:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBER bit */
 1099              		.loc 1 480 9 is_stmt 1 view .LVU252
 480:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBER bit */
 1100              		.loc 1 480 11 is_stmt 0 view .LVU253
 1101 0038 0446     		mov	r4, r0
 1102 003a 38B1     		cbz	r0, .L99
 494:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 1103              		.loc 1 494 13 is_stmt 1 view .LVU254
 494:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 1104              		.loc 1 494 15 is_stmt 0 view .LVU255
 1105 003c 0428     		cmp	r0, #4
 1106 003e EAD0     		beq	.L94
 496:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1107              		.loc 1 496 17 is_stmt 1 view .LVU256
 1108 0040 0E4A     		ldr	r2, .L100
 1109 0042 1369     		ldr	r3, [r2, #16]
 496:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1110              		.loc 1 496 26 is_stmt 0 view .LVU257
 1111 0044 23F01003 		bic	r3, r3, #16
 1112 0048 1361     		str	r3, [r2, #16]
 1113 004a E4E7     		b	.L94
 1114              	.L99:
 482:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* set the OBPG bit */
 1115              		.loc 1 482 13 is_stmt 1 view .LVU258
 1116 004c 0B4B     		ldr	r3, .L100
 1117 004e 1A69     		ldr	r2, [r3, #16]
 482:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* set the OBPG bit */
 1118              		.loc 1 482 22 is_stmt 0 view .LVU259
 1119 0050 22F02002 		bic	r2, r2, #32
 1120 0054 1A61     		str	r2, [r3, #16]
 484:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* no security protection */
 1121              		.loc 1 484 13 is_stmt 1 view .LVU260
 1122 0056 1A69     		ldr	r2, [r3, #16]
 484:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* no security protection */
 1123              		.loc 1 484 22 is_stmt 0 view .LVU261
 1124 0058 42F01002 		orr	r2, r2, #16
 1125 005c 1A61     		str	r2, [r3, #16]
 486:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1126              		.loc 1 486 13 is_stmt 1 view .LVU262
 486:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1127              		.loc 1 486 20 is_stmt 0 view .LVU263
 1128 005e 084B     		ldr	r3, .L100+4
 1129 0060 1D80     		strh	r5, [r3]	@ movhi
 488:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1130              		.loc 1 488 13 is_stmt 1 view .LVU264
 488:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1131              		.loc 1 488 25 is_stmt 0 view .LVU265
 1132 0062 4FF47020 		mov	r0, #983040
 1133              	.LVL49:
 488:../system/src/gd32f10x/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1134              		.loc 1 488 25 view .LVU266
 1135 0066 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1136              	.LVL50:
 1137 006a 0446     		mov	r4, r0
 1138              	.LVL51:
 489:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 1139              		.loc 1 489 13 is_stmt 1 view .LVU267
 489:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 1140              		.loc 1 489 15 is_stmt 0 view .LVU268
 1141 006c 0428     		cmp	r0, #4
 1142 006e D2D0     		beq	.L94
 491:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1143              		.loc 1 491 17 is_stmt 1 view .LVU269
 1144 0070 024A     		ldr	r2, .L100
 1145 0072 1369     		ldr	r3, [r2, #16]
 491:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1146              		.loc 1 491 26 is_stmt 0 view .LVU270
 1147 0074 23F01003 		bic	r3, r3, #16
 1148 0078 1361     		str	r3, [r2, #16]
 1149 007a CCE7     		b	.L94
 1150              	.L101:
 1151              		.align	2
 1152              	.L100:
 1153 007c 00200240 		.word	1073881088
 1154 0080 00F8FF1F 		.word	536868864
 1155              		.cfi_endproc
 1156              	.LFE71:
 1158              		.section	.text.ob_write_protection_enable,"ax",%progbits
 1159              		.align	1
 1160              		.global	ob_write_protection_enable
 1161              		.syntax unified
 1162              		.thumb
 1163              		.thumb_func
 1165              	ob_write_protection_enable:
 1166              	.LVL52:
 1167              	.LFB72:
 516:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 1168              		.loc 1 516 1 is_stmt 1 view -0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 516:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 1172              		.loc 1 516 1 is_stmt 0 view .LVU272
 1173 0000 70B5     		push	{r4, r5, r6, lr}
 1174              		.cfi_def_cfa_offset 16
 1175              		.cfi_offset 4, -16
 1176              		.cfi_offset 5, -12
 1177              		.cfi_offset 6, -8
 1178              		.cfi_offset 14, -4
 1179 0002 0446     		mov	r4, r0
 517:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1180              		.loc 1 517 5 is_stmt 1 view .LVU273
 519:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1181              		.loc 1 519 5 view .LVU274
 519:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1182              		.loc 1 519 32 is_stmt 0 view .LVU275
 1183 0004 4FF47020 		mov	r0, #983040
 1184              	.LVL53:
 519:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1185              		.loc 1 519 32 view .LVU276
 1186 0008 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1187              	.LVL54:
 521:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 1188              		.loc 1 521 5 is_stmt 1 view .LVU277
 521:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 1189              		.loc 1 521 11 is_stmt 0 view .LVU278
 1190 000c E343     		mvns	r3, r4
 1191              	.LVL55:
 522:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> 8U);
 1192              		.loc 1 522 5 is_stmt 1 view .LVU279
 523:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 1193              		.loc 1 523 5 view .LVU280
 523:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 1194              		.loc 1 523 14 is_stmt 0 view .LVU281
 1195 000e C3F30726 		ubfx	r6, r3, #8, #8
 1196              	.LVL56:
 524:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 1197              		.loc 1 524 5 is_stmt 1 view .LVU282
 524:../system/src/gd32f10x/gd32f10x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 1198              		.loc 1 524 14 is_stmt 0 view .LVU283
 1199 0012 C3F30745 		ubfx	r5, r3, #16, #8
 1200              	.LVL57:
 525:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1201              		.loc 1 525 5 is_stmt 1 view .LVU284
 527:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1202              		.loc 1 527 5 view .LVU285
 527:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1203              		.loc 1 527 7 is_stmt 0 view .LVU286
 1204 0016 C0B9     		cbnz	r0, .L103
 1205 0018 D9B2     		uxtb	r1, r3
 1206 001a 1C0E     		lsrs	r4, r3, #24
 530:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1207              		.loc 1 530 9 is_stmt 1 view .LVU287
 1208 001c 194A     		ldr	r2, .L113
 1209 001e 1369     		ldr	r3, [r2, #16]
 1210              	.LVL58:
 530:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1211              		.loc 1 530 18 is_stmt 0 view .LVU288
 1212 0020 43F01003 		orr	r3, r3, #16
 1213 0024 1361     		str	r3, [r2, #16]
 532:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP0 = temp_wp0;
 1214              		.loc 1 532 9 is_stmt 1 view .LVU289
 532:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP0 = temp_wp0;
 1215              		.loc 1 532 11 is_stmt 0 view .LVU290
 1216 0026 FF29     		cmp	r1, #255
 1217 0028 10D1     		bne	.L109
 1218              	.LVL59:
 1219              	.L104:
 538:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP1 = temp_wp1;
 1220              		.loc 1 538 9 is_stmt 1 view .LVU291
 538:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP1 = temp_wp1;
 1221              		.loc 1 538 11 is_stmt 0 view .LVU292
 1222 002a 20B9     		cbnz	r0, .L105
 538:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP1 = temp_wp1;
 1223              		.loc 1 538 37 discriminator 1 view .LVU293
 1224 002c FF2E     		cmp	r6, #255
 1225 002e 14D1     		bne	.L110
 1226              	.L106:
 544:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP2 = temp_wp2;
 1227              		.loc 1 544 9 is_stmt 1 view .LVU294
 544:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP2 = temp_wp2;
 1228              		.loc 1 544 11 is_stmt 0 view .LVU295
 1229 0030 20B9     		cbnz	r0, .L107
 544:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP2 = temp_wp2;
 1230              		.loc 1 544 37 discriminator 1 view .LVU296
 1231 0032 FF2D     		cmp	r5, #255
 1232 0034 18D1     		bne	.L111
 1233              	.L105:
 550:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP3 = temp_wp3;
 1234              		.loc 1 550 9 is_stmt 1 view .LVU297
 550:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP3 = temp_wp3;
 1235              		.loc 1 550 11 is_stmt 0 view .LVU298
 1236 0036 08B9     		cbnz	r0, .L107
 550:../system/src/gd32f10x/gd32f10x_fmc.c ****             OB_WP3 = temp_wp3;
 1237              		.loc 1 550 37 discriminator 1 view .LVU299
 1238 0038 FF2C     		cmp	r4, #255
 1239 003a 1CD1     		bne	.L112
 1240              	.L107:
 556:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 1241              		.loc 1 556 9 is_stmt 1 view .LVU300
 556:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 1242              		.loc 1 556 11 is_stmt 0 view .LVU301
 1243 003c 0428     		cmp	r0, #4
 1244 003e 04D0     		beq	.L103
 558:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1245              		.loc 1 558 13 is_stmt 1 view .LVU302
 1246 0040 104A     		ldr	r2, .L113
 1247 0042 1369     		ldr	r3, [r2, #16]
 558:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1248              		.loc 1 558 22 is_stmt 0 view .LVU303
 1249 0044 23F01003 		bic	r3, r3, #16
 1250 0048 1361     		str	r3, [r2, #16]
 1251              	.LVL60:
 1252              	.L103:
 562:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 1253              		.loc 1 562 5 is_stmt 1 view .LVU304
 563:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1254              		.loc 1 563 1 is_stmt 0 view .LVU305
 1255 004a 70BD     		pop	{r4, r5, r6, pc}
 1256              	.LVL61:
 1257              	.L109:
 533:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1258              		.loc 1 533 13 is_stmt 1 view .LVU306
 533:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1259              		.loc 1 533 20 is_stmt 0 view .LVU307
 1260 004c 0E4B     		ldr	r3, .L113+4
 1261 004e 1981     		strh	r1, [r3, #8]	@ movhi
 536:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1262              		.loc 1 536 13 is_stmt 1 view .LVU308
 536:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1263              		.loc 1 536 25 is_stmt 0 view .LVU309
 1264 0050 4FF47020 		mov	r0, #983040
 1265 0054 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1266              	.LVL62:
 536:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1267              		.loc 1 536 25 view .LVU310
 1268 0058 E7E7     		b	.L104
 1269              	.L110:
 539:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1270              		.loc 1 539 13 is_stmt 1 view .LVU311
 539:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1271              		.loc 1 539 20 is_stmt 0 view .LVU312
 1272 005a 0B4B     		ldr	r3, .L113+4
 1273 005c 5E81     		strh	r6, [r3, #10]	@ movhi
 542:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1274              		.loc 1 542 13 is_stmt 1 view .LVU313
 542:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1275              		.loc 1 542 25 is_stmt 0 view .LVU314
 1276 005e 4FF47020 		mov	r0, #983040
 1277              	.LVL63:
 542:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1278              		.loc 1 542 25 view .LVU315
 1279 0062 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1280              	.LVL64:
 542:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1281              		.loc 1 542 25 view .LVU316
 1282 0066 E3E7     		b	.L106
 1283              	.L111:
 545:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1284              		.loc 1 545 13 is_stmt 1 view .LVU317
 545:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1285              		.loc 1 545 20 is_stmt 0 view .LVU318
 1286 0068 074B     		ldr	r3, .L113+4
 1287 006a 9D81     		strh	r5, [r3, #12]	@ movhi
 548:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1288              		.loc 1 548 13 is_stmt 1 view .LVU319
 548:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1289              		.loc 1 548 25 is_stmt 0 view .LVU320
 1290 006c 4FF47020 		mov	r0, #983040
 1291              	.LVL65:
 548:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1292              		.loc 1 548 25 view .LVU321
 1293 0070 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1294              	.LVL66:
 548:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1295              		.loc 1 548 25 view .LVU322
 1296 0074 DFE7     		b	.L105
 1297              	.L112:
 551:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1298              		.loc 1 551 13 is_stmt 1 view .LVU323
 551:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1299              		.loc 1 551 20 is_stmt 0 view .LVU324
 1300 0076 044B     		ldr	r3, .L113+4
 1301 0078 DC81     		strh	r4, [r3, #14]	@ movhi
 554:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1302              		.loc 1 554 13 is_stmt 1 view .LVU325
 554:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1303              		.loc 1 554 25 is_stmt 0 view .LVU326
 1304 007a 4FF47020 		mov	r0, #983040
 1305              	.LVL67:
 554:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1306              		.loc 1 554 25 view .LVU327
 1307 007e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1308              	.LVL68:
 554:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1309              		.loc 1 554 25 view .LVU328
 1310 0082 DBE7     		b	.L107
 1311              	.L114:
 1312              		.align	2
 1313              	.L113:
 1314 0084 00200240 		.word	1073881088
 1315 0088 00F8FF1F 		.word	536868864
 1316              		.cfi_endproc
 1317              	.LFE72:
 1319              		.section	.text.ob_security_protection_config,"ax",%progbits
 1320              		.align	1
 1321              		.global	ob_security_protection_config
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1326              	ob_security_protection_config:
 1327              	.LVL69:
 1328              	.LFB73:
 575:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1329              		.loc 1 575 1 is_stmt 1 view -0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 0
 1332              		@ frame_needed = 0, uses_anonymous_args = 0
 575:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1333              		.loc 1 575 1 is_stmt 0 view .LVU330
 1334 0000 10B5     		push	{r4, lr}
 1335              		.cfi_def_cfa_offset 8
 1336              		.cfi_offset 4, -8
 1337              		.cfi_offset 14, -4
 1338 0002 0446     		mov	r4, r0
 576:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1339              		.loc 1 576 5 is_stmt 1 view .LVU331
 576:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1340              		.loc 1 576 32 is_stmt 0 view .LVU332
 1341 0004 4FF47020 		mov	r0, #983040
 1342              	.LVL70:
 576:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1343              		.loc 1 576 32 view .LVU333
 1344 0008 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1345              	.LVL71:
 578:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1346              		.loc 1 578 5 is_stmt 1 view .LVU334
 578:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1347              		.loc 1 578 7 is_stmt 0 view .LVU335
 1348 000c 00B1     		cbz	r0, .L119
 1349              	.L116:
 1350              	.LVL72:
 609:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 1351              		.loc 1 609 5 is_stmt 1 view .LVU336
 610:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1352              		.loc 1 610 1 is_stmt 0 view .LVU337
 1353 000e 10BD     		pop	{r4, pc}
 1354              	.LVL73:
 1355              	.L119:
 579:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1356              		.loc 1 579 9 is_stmt 1 view .LVU338
 1357 0010 164B     		ldr	r3, .L121
 1358 0012 1A69     		ldr	r2, [r3, #16]
 579:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1359              		.loc 1 579 18 is_stmt 0 view .LVU339
 1360 0014 42F02002 		orr	r2, r2, #32
 1361 0018 1A61     		str	r2, [r3, #16]
 580:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1362              		.loc 1 580 9 is_stmt 1 view .LVU340
 1363 001a 1A69     		ldr	r2, [r3, #16]
 580:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1364              		.loc 1 580 18 is_stmt 0 view .LVU341
 1365 001c 42F04002 		orr	r2, r2, #64
 1366 0020 1A61     		str	r2, [r3, #16]
 583:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1367              		.loc 1 583 9 is_stmt 1 view .LVU342
 583:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1368              		.loc 1 583 21 is_stmt 0 view .LVU343
 1369 0022 4FF47020 		mov	r0, #983040
 1370 0026 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1371              	.LVL74:
 585:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBER bit */
 1372              		.loc 1 585 9 is_stmt 1 view .LVU344
 585:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBER bit */
 1373              		.loc 1 585 11 is_stmt 0 view .LVU345
 1374 002a 38B1     		cbz	r0, .L120
 602:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBER bit */
 1375              		.loc 1 602 13 is_stmt 1 view .LVU346
 602:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBER bit */
 1376              		.loc 1 602 15 is_stmt 0 view .LVU347
 1377 002c 0428     		cmp	r0, #4
 1378 002e EED0     		beq	.L116
 604:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1379              		.loc 1 604 17 is_stmt 1 view .LVU348
 1380 0030 0E4A     		ldr	r2, .L121
 1381 0032 1369     		ldr	r3, [r2, #16]
 604:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1382              		.loc 1 604 26 is_stmt 0 view .LVU349
 1383 0034 23F02003 		bic	r3, r3, #32
 1384 0038 1361     		str	r3, [r2, #16]
 1385 003a E8E7     		b	.L116
 1386              	.L120:
 587:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1387              		.loc 1 587 13 is_stmt 1 view .LVU350
 1388 003c 0B4B     		ldr	r3, .L121
 1389 003e 1A69     		ldr	r2, [r3, #16]
 587:../system/src/gd32f10x/gd32f10x_fmc.c ****       
 1390              		.loc 1 587 22 is_stmt 0 view .LVU351
 1391 0040 22F02002 		bic	r2, r2, #32
 1392 0044 1A61     		str	r2, [r3, #16]
 590:../system/src/gd32f10x/gd32f10x_fmc.c ****        
 1393              		.loc 1 590 13 is_stmt 1 view .LVU352
 1394 0046 1A69     		ldr	r2, [r3, #16]
 590:../system/src/gd32f10x/gd32f10x_fmc.c ****        
 1395              		.loc 1 590 22 is_stmt 0 view .LVU353
 1396 0048 42F01002 		orr	r2, r2, #16
 1397 004c 1A61     		str	r2, [r3, #16]
 592:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1398              		.loc 1 592 13 is_stmt 1 view .LVU354
 592:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1399              		.loc 1 592 20 is_stmt 0 view .LVU355
 1400 004e 084B     		ldr	r3, .L121+4
 1401 0050 1C80     		strh	r4, [r3]	@ movhi
 595:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1402              		.loc 1 595 13 is_stmt 1 view .LVU356
 595:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1403              		.loc 1 595 25 is_stmt 0 view .LVU357
 1404 0052 4FF47020 		mov	r0, #983040
 1405              	.LVL75:
 595:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1406              		.loc 1 595 25 view .LVU358
 1407 0056 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1408              	.LVL76:
 597:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 1409              		.loc 1 597 13 is_stmt 1 view .LVU359
 597:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 1410              		.loc 1 597 15 is_stmt 0 view .LVU360
 1411 005a 0428     		cmp	r0, #4
 1412 005c D7D0     		beq	.L116
 599:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1413              		.loc 1 599 17 is_stmt 1 view .LVU361
 1414 005e 034A     		ldr	r2, .L121
 1415 0060 1369     		ldr	r3, [r2, #16]
 599:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1416              		.loc 1 599 26 is_stmt 0 view .LVU362
 1417 0062 23F01003 		bic	r3, r3, #16
 1418 0066 1361     		str	r3, [r2, #16]
 1419 0068 D1E7     		b	.L116
 1420              	.L122:
 1421 006a 00BF     		.align	2
 1422              	.L121:
 1423 006c 00200240 		.word	1073881088
 1424 0070 00F8FF1F 		.word	536868864
 1425              		.cfi_endproc
 1426              	.LFE73:
 1428              		.section	.text.ob_user_write,"ax",%progbits
 1429              		.align	1
 1430              		.global	ob_user_write
 1431              		.syntax unified
 1432              		.thumb
 1433              		.thumb_func
 1435              	ob_user_write:
 1436              	.LVL77:
 1437              	.LFB74:
 630:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1438              		.loc 1 630 1 is_stmt 1 view -0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 630:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1442              		.loc 1 630 1 is_stmt 0 view .LVU364
 1443 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1444              		.cfi_def_cfa_offset 24
 1445              		.cfi_offset 3, -24
 1446              		.cfi_offset 4, -20
 1447              		.cfi_offset 5, -16
 1448              		.cfi_offset 6, -12
 1449              		.cfi_offset 7, -8
 1450              		.cfi_offset 14, -4
 1451 0002 0746     		mov	r7, r0
 1452 0004 0E46     		mov	r6, r1
 1453 0006 1546     		mov	r5, r2
 1454 0008 1C46     		mov	r4, r3
 631:../system/src/gd32f10x/gd32f10x_fmc.c ****     uint8_t temp;
 1455              		.loc 1 631 5 is_stmt 1 view .LVU365
 1456              	.LVL78:
 632:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1457              		.loc 1 632 5 view .LVU366
 635:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 1458              		.loc 1 635 5 view .LVU367
 635:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 1459              		.loc 1 635 17 is_stmt 0 view .LVU368
 1460 000a 4FF47020 		mov	r0, #983040
 1461              	.LVL79:
 635:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 1462              		.loc 1 635 17 view .LVU369
 1463 000e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1464              	.LVL80:
 637:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* set the OBPG bit*/
 1465              		.loc 1 637 5 is_stmt 1 view .LVU370
 637:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* set the OBPG bit*/
 1466              		.loc 1 637 7 is_stmt 0 view .LVU371
 1467 0012 8446     		mov	ip, r0
 1468 0014 08B1     		cbz	r0, .L126
 1469              	.L124:
 1470              	.LVL81:
 653:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 1471              		.loc 1 653 5 is_stmt 1 view .LVU372
 654:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1472              		.loc 1 654 1 is_stmt 0 view .LVU373
 1473 0016 6046     		mov	r0, ip
 1474 0018 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1475              	.LVL82:
 1476              	.L126:
 639:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1477              		.loc 1 639 9 is_stmt 1 view .LVU374
 1478 001a 0E4A     		ldr	r2, .L127
 1479 001c 1369     		ldr	r3, [r2, #16]
 639:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1480              		.loc 1 639 18 is_stmt 0 view .LVU375
 1481 001e 43F01003 		orr	r3, r3, #16
 1482 0022 1361     		str	r3, [r2, #16]
 641:../system/src/gd32f10x/gd32f10x_fmc.c ****         OB_USER = (uint16_t)temp;
 1483              		.loc 1 641 9 is_stmt 1 view .LVU376
 641:../system/src/gd32f10x/gd32f10x_fmc.c ****         OB_USER = (uint16_t)temp;
 1484              		.loc 1 641 37 is_stmt 0 view .LVU377
 1485 0024 44EA0700 		orr	r0, r4, r7
 1486              	.LVL83:
 641:../system/src/gd32f10x/gd32f10x_fmc.c ****         OB_USER = (uint16_t)temp;
 1487              		.loc 1 641 27 view .LVU378
 1488 0028 40EA0601 		orr	r1, r0, r6
 641:../system/src/gd32f10x/gd32f10x_fmc.c ****         OB_USER = (uint16_t)temp;
 1489              		.loc 1 641 17 view .LVU379
 1490 002c 41EA0502 		orr	r2, r1, r5
 641:../system/src/gd32f10x/gd32f10x_fmc.c ****         OB_USER = (uint16_t)temp;
 1491              		.loc 1 641 14 view .LVU380
 1492 0030 42F0F002 		orr	r2, r2, #240
 1493              	.LVL84:
 642:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1494              		.loc 1 642 9 is_stmt 1 view .LVU381
 642:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1495              		.loc 1 642 17 is_stmt 0 view .LVU382
 1496 0034 084B     		ldr	r3, .L127+4
 1497 0036 5A80     		strh	r2, [r3, #2]	@ movhi
 645:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1498              		.loc 1 645 9 is_stmt 1 view .LVU383
 645:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1499              		.loc 1 645 21 is_stmt 0 view .LVU384
 1500 0038 4FF47020 		mov	r0, #983040
 1501 003c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1502              	.LVL85:
 645:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1503              		.loc 1 645 21 view .LVU385
 1504 0040 8446     		mov	ip, r0
 1505              	.LVL86:
 647:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 1506              		.loc 1 647 9 is_stmt 1 view .LVU386
 647:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 1507              		.loc 1 647 11 is_stmt 0 view .LVU387
 1508 0042 0428     		cmp	r0, #4
 1509 0044 E7D0     		beq	.L124
 649:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1510              		.loc 1 649 13 is_stmt 1 view .LVU388
 1511 0046 034A     		ldr	r2, .L127
 1512 0048 1369     		ldr	r3, [r2, #16]
 649:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1513              		.loc 1 649 22 is_stmt 0 view .LVU389
 1514 004a 23F01003 		bic	r3, r3, #16
 1515 004e 1361     		str	r3, [r2, #16]
 1516 0050 E1E7     		b	.L124
 1517              	.L128:
 1518 0052 00BF     		.align	2
 1519              	.L127:
 1520 0054 00200240 		.word	1073881088
 1521 0058 00F8FF1F 		.word	536868864
 1522              		.cfi_endproc
 1523              	.LFE74:
 1525              		.section	.text.ob_data_program,"ax",%progbits
 1526              		.align	1
 1527              		.global	ob_data_program
 1528              		.syntax unified
 1529              		.thumb
 1530              		.thumb_func
 1532              	ob_data_program:
 1533              	.LVL87:
 1534              	.LFB75:
 664:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1535              		.loc 1 664 1 is_stmt 1 view -0
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 0
 1538              		@ frame_needed = 0, uses_anonymous_args = 0
 664:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1539              		.loc 1 664 1 is_stmt 0 view .LVU391
 1540 0000 38B5     		push	{r3, r4, r5, lr}
 1541              		.cfi_def_cfa_offset 16
 1542              		.cfi_offset 3, -16
 1543              		.cfi_offset 4, -12
 1544              		.cfi_offset 5, -8
 1545              		.cfi_offset 14, -4
 1546 0002 0446     		mov	r4, r0
 1547 0004 0D46     		mov	r5, r1
 665:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1548              		.loc 1 665 5 is_stmt 1 view .LVU392
 665:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1549              		.loc 1 665 32 is_stmt 0 view .LVU393
 1550 0006 4FF47020 		mov	r0, #983040
 1551              	.LVL88:
 665:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1552              		.loc 1 665 32 view .LVU394
 1553 000a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1554              	.LVL89:
 667:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* set the OBPG bit */
 1555              		.loc 1 667 5 is_stmt 1 view .LVU395
 667:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* set the OBPG bit */
 1556              		.loc 1 667 7 is_stmt 0 view .LVU396
 1557 000e 00B1     		cbz	r0, .L132
 1558              	.LVL90:
 1559              	.L130:
 681:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 1560              		.loc 1 681 5 is_stmt 1 view .LVU397
 682:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1561              		.loc 1 682 1 is_stmt 0 view .LVU398
 1562 0010 38BD     		pop	{r3, r4, r5, pc}
 1563              	.LVL91:
 1564              	.L132:
 669:../system/src/gd32f10x/gd32f10x_fmc.c ****         REG16(address) = data;
 1565              		.loc 1 669 9 is_stmt 1 view .LVU399
 1566 0012 094A     		ldr	r2, .L133
 1567 0014 1369     		ldr	r3, [r2, #16]
 669:../system/src/gd32f10x/gd32f10x_fmc.c ****         REG16(address) = data;
 1568              		.loc 1 669 18 is_stmt 0 view .LVU400
 1569 0016 43F01003 		orr	r3, r3, #16
 1570 001a 1361     		str	r3, [r2, #16]
 670:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1571              		.loc 1 670 9 is_stmt 1 view .LVU401
 670:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1572              		.loc 1 670 24 is_stmt 0 view .LVU402
 1573 001c 2580     		strh	r5, [r4]	@ movhi
 673:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1574              		.loc 1 673 9 is_stmt 1 view .LVU403
 673:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1575              		.loc 1 673 21 is_stmt 0 view .LVU404
 1576 001e 4FF47020 		mov	r0, #983040
 1577 0022 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1578              	.LVL92:
 675:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 1579              		.loc 1 675 9 is_stmt 1 view .LVU405
 675:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 1580              		.loc 1 675 11 is_stmt 0 view .LVU406
 1581 0026 0428     		cmp	r0, #4
 1582 0028 F2D0     		beq	.L130
 677:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1583              		.loc 1 677 13 is_stmt 1 view .LVU407
 1584 002a 034A     		ldr	r2, .L133
 1585 002c 1369     		ldr	r3, [r2, #16]
 677:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1586              		.loc 1 677 22 is_stmt 0 view .LVU408
 1587 002e 23F01003 		bic	r3, r3, #16
 1588 0032 1361     		str	r3, [r2, #16]
 1589 0034 ECE7     		b	.L130
 1590              	.L134:
 1591 0036 00BF     		.align	2
 1592              	.L133:
 1593 0038 00200240 		.word	1073881088
 1594              		.cfi_endproc
 1595              	.LFE75:
 1597              		.section	.text.fmc_bank1_ready_wait,"ax",%progbits
 1598              		.align	1
 1599              		.global	fmc_bank1_ready_wait
 1600              		.syntax unified
 1601              		.thumb
 1602              		.thumb_func
 1604              	fmc_bank1_ready_wait:
 1605              	.LVL93:
 1606              	.LFB89:
 941:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 942:../system/src/gd32f10x/gd32f10x_fmc.c **** /*!
 943:../system/src/gd32f10x/gd32f10x_fmc.c ****     \brief      check whether FMC bank1 is ready or not
 944:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[in]  timeout: count of loop
 945:../system/src/gd32f10x/gd32f10x_fmc.c ****     \param[out] none
 946:../system/src/gd32f10x/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 947:../system/src/gd32f10x/gd32f10x_fmc.c **** */
 948:../system/src/gd32f10x/gd32f10x_fmc.c **** fmc_state_enum fmc_bank1_ready_wait(uint32_t timeout)
 949:../system/src/gd32f10x/gd32f10x_fmc.c **** {
 1607              		.loc 1 949 1 is_stmt 1 view -0
 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 0
 1610              		@ frame_needed = 0, uses_anonymous_args = 0
 1611              		.loc 1 949 1 is_stmt 0 view .LVU410
 1612 0000 10B5     		push	{r4, lr}
 1613              		.cfi_def_cfa_offset 8
 1614              		.cfi_offset 4, -8
 1615              		.cfi_offset 14, -4
 1616 0002 0446     		mov	r4, r0
 950:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 1617              		.loc 1 950 5 is_stmt 1 view .LVU411
 1618              	.LVL94:
 1619              	.L137:
 951:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 952:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* wait for FMC ready */
 953:../system/src/gd32f10x/gd32f10x_fmc.c ****     do{
 1620              		.loc 1 953 5 discriminator 2 view .LVU412
 954:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* get FMC state */
 955:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = fmc_bank1_state_get();
 1621              		.loc 1 955 9 discriminator 2 view .LVU413
 1622              		.loc 1 955 21 is_stmt 0 discriminator 2 view .LVU414
 1623 0004 FFF7FEFF 		bl	fmc_bank1_state_get
 1624              	.LVL95:
 956:../system/src/gd32f10x/gd32f10x_fmc.c ****         timeout--;
 1625              		.loc 1 956 9 is_stmt 1 discriminator 2 view .LVU415
 1626              		.loc 1 956 16 is_stmt 0 discriminator 2 view .LVU416
 1627 0008 013C     		subs	r4, r4, #1
 1628              	.LVL96:
 957:../system/src/gd32f10x/gd32f10x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 1629              		.loc 1 957 36 is_stmt 1 discriminator 2 view .LVU417
 1630 000a 0128     		cmp	r0, #1
 1631 000c 01D1     		bne	.L136
 1632              		.loc 1 957 36 is_stmt 0 discriminator 1 view .LVU418
 1633 000e 002C     		cmp	r4, #0
 1634 0010 F8D1     		bne	.L137
 1635              	.L136:
 958:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 959:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BUSY == fmc_state){
 1636              		.loc 1 959 5 is_stmt 1 view .LVU419
 1637              		.loc 1 959 7 is_stmt 0 view .LVU420
 1638 0012 0128     		cmp	r0, #1
 1639 0014 00D0     		beq	.L141
 1640              	.LVL97:
 1641              	.L138:
 960:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_TOERR;
 961:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 962:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* return the FMC state */
 963:../system/src/gd32f10x/gd32f10x_fmc.c ****     return fmc_state;
 1642              		.loc 1 963 5 is_stmt 1 view .LVU421
 964:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 1643              		.loc 1 964 1 is_stmt 0 view .LVU422
 1644 0016 10BD     		pop	{r4, pc}
 1645              	.LVL98:
 1646              	.L141:
 960:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_TOERR;
 1647              		.loc 1 960 19 view .LVU423
 1648 0018 0420     		movs	r0, #4
 1649              	.LVL99:
 960:../system/src/gd32f10x/gd32f10x_fmc.c ****         fmc_state = FMC_TOERR;
 1650              		.loc 1 960 19 view .LVU424
 1651 001a FCE7     		b	.L138
 1652              		.cfi_endproc
 1653              	.LFE89:
 1655              		.section	.text.fmc_page_erase,"ax",%progbits
 1656              		.align	1
 1657              		.global	fmc_page_erase
 1658              		.syntax unified
 1659              		.thumb
 1660              		.thumb_func
 1662              	fmc_page_erase:
 1663              	.LVL100:
 1664              	.LFB63:
 168:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state;
 1665              		.loc 1 168 1 is_stmt 1 view -0
 1666              		.cfi_startproc
 1667              		@ args = 0, pretend = 0, frame = 0
 1668              		@ frame_needed = 0, uses_anonymous_args = 0
 168:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state;
 1669              		.loc 1 168 1 is_stmt 0 view .LVU426
 1670 0000 38B5     		push	{r3, r4, r5, lr}
 1671              		.cfi_def_cfa_offset 16
 1672              		.cfi_offset 3, -16
 1673              		.cfi_offset 4, -12
 1674              		.cfi_offset 5, -8
 1675              		.cfi_offset 14, -4
 1676 0002 0446     		mov	r4, r0
 169:../system/src/gd32f10x/gd32f10x_fmc.c ****     
 1677              		.loc 1 169 5 is_stmt 1 view .LVU427
 171:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 1678              		.loc 1 171 5 view .LVU428
 171:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 1679              		.loc 1 171 25 is_stmt 0 view .LVU429
 1680 0004 2D4B     		ldr	r3, .L149
 1681 0006 B3F8E030 		ldrh	r3, [r3, #224]
 171:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 1682              		.loc 1 171 7 view .LVU430
 1683 000a B3F5007F 		cmp	r3, #512
 1684 000e 3BD9     		bls	.L143
 172:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1685              		.loc 1 172 9 is_stmt 1 view .LVU431
 172:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1686              		.loc 1 172 11 is_stmt 0 view .LVU432
 1687 0010 2B4B     		ldr	r3, .L149+4
 1688 0012 9842     		cmp	r0, r3
 1689 0014 18D2     		bcs	.L144
 173:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 1690              		.loc 1 173 13 is_stmt 1 view .LVU433
 173:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 1691              		.loc 1 173 25 is_stmt 0 view .LVU434
 1692 0016 4FF47020 		mov	r0, #983040
 1693              	.LVL101:
 173:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 1694              		.loc 1 173 25 view .LVU435
 1695 001a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1696              	.LVL102:
 175:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 1697              		.loc 1 175 13 is_stmt 1 view .LVU436
 175:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 1698              		.loc 1 175 15 is_stmt 0 view .LVU437
 1699 001e 00B1     		cbz	r0, .L148
 1700              	.LVL103:
 1701              	.L145:
 215:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 1702              		.loc 1 215 5 is_stmt 1 view .LVU438
 216:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1703              		.loc 1 216 1 is_stmt 0 view .LVU439
 1704 0020 38BD     		pop	{r3, r4, r5, pc}
 1705              	.LVL104:
 1706              	.L148:
 176:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_ADDR0 = page_address;
 1707              		.loc 1 176 17 is_stmt 1 view .LVU440
 1708 0022 284D     		ldr	r5, .L149+8
 1709 0024 2B69     		ldr	r3, [r5, #16]
 176:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_ADDR0 = page_address;
 1710              		.loc 1 176 26 is_stmt 0 view .LVU441
 1711 0026 43F00203 		orr	r3, r3, #2
 1712 002a 2B61     		str	r3, [r5, #16]
 177:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 1713              		.loc 1 177 17 is_stmt 1 view .LVU442
 177:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 1714              		.loc 1 177 27 is_stmt 0 view .LVU443
 1715 002c 6C61     		str	r4, [r5, #20]
 178:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 1716              		.loc 1 178 17 is_stmt 1 view .LVU444
 1717 002e 2B69     		ldr	r3, [r5, #16]
 178:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 1718              		.loc 1 178 26 is_stmt 0 view .LVU445
 1719 0030 43F04003 		orr	r3, r3, #64
 1720 0034 2B61     		str	r3, [r5, #16]
 180:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PER bit */
 1721              		.loc 1 180 17 is_stmt 1 view .LVU446
 180:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PER bit */
 1722              		.loc 1 180 29 is_stmt 0 view .LVU447
 1723 0036 4FF47020 		mov	r0, #983040
 1724              	.LVL105:
 180:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PER bit */
 1725              		.loc 1 180 29 view .LVU448
 1726 003a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1727              	.LVL106:
 182:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1728              		.loc 1 182 17 is_stmt 1 view .LVU449
 1729 003e 2B69     		ldr	r3, [r5, #16]
 182:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1730              		.loc 1 182 26 is_stmt 0 view .LVU450
 1731 0040 23F00203 		bic	r3, r3, #2
 1732 0044 2B61     		str	r3, [r5, #16]
 1733 0046 EBE7     		b	.L145
 1734              	.LVL107:
 1735              	.L144:
 186:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 1736              		.loc 1 186 13 is_stmt 1 view .LVU451
 186:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 1737              		.loc 1 186 25 is_stmt 0 view .LVU452
 1738 0048 4FF47020 		mov	r0, #983040
 1739              	.LVL108:
 186:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 1740              		.loc 1 186 25 view .LVU453
 1741 004c FFF7FEFF 		bl	fmc_bank1_ready_wait
 1742              	.LVL109:
 188:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 1743              		.loc 1 188 13 is_stmt 1 view .LVU454
 188:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 1744              		.loc 1 188 15 is_stmt 0 view .LVU455
 1745 0050 0028     		cmp	r0, #0
 1746 0052 E5D1     		bne	.L145
 189:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_ADDR1 = page_address;
 1747              		.loc 1 189 17 is_stmt 1 view .LVU456
 1748 0054 1B4B     		ldr	r3, .L149+8
 1749 0056 1A6D     		ldr	r2, [r3, #80]
 189:../system/src/gd32f10x/gd32f10x_fmc.c ****                 FMC_ADDR1 = page_address;
 1750              		.loc 1 189 26 is_stmt 0 view .LVU457
 1751 0058 42F00202 		orr	r2, r2, #2
 1752 005c 1A65     		str	r2, [r3, #80]
 190:../system/src/gd32f10x/gd32f10x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 1753              		.loc 1 190 17 is_stmt 1 view .LVU458
 190:../system/src/gd32f10x/gd32f10x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 1754              		.loc 1 190 27 is_stmt 0 view .LVU459
 1755 005e 5C65     		str	r4, [r3, #84]
 191:../system/src/gd32f10x/gd32f10x_fmc.c ****                     FMC_ADDR0 = page_address;
 1756              		.loc 1 191 17 is_stmt 1 view .LVU460
 191:../system/src/gd32f10x/gd32f10x_fmc.c ****                     FMC_ADDR0 = page_address;
 1757              		.loc 1 191 20 is_stmt 0 view .LVU461
 1758 0060 DB69     		ldr	r3, [r3, #28]
 191:../system/src/gd32f10x/gd32f10x_fmc.c ****                     FMC_ADDR0 = page_address;
 1759              		.loc 1 191 19 view .LVU462
 1760 0062 13F0020F 		tst	r3, #2
 1761 0066 01D0     		beq	.L146
 192:../system/src/gd32f10x/gd32f10x_fmc.c ****                 }
 1762              		.loc 1 192 21 is_stmt 1 view .LVU463
 192:../system/src/gd32f10x/gd32f10x_fmc.c ****                 }
 1763              		.loc 1 192 31 is_stmt 0 view .LVU464
 1764 0068 164B     		ldr	r3, .L149+8
 1765 006a 5C61     		str	r4, [r3, #20]
 1766              	.L146:
 194:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 1767              		.loc 1 194 17 is_stmt 1 view .LVU465
 1768 006c 154C     		ldr	r4, .L149+8
 1769              	.LVL110:
 194:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 1770              		.loc 1 194 17 is_stmt 0 view .LVU466
 1771 006e 236D     		ldr	r3, [r4, #80]
 194:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 1772              		.loc 1 194 26 view .LVU467
 1773 0070 43F04003 		orr	r3, r3, #64
 1774 0074 2365     		str	r3, [r4, #80]
 196:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PER bit */
 1775              		.loc 1 196 17 is_stmt 1 view .LVU468
 196:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PER bit */
 1776              		.loc 1 196 29 is_stmt 0 view .LVU469
 1777 0076 4FF47020 		mov	r0, #983040
 1778              	.LVL111:
 196:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PER bit */
 1779              		.loc 1 196 29 view .LVU470
 1780 007a FFF7FEFF 		bl	fmc_bank1_ready_wait
 1781              	.LVL112:
 198:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1782              		.loc 1 198 17 is_stmt 1 view .LVU471
 1783 007e 236D     		ldr	r3, [r4, #80]
 198:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 1784              		.loc 1 198 26 is_stmt 0 view .LVU472
 1785 0080 23F00203 		bic	r3, r3, #2
 1786 0084 2365     		str	r3, [r4, #80]
 1787 0086 CBE7     		b	.L145
 1788              	.LVL113:
 1789              	.L143:
 202:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* if the last operation is completed, start page erase */
 1790              		.loc 1 202 9 is_stmt 1 view .LVU473
 202:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* if the last operation is completed, start page erase */
 1791              		.loc 1 202 21 is_stmt 0 view .LVU474
 1792 0088 4FF47020 		mov	r0, #983040
 1793              	.LVL114:
 202:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* if the last operation is completed, start page erase */
 1794              		.loc 1 202 21 view .LVU475
 1795 008c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1796              	.LVL115:
 204:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 1797              		.loc 1 204 9 is_stmt 1 view .LVU476
 204:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 1798              		.loc 1 204 11 is_stmt 0 view .LVU477
 1799 0090 0028     		cmp	r0, #0
 1800 0092 C5D1     		bne	.L145
 205:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_ADDR0 = page_address;
 1801              		.loc 1 205 13 is_stmt 1 view .LVU478
 1802 0094 0B4D     		ldr	r5, .L149+8
 1803 0096 2B69     		ldr	r3, [r5, #16]
 205:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_ADDR0 = page_address;
 1804              		.loc 1 205 22 is_stmt 0 view .LVU479
 1805 0098 43F00203 		orr	r3, r3, #2
 1806 009c 2B61     		str	r3, [r5, #16]
 206:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1807              		.loc 1 206 13 is_stmt 1 view .LVU480
 206:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1808              		.loc 1 206 23 is_stmt 0 view .LVU481
 1809 009e 6C61     		str	r4, [r5, #20]
 207:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1810              		.loc 1 207 13 is_stmt 1 view .LVU482
 1811 00a0 2B69     		ldr	r3, [r5, #16]
 207:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1812              		.loc 1 207 22 is_stmt 0 view .LVU483
 1813 00a2 43F04003 		orr	r3, r3, #64
 1814 00a6 2B61     		str	r3, [r5, #16]
 209:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PER bit */
 1815              		.loc 1 209 13 is_stmt 1 view .LVU484
 209:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PER bit */
 1816              		.loc 1 209 25 is_stmt 0 view .LVU485
 1817 00a8 4FF47020 		mov	r0, #983040
 1818              	.LVL116:
 209:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PER bit */
 1819              		.loc 1 209 25 view .LVU486
 1820 00ac FFF7FEFF 		bl	fmc_bank0_ready_wait
 1821              	.LVL117:
 211:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1822              		.loc 1 211 13 is_stmt 1 view .LVU487
 1823 00b0 2B69     		ldr	r3, [r5, #16]
 211:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1824              		.loc 1 211 22 is_stmt 0 view .LVU488
 1825 00b2 23F00203 		bic	r3, r3, #2
 1826 00b6 2B61     		str	r3, [r5, #16]
 1827 00b8 B2E7     		b	.L145
 1828              	.L150:
 1829 00ba 00BF     		.align	2
 1830              	.L149:
 1831 00bc 00F7FF1F 		.word	536868608
 1832 00c0 FFFF0708 		.word	134742015
 1833 00c4 00200240 		.word	1073881088
 1834              		.cfi_endproc
 1835              	.LFE63:
 1837              		.section	.text.fmc_mass_erase,"ax",%progbits
 1838              		.align	1
 1839              		.global	fmc_mass_erase
 1840              		.syntax unified
 1841              		.thumb
 1842              		.thumb_func
 1844              	fmc_mass_erase:
 1845              	.LFB64:
 225:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state;
 1846              		.loc 1 225 1 is_stmt 1 view -0
 1847              		.cfi_startproc
 1848              		@ args = 0, pretend = 0, frame = 0
 1849              		@ frame_needed = 0, uses_anonymous_args = 0
 1850 0000 10B5     		push	{r4, lr}
 1851              		.cfi_def_cfa_offset 8
 1852              		.cfi_offset 4, -8
 1853              		.cfi_offset 14, -4
 226:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 1854              		.loc 1 226 5 view .LVU490
 227:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 1855              		.loc 1 227 5 view .LVU491
 227:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 1856              		.loc 1 227 25 is_stmt 0 view .LVU492
 1857 0002 264B     		ldr	r3, .L158
 1858 0004 B3F8E030 		ldrh	r3, [r3, #224]
 227:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 1859              		.loc 1 227 7 view .LVU493
 1860 0008 B3F5007F 		cmp	r3, #512
 1861 000c 2ED9     		bls	.L152
 229:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 1862              		.loc 1 229 9 is_stmt 1 view .LVU494
 229:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 1863              		.loc 1 229 21 is_stmt 0 view .LVU495
 1864 000e 4FF47020 		mov	r0, #983040
 1865 0012 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1866              	.LVL118:
 230:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start whole chip erase */
 1867              		.loc 1 230 9 is_stmt 1 view .LVU496
 230:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start whole chip erase */
 1868              		.loc 1 230 11 is_stmt 0 view .LVU497
 1869 0016 28B1     		cbz	r0, .L156
 1870              	.LVL119:
 1871              	.L153:
 239:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 1872              		.loc 1 239 9 is_stmt 1 view .LVU498
 239:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 1873              		.loc 1 239 21 is_stmt 0 view .LVU499
 1874 0018 4FF47020 		mov	r0, #983040
 1875 001c FFF7FEFF 		bl	fmc_bank1_ready_wait
 1876              	.LVL120:
 240:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start whole chip erase */
 1877              		.loc 1 240 9 is_stmt 1 view .LVU500
 240:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start whole chip erase */
 1878              		.loc 1 240 11 is_stmt 0 view .LVU501
 1879 0020 90B1     		cbz	r0, .L157
 1880              	.L154:
 263:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 1881              		.loc 1 263 5 is_stmt 1 view .LVU502
 264:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 1882              		.loc 1 264 1 is_stmt 0 view .LVU503
 1883 0022 10BD     		pop	{r4, pc}
 1884              	.L156:
 232:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1885              		.loc 1 232 13 is_stmt 1 view .LVU504
 1886 0024 1E4C     		ldr	r4, .L158+4
 1887 0026 2369     		ldr	r3, [r4, #16]
 232:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1888              		.loc 1 232 22 is_stmt 0 view .LVU505
 1889 0028 43F00403 		orr	r3, r3, #4
 1890 002c 2361     		str	r3, [r4, #16]
 233:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1891              		.loc 1 233 13 is_stmt 1 view .LVU506
 1892 002e 2369     		ldr	r3, [r4, #16]
 233:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1893              		.loc 1 233 22 is_stmt 0 view .LVU507
 1894 0030 43F04003 		orr	r3, r3, #64
 1895 0034 2361     		str	r3, [r4, #16]
 235:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 1896              		.loc 1 235 13 is_stmt 1 view .LVU508
 235:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 1897              		.loc 1 235 25 is_stmt 0 view .LVU509
 1898 0036 4FF47020 		mov	r0, #983040
 1899              	.LVL121:
 235:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 1900              		.loc 1 235 25 view .LVU510
 1901 003a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1902              	.LVL122:
 237:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1903              		.loc 1 237 13 is_stmt 1 view .LVU511
 1904 003e 2369     		ldr	r3, [r4, #16]
 237:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1905              		.loc 1 237 22 is_stmt 0 view .LVU512
 1906 0040 23F00403 		bic	r3, r3, #4
 1907 0044 2361     		str	r3, [r4, #16]
 1908 0046 E7E7     		b	.L153
 1909              	.LVL123:
 1910              	.L157:
 242:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 1911              		.loc 1 242 13 is_stmt 1 view .LVU513
 1912 0048 154C     		ldr	r4, .L158+4
 1913 004a 236D     		ldr	r3, [r4, #80]
 242:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 1914              		.loc 1 242 22 is_stmt 0 view .LVU514
 1915 004c 43F00403 		orr	r3, r3, #4
 1916 0050 2365     		str	r3, [r4, #80]
 243:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1917              		.loc 1 243 13 is_stmt 1 view .LVU515
 1918 0052 236D     		ldr	r3, [r4, #80]
 243:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1919              		.loc 1 243 22 is_stmt 0 view .LVU516
 1920 0054 43F04003 		orr	r3, r3, #64
 1921 0058 2365     		str	r3, [r4, #80]
 245:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 1922              		.loc 1 245 13 is_stmt 1 view .LVU517
 245:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 1923              		.loc 1 245 25 is_stmt 0 view .LVU518
 1924 005a 4FF47020 		mov	r0, #983040
 1925              	.LVL124:
 245:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 1926              		.loc 1 245 25 view .LVU519
 1927 005e FFF7FEFF 		bl	fmc_bank1_ready_wait
 1928              	.LVL125:
 247:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1929              		.loc 1 247 13 is_stmt 1 view .LVU520
 1930 0062 236D     		ldr	r3, [r4, #80]
 247:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1931              		.loc 1 247 22 is_stmt 0 view .LVU521
 1932 0064 23F00403 		bic	r3, r3, #4
 1933 0068 2365     		str	r3, [r4, #80]
 1934 006a DAE7     		b	.L154
 1935              	.LVL126:
 1936              	.L152:
 250:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 1937              		.loc 1 250 9 is_stmt 1 view .LVU522
 250:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 1938              		.loc 1 250 21 is_stmt 0 view .LVU523
 1939 006c 4FF47020 		mov	r0, #983040
 1940 0070 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1941              	.LVL127:
 252:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start whole chip erase */
 1942              		.loc 1 252 9 is_stmt 1 view .LVU524
 252:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* start whole chip erase */
 1943              		.loc 1 252 11 is_stmt 0 view .LVU525
 1944 0074 0028     		cmp	r0, #0
 1945 0076 D4D1     		bne	.L154
 254:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 1946              		.loc 1 254 13 is_stmt 1 view .LVU526
 1947 0078 094C     		ldr	r4, .L158+4
 1948 007a 2369     		ldr	r3, [r4, #16]
 254:../system/src/gd32f10x/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 1949              		.loc 1 254 22 is_stmt 0 view .LVU527
 1950 007c 43F00403 		orr	r3, r3, #4
 1951 0080 2361     		str	r3, [r4, #16]
 255:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1952              		.loc 1 255 13 is_stmt 1 view .LVU528
 1953 0082 2369     		ldr	r3, [r4, #16]
 255:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 1954              		.loc 1 255 22 is_stmt 0 view .LVU529
 1955 0084 43F04003 		orr	r3, r3, #64
 1956 0088 2361     		str	r3, [r4, #16]
 257:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 1957              		.loc 1 257 13 is_stmt 1 view .LVU530
 257:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 1958              		.loc 1 257 25 is_stmt 0 view .LVU531
 1959 008a 4FF47020 		mov	r0, #983040
 1960              	.LVL128:
 257:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the MER bit */
 1961              		.loc 1 257 25 view .LVU532
 1962 008e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1963              	.LVL129:
 259:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1964              		.loc 1 259 13 is_stmt 1 view .LVU533
 1965 0092 2369     		ldr	r3, [r4, #16]
 259:../system/src/gd32f10x/gd32f10x_fmc.c ****         }
 1966              		.loc 1 259 22 is_stmt 0 view .LVU534
 1967 0094 23F00403 		bic	r3, r3, #4
 1968 0098 2361     		str	r3, [r4, #16]
 1969 009a C2E7     		b	.L154
 1970              	.L159:
 1971              		.align	2
 1972              	.L158:
 1973 009c 00F7FF1F 		.word	536868608
 1974 00a0 00200240 		.word	1073881088
 1975              		.cfi_endproc
 1976              	.LFE64:
 1978              		.section	.text.fmc_bank1_erase,"ax",%progbits
 1979              		.align	1
 1980              		.global	fmc_bank1_erase
 1981              		.syntax unified
 1982              		.thumb
 1983              		.thumb_func
 1985              	fmc_bank1_erase:
 1986              	.LFB66:
 298:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1987              		.loc 1 298 1 is_stmt 1 view -0
 1988              		.cfi_startproc
 1989              		@ args = 0, pretend = 0, frame = 0
 1990              		@ frame_needed = 0, uses_anonymous_args = 0
 1991 0000 10B5     		push	{r4, lr}
 1992              		.cfi_def_cfa_offset 8
 1993              		.cfi_offset 4, -8
 1994              		.cfi_offset 14, -4
 299:../system/src/gd32f10x/gd32f10x_fmc.c ****     /* wait for the FMC ready */
 1995              		.loc 1 299 5 view .LVU536
 1996              	.LVL130:
 301:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 1997              		.loc 1 301 5 view .LVU537
 301:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 1998              		.loc 1 301 17 is_stmt 0 view .LVU538
 1999 0002 4FF47020 		mov	r0, #983040
 2000 0006 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2001              	.LVL131:
 303:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* start FMC bank1 erase */
 2002              		.loc 1 303 4 is_stmt 1 view .LVU539
 303:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* start FMC bank1 erase */
 2003              		.loc 1 303 6 is_stmt 0 view .LVU540
 2004 000a 00B1     		cbz	r0, .L163
 2005              	.L161:
 2006              	.LVL132:
 313:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 2007              		.loc 1 313 5 is_stmt 1 view .LVU541
 314:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 2008              		.loc 1 314 1 is_stmt 0 view .LVU542
 2009 000c 10BD     		pop	{r4, pc}
 2010              	.LVL133:
 2011              	.L163:
 305:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 2012              		.loc 1 305 9 is_stmt 1 view .LVU543
 2013 000e 094C     		ldr	r4, .L164
 2014 0010 236D     		ldr	r3, [r4, #80]
 305:../system/src/gd32f10x/gd32f10x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 2015              		.loc 1 305 18 is_stmt 0 view .LVU544
 2016 0012 43F00403 		orr	r3, r3, #4
 2017 0016 2365     		str	r3, [r4, #80]
 306:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 2018              		.loc 1 306 9 is_stmt 1 view .LVU545
 2019 0018 236D     		ldr	r3, [r4, #80]
 306:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 2020              		.loc 1 306 18 is_stmt 0 view .LVU546
 2021 001a 43F04003 		orr	r3, r3, #64
 2022 001e 2365     		str	r3, [r4, #80]
 308:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* reset the MER bit */
 2023              		.loc 1 308 9 is_stmt 1 view .LVU547
 308:../system/src/gd32f10x/gd32f10x_fmc.c ****         /* reset the MER bit */
 2024              		.loc 1 308 21 is_stmt 0 view .LVU548
 2025 0020 4FF47020 		mov	r0, #983040
 2026 0024 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2027              	.LVL134:
 310:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 2028              		.loc 1 310 9 is_stmt 1 view .LVU549
 2029 0028 236D     		ldr	r3, [r4, #80]
 310:../system/src/gd32f10x/gd32f10x_fmc.c ****     }
 2030              		.loc 1 310 18 is_stmt 0 view .LVU550
 2031 002a 23F00403 		bic	r3, r3, #4
 2032 002e 2365     		str	r3, [r4, #80]
 2033 0030 ECE7     		b	.L161
 2034              	.L165:
 2035 0032 00BF     		.align	2
 2036              	.L164:
 2037 0034 00200240 		.word	1073881088
 2038              		.cfi_endproc
 2039              	.LFE66:
 2041              		.section	.text.fmc_word_program,"ax",%progbits
 2042              		.align	1
 2043              		.global	fmc_word_program
 2044              		.syntax unified
 2045              		.thumb
 2046              		.thumb_func
 2048              	fmc_word_program:
 2049              	.LVL135:
 2050              	.LFB67:
 324:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2051              		.loc 1 324 1 is_stmt 1 view -0
 2052              		.cfi_startproc
 2053              		@ args = 0, pretend = 0, frame = 0
 2054              		@ frame_needed = 0, uses_anonymous_args = 0
 324:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2055              		.loc 1 324 1 is_stmt 0 view .LVU552
 2056 0000 70B5     		push	{r4, r5, r6, lr}
 2057              		.cfi_def_cfa_offset 16
 2058              		.cfi_offset 4, -16
 2059              		.cfi_offset 5, -12
 2060              		.cfi_offset 6, -8
 2061              		.cfi_offset 14, -4
 2062 0002 0546     		mov	r5, r0
 2063 0004 0C46     		mov	r4, r1
 325:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 2064              		.loc 1 325 5 is_stmt 1 view .LVU553
 2065              	.LVL136:
 326:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2066              		.loc 1 326 5 view .LVU554
 326:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2067              		.loc 1 326 25 is_stmt 0 view .LVU555
 2068 0006 274B     		ldr	r3, .L172
 2069 0008 B3F8E030 		ldrh	r3, [r3, #224]
 326:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2070              		.loc 1 326 7 view .LVU556
 2071 000c B3F5007F 		cmp	r3, #512
 2072 0010 31D9     		bls	.L167
 327:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2073              		.loc 1 327 9 is_stmt 1 view .LVU557
 327:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2074              		.loc 1 327 11 is_stmt 0 view .LVU558
 2075 0012 254B     		ldr	r3, .L172+4
 2076 0014 9842     		cmp	r0, r3
 2077 0016 17D2     		bcs	.L168
 328:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2078              		.loc 1 328 13 is_stmt 1 view .LVU559
 328:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2079              		.loc 1 328 25 is_stmt 0 view .LVU560
 2080 0018 4FF47020 		mov	r0, #983040
 2081              	.LVL137:
 328:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2082              		.loc 1 328 25 view .LVU561
 2083 001c FFF7FEFF 		bl	fmc_bank0_ready_wait
 2084              	.LVL138:
 330:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 2085              		.loc 1 330 13 is_stmt 1 view .LVU562
 330:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 2086              		.loc 1 330 15 is_stmt 0 view .LVU563
 2087 0020 0346     		mov	r3, r0
 2088 0022 08B1     		cbz	r0, .L171
 2089              	.LVL139:
 2090              	.L169:
 366:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 2091              		.loc 1 366 5 is_stmt 1 view .LVU564
 367:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 2092              		.loc 1 367 1 is_stmt 0 view .LVU565
 2093 0024 1846     		mov	r0, r3
 2094 0026 70BD     		pop	{r4, r5, r6, pc}
 2095              	.LVL140:
 2096              	.L171:
 332:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG32(address) = data;
 2097              		.loc 1 332 17 is_stmt 1 view .LVU566
 2098 0028 204E     		ldr	r6, .L172+8
 2099 002a 3369     		ldr	r3, [r6, #16]
 332:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG32(address) = data;
 2100              		.loc 1 332 26 is_stmt 0 view .LVU567
 2101 002c 43F00103 		orr	r3, r3, #1
 2102 0030 3361     		str	r3, [r6, #16]
 333:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 2103              		.loc 1 333 17 is_stmt 1 view .LVU568
 333:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 2104              		.loc 1 333 32 is_stmt 0 view .LVU569
 2105 0032 2C60     		str	r4, [r5]
 335:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2106              		.loc 1 335 17 is_stmt 1 view .LVU570
 335:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2107              		.loc 1 335 29 is_stmt 0 view .LVU571
 2108 0034 4FF47020 		mov	r0, #983040
 2109              	.LVL141:
 335:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2110              		.loc 1 335 29 view .LVU572
 2111 0038 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2112              	.LVL142:
 2113 003c 0346     		mov	r3, r0
 2114              	.LVL143:
 337:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 2115              		.loc 1 337 17 is_stmt 1 view .LVU573
 2116 003e 3269     		ldr	r2, [r6, #16]
 337:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 2117              		.loc 1 337 26 is_stmt 0 view .LVU574
 2118 0040 22F00102 		bic	r2, r2, #1
 2119 0044 3261     		str	r2, [r6, #16]
 2120 0046 EDE7     		b	.L169
 2121              	.LVL144:
 2122              	.L168:
 340:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2123              		.loc 1 340 13 is_stmt 1 view .LVU575
 340:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2124              		.loc 1 340 25 is_stmt 0 view .LVU576
 2125 0048 4FF47020 		mov	r0, #983040
 2126              	.LVL145:
 340:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2127              		.loc 1 340 25 view .LVU577
 2128 004c FFF7FEFF 		bl	fmc_bank1_ready_wait
 2129              	.LVL146:
 342:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 2130              		.loc 1 342 13 is_stmt 1 view .LVU578
 342:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 2131              		.loc 1 342 15 is_stmt 0 view .LVU579
 2132 0050 0346     		mov	r3, r0
 2133 0052 0028     		cmp	r0, #0
 2134 0054 E6D1     		bne	.L169
 344:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG32(address) = data;
 2135              		.loc 1 344 17 is_stmt 1 view .LVU580
 2136 0056 154E     		ldr	r6, .L172+8
 2137 0058 336D     		ldr	r3, [r6, #80]
 344:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG32(address) = data;
 2138              		.loc 1 344 26 is_stmt 0 view .LVU581
 2139 005a 43F00103 		orr	r3, r3, #1
 2140 005e 3365     		str	r3, [r6, #80]
 345:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 2141              		.loc 1 345 17 is_stmt 1 view .LVU582
 345:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 2142              		.loc 1 345 32 is_stmt 0 view .LVU583
 2143 0060 2C60     		str	r4, [r5]
 347:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2144              		.loc 1 347 17 is_stmt 1 view .LVU584
 347:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2145              		.loc 1 347 29 is_stmt 0 view .LVU585
 2146 0062 4FF47020 		mov	r0, #983040
 2147              	.LVL147:
 347:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2148              		.loc 1 347 29 view .LVU586
 2149 0066 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2150              	.LVL148:
 2151 006a 0346     		mov	r3, r0
 2152              	.LVL149:
 349:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 2153              		.loc 1 349 17 is_stmt 1 view .LVU587
 2154 006c 326D     		ldr	r2, [r6, #80]
 349:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 2155              		.loc 1 349 26 is_stmt 0 view .LVU588
 2156 006e 22F00102 		bic	r2, r2, #1
 2157 0072 3265     		str	r2, [r6, #80]
 2158 0074 D6E7     		b	.L169
 2159              	.LVL150:
 2160              	.L167:
 353:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2161              		.loc 1 353 9 is_stmt 1 view .LVU589
 353:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2162              		.loc 1 353 21 is_stmt 0 view .LVU590
 2163 0076 4FF47020 		mov	r0, #983040
 2164              	.LVL151:
 353:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2165              		.loc 1 353 21 view .LVU591
 2166 007a FFF7FEFF 		bl	fmc_bank0_ready_wait
 2167              	.LVL152:
 355:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* set the PG bit to start program */
 2168              		.loc 1 355 9 is_stmt 1 view .LVU592
 355:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* set the PG bit to start program */
 2169              		.loc 1 355 11 is_stmt 0 view .LVU593
 2170 007e 0346     		mov	r3, r0
 2171 0080 0028     		cmp	r0, #0
 2172 0082 CFD1     		bne	.L169
 357:../system/src/gd32f10x/gd32f10x_fmc.c ****             REG32(address) = data;
 2173              		.loc 1 357 13 is_stmt 1 view .LVU594
 2174 0084 094E     		ldr	r6, .L172+8
 2175 0086 3369     		ldr	r3, [r6, #16]
 357:../system/src/gd32f10x/gd32f10x_fmc.c ****             REG32(address) = data;
 2176              		.loc 1 357 22 is_stmt 0 view .LVU595
 2177 0088 43F00103 		orr	r3, r3, #1
 2178 008c 3361     		str	r3, [r6, #16]
 358:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 2179              		.loc 1 358 13 is_stmt 1 view .LVU596
 358:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 2180              		.loc 1 358 28 is_stmt 0 view .LVU597
 2181 008e 2C60     		str	r4, [r5]
 360:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PG bit */
 2182              		.loc 1 360 13 is_stmt 1 view .LVU598
 360:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PG bit */
 2183              		.loc 1 360 25 is_stmt 0 view .LVU599
 2184 0090 4FF47020 		mov	r0, #983040
 2185              	.LVL153:
 360:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PG bit */
 2186              		.loc 1 360 25 view .LVU600
 2187 0094 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2188              	.LVL154:
 2189 0098 0346     		mov	r3, r0
 2190              	.LVL155:
 362:../system/src/gd32f10x/gd32f10x_fmc.c ****         } 
 2191              		.loc 1 362 13 is_stmt 1 view .LVU601
 2192 009a 3269     		ldr	r2, [r6, #16]
 362:../system/src/gd32f10x/gd32f10x_fmc.c ****         } 
 2193              		.loc 1 362 22 is_stmt 0 view .LVU602
 2194 009c 22F00102 		bic	r2, r2, #1
 2195 00a0 3261     		str	r2, [r6, #16]
 2196 00a2 BFE7     		b	.L169
 2197              	.L173:
 2198              		.align	2
 2199              	.L172:
 2200 00a4 00F7FF1F 		.word	536868608
 2201 00a8 FFFF0708 		.word	134742015
 2202 00ac 00200240 		.word	1073881088
 2203              		.cfi_endproc
 2204              	.LFE67:
 2206              		.section	.text.fmc_halfword_program,"ax",%progbits
 2207              		.align	1
 2208              		.global	fmc_halfword_program
 2209              		.syntax unified
 2210              		.thumb
 2211              		.thumb_func
 2213              	fmc_halfword_program:
 2214              	.LVL156:
 2215              	.LFB68:
 377:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2216              		.loc 1 377 1 is_stmt 1 view -0
 2217              		.cfi_startproc
 2218              		@ args = 0, pretend = 0, frame = 0
 2219              		@ frame_needed = 0, uses_anonymous_args = 0
 377:../system/src/gd32f10x/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2220              		.loc 1 377 1 is_stmt 0 view .LVU604
 2221 0000 70B5     		push	{r4, r5, r6, lr}
 2222              		.cfi_def_cfa_offset 16
 2223              		.cfi_offset 4, -16
 2224              		.cfi_offset 5, -12
 2225              		.cfi_offset 6, -8
 2226              		.cfi_offset 14, -4
 2227 0002 0546     		mov	r5, r0
 2228 0004 0C46     		mov	r4, r1
 378:../system/src/gd32f10x/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 2229              		.loc 1 378 5 is_stmt 1 view .LVU605
 2230              	.LVL157:
 379:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2231              		.loc 1 379 5 view .LVU606
 379:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2232              		.loc 1 379 25 is_stmt 0 view .LVU607
 2233 0006 274B     		ldr	r3, .L180
 2234 0008 B3F8E030 		ldrh	r3, [r3, #224]
 379:../system/src/gd32f10x/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2235              		.loc 1 379 7 view .LVU608
 2236 000c B3F5007F 		cmp	r3, #512
 2237 0010 31D9     		bls	.L175
 380:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2238              		.loc 1 380 9 is_stmt 1 view .LVU609
 380:../system/src/gd32f10x/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2239              		.loc 1 380 11 is_stmt 0 view .LVU610
 2240 0012 254B     		ldr	r3, .L180+4
 2241 0014 9842     		cmp	r0, r3
 2242 0016 17D2     		bcs	.L176
 381:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2243              		.loc 1 381 13 is_stmt 1 view .LVU611
 381:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2244              		.loc 1 381 25 is_stmt 0 view .LVU612
 2245 0018 4FF47020 		mov	r0, #983040
 2246              	.LVL158:
 381:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2247              		.loc 1 381 25 view .LVU613
 2248 001c FFF7FEFF 		bl	fmc_bank0_ready_wait
 2249              	.LVL159:
 383:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 2250              		.loc 1 383 13 is_stmt 1 view .LVU614
 383:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 2251              		.loc 1 383 15 is_stmt 0 view .LVU615
 2252 0020 0346     		mov	r3, r0
 2253 0022 08B1     		cbz	r0, .L179
 2254              	.LVL160:
 2255              	.L177:
 419:../system/src/gd32f10x/gd32f10x_fmc.c **** }
 2256              		.loc 1 419 5 is_stmt 1 view .LVU616
 420:../system/src/gd32f10x/gd32f10x_fmc.c **** 
 2257              		.loc 1 420 1 is_stmt 0 view .LVU617
 2258 0024 1846     		mov	r0, r3
 2259 0026 70BD     		pop	{r4, r5, r6, pc}
 2260              	.LVL161:
 2261              	.L179:
 385:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG16(address) = data;
 2262              		.loc 1 385 17 is_stmt 1 view .LVU618
 2263 0028 204E     		ldr	r6, .L180+8
 2264 002a 3369     		ldr	r3, [r6, #16]
 385:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG16(address) = data;
 2265              		.loc 1 385 26 is_stmt 0 view .LVU619
 2266 002c 43F00103 		orr	r3, r3, #1
 2267 0030 3361     		str	r3, [r6, #16]
 386:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 2268              		.loc 1 386 17 is_stmt 1 view .LVU620
 386:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 2269              		.loc 1 386 32 is_stmt 0 view .LVU621
 2270 0032 2C80     		strh	r4, [r5]	@ movhi
 388:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2271              		.loc 1 388 17 is_stmt 1 view .LVU622
 388:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2272              		.loc 1 388 29 is_stmt 0 view .LVU623
 2273 0034 4FF47020 		mov	r0, #983040
 2274              	.LVL162:
 388:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2275              		.loc 1 388 29 view .LVU624
 2276 0038 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2277              	.LVL163:
 2278 003c 0346     		mov	r3, r0
 2279              	.LVL164:
 390:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 2280              		.loc 1 390 17 is_stmt 1 view .LVU625
 2281 003e 3269     		ldr	r2, [r6, #16]
 390:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 2282              		.loc 1 390 26 is_stmt 0 view .LVU626
 2283 0040 22F00102 		bic	r2, r2, #1
 2284 0044 3261     		str	r2, [r6, #16]
 2285 0046 EDE7     		b	.L177
 2286              	.LVL165:
 2287              	.L176:
 393:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2288              		.loc 1 393 13 is_stmt 1 view .LVU627
 393:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2289              		.loc 1 393 25 is_stmt 0 view .LVU628
 2290 0048 4FF47020 		mov	r0, #983040
 2291              	.LVL166:
 393:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2292              		.loc 1 393 25 view .LVU629
 2293 004c FFF7FEFF 		bl	fmc_bank1_ready_wait
 2294              	.LVL167:
 395:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 2295              		.loc 1 395 13 is_stmt 1 view .LVU630
 395:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 2296              		.loc 1 395 15 is_stmt 0 view .LVU631
 2297 0050 0346     		mov	r3, r0
 2298 0052 0028     		cmp	r0, #0
 2299 0054 E6D1     		bne	.L177
 397:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG16(address) = data;
 2300              		.loc 1 397 17 is_stmt 1 view .LVU632
 2301 0056 154E     		ldr	r6, .L180+8
 2302 0058 336D     		ldr	r3, [r6, #80]
 397:../system/src/gd32f10x/gd32f10x_fmc.c ****                 REG16(address) = data;
 2303              		.loc 1 397 26 is_stmt 0 view .LVU633
 2304 005a 43F00103 		orr	r3, r3, #1
 2305 005e 3365     		str	r3, [r6, #80]
 398:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 2306              		.loc 1 398 17 is_stmt 1 view .LVU634
 398:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 2307              		.loc 1 398 32 is_stmt 0 view .LVU635
 2308 0060 2C80     		strh	r4, [r5]	@ movhi
 400:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2309              		.loc 1 400 17 is_stmt 1 view .LVU636
 400:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2310              		.loc 1 400 29 is_stmt 0 view .LVU637
 2311 0062 4FF47020 		mov	r0, #983040
 2312              	.LVL168:
 400:../system/src/gd32f10x/gd32f10x_fmc.c ****                 /* reset the PG bit */
 2313              		.loc 1 400 29 view .LVU638
 2314 0066 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2315              	.LVL169:
 2316 006a 0346     		mov	r3, r0
 2317              	.LVL170:
 402:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 2318              		.loc 1 402 17 is_stmt 1 view .LVU639
 2319 006c 326D     		ldr	r2, [r6, #80]
 402:../system/src/gd32f10x/gd32f10x_fmc.c ****             }
 2320              		.loc 1 402 26 is_stmt 0 view .LVU640
 2321 006e 22F00102 		bic	r2, r2, #1
 2322 0072 3265     		str	r2, [r6, #80]
 2323 0074 D6E7     		b	.L177
 2324              	.LVL171:
 2325              	.L175:
 406:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2326              		.loc 1 406 9 is_stmt 1 view .LVU641
 406:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2327              		.loc 1 406 21 is_stmt 0 view .LVU642
 2328 0076 4FF47020 		mov	r0, #983040
 2329              	.LVL172:
 406:../system/src/gd32f10x/gd32f10x_fmc.c ****   
 2330              		.loc 1 406 21 view .LVU643
 2331 007a FFF7FEFF 		bl	fmc_bank0_ready_wait
 2332              	.LVL173:
 408:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* set the PG bit to start program */
 2333              		.loc 1 408 9 is_stmt 1 view .LVU644
 408:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* set the PG bit to start program */
 2334              		.loc 1 408 11 is_stmt 0 view .LVU645
 2335 007e 0346     		mov	r3, r0
 2336 0080 0028     		cmp	r0, #0
 2337 0082 CFD1     		bne	.L177
 410:../system/src/gd32f10x/gd32f10x_fmc.c ****             REG16(address) = data;
 2338              		.loc 1 410 13 is_stmt 1 view .LVU646
 2339 0084 094E     		ldr	r6, .L180+8
 2340 0086 3369     		ldr	r3, [r6, #16]
 410:../system/src/gd32f10x/gd32f10x_fmc.c ****             REG16(address) = data;
 2341              		.loc 1 410 22 is_stmt 0 view .LVU647
 2342 0088 43F00103 		orr	r3, r3, #1
 2343 008c 3361     		str	r3, [r6, #16]
 411:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 2344              		.loc 1 411 13 is_stmt 1 view .LVU648
 411:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 2345              		.loc 1 411 28 is_stmt 0 view .LVU649
 2346 008e 2C80     		strh	r4, [r5]	@ movhi
 413:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PG bit */
 2347              		.loc 1 413 13 is_stmt 1 view .LVU650
 413:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PG bit */
 2348              		.loc 1 413 25 is_stmt 0 view .LVU651
 2349 0090 4FF47020 		mov	r0, #983040
 2350              	.LVL174:
 413:../system/src/gd32f10x/gd32f10x_fmc.c ****             /* reset the PG bit */
 2351              		.loc 1 413 25 view .LVU652
 2352 0094 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2353              	.LVL175:
 2354 0098 0346     		mov	r3, r0
 2355              	.LVL176:
 415:../system/src/gd32f10x/gd32f10x_fmc.c ****         } 
 2356              		.loc 1 415 13 is_stmt 1 view .LVU653
 2357 009a 3269     		ldr	r2, [r6, #16]
 415:../system/src/gd32f10x/gd32f10x_fmc.c ****         } 
 2358              		.loc 1 415 22 is_stmt 0 view .LVU654
 2359 009c 22F00102 		bic	r2, r2, #1
 2360 00a0 3261     		str	r2, [r6, #16]
 2361 00a2 BFE7     		b	.L177
 2362              	.L181:
 2363              		.align	2
 2364              	.L180:
 2365 00a4 00F7FF1F 		.word	536868608
 2366 00a8 FFFF0708 		.word	134742015
 2367 00ac 00200240 		.word	1073881088
 2368              		.cfi_endproc
 2369              	.LFE68:
 2371              		.text
 2372              	.Letext0:
 2373              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 2374              		.file 3 "../system/inc/cmsis/gd32f10x.h"
 2375              		.file 4 "../system/inc/gd32f10x/gd32f10x_fmc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_fmc.c
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:19     .text.fmc_wscnt_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:25     .text.fmc_wscnt_set:00000000 fmc_wscnt_set
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:54     .text.fmc_wscnt_set:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:59     .text.fmc_unlock:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:65     .text.fmc_unlock:00000000 fmc_unlock
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:118    .text.fmc_unlock:0000003c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:125    .text.fmc_bank0_unlock:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:131    .text.fmc_bank0_unlock:00000000 fmc_bank0_unlock
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:160    .text.fmc_bank0_unlock:00000018 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:166    .text.fmc_bank1_unlock:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:172    .text.fmc_bank1_unlock:00000000 fmc_bank1_unlock
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:201    .text.fmc_bank1_unlock:00000018 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:207    .text.fmc_lock:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:213    .text.fmc_lock:00000000 fmc_lock
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:244    .text.fmc_lock:00000020 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:250    .text.fmc_bank0_lock:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:256    .text.fmc_bank0_lock:00000000 fmc_bank0_lock
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:274    .text.fmc_bank0_lock:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:279    .text.fmc_bank1_lock:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:285    .text.fmc_bank1_lock:00000000 fmc_bank1_lock
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:303    .text.fmc_bank1_lock:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:308    .text.ob_unlock:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:314    .text.ob_unlock:00000000 ob_unlock
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:351    .text.ob_unlock:00000024 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:357    .text.ob_lock:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:363    .text.ob_lock:00000000 ob_lock
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:381    .text.ob_lock:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:386    .text.ob_user_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:392    .text.ob_user_get:00000000 ob_user_get
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:409    .text.ob_user_get:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:414    .text.ob_data_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:420    .text.ob_data_get:00000000 ob_data_get
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:437    .text.ob_data_get:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:442    .text.ob_write_protection_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:448    .text.ob_write_protection_get:00000000 ob_write_protection_get
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:464    .text.ob_write_protection_get:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:469    .text.ob_spc_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:475    .text.ob_spc_get:00000000 ob_spc_get
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:504    .text.ob_spc_get:00000014 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:509    .text.fmc_interrupt_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:515    .text.fmc_interrupt_enable:00000000 fmc_interrupt_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:543    .text.fmc_interrupt_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:549    .text.fmc_interrupt_disable:00000000 fmc_interrupt_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:577    .text.fmc_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:583    .text.fmc_flag_get:00000000 fmc_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:617    .text.fmc_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:623    .text.fmc_flag_clear:00000000 fmc_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:651    .text.fmc_interrupt_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:657    .text.fmc_interrupt_flag_get:00000000 fmc_interrupt_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:746    .text.fmc_interrupt_flag_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:751    .text.fmc_interrupt_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:757    .text.fmc_interrupt_flag_clear:00000000 fmc_interrupt_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:785    .text.fmc_bank0_state_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:791    .text.fmc_bank0_state_get:00000000 fmc_bank0_state_get
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:842    .text.fmc_bank0_state_get:00000030 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:847    .text.fmc_bank1_state_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:853    .text.fmc_bank1_state_get:00000000 fmc_bank1_state_get
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:904    .text.fmc_bank1_state_get:00000030 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:909    .text.fmc_bank0_ready_wait:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:915    .text.fmc_bank0_ready_wait:00000000 fmc_bank0_ready_wait
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:967    .text.fmc_bank0_erase:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:973    .text.fmc_bank0_erase:00000000 fmc_bank0_erase
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1025   .text.fmc_bank0_erase:00000034 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1030   .text.ob_erase:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1036   .text.ob_erase:00000000 ob_erase
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1153   .text.ob_erase:0000007c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1159   .text.ob_write_protection_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1165   .text.ob_write_protection_enable:00000000 ob_write_protection_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1314   .text.ob_write_protection_enable:00000084 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1320   .text.ob_security_protection_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1326   .text.ob_security_protection_config:00000000 ob_security_protection_config
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1423   .text.ob_security_protection_config:0000006c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1429   .text.ob_user_write:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1435   .text.ob_user_write:00000000 ob_user_write
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1520   .text.ob_user_write:00000054 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1526   .text.ob_data_program:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1532   .text.ob_data_program:00000000 ob_data_program
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1593   .text.ob_data_program:00000038 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1598   .text.fmc_bank1_ready_wait:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1604   .text.fmc_bank1_ready_wait:00000000 fmc_bank1_ready_wait
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1656   .text.fmc_page_erase:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1662   .text.fmc_page_erase:00000000 fmc_page_erase
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1831   .text.fmc_page_erase:000000bc $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1838   .text.fmc_mass_erase:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1844   .text.fmc_mass_erase:00000000 fmc_mass_erase
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1973   .text.fmc_mass_erase:0000009c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1979   .text.fmc_bank1_erase:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:1985   .text.fmc_bank1_erase:00000000 fmc_bank1_erase
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:2037   .text.fmc_bank1_erase:00000034 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:2042   .text.fmc_word_program:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:2048   .text.fmc_word_program:00000000 fmc_word_program
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:2200   .text.fmc_word_program:000000a4 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:2207   .text.fmc_halfword_program:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:2213   .text.fmc_halfword_program:00000000 fmc_halfword_program
C:\Users\Dmitriy\AppData\Local\Temp\ccVPg8Xa.s:2365   .text.fmc_halfword_program:000000a4 $d
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a
                           .group:00000000 wm4.gd32f10x_fmc.h.44.05016b59f8ed544426c9d0d2a7264538

NO UNDEFINED SYMBOLS
