v 4
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/ula_testbench.vhd" "1eea035308fce0c896d17e7c7a4defc532e2af90" "20220917232159.512":
  entity ula_testbench at 1( 0) + 0 on 51;
  architecture rtl of ula_testbench at 8( 107) + 0 on 52;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/ula.vhd" "8913835f7d4ec17002e5c454c2ad17de661a38c7" "20220917232159.493":
  entity ula at 1( 0) + 0 on 49;
  architecture rtl of ula at 14( 323) + 0 on 50;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/microProcessador/multiplex8x1.vhd" "fb6b2e86f03b657a85e06f807875a07a5450bed6" "20220915200841.175":
  entity multiplex8x1 at 1( 0) + 0 on 23;
  architecture rtl of multiplex8x1 at 12( 369) + 0 on 24;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/microProcessador/multiplex8x1_testbench.vhd" "6ff9e0bb1dffff943cba8ef1fea61101dd12c2fa" "20220915200841.189":
  entity multiplex8x1_testbench at 1( 0) + 0 on 25;
  architecture rtl of multiplex8x1_testbench at 8( 116) + 0 on 26;
