Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Feb 11 14:26:34 2020
| Host         : Win7VM running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file Z:/cordic-vectoring/vivado/timing_report_impl.txt
| Design       : cordic
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

rst
x_in[0]
x_in[10]
x_in[11]
x_in[12]
x_in[13]
x_in[14]
x_in[15]
x_in[1]
x_in[2]
x_in[3]
x_in[4]
x_in[5]
x_in[6]
x_in[7]
x_in[8]
x_in[9]
y_in[0]
y_in[10]
y_in[11]
y_in[12]
y_in[13]
y_in[14]
y_in[15]
y_in[1]
y_in[2]
y_in[3]
y_in[4]
y_in[5]
y_in[6]
y_in[7]
y_in[8]
y_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

phase[0]
phase[10]
phase[11]
phase[12]
phase[13]
phase[14]
phase[15]
phase[16]
phase[17]
phase[18]
phase[19]
phase[1]
phase[2]
phase[3]
phase[4]
phase[5]
phase[6]
phase[7]
phase[8]
phase[9]
radius[0]
radius[10]
radius[11]
radius[12]
radius[13]
radius[14]
radius[15]
radius[16]
radius[17]
radius[18]
radius[19]
radius[1]
radius[2]
radius[3]
radius[4]
radius[5]
radius[6]
radius[7]
radius[8]
radius[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.070        0.000                      0                  771        0.122        0.000                      0                  771        3.500        0.000                       0                   805  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CORDIC_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CORDIC_clk          3.070        0.000                      0                  771        0.122        0.000                      0                  771        3.500        0.000                       0                   805  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CORDIC_clk                  
(none)                      CORDIC_clk    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CORDIC_clk
  To Clock:  CORDIC_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 GEN[4].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE/phase_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 1.657ns (33.855%)  route 3.237ns (66.145%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 12.369 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.663     4.886    GEN[4].STAGE/CLK
    SLICE_X35Y31         FDRE                                         r  GEN[4].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  GEN[4].STAGE/y_out_reg[19]/Q
                         net (fo=53, routed)          3.228     8.570    GEN[4].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out[3]_i_2/I1
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  GEN[4].STAGE/phase_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.694    GEN[4].STAGE/phase_out[3]_i_2_n_0
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out_reg[3]_i_1/S[3]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.095 r  GEN[4].STAGE/phase_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    GEN[4].STAGE/phase_out_reg[3]_i_1_n_0
    SLICE_X33Y24                                                      r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.218    GEN[4].STAGE/phase_out_reg[7]_i_1__0_n_0
    SLICE_X33Y25                                                      r  GEN[4].STAGE/phase_out_reg[11]_i_1/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  GEN[4].STAGE/phase_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    GEN[4].STAGE/phase_out_reg[11]_i_1_n_0
    SLICE_X33Y26                                                      r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.446 r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.446    GEN[4].STAGE/phase_out_reg[15]_i_1__0_n_0
    SLICE_X33Y27                                                      r  GEN[4].STAGE/phase_out_reg[19]_i_1__4/CI
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.780 r  GEN[4].STAGE/phase_out_reg[19]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     9.780    GEN[5].STAGE/phase_out_reg[19]_0[17]
    SLICE_X33Y27         FDRE                                         r  GEN[5].STAGE/phase_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.486    12.369    GEN[5].STAGE/CLK
    SLICE_X33Y27         FDRE                                         r  GEN[5].STAGE/phase_out_reg[17]/C
                         clock pessimism              0.455    12.824    
                         clock uncertainty           -0.035    12.789    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.062    12.851    GEN[5].STAGE/phase_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 GEN[4].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE/phase_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.636ns (33.570%)  route 3.237ns (66.430%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 12.369 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.663     4.886    GEN[4].STAGE/CLK
    SLICE_X35Y31         FDRE                                         r  GEN[4].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  GEN[4].STAGE/y_out_reg[19]/Q
                         net (fo=53, routed)          3.228     8.570    GEN[4].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out[3]_i_2/I1
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  GEN[4].STAGE/phase_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.694    GEN[4].STAGE/phase_out[3]_i_2_n_0
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out_reg[3]_i_1/S[3]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.095 r  GEN[4].STAGE/phase_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    GEN[4].STAGE/phase_out_reg[3]_i_1_n_0
    SLICE_X33Y24                                                      r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.218    GEN[4].STAGE/phase_out_reg[7]_i_1__0_n_0
    SLICE_X33Y25                                                      r  GEN[4].STAGE/phase_out_reg[11]_i_1/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  GEN[4].STAGE/phase_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    GEN[4].STAGE/phase_out_reg[11]_i_1_n_0
    SLICE_X33Y26                                                      r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.446 r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.446    GEN[4].STAGE/phase_out_reg[15]_i_1__0_n_0
    SLICE_X33Y27                                                      r  GEN[4].STAGE/phase_out_reg[19]_i_1__4/CI
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.759 r  GEN[4].STAGE/phase_out_reg[19]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     9.759    GEN[5].STAGE/phase_out_reg[19]_0[19]
    SLICE_X33Y27         FDRE                                         r  GEN[5].STAGE/phase_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.486    12.369    GEN[5].STAGE/CLK
    SLICE_X33Y27         FDRE                                         r  GEN[5].STAGE/phase_out_reg[19]/C
                         clock pessimism              0.455    12.824    
                         clock uncertainty           -0.035    12.789    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.062    12.851    GEN[5].STAGE/phase_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 GEN[4].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE/phase_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.562ns (32.545%)  route 3.237ns (67.455%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 12.369 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.663     4.886    GEN[4].STAGE/CLK
    SLICE_X35Y31         FDRE                                         r  GEN[4].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  GEN[4].STAGE/y_out_reg[19]/Q
                         net (fo=53, routed)          3.228     8.570    GEN[4].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out[3]_i_2/I1
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  GEN[4].STAGE/phase_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.694    GEN[4].STAGE/phase_out[3]_i_2_n_0
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out_reg[3]_i_1/S[3]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.095 r  GEN[4].STAGE/phase_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    GEN[4].STAGE/phase_out_reg[3]_i_1_n_0
    SLICE_X33Y24                                                      r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.218    GEN[4].STAGE/phase_out_reg[7]_i_1__0_n_0
    SLICE_X33Y25                                                      r  GEN[4].STAGE/phase_out_reg[11]_i_1/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  GEN[4].STAGE/phase_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    GEN[4].STAGE/phase_out_reg[11]_i_1_n_0
    SLICE_X33Y26                                                      r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.446 r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.446    GEN[4].STAGE/phase_out_reg[15]_i_1__0_n_0
    SLICE_X33Y27                                                      r  GEN[4].STAGE/phase_out_reg[19]_i_1__4/CI
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.685 r  GEN[4].STAGE/phase_out_reg[19]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     9.685    GEN[5].STAGE/phase_out_reg[19]_0[18]
    SLICE_X33Y27         FDRE                                         r  GEN[5].STAGE/phase_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.486    12.369    GEN[5].STAGE/CLK
    SLICE_X33Y27         FDRE                                         r  GEN[5].STAGE/phase_out_reg[18]/C
                         clock pessimism              0.455    12.824    
                         clock uncertainty           -0.035    12.789    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.062    12.851    GEN[5].STAGE/phase_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 GEN[4].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE/phase_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.546ns (32.320%)  route 3.237ns (67.680%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 12.369 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.663     4.886    GEN[4].STAGE/CLK
    SLICE_X35Y31         FDRE                                         r  GEN[4].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  GEN[4].STAGE/y_out_reg[19]/Q
                         net (fo=53, routed)          3.228     8.570    GEN[4].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out[3]_i_2/I1
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  GEN[4].STAGE/phase_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.694    GEN[4].STAGE/phase_out[3]_i_2_n_0
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out_reg[3]_i_1/S[3]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.095 r  GEN[4].STAGE/phase_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    GEN[4].STAGE/phase_out_reg[3]_i_1_n_0
    SLICE_X33Y24                                                      r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.218    GEN[4].STAGE/phase_out_reg[7]_i_1__0_n_0
    SLICE_X33Y25                                                      r  GEN[4].STAGE/phase_out_reg[11]_i_1/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  GEN[4].STAGE/phase_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    GEN[4].STAGE/phase_out_reg[11]_i_1_n_0
    SLICE_X33Y26                                                      r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.446 r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.446    GEN[4].STAGE/phase_out_reg[15]_i_1__0_n_0
    SLICE_X33Y27                                                      r  GEN[4].STAGE/phase_out_reg[19]_i_1__4/CI
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.669 r  GEN[4].STAGE/phase_out_reg[19]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     9.669    GEN[5].STAGE/phase_out_reg[19]_0[16]
    SLICE_X33Y27         FDRE                                         r  GEN[5].STAGE/phase_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.486    12.369    GEN[5].STAGE/CLK
    SLICE_X33Y27         FDRE                                         r  GEN[5].STAGE/phase_out_reg[16]/C
                         clock pessimism              0.455    12.824    
                         clock uncertainty           -0.035    12.789    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.062    12.851    GEN[5].STAGE/phase_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 GEN[4].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE/phase_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.543ns (32.277%)  route 3.237ns (67.723%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.663     4.886    GEN[4].STAGE/CLK
    SLICE_X35Y31         FDRE                                         r  GEN[4].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  GEN[4].STAGE/y_out_reg[19]/Q
                         net (fo=53, routed)          3.228     8.570    GEN[4].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out[3]_i_2/I1
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  GEN[4].STAGE/phase_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.694    GEN[4].STAGE/phase_out[3]_i_2_n_0
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out_reg[3]_i_1/S[3]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.095 r  GEN[4].STAGE/phase_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    GEN[4].STAGE/phase_out_reg[3]_i_1_n_0
    SLICE_X33Y24                                                      r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.218    GEN[4].STAGE/phase_out_reg[7]_i_1__0_n_0
    SLICE_X33Y25                                                      r  GEN[4].STAGE/phase_out_reg[11]_i_1/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  GEN[4].STAGE/phase_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    GEN[4].STAGE/phase_out_reg[11]_i_1_n_0
    SLICE_X33Y26                                                      r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.666 r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.666    GEN[5].STAGE/phase_out_reg[19]_0[13]
    SLICE_X33Y26         FDRE                                         r  GEN[5].STAGE/phase_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.485    12.368    GEN[5].STAGE/CLK
    SLICE_X33Y26         FDRE                                         r  GEN[5].STAGE/phase_out_reg[13]/C
                         clock pessimism              0.455    12.823    
                         clock uncertainty           -0.035    12.788    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    12.850    GEN[5].STAGE/phase_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 GEN[4].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE/phase_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.522ns (31.979%)  route 3.237ns (68.021%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.663     4.886    GEN[4].STAGE/CLK
    SLICE_X35Y31         FDRE                                         r  GEN[4].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  GEN[4].STAGE/y_out_reg[19]/Q
                         net (fo=53, routed)          3.228     8.570    GEN[4].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out[3]_i_2/I1
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  GEN[4].STAGE/phase_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.694    GEN[4].STAGE/phase_out[3]_i_2_n_0
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out_reg[3]_i_1/S[3]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.095 r  GEN[4].STAGE/phase_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    GEN[4].STAGE/phase_out_reg[3]_i_1_n_0
    SLICE_X33Y24                                                      r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.218    GEN[4].STAGE/phase_out_reg[7]_i_1__0_n_0
    SLICE_X33Y25                                                      r  GEN[4].STAGE/phase_out_reg[11]_i_1/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  GEN[4].STAGE/phase_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    GEN[4].STAGE/phase_out_reg[11]_i_1_n_0
    SLICE_X33Y26                                                      r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.645 r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.645    GEN[5].STAGE/phase_out_reg[19]_0[15]
    SLICE_X33Y26         FDRE                                         r  GEN[5].STAGE/phase_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.485    12.368    GEN[5].STAGE/CLK
    SLICE_X33Y26         FDRE                                         r  GEN[5].STAGE/phase_out_reg[15]/C
                         clock pessimism              0.455    12.823    
                         clock uncertainty           -0.035    12.788    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    12.850    GEN[5].STAGE/phase_out_reg[15]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 GEN[7].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[8].STAGE/phase_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.692ns (36.709%)  route 2.917ns (63.291%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 12.371 - 8.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.747     4.970    GEN[7].STAGE/CLK
    SLICE_X37Y36         FDRE                                         r  GEN[7].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.426 r  GEN[7].STAGE/y_out_reg[19]/Q
                         net (fo=49, routed)          2.917     8.343    GEN[7].STAGE/y_out_reg_n_0_[19]
    SLICE_X29Y27                                                      r  GEN[7].STAGE/phase_out[8]_i_4/I1
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     8.467 r  GEN[7].STAGE/phase_out[8]_i_4/O
                         net (fo=1, routed)           0.000     8.467    GEN[7].STAGE/phase_out[8]_i_4_n_0
    SLICE_X29Y27                                                      r  GEN[7].STAGE/phase_out_reg[8]_i_1__2/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.017 r  GEN[7].STAGE/phase_out_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.017    GEN[7].STAGE/phase_out_reg[8]_i_1__2_n_0
    SLICE_X29Y28                                                      r  GEN[7].STAGE/phase_out_reg[12]_i_1__2/CI
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.131 r  GEN[7].STAGE/phase_out_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.131    GEN[7].STAGE/phase_out_reg[12]_i_1__2_n_0
    SLICE_X29Y29                                                      r  GEN[7].STAGE/phase_out_reg[16]_i_1__3/CI
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.245 r  GEN[7].STAGE/phase_out_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.245    GEN[7].STAGE/phase_out_reg[16]_i_1__3_n_0
    SLICE_X29Y30                                                      r  GEN[7].STAGE/phase_out_reg[19]_i_1__7/CI
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.579 r  GEN[7].STAGE/phase_out_reg[19]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     9.579    GEN[8].STAGE/phase_out_reg[19]_0[18]
    SLICE_X29Y30         FDRE                                         r  GEN[8].STAGE/phase_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.488    12.371    GEN[8].STAGE/CLK
    SLICE_X29Y30         FDRE                                         r  GEN[8].STAGE/phase_out_reg[18]/C
                         clock pessimism              0.455    12.826    
                         clock uncertainty           -0.035    12.791    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.062    12.853    GEN[8].STAGE/phase_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 GEN[4].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE/phase_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.448ns (30.904%)  route 3.237ns (69.096%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.663     4.886    GEN[4].STAGE/CLK
    SLICE_X35Y31         FDRE                                         r  GEN[4].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  GEN[4].STAGE/y_out_reg[19]/Q
                         net (fo=53, routed)          3.228     8.570    GEN[4].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out[3]_i_2/I1
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  GEN[4].STAGE/phase_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.694    GEN[4].STAGE/phase_out[3]_i_2_n_0
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out_reg[3]_i_1/S[3]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.095 r  GEN[4].STAGE/phase_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    GEN[4].STAGE/phase_out_reg[3]_i_1_n_0
    SLICE_X33Y24                                                      r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.218    GEN[4].STAGE/phase_out_reg[7]_i_1__0_n_0
    SLICE_X33Y25                                                      r  GEN[4].STAGE/phase_out_reg[11]_i_1/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  GEN[4].STAGE/phase_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    GEN[4].STAGE/phase_out_reg[11]_i_1_n_0
    SLICE_X33Y26                                                      r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.571 r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.571    GEN[5].STAGE/phase_out_reg[19]_0[14]
    SLICE_X33Y26         FDRE                                         r  GEN[5].STAGE/phase_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.485    12.368    GEN[5].STAGE/CLK
    SLICE_X33Y26         FDRE                                         r  GEN[5].STAGE/phase_out_reg[14]/C
                         clock pessimism              0.455    12.823    
                         clock uncertainty           -0.035    12.788    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    12.850    GEN[5].STAGE/phase_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 GEN[4].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE/phase_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.432ns (30.667%)  route 3.237ns (69.332%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.663     4.886    GEN[4].STAGE/CLK
    SLICE_X35Y31         FDRE                                         r  GEN[4].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  GEN[4].STAGE/y_out_reg[19]/Q
                         net (fo=53, routed)          3.228     8.570    GEN[4].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out[3]_i_2/I1
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  GEN[4].STAGE/phase_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.694    GEN[4].STAGE/phase_out[3]_i_2_n_0
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out_reg[3]_i_1/S[3]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.095 r  GEN[4].STAGE/phase_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    GEN[4].STAGE/phase_out_reg[3]_i_1_n_0
    SLICE_X33Y24                                                      r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.218    GEN[4].STAGE/phase_out_reg[7]_i_1__0_n_0
    SLICE_X33Y25                                                      r  GEN[4].STAGE/phase_out_reg[11]_i_1/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  GEN[4].STAGE/phase_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    GEN[4].STAGE/phase_out_reg[11]_i_1_n_0
    SLICE_X33Y26                                                      r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.555 r  GEN[4].STAGE/phase_out_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.555    GEN[5].STAGE/phase_out_reg[19]_0[12]
    SLICE_X33Y26         FDRE                                         r  GEN[5].STAGE/phase_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.485    12.368    GEN[5].STAGE/CLK
    SLICE_X33Y26         FDRE                                         r  GEN[5].STAGE/phase_out_reg[12]/C
                         clock pessimism              0.455    12.823    
                         clock uncertainty           -0.035    12.788    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    12.850    GEN[5].STAGE/phase_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 GEN[4].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE/phase_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.429ns (30.623%)  route 3.237ns (69.377%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 12.366 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.663     4.886    GEN[4].STAGE/CLK
    SLICE_X35Y31         FDRE                                         r  GEN[4].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  GEN[4].STAGE/y_out_reg[19]/Q
                         net (fo=53, routed)          3.228     8.570    GEN[4].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out[3]_i_2/I1
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  GEN[4].STAGE/phase_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.694    GEN[4].STAGE/phase_out[3]_i_2_n_0
    SLICE_X33Y23                                                      r  GEN[4].STAGE/phase_out_reg[3]_i_1/S[3]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.095 r  GEN[4].STAGE/phase_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    GEN[4].STAGE/phase_out_reg[3]_i_1_n_0
    SLICE_X33Y24                                                      r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  GEN[4].STAGE/phase_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.218    GEN[4].STAGE/phase_out_reg[7]_i_1__0_n_0
    SLICE_X33Y25                                                      r  GEN[4].STAGE/phase_out_reg[11]_i_1/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.552 r  GEN[4].STAGE/phase_out_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.552    GEN[5].STAGE/phase_out_reg[19]_0[9]
    SLICE_X33Y25         FDRE                                         r  GEN[5].STAGE/phase_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.483    12.366    GEN[5].STAGE/CLK
    SLICE_X33Y25         FDRE                                         r  GEN[5].STAGE/phase_out_reg[9]/C
                         clock pessimism              0.455    12.821    
                         clock uncertainty           -0.035    12.786    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.062    12.848    GEN[5].STAGE/phase_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  3.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 GEN[6].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.551     1.478    GEN[6].STAGE/CLK
    SLICE_X29Y23         FDRE                                         r  GEN[6].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GEN[6].STAGE/phase_out_reg[0]/Q
                         net (fo=1, routed)           0.056     1.675    GEN[7].STAGE/phase_out_reg[19]_0[0]
    SLICE_X29Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.816     1.992    GEN[7].STAGE/CLK
    SLICE_X29Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X29Y23         FDRE (Hold_fdre_C_D)         0.075     1.553    GEN[7].STAGE/phase_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 GEN[6].STAGE/phase_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.551     1.478    GEN[6].STAGE/CLK
    SLICE_X31Y23         FDRE                                         r  GEN[6].STAGE/phase_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GEN[6].STAGE/phase_out_reg[1]/Q
                         net (fo=1, routed)           0.099     1.718    GEN[7].STAGE/phase_out_reg[19]_0[1]
    SLICE_X29Y24         FDRE                                         r  GEN[7].STAGE/phase_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.815     1.991    GEN[7].STAGE/CLK
    SLICE_X29Y24         FDRE                                         r  GEN[7].STAGE/phase_out_reg[1]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.070     1.560    GEN[7].STAGE/phase_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 GEN[11].STAGE/x_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[12].STAGE/x_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.558     1.485    GEN[11].STAGE/CLK
    SLICE_X29Y33         FDRE                                         r  GEN[11].STAGE/x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  GEN[11].STAGE/x_out_reg[0]/Q
                         net (fo=2, routed)           0.087     1.713    GEN[11].STAGE/x_out_reg_n_0_[0]
    SLICE_X28Y33                                                      r  GEN[11].STAGE/x_out[3]_i_5__10/I0
    SLICE_X28Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.758 r  GEN[11].STAGE/x_out[3]_i_5__10/O
                         net (fo=1, routed)           0.000     1.758    GEN[11].STAGE/x_out[3]_i_5__10_n_0
    SLICE_X28Y33                                                      r  GEN[11].STAGE/x_out_reg[3]_i_1__10/S[0]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.828 r  GEN[11].STAGE/x_out_reg[3]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.828    GEN[12].STAGE/D[0]
    SLICE_X28Y33         FDRE                                         r  GEN[12].STAGE/x_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.824     2.000    GEN[12].STAGE/CLK
    SLICE_X28Y33         FDRE                                         r  GEN[12].STAGE/x_out_reg[0]/C
                         clock pessimism             -0.502     1.498    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.134     1.632    GEN[12].STAGE/x_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GEN[10].STAGE/phase_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[11].STAGE/phase_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.252ns (79.968%)  route 0.063ns (20.032%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.553     1.480    GEN[10].STAGE/CLK
    SLICE_X26Y28         FDRE                                         r  GEN[10].STAGE/phase_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  GEN[10].STAGE/phase_out_reg[2]/Q
                         net (fo=2, routed)           0.063     1.684    GEN[10].STAGE/phase_out_reg_n_0_[2]
    SLICE_X27Y28                                                      r  GEN[10].STAGE/phase_out[3]_i_3__1/I0
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.729 r  GEN[10].STAGE/phase_out[3]_i_3__1/O
                         net (fo=1, routed)           0.000     1.729    GEN[10].STAGE/phase_out[3]_i_3__1_n_0
    SLICE_X27Y28                                                      r  GEN[10].STAGE/phase_out_reg[3]_i_1__1/S[2]
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.795 r  GEN[10].STAGE/phase_out_reg[3]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.795    GEN[11].STAGE/phase_out_reg[19]_0[2]
    SLICE_X27Y28         FDRE                                         r  GEN[11].STAGE/phase_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.819     1.995    GEN[11].STAGE/CLK
    SLICE_X27Y28         FDRE                                         r  GEN[11].STAGE/phase_out_reg[2]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X27Y28         FDRE (Hold_fdre_C_D)         0.105     1.598    GEN[11].STAGE/phase_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GEN[10].STAGE/phase_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[11].STAGE/phase_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.252ns (79.968%)  route 0.063ns (20.032%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.557     1.484    GEN[10].STAGE/CLK
    SLICE_X26Y32         FDRE                                         r  GEN[10].STAGE/phase_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  GEN[10].STAGE/phase_out_reg[18]/Q
                         net (fo=2, routed)           0.063     1.688    GEN[10].STAGE/phase_out_reg_n_0_[18]
    SLICE_X27Y32                                                      r  GEN[10].STAGE/phase_out[19]_i_3__8/I0
    SLICE_X27Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.733 r  GEN[10].STAGE/phase_out[19]_i_3__8/O
                         net (fo=1, routed)           0.000     1.733    GEN[10].STAGE/phase_out[19]_i_3__8_n_0
    SLICE_X27Y32                                                      r  GEN[10].STAGE/phase_out_reg[19]_i_1__10/S[2]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.799 r  GEN[10].STAGE/phase_out_reg[19]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.799    GEN[11].STAGE/phase_out_reg[19]_0[18]
    SLICE_X27Y32         FDRE                                         r  GEN[11].STAGE/phase_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.823     1.999    GEN[11].STAGE/CLK
    SLICE_X27Y32         FDRE                                         r  GEN[11].STAGE/phase_out_reg[18]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.105     1.602    GEN[11].STAGE/phase_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GEN[10].STAGE/phase_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[11].STAGE/phase_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.252ns (79.968%)  route 0.063ns (20.032%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.554     1.481    GEN[10].STAGE/CLK
    SLICE_X26Y29         FDRE                                         r  GEN[10].STAGE/phase_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  GEN[10].STAGE/phase_out_reg[6]/Q
                         net (fo=2, routed)           0.063     1.685    GEN[10].STAGE/phase_out_reg_n_0_[6]
    SLICE_X27Y29                                                      r  GEN[10].STAGE/phase_out[7]_i_3__2/I0
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.730 r  GEN[10].STAGE/phase_out[7]_i_3__2/O
                         net (fo=1, routed)           0.000     1.730    GEN[10].STAGE/phase_out[7]_i_3__2_n_0
    SLICE_X27Y29                                                      r  GEN[10].STAGE/phase_out_reg[7]_i_1__2/S[2]
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.796 r  GEN[10].STAGE/phase_out_reg[7]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.796    GEN[11].STAGE/phase_out_reg[19]_0[6]
    SLICE_X27Y29         FDRE                                         r  GEN[11].STAGE/phase_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.820     1.996    GEN[11].STAGE/CLK
    SLICE_X27Y29         FDRE                                         r  GEN[11].STAGE/phase_out_reg[6]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X27Y29         FDRE (Hold_fdre_C_D)         0.105     1.599    GEN[11].STAGE/phase_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GEN[10].STAGE/phase_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[11].STAGE/phase_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.252ns (79.968%)  route 0.063ns (20.032%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.555     1.482    GEN[10].STAGE/CLK
    SLICE_X26Y30         FDRE                                         r  GEN[10].STAGE/phase_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  GEN[10].STAGE/phase_out_reg[10]/Q
                         net (fo=2, routed)           0.063     1.686    GEN[10].STAGE/phase_out_reg_n_0_[10]
    SLICE_X27Y30                                                      r  GEN[10].STAGE/phase_out[11]_i_3__1/I0
    SLICE_X27Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  GEN[10].STAGE/phase_out[11]_i_3__1/O
                         net (fo=1, routed)           0.000     1.731    GEN[10].STAGE/phase_out[11]_i_3__1_n_0
    SLICE_X27Y30                                                      r  GEN[10].STAGE/phase_out_reg[11]_i_1__1/S[2]
    SLICE_X27Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.797 r  GEN[10].STAGE/phase_out_reg[11]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.797    GEN[11].STAGE/phase_out_reg[19]_0[10]
    SLICE_X27Y30         FDRE                                         r  GEN[11].STAGE/phase_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.821     1.997    GEN[11].STAGE/CLK
    SLICE_X27Y30         FDRE                                         r  GEN[11].STAGE/phase_out_reg[10]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X27Y30         FDRE (Hold_fdre_C_D)         0.105     1.600    GEN[11].STAGE/phase_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GEN[10].STAGE/phase_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[11].STAGE/phase_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.252ns (79.968%)  route 0.063ns (20.032%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.556     1.483    GEN[10].STAGE/CLK
    SLICE_X26Y31         FDRE                                         r  GEN[10].STAGE/phase_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN[10].STAGE/phase_out_reg[14]/Q
                         net (fo=2, routed)           0.063     1.687    GEN[10].STAGE/phase_out_reg_n_0_[14]
    SLICE_X27Y31                                                      r  GEN[10].STAGE/phase_out[15]_i_3__1/I0
    SLICE_X27Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.732 r  GEN[10].STAGE/phase_out[15]_i_3__1/O
                         net (fo=1, routed)           0.000     1.732    GEN[10].STAGE/phase_out[15]_i_3__1_n_0
    SLICE_X27Y31                                                      r  GEN[10].STAGE/phase_out_reg[15]_i_1__2/S[2]
    SLICE_X27Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.798 r  GEN[10].STAGE/phase_out_reg[15]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.798    GEN[11].STAGE/phase_out_reg[19]_0[14]
    SLICE_X27Y31         FDRE                                         r  GEN[11].STAGE/phase_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.822     1.998    GEN[11].STAGE/CLK
    SLICE_X27Y31         FDRE                                         r  GEN[11].STAGE/phase_out_reg[14]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X27Y31         FDRE (Hold_fdre_C_D)         0.105     1.601    GEN[11].STAGE/phase_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 GEN[11].STAGE/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[12].STAGE/x_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.559     1.486    GEN[11].STAGE/CLK
    SLICE_X29Y34         FDRE                                         r  GEN[11].STAGE/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  GEN[11].STAGE/x_out_reg[4]/Q
                         net (fo=2, routed)           0.099     1.726    GEN[11].STAGE/x_out_reg_n_0_[4]
    SLICE_X28Y34                                                      r  GEN[11].STAGE/x_out[7]_i_4__10/I0
    SLICE_X28Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.771 r  GEN[11].STAGE/x_out[7]_i_4__10/O
                         net (fo=1, routed)           0.000     1.771    GEN[11].STAGE/x_out[7]_i_4__10_n_0
    SLICE_X28Y34                                                      r  GEN[11].STAGE/x_out_reg[7]_i_1__10/S[0]
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.841 r  GEN[11].STAGE/x_out_reg[7]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.841    GEN[12].STAGE/D[4]
    SLICE_X28Y34         FDRE                                         r  GEN[12].STAGE/x_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.825     2.001    GEN[12].STAGE/CLK
    SLICE_X28Y34         FDRE                                         r  GEN[12].STAGE/x_out_reg[4]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X28Y34         FDRE (Hold_fdre_C_D)         0.134     1.633    GEN[12].STAGE/x_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 STAGE_0/x_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[1].STAGE/x_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.250ns (66.749%)  route 0.125ns (33.251%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.579     1.506    STAGE_0/CLK
    SLICE_X43Y25         FDRE                                         r  STAGE_0/x_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  STAGE_0/x_out_reg[19]/Q
                         net (fo=3, routed)           0.125     1.771    STAGE_0/A[19]
    SLICE_X38Y25                                                      r  STAGE_0/x_out_reg[19]_i_1/S[3]
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.880 r  STAGE_0/x_out_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    GEN[1].STAGE/x_out_reg[19]_0[19]
    SLICE_X38Y25         FDRE                                         r  GEN[1].STAGE/x_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.843     2.019    GEN[1].STAGE/CLK
    SLICE_X38Y25         FDRE                                         r  GEN[1].STAGE/x_out_reg[19]/C
                         clock pessimism             -0.482     1.537    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.134     1.671    GEN[1].STAGE/x_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CORDIC_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y28   GEN[10].STAGE/phase_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y30   GEN[10].STAGE/phase_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y30   GEN[10].STAGE/phase_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y30   GEN[10].STAGE/phase_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y31   GEN[10].STAGE/phase_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y35   GEN[10].STAGE/y_out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y35   GEN[10].STAGE/y_out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y35   GEN[10].STAGE/y_out_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y35   GEN[10].STAGE/y_out_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y33   GEN[12].STAGE/x_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y33   GEN[12].STAGE/x_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y35   GEN[7].STAGE/y_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y35   GEN[7].STAGE/y_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y33   GEN[12].STAGE/x_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y33   GEN[12].STAGE/x_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y35   GEN[7].STAGE/y_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y35   GEN[7].STAGE/y_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y36   GEN[7].STAGE/y_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y36   GEN[7].STAGE/y_out_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y28   GEN[10].STAGE/phase_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y28   GEN[10].STAGE/phase_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y30   GEN[10].STAGE/phase_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y30   GEN[10].STAGE/phase_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y30   GEN[10].STAGE/phase_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y31   GEN[10].STAGE/phase_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y35   GEN[10].STAGE/y_out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y35   GEN[10].STAGE/y_out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y35   GEN[10].STAGE/y_out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y35   GEN[10].STAGE/y_out_reg[19]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CORDIC_clk
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.146ns  (logic 3.153ns (51.297%)  route 2.994ns (48.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.660     4.883    GEN[12].STAGE/CLK
    SLICE_X28Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518     5.401 r  GEN[12].STAGE/phase_out_reg[3]/Q
                         net (fo=1, routed)           2.994     8.395    phase_OBUF[3]
    P18                                                               r  phase_OBUF[3]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.635    11.029 r  phase_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.029    phase[3]
    P18                                                               r  phase[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.139ns  (logic 3.161ns (51.498%)  route 2.978ns (48.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.660     4.883    GEN[12].STAGE/CLK
    SLICE_X28Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518     5.401 r  GEN[12].STAGE/phase_out_reg[4]/Q
                         net (fo=1, routed)           2.978     8.379    phase_OBUF[4]
    N17                                                               r  phase_OBUF[4]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.643    11.022 r  phase_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.022    phase[4]
    N17                                                               r  phase[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 3.119ns (51.066%)  route 2.989ns (48.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.660     4.883    GEN[12].STAGE/CLK
    SLICE_X28Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518     5.401 r  GEN[12].STAGE/phase_out_reg[1]/Q
                         net (fo=1, routed)           2.989     8.390    phase_OBUF[1]
    P16                                                               r  phase_OBUF[1]_inst/I
    P16                  OBUF (Prop_obuf_I_O)         2.601    10.991 r  phase_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.991    phase[1]
    P16                                                               r  phase[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 3.131ns (51.373%)  route 2.963ns (48.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.660     4.883    GEN[12].STAGE/CLK
    SLICE_X32Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.518     5.401 r  GEN[12].STAGE/phase_out_reg[0]/Q
                         net (fo=1, routed)           2.963     8.364    phase_OBUF[0]
    T19                                                               r  phase_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         2.613    10.977 r  phase_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.977    phase[0]
    T19                                                               r  phase[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 3.142ns (52.505%)  route 2.842ns (47.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.661     4.884    GEN[12].STAGE/CLK
    SLICE_X28Y29         FDRE                                         r  GEN[12].STAGE/phase_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     5.402 r  GEN[12].STAGE/phase_out_reg[8]/Q
                         net (fo=1, routed)           2.842     8.244    phase_OBUF[8]
    V17                                                               r  phase_OBUF[8]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.624    10.867 r  phase_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.867    phase[8]
    V17                                                               r  phase[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 3.137ns (52.617%)  route 2.825ns (47.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.661     4.884    GEN[12].STAGE/CLK
    SLICE_X28Y29         FDRE                                         r  GEN[12].STAGE/phase_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     5.402 r  GEN[12].STAGE/phase_out_reg[5]/Q
                         net (fo=1, routed)           2.825     8.227    phase_OBUF[5]
    W19                                                               r  phase_OBUF[5]_inst/I
    W19                  OBUF (Prop_obuf_I_O)         2.619    10.846 r  phase_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.846    phase[5]
    W19                                                               r  phase[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 3.117ns (52.313%)  route 2.841ns (47.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.660     4.883    GEN[12].STAGE/CLK
    SLICE_X28Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518     5.401 r  GEN[12].STAGE/phase_out_reg[2]/Q
                         net (fo=1, routed)           2.841     8.242    phase_OBUF[2]
    P15                                                               r  phase_OBUF[2]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.599    10.840 r  phase_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.840    phase[2]
    P15                                                               r  phase[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 3.139ns (52.802%)  route 2.806ns (47.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.661     4.884    GEN[12].STAGE/CLK
    SLICE_X28Y29         FDRE                                         r  GEN[12].STAGE/phase_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     5.402 r  GEN[12].STAGE/phase_out_reg[6]/Q
                         net (fo=1, routed)           2.806     8.208    phase_OBUF[6]
    W18                                                               r  phase_OBUF[6]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         2.621    10.828 r  phase_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.828    phase[6]
    W18                                                               r  phase[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 3.138ns (52.903%)  route 2.794ns (47.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.661     4.884    GEN[12].STAGE/CLK
    SLICE_X28Y29         FDRE                                         r  GEN[12].STAGE/phase_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     5.402 r  GEN[12].STAGE/phase_out_reg[7]/Q
                         net (fo=1, routed)           2.794     8.196    phase_OBUF[7]
    V18                                                               r  phase_OBUF[7]_inst/I
    V18                  OBUF (Prop_obuf_I_O)         2.620    10.816 r  phase_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.816    phase[7]
    V18                                                               r  phase[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 3.125ns (52.902%)  route 2.782ns (47.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.662     4.885    GEN[12].STAGE/CLK
    SLICE_X28Y30         FDRE                                         r  GEN[12].STAGE/phase_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.518     5.403 r  GEN[12].STAGE/phase_out_reg[9]/Q
                         net (fo=1, routed)           2.782     8.185    phase_OBUF[9]
    R18                                                               r  phase_OBUF[9]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.607    10.792 r  phase_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.792    phase[9]
    R18                                                               r  phase[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.346ns (70.938%)  route 0.551ns (29.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.560     1.487    GEN[12].STAGE/CLK
    SLICE_X28Y37         FDRE                                         r  GEN[12].STAGE/x_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  GEN[12].STAGE/x_out_reg[17]/Q
                         net (fo=1, routed)           0.551     2.202    radius_OBUF[17]
    P14                                                               r  radius_OBUF[17]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         1.182     3.384 r  radius_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.384    radius[17]
    P14                                                               r  radius[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.341ns (70.514%)  route 0.561ns (29.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.560     1.487    GEN[12].STAGE/CLK
    SLICE_X28Y37         FDRE                                         r  GEN[12].STAGE/x_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  GEN[12].STAGE/x_out_reg[16]/Q
                         net (fo=1, routed)           0.561     2.211    radius_OBUF[16]
    R14                                                               r  radius_OBUF[16]_inst/I
    R14                  OBUF (Prop_obuf_I_O)         1.177     3.388 r  radius_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.388    radius[16]
    R14                                                               r  radius[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.353ns (69.762%)  route 0.587ns (30.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.559     1.486    GEN[12].STAGE/CLK
    SLICE_X28Y35         FDRE                                         r  GEN[12].STAGE/x_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  GEN[12].STAGE/x_out_reg[10]/Q
                         net (fo=1, routed)           0.587     2.236    radius_OBUF[10]
    U17                                                               r  radius_OBUF[10]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         1.189     3.425 r  radius_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.425    radius[10]
    U17                                                               r  radius[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.340ns (68.744%)  route 0.609ns (31.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.560     1.487    GEN[12].STAGE/CLK
    SLICE_X28Y37         FDRE                                         r  GEN[12].STAGE/x_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  GEN[12].STAGE/x_out_reg[18]/Q
                         net (fo=1, routed)           0.609     2.260    radius_OBUF[18]
    T15                                                               r  radius_OBUF[18]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         1.176     3.436 r  radius_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.436    radius[18]
    T15                                                               r  radius[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.397ns (70.668%)  route 0.580ns (29.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.559     1.486    GEN[12].STAGE/CLK
    SLICE_X28Y35         FDRE                                         r  GEN[12].STAGE/x_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  GEN[12].STAGE/x_out_reg[9]/Q
                         net (fo=1, routed)           0.580     2.229    radius_OBUF[9]
    V15                                                               r  radius_OBUF[9]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         1.233     3.462 r  radius_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.462    radius[9]
    V15                                                               r  radius[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.337ns (67.417%)  route 0.646ns (32.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.560     1.487    GEN[12].STAGE/CLK
    SLICE_X28Y37         FDRE                                         r  GEN[12].STAGE/x_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  GEN[12].STAGE/x_out_reg[19]/Q
                         net (fo=1, routed)           0.646     2.297    radius_OBUF[19]
    T14                                                               r  radius_OBUF[19]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         1.173     3.470 r  radius_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.470    radius[19]
    T14                                                               r  radius[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.388ns (69.583%)  route 0.607ns (30.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.559     1.486    GEN[12].STAGE/CLK
    SLICE_X28Y36         FDRE                                         r  GEN[12].STAGE/x_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  GEN[12].STAGE/x_out_reg[14]/Q
                         net (fo=1, routed)           0.607     2.256    radius_OBUF[14]
    Y17                                                               r  radius_OBUF[14]_inst/I
    Y17                  OBUF (Prop_obuf_I_O)         1.224     3.480 r  radius_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.480    radius[14]
    Y17                                                               r  radius[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.356ns (67.977%)  route 0.639ns (32.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.559     1.486    GEN[12].STAGE/CLK
    SLICE_X28Y35         FDRE                                         r  GEN[12].STAGE/x_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  GEN[12].STAGE/x_out_reg[11]/Q
                         net (fo=1, routed)           0.639     2.289    radius_OBUF[11]
    T16                                                               r  radius_OBUF[11]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         1.192     3.481 r  radius_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.481    radius[11]
    T16                                                               r  radius[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.395ns (69.432%)  route 0.614ns (30.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.559     1.486    GEN[12].STAGE/CLK
    SLICE_X28Y36         FDRE                                         r  GEN[12].STAGE/x_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  GEN[12].STAGE/x_out_reg[15]/Q
                         net (fo=1, routed)           0.614     2.264    radius_OBUF[15]
    Y16                                                               r  radius_OBUF[15]_inst/I
    Y16                  OBUF (Prop_obuf_I_O)         1.231     3.494 r  radius_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.494    radius[15]
    Y16                                                               r  radius[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/x_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.410ns (70.115%)  route 0.601ns (29.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.559     1.486    GEN[12].STAGE/CLK
    SLICE_X28Y36         FDRE                                         r  GEN[12].STAGE/x_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  GEN[12].STAGE/x_out_reg[13]/Q
                         net (fo=1, routed)           0.601     2.251    radius_OBUF[13]
    W14                                                               r  radius_OBUF[13]_inst/I
    W14                  OBUF (Prop_obuf_I_O)         1.246     3.497 r  radius_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.497    radius[13]
    W14                                                               r  radius[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CORDIC_clk

Max Delay           836 Endpoints
Min Delay           836 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[6].STAGE/phase_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.024ns (16.362%)  route 5.235ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.235     6.259    GEN[6].STAGE/SR[0]
    SLICE_X29Y23         FDRE                                         r  GEN[6].STAGE/phase_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.484     4.367    GEN[6].STAGE/CLK
    SLICE_X29Y23         FDRE                                         r  GEN[6].STAGE/phase_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[7].STAGE/phase_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.024ns (16.362%)  route 5.235ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.235     6.259    GEN[7].STAGE/SR[0]
    SLICE_X29Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.484     4.367    GEN[7].STAGE/CLK
    SLICE_X29Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[7].STAGE/phase_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.024ns (16.362%)  route 5.235ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.235     6.259    GEN[7].STAGE/SR[0]
    SLICE_X28Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.484     4.367    GEN[7].STAGE/CLK
    SLICE_X28Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[7].STAGE/phase_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.024ns (16.362%)  route 5.235ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.235     6.259    GEN[7].STAGE/SR[0]
    SLICE_X28Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.484     4.367    GEN[7].STAGE/CLK
    SLICE_X28Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[7].STAGE/phase_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.024ns (16.362%)  route 5.235ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.235     6.259    GEN[7].STAGE/SR[0]
    SLICE_X28Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.484     4.367    GEN[7].STAGE/CLK
    SLICE_X28Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[7].STAGE/phase_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.024ns (16.362%)  route 5.235ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.235     6.259    GEN[7].STAGE/SR[0]
    SLICE_X28Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.484     4.367    GEN[7].STAGE/CLK
    SLICE_X28Y23         FDRE                                         r  GEN[7].STAGE/phase_out_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[8].STAGE/phase_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.024ns (16.362%)  route 5.235ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.235     6.259    GEN[8].STAGE/SR[0]
    SLICE_X29Y23         FDRE                                         r  GEN[8].STAGE/phase_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.484     4.367    GEN[8].STAGE/CLK
    SLICE_X29Y23         FDRE                                         r  GEN[8].STAGE/phase_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[2].STAGE/y_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.207ns  (logic 1.024ns (16.499%)  route 5.183ns (83.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.183     6.207    GEN[2].STAGE/SR[0]
    SLICE_X36Y24         FDRE                                         r  GEN[2].STAGE/y_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.558     4.441    GEN[2].STAGE/CLK
    SLICE_X36Y24         FDRE                                         r  GEN[2].STAGE/y_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[2].STAGE/y_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.207ns  (logic 1.024ns (16.499%)  route 5.183ns (83.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.183     6.207    GEN[2].STAGE/SR[0]
    SLICE_X36Y24         FDRE                                         r  GEN[2].STAGE/y_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.558     4.441    GEN[2].STAGE/CLK
    SLICE_X36Y24         FDRE                                         r  GEN[2].STAGE/y_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[2].STAGE/y_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.207ns  (logic 1.024ns (16.499%)  route 5.183ns (83.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=804, routed)         5.183     6.207    GEN[2].STAGE/SR[0]
    SLICE_X36Y24         FDRE                                         r  GEN[2].STAGE/y_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         1.558     4.441    GEN[2].STAGE/CLK
    SLICE_X36Y24         FDRE                                         r  GEN[2].STAGE/y_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.252ns (34.714%)  route 0.475ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=804, routed)         0.475     0.727    PRE_ROT/SR[0]
    SLICE_X42Y38         FDRE                                         r  PRE_ROT/x_signed_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.859     2.035    PRE_ROT/CLK
    SLICE_X42Y38         FDRE                                         r  PRE_ROT/x_signed_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.252ns (34.714%)  route 0.475ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=804, routed)         0.475     0.727    PRE_ROT/SR[0]
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/x_signed_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.859     2.035    PRE_ROT/CLK
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/x_signed_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/y_signed_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.252ns (34.714%)  route 0.475ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=804, routed)         0.475     0.727    PRE_ROT/SR[0]
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/y_signed_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.859     2.035    PRE_ROT/CLK
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/y_signed_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/y_signed_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.252ns (34.714%)  route 0.475ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=804, routed)         0.475     0.727    PRE_ROT/SR[0]
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/y_signed_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.859     2.035    PRE_ROT/CLK
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/y_signed_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/y_signed_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.252ns (34.714%)  route 0.475ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=804, routed)         0.475     0.727    PRE_ROT/SR[0]
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/y_signed_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.859     2.035    PRE_ROT/CLK
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/y_signed_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.252ns (32.797%)  route 0.517ns (67.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=804, routed)         0.517     0.770    PRE_ROT/SR[0]
    SLICE_X41Y36         FDRE                                         r  PRE_ROT/x_signed_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.856     2.032    PRE_ROT/CLK
    SLICE_X41Y36         FDRE                                         r  PRE_ROT/x_signed_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.252ns (32.797%)  route 0.517ns (67.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=804, routed)         0.517     0.770    PRE_ROT/SR[0]
    SLICE_X41Y36         FDRE                                         r  PRE_ROT/x_signed_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.856     2.032    PRE_ROT/CLK
    SLICE_X41Y36         FDRE                                         r  PRE_ROT/x_signed_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.252ns (32.797%)  route 0.517ns (67.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=804, routed)         0.517     0.770    PRE_ROT/SR[0]
    SLICE_X41Y36         FDRE                                         r  PRE_ROT/x_signed_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.856     2.032    PRE_ROT/CLK
    SLICE_X41Y36         FDRE                                         r  PRE_ROT/x_signed_reg[9]/C

Slack:                    inf
  Source:                 x_in[2]
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.172ns (22.243%)  route 0.602ns (77.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  x_in[2] (IN)
                         net (fo=0)                   0.000     0.000    x_in[2]
    K16                                                               r  x_in_IBUF[2]_inst/I
    K16                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  x_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.602     0.774    PRE_ROT/x_signed_reg[19]_0[2]
    SLICE_X43Y33         FDRE                                         r  PRE_ROT/x_signed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.854     2.030    PRE_ROT/CLK
    SLICE_X43Y33         FDRE                                         r  PRE_ROT/x_signed_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.252ns (31.990%)  route 0.537ns (68.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=804, routed)         0.537     0.789    PRE_ROT/SR[0]
    SLICE_X42Y37         FDRE                                         r  PRE_ROT/x_signed_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, routed)         0.857     2.033    PRE_ROT/CLK
    SLICE_X42Y37         FDRE                                         r  PRE_ROT/x_signed_reg[12]/C





