{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:35:34 2014 " "Info: Processing started: Wed Mar 19 15:35:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_lab4_2 -c g31_lab4_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g31_lab4_2 -c g31_lab4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_basic_timer-a " "Info: Found design unit 1: g31_basic_timer-a" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_basic_timer " "Info: Found entity 1: g31_basic_timer" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_binary_to_BCD-a " "Info: Found design unit 1: g31_binary_to_BCD-a" {  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_binary_to_BCD " "Info: Found entity 1: g31_binary_to_BCD" {  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_binary_to_seven_segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_binary_to_seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_binary_to_seven_segment-a " "Info: Found design unit 1: g31_binary_to_seven_segment-a" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_binary_to_seven_segment " "Info: Found entity 1: g31_binary_to_seven_segment" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_day_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_day_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Day_Block-behaviour " "Info: Found design unit 1: g31_Day_Block-behaviour" {  } { { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_Day_Block " "Info: Found entity 1: g31_Day_Block" {  } { { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_month_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_month_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Month_Block-behaviour " "Info: Found design unit 1: g31_Month_Block-behaviour" {  } { { "../Lab4.1/g31_Month_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Month_Block.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_Month_Block " "Info: Found entity 1: g31_Month_Block" {  } { { "../Lab4.1/g31_Month_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Month_Block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_seven_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_seven_segment_decoder-a " "Info: Found design unit 1: g31_seven_segment_decoder-a" {  } { { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_seven_segment_decoder " "Info: Found entity 1: g31_seven_segment_decoder" {  } { { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_year_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_year_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Year_Block-behaviour " "Info: Found design unit 1: g31_Year_Block-behaviour" {  } { { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_Year_Block " "Info: Found entity 1: g31_Year_Block" {  } { { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_YMD_Counter-behaviour " "Info: Found design unit 1: g31_YMD_Counter-behaviour" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_YMD_Counter " "Info: Found entity 1: g31_YMD_Counter" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_ymd_counter_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_ymd_counter_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_YMD_Counter_Testbed-behavior " "Info: Found design unit 1: g31_YMD_Counter_Testbed-behavior" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_YMD_Counter_Testbed " "Info: Found entity 1: g31_YMD_Counter_Testbed" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g31_YMD_Counter_Testbed " "Info: Elaborating entity \"g31_YMD_Counter_Testbed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Initial_Set g31_YMD_Counter_Testbed.vhd(79) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(79): signal \"Initial_Set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_set g31_YMD_Counter_Testbed.vhd(80) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(80): signal \"year_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Initial_Set g31_YMD_Counter_Testbed.vhd(83) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(83): signal \"Initial_Set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "month_set g31_YMD_Counter_Testbed.vhd(84) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(84): signal \"month_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Initial_Set g31_YMD_Counter_Testbed.vhd(87) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(87): signal \"Initial_Set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_set g31_YMD_Counter_Testbed.vhd(88) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(88): signal \"day_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "year_set g31_YMD_Counter_Testbed.vhd(77) " "Warning (10631): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(77): inferring latch(es) for signal or variable \"year_set\", which holds its previous value in one or more paths through the process" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "month_set g31_YMD_Counter_Testbed.vhd(77) " "Warning (10631): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(77): inferring latch(es) for signal or variable \"month_set\", which holds its previous value in one or more paths through the process" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "day_set g31_YMD_Counter_Testbed.vhd(77) " "Warning (10631): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(77): inferring latch(es) for signal or variable \"day_set\", which holds its previous value in one or more paths through the process" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[0\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[0\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[1\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[1\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[2\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[2\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[3\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[3\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[4\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[4\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[0\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"month_set\[0\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[1\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"month_set\[1\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[2\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"month_set\[2\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[3\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"month_set\[3\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[0\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[0\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[1\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[1\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[2\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[2\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[3\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[3\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[4\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[4\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[5\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[5\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[6\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[6\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[7\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[7\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[8\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[8\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[9\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[9\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[10\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[10\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[11\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[11\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_basic_timer g31_basic_timer:timer " "Info: Elaborating entity \"g31_basic_timer\" for hierarchy \"g31_basic_timer:timer\"" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "timer" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT g31_basic_timer:timer\|LPM_CONSTANT:const " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"g31_basic_timer:timer\|LPM_CONSTANT:const\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "const" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_basic_timer:timer\|LPM_CONSTANT:const " "Info: Elaborated megafunction instantiation \"g31_basic_timer:timer\|LPM_CONSTANT:const\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 27 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_basic_timer:timer\|LPM_CONSTANT:const " "Info: Instantiated megafunction \"g31_basic_timer:timer\|LPM_CONSTANT:const\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 499999 " "Info: Parameter \"LPM_CVALUE\" = \"499999\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_STRENGTH UNUSED " "Info: Parameter \"LPM_STRENGTH\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 27 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g31_basic_timer:timer\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g31_basic_timer:timer\|LPM_COUNTER:counter\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "counter" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_basic_timer:timer\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"g31_basic_timer:timer\|LPM_COUNTER:counter\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 36 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_basic_timer:timer\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"g31_basic_timer:timer\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 36 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cfl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cfl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cfl " "Info: Found entity 1: cntr_cfl" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cfl g31_basic_timer:timer\|LPM_COUNTER:counter\|cntr_cfl:auto_generated " "Info: Elaborating entity \"cntr_cfl\" for hierarchy \"g31_basic_timer:timer\|LPM_COUNTER:counter\|cntr_cfl:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT g31_basic_timer:timer\|LPM_CONSTANT:const2 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"g31_basic_timer:timer\|LPM_CONSTANT:const2\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "const2" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_basic_timer:timer\|LPM_CONSTANT:const2 " "Info: Elaborated megafunction instantiation \"g31_basic_timer:timer\|LPM_CONSTANT:const2\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_basic_timer:timer\|LPM_CONSTANT:const2 " "Info: Instantiated megafunction \"g31_basic_timer:timer\|LPM_CONSTANT:const2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 51374562 " "Info: Parameter \"LPM_CVALUE\" = \"51374562\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_STRENGTH UNUSED " "Info: Parameter \"LPM_STRENGTH\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_YMD_Counter g31_YMD_Counter:counter " "Info: Elaborating entity \"g31_YMD_Counter\" for hierarchy \"g31_YMD_Counter:counter\"" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "counter" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_Day_Block g31_YMD_Counter:counter\|g31_Day_Block:day_block " "Info: Elaborating entity \"g31_Day_Block\" for hierarchy \"g31_YMD_Counter:counter\|g31_Day_Block:day_block\"" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "day_block" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_Month_Block g31_YMD_Counter:counter\|g31_Month_Block:month_block " "Info: Elaborating entity \"g31_Month_Block\" for hierarchy \"g31_YMD_Counter:counter\|g31_Month_Block:month_block\"" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "month_block" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_Year_Block g31_YMD_Counter:counter\|g31_Year_Block:year_block " "Info: Elaborating entity \"g31_Year_Block\" for hierarchy \"g31_YMD_Counter:counter\|g31_Year_Block:year_block\"" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "year_block" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_binary_to_seven_segment g31_binary_to_seven_segment:displayer " "Info: Elaborating entity \"g31_binary_to_seven_segment\" for hierarchy \"g31_binary_to_seven_segment:displayer\"" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "displayer" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb1 g31_binary_to_seven_segment.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at g31_binary_to_seven_segment.vhd(26): object \"rb1\" assigned a value but never read" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb2 g31_binary_to_seven_segment.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at g31_binary_to_seven_segment.vhd(27): object \"rb2\" assigned a value but never read" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_binary_to_BCD g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1 " "Info: Elaborating entity \"g31_binary_to_BCD\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\"" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "bin_BCD_1" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\"" {  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "crc_rom" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Elaborated megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\"" {  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Instantiated megafunction \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Info: Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 64 " "Info: Parameter \"LPM_NUMWORDS\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE crc_rom.mif " "Info: Parameter \"LPM_FILE\" = \"crc_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Elaborated megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\", which is child of megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Elaborated megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e501.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e501 " "Info: Found entity 1: altsyncram_e501" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e501 g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated " "Info: Elaborating entity \"altsyncram_e501\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_seven_segment_decoder g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg1 " "Info: Elaborating entity \"g31_seven_segment_decoder\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg1\"" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "sevenseg1" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[7\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[6\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[5\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[4\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[3\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[2\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[1\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[0\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[7\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[6\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[5\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[4\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[3\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[2\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[1\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[0\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 26 " "Info: 26 registers lost all their fanouts during netlist optimizations. The first 26 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[25\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[24\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[22\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[21\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[20\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[18\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[17\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[16\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[15\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[14\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[13\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[12\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[11\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[10\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[9\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[8\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[7\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[6\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[5\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[4\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[3\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[2\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[1\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[0\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "g31_lab4_2 " "Warning: Ignored assignments for entity \"g31_lab4_2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity g31_lab4_2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity g31_lab4_2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g31_lab4_2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g31_lab4_2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Info: Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Info: Implemented 178 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Info: Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 15:35:36 2014 " "Info: Processing ended: Wed Mar 19 15:35:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
