// Seed: 1616586699
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  inout wire id_1;
  logic id_4;
  ;
  wire id_5;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    output wand id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wand id_12,
    output uwire id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
