0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/hp/CLA_16bAddSub/CLA_16bAddSub.sim/sim_1/impl/timing/xsim/CLA_sim_time_impl.v,1638147803,verilog,,C:/Users/hp/CLA_16bAddSub/CLA_16bAddSub.srcs/sim_1/new/CLA_sim.v,,CLA_16bAddSub;glbl,,,,,,,,
C:/Users/hp/CLA_16bAddSub/CLA_16bAddSub.srcs/sim_1/new/CLA_sim.v,1638142701,verilog,,,,CLA_sim,,,,,,,,
