

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1'
================================================================
* Date:           Sat Jun  1 06:31:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1298|     1298|  12.980 us|  12.980 us|  1298|  1298|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_1_loop_for_channel_pad_1  |     1296|     1296|         2|          1|          1|  1296|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln29 = store i3 0, i3 %c" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 9 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln31 = store i9 0, i9 %n" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 10 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i12"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 12 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%icmp_ln29 = icmp_eq  i11 %indvar_flatten6_load, i11 1296" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 13 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln29 = add i11 %indvar_flatten6_load, i11 1" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 14 'add' 'add_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc15.i, void %loop_for_fc_1.i.preheader.exitStub" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 15 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%n_load = load i9 %n" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 16 'load' 'n_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 17 'load' 'c_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.77ns)   --->   "%icmp_ln31 = icmp_eq  i9 %n_load, i9 324" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 18 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.39ns)   --->   "%select_ln29 = select i1 %icmp_ln31, i9 0, i9 %n_load" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 19 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln29_1 = add i3 %c_load, i3 1" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 20 'add' 'add_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.20ns)   --->   "%select_ln29_1 = select i1 %icmp_ln31, i3 %add_ln29_1, i3 %c_load" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 21 'select' 'select_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_141 = trunc i3 %select_ln29_1" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 22 'trunc' 'empty_141' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i9 %select_ln29" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 23 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln29, i32 1, i32 8" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 24 'partselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %tmp, i8 0" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 25 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i2.i6, i2 %empty_141, i2 %empty_141, i6 0" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 26 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i10 %tmp1" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 27 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.77ns)   --->   "%add_ln32_1 = add i10 %zext_ln31_1, i10 1022" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 28 'add' 'add_ln32_1' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i10 %add_ln32_1" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 29 'sext' 'sext_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln32_2 = add i11 %sext_ln32, i11 %zext_ln32_1" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 30 'add' 'add_ln32_2' <Predicate = (!icmp_ln29)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i11 %add_ln32_2" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 31 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%OutConv0_addr = getelementptr i32 %OutConv0, i64 0, i64 %zext_ln32_2" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 32 'getelementptr' 'OutConv0_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%OutConv0_load = load i11 %OutConv0_addr" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 33 'load' 'OutConv0_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%add_ln31 = add i9 %select_ln29, i9 1" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 34 'add' 'add_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln29 = store i11 %add_ln29, i11 %indvar_flatten6" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 35 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln29 = store i3 %select_ln29_1, i3 %c" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 36 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln31 = store i9 %add_ln31, i9 %n" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 37 'store' 'store_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_1_loop_for_channel_pad_1_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1296, i64 1296, i64 1296"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%c_cast = zext i3 %select_ln29_1" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 40 'zext' 'c_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.11ns)   --->   "%empty = mul i10 %c_cast, i10 324" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 41 'mul' 'empty' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast52_cast = zext i10 %empty" [Conv.cpp:29->CNN.cpp:31]   --->   Operation 42 'zext' 'p_cast52_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i9 %select_ln29" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 43 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 44 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.77ns)   --->   "%icmp_ln32_1 = icmp_ugt  i9 %select_ln29, i9 321" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 45 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32, i1 %icmp_ln32_1" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 46 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln32 = add i11 %zext_ln31, i11 %p_cast52_cast" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 47 'add' 'add_ln32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i11 %add_ln32" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 48 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%OutPadConv1_addr = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln32" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 49 'getelementptr' 'OutPadConv1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%OutConv0_load = load i11 %OutConv0_addr" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 50 'load' 'OutConv0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_2 : Operation 51 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln32 = select i1 %or_ln32, i32 0, i32 %OutConv0_load" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 51 'select' 'select_ln32' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln32 = store i32 %select_ln32, i11 %OutPadConv1_addr" [Conv.cpp:32->CNN.cpp:31]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body4.i12" [Conv.cpp:31->CNN.cpp:31]   --->   Operation 53 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.401ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln31', Conv.cpp:31->CNN.cpp:31) of constant 0 on local variable 'n', Conv.cpp:31->CNN.cpp:31 [8]  (0.427 ns)
	'load' operation 9 bit ('n_load', Conv.cpp:31->CNN.cpp:31) on local variable 'n', Conv.cpp:31->CNN.cpp:31 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln31', Conv.cpp:31->CNN.cpp:31) [20]  (0.776 ns)
	'select' operation 9 bit ('select_ln29', Conv.cpp:29->CNN.cpp:31) [21]  (0.398 ns)
	'add' operation 10 bit ('add_ln32_1', Conv.cpp:32->CNN.cpp:31) [40]  (0.776 ns)
	'add' operation 11 bit ('add_ln32_2', Conv.cpp:32->CNN.cpp:31) [42]  (0.787 ns)
	'getelementptr' operation 11 bit ('OutConv0_addr', Conv.cpp:32->CNN.cpp:31) [44]  (0.000 ns)
	'load' operation 32 bit ('OutConv0_load', Conv.cpp:32->CNN.cpp:31) on array 'OutConv0' [45]  (1.237 ns)

 <State 2>: 4.134ns
The critical path consists of the following:
	'mul' operation 10 bit ('empty', Conv.cpp:29->CNN.cpp:31) [25]  (2.110 ns)
	'add' operation 11 bit ('add_ln32', Conv.cpp:32->CNN.cpp:31) [35]  (0.787 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr', Conv.cpp:32->CNN.cpp:31) [37]  (0.000 ns)
	'store' operation 0 bit ('store_ln32', Conv.cpp:32->CNN.cpp:31) of variable 'select_ln32', Conv.cpp:32->CNN.cpp:31 on array 'OutPadConv1' [47]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
