--------------------------------------------------------------------------------
Release 13.3 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml mbx2_system_top.twx mbx2_system_top.ncd -o
mbx2_system_top.twr mbx2_system_top.pcf -ucf LX150T_AWAKE_SL_Rev1.ucf

Design file:              mbx2_system_top.ncd
Physical constraint file: mbx2_system_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3391 - Timing constraint OFFSET = IN 6 ns BEFORE COMP 
   "Ethernet_Lite_RX_CLK"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.885ns.
--------------------------------------------------------------------------------
Slack:     5.115ns mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
Report:    0.885ns skew meets   6.000ns timing constraint by 5.115ns
From                         To                           Delay(ns)  Skew(ns)
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y82.CLK0                1.372  0.418
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y96.CLK0                1.080  0.126
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y99.CLK0                1.243  0.289
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y85.CLK0                1.046  0.092
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y84.CLK0                1.046  0.092
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y87.CLK                  1.820  0.866
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y88.CLK                  1.633  0.679
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y89.CLK                  1.614  0.660
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y90.CLK                  1.435  0.481
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y93.CLK                  1.406  0.452
ILOGIC_X0Y91.FABRICOUT       SLICE_X9Y87.CLK                  1.820  0.866
ILOGIC_X0Y91.FABRICOUT       SLICE_X9Y88.CLK                  1.633  0.679
ILOGIC_X0Y91.FABRICOUT       SLICE_X9Y89.CLK                  1.614  0.660
ILOGIC_X0Y91.FABRICOUT       SLICE_X9Y93.CLK                  1.406  0.452
ILOGIC_X0Y91.FABRICOUT       SLICE_X10Y88.CLK                 1.839  0.885
ILOGIC_X0Y91.FABRICOUT       SLICE_X10Y93.CLK                 1.445  0.491
ILOGIC_X0Y91.FABRICOUT       SLICE_X11Y88.CLK                 1.839  0.885
ILOGIC_X0Y91.FABRICOUT       SLICE_X11Y89.CLK                 1.659  0.705
ILOGIC_X0Y91.FABRICOUT       SLICE_X12Y92.CLK                 1.423  0.469

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
PERIOD = 40 ns HIGH         14 ns;

 165 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.254ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (OLOGIC_X0Y96.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.462ns (0.967 - 1.429)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.BMUX    Tshcko                0.488   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    SLICE_X9Y93.B4       net (fanout=2)        0.547   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<3>
    SLICE_X9Y93.B        Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data41
    OLOGIC_X0Y96.D1      net (fanout=1)        1.345   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<0>
    OLOGIC_X0Y96.CLK0    Todck                 0.803   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.550ns logic, 1.892ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 1)
  Clock Path Skew:      -0.423ns (0.967 - 1.390)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y93.AQ       Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X9Y93.B1       net (fanout=4)        0.441   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X9Y93.B        Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data41
    OLOGIC_X0Y96.D1      net (fanout=1)        1.345   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<0>
    OLOGIC_X0Y96.CLK0    Todck                 0.803   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.453ns logic, 1.786ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (OLOGIC_X0Y99.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.308ns (1.121 - 1.429)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.BQ      Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    SLICE_X9Y93.B5       net (fanout=2)        0.383   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<2>
    SLICE_X9Y93.BMUX     Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data31
    OLOGIC_X0Y99.D1      net (fanout=1)        1.496   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<1>
    OLOGIC_X0Y99.CLK0    Todck                 0.803   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.563ns logic, 1.879ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 1)
  Clock Path Skew:      -0.269ns (1.121 - 1.390)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y93.AQ       Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X9Y93.B1       net (fanout=4)        0.441   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X9Y93.BMUX     Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data31
    OLOGIC_X0Y99.D1      net (fanout=1)        1.496   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<1>
    OLOGIC_X0Y99.CLK0    Todck                 0.803   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.507ns logic, 1.937ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.480ns (0.714 - 1.194)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    SLICE_X10Y93.D1      net (fanout=2)        0.650   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<0>
    SLICE_X10Y93.DMUX    Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.077   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.511ns logic, 1.727ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Clock Path Skew:      -0.441ns (0.714 - 1.155)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y93.AQ       Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X10Y93.D2      net (fanout=4)        0.669   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X10Y93.DMUX    Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.077   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (1.455ns logic, 1.746ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X8Y87.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.106 - 0.100)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y87.CQ       Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X8Y87.CE       net (fanout=2)        0.119   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X8Y87.CLK      Tckce       (-Th)     0.152   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.216ns logic, 0.119ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (SLICE_X8Y89.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y89.BQ       Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    SLICE_X8Y89.B5       net (fanout=3)        0.075   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
    SLICE_X8Y89.CLK      Tah         (-Th)    -0.121   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Mmux_gc0.count[3]_GND_22_o_mux_2_OUT41
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (SLICE_X9Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y89.AQ       Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    SLICE_X9Y89.AX       net (fanout=4)        0.141   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>
    SLICE_X9Y89.CLK      Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TX_EN_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF/CK0
  Location pin: OLOGIC_X0Y82.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_0_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y96.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_1_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y99.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" MAXSKEW = 6 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.841ns.
--------------------------------------------------------------------------------
Slack:     5.159ns mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
Report:    0.841ns skew meets   6.000ns timing constraint by 5.159ns
From                         To                           Delay(ns)  Skew(ns)
V4.I                         ILOGIC_X0Y109.CLK0               2.430  0.826
V4.I                         ILOGIC_X0Y106.CLK0               2.428  0.824
V4.I                         ILOGIC_X0Y98.CLK0                2.430  0.826
V4.I                         ILOGIC_X0Y101.CLK0               2.430  0.826
V4.I                         ILOGIC_X0Y100.CLK0               2.428  0.824
V4.I                         ILOGIC_X0Y103.CLK0               2.430  0.826
V4.I                         SLICE_X0Y93.CLK                  1.694  0.090
V4.I                         SLICE_X2Y93.CLK                  1.907  0.303
V4.I                         SLICE_X2Y95.CLK                  1.714  0.110
V4.I                         SLICE_X2Y97.CLK                  2.376  0.772
V4.I                         SLICE_X3Y93.CLK                  1.907  0.303
V4.I                         SLICE_X3Y97.CLK                  2.376  0.772
V4.I                         SLICE_X4Y94.CLK                  2.445  0.841
V4.I                         SLICE_X4Y95.CLK                  2.126  0.522
V4.I                         SLICE_X5Y95.CLK                  2.126  0.522
V4.I                         SLICE_X5Y96.CLK                  2.079  0.475

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 
ns HIGH 14 ns;

 142 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.528ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X2Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (2.243 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y109.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    SLICE_X2Y97.AX       net (fanout=1)        1.876   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
    SLICE_X2Y97.CLK      Tds                  -0.098   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.894ns logic, 1.876ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (SLICE_X2Y97.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (2.243 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y103.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    SLICE_X2Y97.CI       net (fanout=1)        1.628   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
    SLICE_X2Y97.CLK      Tds                   0.044   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (1.036ns logic, 1.628ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X2Y97.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.634ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (2.243 - 2.421)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y106.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    SLICE_X2Y97.AI       net (fanout=1)        1.630   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
    SLICE_X2Y97.CLK      Tds                   0.012   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (1.004ns logic, 1.630ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (SLICE_X3Y97.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 0)
  Clock Path Skew:      0.480ns (1.565 - 1.085)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.CQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X3Y97.CX       net (fanout=3)        0.329   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X3Y97.CLK      Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.293ns logic, 0.329ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (SLICE_X3Y97.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.480ns (1.565 - 1.085)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.CQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X3Y97.B6       net (fanout=3)        0.245   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X3Y97.CLK      Tah         (-Th)    -0.215   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.449ns logic, 0.245ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (SLICE_X3Y97.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.480ns (1.565 - 1.085)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.BQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    SLICE_X3Y97.A5       net (fanout=3)        0.306   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
    SLICE_X3Y97.CLK      Tah         (-Th)    -0.155   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.389ns logic, 0.306ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF/CLK0
  Location pin: ILOGIC_X0Y109.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF/CLK0
  Location pin: ILOGIC_X0Y106.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I/CLK0
  Location pin: ILOGIC_X0Y98.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 4140 paths analyzed, 655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.085ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (SLICE_X108Y65.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.050ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y174.DQ    Tcko                  0.447   Buf_SigProcs_inst/ila_CONTROL0<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg
    SLICE_X108Y65.DI     net (fanout=9)       12.575   Buf_SigProcs_inst/ila_CONTROL0<1>
    SLICE_X108Y65.CLK    Tds                   0.028   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                     13.050ns (0.475ns logic, 12.575ns route)
                                                       (3.6% logic, 96.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (SLICE_X108Y65.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.419ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y131.DQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X67Y131.A3     net (fanout=1)        0.292   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X67Y131.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X37Y102.C4     net (fanout=16)       5.297   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X108Y65.CE     net (fanout=4)        5.605   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X108Y65.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                     12.419ns (1.225ns logic, 11.194ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.443ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X59Y124.A5     net (fanout=5)        0.796   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X108Y65.CE     net (fanout=4)        5.605   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X108Y65.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                     10.443ns (1.154ns logic, 9.289ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.261ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y124.A2     net (fanout=4)        0.614   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X108Y65.CE     net (fanout=4)        5.605   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X108Y65.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                     10.261ns (1.154ns logic, 9.107ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (SLICE_X108Y65.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.419ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y131.DQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X67Y131.A3     net (fanout=1)        0.292   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X67Y131.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X37Y102.C4     net (fanout=16)       5.297   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X108Y65.CE     net (fanout=4)        5.605   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X108Y65.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                     12.419ns (1.225ns logic, 11.194ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.443ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X59Y124.A5     net (fanout=5)        0.796   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X108Y65.CE     net (fanout=4)        5.605   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X108Y65.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                     10.443ns (1.154ns logic, 9.289ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.261ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y124.A2     net (fanout=4)        0.614   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X108Y65.CE     net (fanout=4)        5.605   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X108Y65.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                     10.261ns (1.154ns logic, 9.107ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X61Y133.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y134.AQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X61Y133.SR     net (fanout=2)        0.268   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X61Y133.CLK    Tcksr       (-Th)     0.131   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.067ns logic, 0.268ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X39Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.AQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X39Y97.SR      net (fanout=2)        0.275   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X39Y97.CLK     Tcksr       (-Th)     0.131   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.067ns logic, 0.275ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X7Y109.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y109.CQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X7Y109.DX      net (fanout=1)        0.136   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y62.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y60.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.965ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X59Y124.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y164.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X73Y150.D5     net (fanout=3)        2.159   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X73Y150.D      Tilo                  0.259   Buf_SigProcs_inst/Circular_Buffer/EVENT_RDY
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X59Y124.CE     net (fanout=3)        2.781   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X59Y124.CLK    Tceck                 0.340   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (0.990ns logic, 4.940ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X59Y124.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.914ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y164.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X73Y150.D5     net (fanout=3)        2.159   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X73Y150.D      Tilo                  0.259   Buf_SigProcs_inst/Circular_Buffer/EVENT_RDY
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X59Y124.CE     net (fanout=3)        2.781   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X59Y124.CLK    Tceck                 0.324   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (0.974ns logic, 4.940ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X59Y124.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y164.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X73Y150.D5     net (fanout=3)        2.159   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X73Y150.D      Tilo                  0.259   Buf_SigProcs_inst/Circular_Buffer/EVENT_RDY
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X59Y124.CE     net (fanout=3)        2.781   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X59Y124.CLK    Tceck                 0.316   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (0.966ns logic, 4.940ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X66Y131.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y164.DQ     Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X72Y150.D6     net (fanout=3)        1.269   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X72Y150.D      Tilo                  0.156   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000348
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X66Y131.SR     net (fanout=3)        1.288   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X66Y131.CLK    Tcksr       (-Th)    -0.001   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.355ns logic, 2.557ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X63Y127.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.039ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y164.DQ     Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X72Y150.D6     net (fanout=3)        1.269   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X72Y150.D      Tilo                  0.156   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000348
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X63Y127.SR     net (fanout=3)        1.547   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X63Y127.CLK    Tcksr       (-Th)     0.131   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (0.223ns logic, 2.816ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X63Y127.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.042ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y164.DQ     Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X72Y150.D6     net (fanout=3)        1.269   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X72Y150.D      Tilo                  0.156   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000348
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X63Y127.SR     net (fanout=3)        1.547   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X63Y127.CLK    Tcksr       (-Th)     0.128   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (0.226ns logic, 2.816ns route)
                                                       (7.4% logic, 92.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.875ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X99Y164.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y164.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X99Y164.D6     net (fanout=3)        0.127   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X99Y164.CLK    Tas                   0.322   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.713ns logic, 0.127ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X99Y164.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y164.DQ     Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X99Y164.D6     net (fanout=3)        0.025   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X99Y164.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 734 paths analyzed, 170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X102Y65.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.315ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      13.280ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y131.DQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X67Y131.A3     net (fanout=1)        0.292   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X67Y131.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X37Y102.C4     net (fanout=16)       5.297   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X102Y65.SR     net (fanout=4)        6.372   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X102Y65.CLK    Trck                  0.285   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     13.280ns (1.319ns logic, 11.961ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.339ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      11.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X59Y124.A5     net (fanout=5)        0.796   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X102Y65.SR     net (fanout=4)        6.372   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X102Y65.CLK    Trck                  0.285   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     11.304ns (1.248ns logic, 10.056ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.157ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      11.122ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y124.A2     net (fanout=4)        0.614   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X102Y65.SR     net (fanout=4)        6.372   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X102Y65.CLK    Trck                  0.285   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     11.122ns (1.248ns logic, 9.874ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X102Y65.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.304ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      13.269ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y131.DQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X67Y131.A3     net (fanout=1)        0.292   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X67Y131.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X37Y102.C4     net (fanout=16)       5.297   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X102Y65.SR     net (fanout=4)        6.372   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X102Y65.CLK    Trck                  0.274   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     13.269ns (1.308ns logic, 11.961ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.328ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      11.293ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X59Y124.A5     net (fanout=5)        0.796   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X102Y65.SR     net (fanout=4)        6.372   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X102Y65.CLK    Trck                  0.274   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     11.293ns (1.237ns logic, 10.056ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.146ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      11.111ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y124.A2     net (fanout=4)        0.614   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X102Y65.SR     net (fanout=4)        6.372   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X102Y65.CLK    Trck                  0.274   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     11.111ns (1.237ns logic, 9.874ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X102Y65.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.281ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      13.246ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y131.DQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X67Y131.A3     net (fanout=1)        0.292   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X67Y131.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X37Y102.C4     net (fanout=16)       5.297   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X102Y65.SR     net (fanout=4)        6.372   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X102Y65.CLK    Trck                  0.251   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     13.246ns (1.285ns logic, 11.961ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.305ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      11.270ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X59Y124.A5     net (fanout=5)        0.796   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X102Y65.SR     net (fanout=4)        6.372   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X102Y65.CLK    Trck                  0.251   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     11.270ns (1.214ns logic, 10.056ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.123ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      11.088ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y124.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y124.A2     net (fanout=4)        0.614   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X59Y124.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y102.C3     net (fanout=8)        2.888   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y102.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X102Y65.SR     net (fanout=4)        6.372   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X102Y65.CLK    Trck                  0.251   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     11.088ns (1.214ns logic, 9.874ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X51Y109.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.413ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y108.BQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X51Y109.AX     net (fanout=1)        0.189   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X51Y109.CLK    Tckdi       (-Th)    -0.059   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.259ns logic, 0.189ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X7Y111.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.588ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.DQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X7Y111.D4      net (fanout=2)        0.210   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X7Y111.CLK     Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.413ns logic, 0.210ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X63Y121.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.588ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y122.BQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X63Y121.B4     net (fanout=2)        0.210   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X63Y121.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.413ns logic, 0.210ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 324 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X56Y49.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.380ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      5.380ns (Levels of Logic = 0)
  Source Clock:         gclk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.AQ      Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X56Y49.C4      net (fanout=20)       4.933   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      5.380ns (0.447ns logic, 4.933ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X56Y49.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.380ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (FF)
  Data Path Delay:      5.380ns (Levels of Logic = 0)
  Source Clock:         gclk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.AQ      Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X56Y49.D4      net (fanout=20)       4.933   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      5.380ns (0.447ns logic, 4.933ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X56Y49.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.221ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      5.221ns (Levels of Logic = 0)
  Source Clock:         gclk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.AQ      Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X56Y49.A4      net (fanout=20)       4.774   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      5.221ns (0.447ns logic, 4.774ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X25Y102.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.451ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.416ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.AQ     Tcklo                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X28Y101.B3     net (fanout=1)        1.142   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X28Y101.B      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X28Y101.D1     net (fanout=2)        0.443   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X28Y101.CMUX   Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X25Y102.C3     net (fanout=1)        0.938   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X25Y102.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X25Y102.B4     net (fanout=1)        0.327   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X25Y102.CLK    Tas                   0.322   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (1.566ns logic, 2.850ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X55Y124.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.667ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.632ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y128.AQ     Tcklo                 0.426   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X58Y125.B6     net (fanout=1)        0.469   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X58Y125.B      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X58Y125.D1     net (fanout=2)        0.443   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X58Y125.CMUX   Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X55Y124.C1     net (fanout=1)        0.843   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X55Y124.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X55Y124.B4     net (fanout=1)        0.327   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X55Y124.CLK    Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.550ns logic, 2.082ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X29Y101.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.807ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.AQ     Tcklo                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X28Y101.B3     net (fanout=1)        1.142   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X28Y101.B      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X29Y101.AX     net (fanout=2)        0.920   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X29Y101.CLK    Tdick                 0.063   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (0.710ns logic, 2.062ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X58Y125.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.619ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y128.AQ     Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X58Y125.B6     net (fanout=1)        0.227   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X58Y125.CLK    Tah         (-Th)    -0.190   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.427ns logic, 0.227ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X58Y127.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.888ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.923ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y128.AQ     Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X58Y125.B6     net (fanout=1)        0.227   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X58Y125.B      Tilo                  0.142   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X58Y127.DX     net (fanout=2)        0.269   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X58Y127.CLK    Tckdi       (-Th)    -0.048   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.427ns logic, 0.496ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X28Y101.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.050ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.AQ     Tcklo                 0.235   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X28Y101.B3     net (fanout=1)        0.660   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X28Y101.CLK    Tah         (-Th)    -0.190   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.425ns logic, 0.660ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X39Y101.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.020ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.020ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y131.DQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X67Y131.A3     net (fanout=1)        0.292   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X67Y131.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X53Y120.A5     net (fanout=16)       1.937   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X53Y120.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X39Y101.CLK    net (fanout=4)        2.811   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.020ns (0.980ns logic, 5.040ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.942ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.942ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y127.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X53Y120.C2     net (fanout=7)        1.628   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X53Y120.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X53Y120.A6     net (fanout=2)        0.540   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X53Y120.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X39Y101.CLK    net (fanout=4)        2.811   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.942ns (0.963ns logic, 4.979ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.501ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.501ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y127.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X53Y120.C3     net (fanout=7)        1.187   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X53Y120.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X53Y120.A6     net (fanout=2)        0.540   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X53Y120.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X39Y101.CLK    net (fanout=4)        2.811   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.501ns (0.963ns logic, 4.538ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X58Y128.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.862ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.201ns (Levels of Logic = 0)
  Clock Path Skew:      -4.626ns (2.557 - 7.183)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y129.BQ     Tcko                  0.408   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X58Y128.SR     net (fanout=11)       0.563   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X58Y128.CLK    Trck                  0.230   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.638ns logic, 0.563ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X58Y128.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.181ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.181ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y127.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X53Y120.C2     net (fanout=7)        1.628   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X53Y120.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X53Y126.C3     net (fanout=2)        0.709   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X53Y126.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X58Y128.CLK    net (fanout=4)        0.881   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (0.963ns logic, 3.218ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.740ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.740ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y127.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X53Y120.C3     net (fanout=7)        1.187   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X53Y120.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X53Y126.C3     net (fanout=2)        0.709   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X53Y126.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X58Y128.CLK    net (fanout=4)        0.881   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.963ns logic, 2.777ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.683ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.683ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y127.BQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X53Y120.C4     net (fanout=7)        1.130   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X53Y120.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X53Y126.C3     net (fanout=2)        0.709   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X53Y126.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X58Y128.CLK    net (fanout=4)        0.881   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (0.963ns logic, 2.720ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X39Y101.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -3.469ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.866ns (Levels of Logic = 0)
  Clock Path Skew:      5.050ns (6.020 - 0.970)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.421   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X39Y101.SR     net (fanout=11)       1.199   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X39Y101.CLK    Tremck      (-Th)    -0.246   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.667ns logic, 1.199ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X58Y128.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.020ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.598ns (Levels of Logic = 0)
  Clock Path Skew:      -0.457ns (2.562 - 3.019)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y129.BQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X58Y128.SR     net (fanout=11)       0.291   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X58Y128.CLK    Tremck      (-Th)    -0.107   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.307ns logic, 0.291ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: mb_system_i/clk_600_0000MHzPLL0_nobuf
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: mb_system_i/clk_600_0000MHz180PLL0_nobuf
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X20Y114.B5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.019ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.984ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y115.DQ     Tcko                  0.391   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X20Y114.B5     net (fanout=1)        2.380   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X20Y114.CLK    Tas                   0.213   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.604ns logic, 2.380ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X20Y114.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.885ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.717ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (0.875 - 0.944)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X20Y114.B2     net (fanout=1)        2.096   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X20Y114.CLK    Tas                   0.213   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.621ns logic, 2.096ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X20Y114.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.217ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.248 - 0.254)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y122.DQ     Tcko                  0.391   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X20Y114.B1     net (fanout=3)        1.508   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X20Y114.CLK    Tas                   0.213   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (0.604ns logic, 1.508ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X20Y114.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.192ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.082 - 0.070)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y122.DQ     Tcko                  0.198   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X20Y114.B1     net (fanout=3)        0.885   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X20Y114.CLK    Tah         (-Th)    -0.121   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.319ns logic, 0.885ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X20Y114.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.638ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.603ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.611 - 0.646)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.200   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X20Y114.B2     net (fanout=1)        1.282   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X20Y114.CLK    Tah         (-Th)    -0.121   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.321ns logic, 1.282ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X20Y114.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.761ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y115.DQ     Tcko                  0.198   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X20Y114.B5     net (fanout=1)        1.477   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X20Y114.CLK    Tah         (-Th)    -0.121   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (0.319ns logic, 1.477ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X35Y100.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.116ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      1.986ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (1.006 - 1.037)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.408   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X35Y100.AX     net (fanout=3)        1.515   mb_system_i/microblaze_0_interrupt
    SLICE_X35Y100.CLK    Tdick                 0.063   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      1.986ns (0.471ns logic, 1.515ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X35Y100.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.146ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      1.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.683 - 0.673)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.200   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X35Y100.AX     net (fanout=3)        0.897   mb_system_i/microblaze_0_interrupt
    SLICE_X35Y100.CLK    Tckdi       (-Th)    -0.059   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.259ns logic, 0.897ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X4Y119.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.594ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.594ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp111.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X4Y119.CLK     net (fanout=1969)     1.353   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.800ns logic, 2.794ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X4Y119.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.594ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.594ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp111.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X4Y119.CLK     net (fanout=1969)     1.353   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.800ns logic, 2.794ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X4Y119.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.594ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.594ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp111.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X4Y119.CLK     net (fanout=1969)     1.353   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.800ns logic, 2.794ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X4Y119.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.616ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.616ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y119.BQ      Tcko                  0.200   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X4Y119.CX      net (fanout=1)        0.368   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X4Y119.CLK     Tckdi       (-Th)    -0.048   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.248ns logic, 0.368ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X4Y119.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.693ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y119.AQ      Tcko                  0.200   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X4Y119.BX      net (fanout=1)        0.445   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X4Y119.CLK     Tckdi       (-Th)    -0.048   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.248ns logic, 0.445ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X4Y119.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.509ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.459ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.602 - 0.652)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y107.DQ      Tcko                  0.200   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X5Y111.A3      net (fanout=2)        0.392   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X5Y111.A       Tilo                  0.156   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X4Y119.SR      net (fanout=1)        0.594   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X4Y119.CLK     Tremck      (-Th)    -0.117   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.473ns logic, 0.986ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X11Y101.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.648ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.648ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp111.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X11Y101.CLK    net (fanout=1969)     1.407   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.800ns logic, 2.848ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X11Y101.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.648ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.648ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp111.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X11Y101.CLK    net (fanout=1969)     1.407   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.800ns logic, 2.848ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X11Y101.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.648ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.648ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp111.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X11Y101.CLK    net (fanout=1969)     1.407   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.800ns logic, 2.848ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X11Y101.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.687ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y101.AQ     Tcko                  0.198   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X11Y101.BX     net (fanout=1)        0.430   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X11Y101.CLK    Tckdi       (-Th)    -0.059   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.257ns logic, 0.430ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X11Y101.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.700ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y101.BQ     Tcko                  0.198   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X11Y101.CX     net (fanout=1)        0.443   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X11Y101.CLK    Tckdi       (-Th)    -0.059   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.257ns logic, 0.443ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X11Y101.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.506ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.505ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.074 - 0.075)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y107.DQ      Tcko                  0.200   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X11Y101.A3     net (fanout=2)        0.586   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X11Y101.A      Tilo                  0.156   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X11Y101.SR     net (fanout=1)        0.417   mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X11Y101.CLK    Tremck      (-Th)    -0.146   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (0.502ns logic, 1.003ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X4Y133.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.232ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      2.030ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.789 - 0.892)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y118.DQ      Tcko                  0.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X4Y133.AX      net (fanout=3)        1.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X4Y133.CLK     Tdick                 0.136   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.583ns logic, 1.447ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X4Y133.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.190ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.121ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.525 - 0.594)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y118.DQ      Tcko                  0.234   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X4Y133.AX      net (fanout=3)        0.839   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X4Y133.CLK     Tckdi       (-Th)    -0.048   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.282ns logic, 0.839ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X15Y122.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.983ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.240 - 0.254)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y118.DQ      Tcko                  0.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X15Y122.SR     net (fanout=3)        0.998   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X15Y122.CLK    Tsrck                 0.425   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (0.872ns logic, 0.998ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X15Y122.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.880ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.074 - 0.070)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y118.DQ      Tcko                  0.234   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X15Y122.SR     net (fanout=3)        0.607   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X15Y122.CLK    Tcksr       (-Th)    -0.043   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.277ns logic, 0.607ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X14Y133.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.076ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      2.872ns (Levels of Logic = 0)
  Clock Path Skew:      -0.105ns (0.787 - 0.892)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y118.DQ      Tcko                  0.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X14Y133.SR     net (fanout=3)        2.035   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X14Y133.CLK    Tsrck                 0.390   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (0.837ns logic, 2.035ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X14Y133.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.529ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.458ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.523 - 0.594)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y118.DQ      Tcko                  0.234   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X14Y133.SR     net (fanout=3)        1.199   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X14Y133.CLK    Tcksr       (-Th)    -0.025   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.259ns logic, 1.199ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.457ns.
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.842   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.234   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 2.381   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.842   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.234   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 2.381   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.842   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.234   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 2.381   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------
Hold Paths: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.336   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.191   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 1.396   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.336   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.191   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 1.396   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.336   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.191   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 1.396   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;

 28 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.663ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Data Path Delay:      4.949ns (Levels of Logic = 1)
  Clock Path Skew:      -1.415ns (3.226 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y105.AQ     Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_idle
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X21Y103.A3     net (fanout=24)       0.911   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X21Y103.A      Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y85.SR      net (fanout=127)      2.676   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y85.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (1.362ns logic, 3.587ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.663ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Data Path Delay:      4.949ns (Levels of Logic = 1)
  Clock Path Skew:      -1.415ns (3.226 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y105.AQ     Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_idle
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X21Y103.A3     net (fanout=24)       0.911   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X21Y103.A      Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y84.SR      net (fanout=127)      2.676   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y84.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (1.362ns logic, 3.587ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.557ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Data Path Delay:      5.151ns (Levels of Logic = 1)
  Clock Path Skew:      -1.107ns (3.534 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y105.AQ     Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_idle
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X21Y103.A3     net (fanout=24)       0.911   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X21Y103.A      Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y82.SR      net (fanout=127)      2.878   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y82.CLK0    Tosrck                0.695   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (1.362ns logic, 3.789ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X10Y88.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.317ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.620ns (Levels of Logic = 0)
  Clock Path Skew:      0.638ns (2.893 - 2.255)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y93.AQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X10Y88.AX      net (fanout=1)        0.379   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X10Y88.CLK     Tckdi       (-Th)    -0.041   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.241ns logic, 0.379ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X10Y88.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.199ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Data Path Delay:      0.738ns (Levels of Logic = 0)
  Clock Path Skew:      0.638ns (2.893 - 2.255)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y93.AMUX    Tshcko                0.238   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X10Y88.BX      net (fanout=1)        0.459   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>
    SLICE_X10Y88.CLK     Tckdi       (-Th)    -0.041   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (0.279ns logic, 0.459ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X10Y88.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.185ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.752ns (Levels of Logic = 0)
  Clock Path Skew:      0.638ns (2.893 - 2.255)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y93.CQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X10Y88.DX      net (fanout=1)        0.511   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
    SLICE_X10Y88.CLK     Tckdi       (-Th)    -0.041   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.241ns logic, 0.511ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;

 62 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23 (SLICE_X27Y92.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.519ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23 (FF)
  Data Path Delay:      3.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (3.969 - 3.927)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y93.BQ       Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X25Y95.A1      net (fanout=7)        1.178   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X25Y95.AMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X27Y92.SR      net (fanout=9)        0.917   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X27Y92.CLK     Tsrck                 0.446   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<23>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.167ns logic, 2.095ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28 (SLICE_X26Y92.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.515ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28 (FF)
  Data Path Delay:      3.258ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (3.969 - 3.927)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y93.BQ       Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X25Y95.A1      net (fanout=7)        1.178   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X25Y95.AMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X26Y92.SR      net (fanout=9)        0.917   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X26Y92.CLK     Tsrck                 0.442   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<19>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.163ns logic, 2.095ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19 (SLICE_X26Y92.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.512ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19 (FF)
  Data Path Delay:      3.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (3.969 - 3.927)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y93.BQ       Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X25Y95.A1      net (fanout=7)        1.178   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X25Y95.AMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X26Y92.SR      net (fanout=9)        0.917   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X26Y92.CLK     Tsrck                 0.439   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<19>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.160ns logic, 2.095ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X13Y92.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.531ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      1.026ns (4.652 - 3.626)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y92.BQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X13Y92.CX      net (fanout=1)        0.362   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X13Y92.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.432ns logic, 0.362ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X13Y92.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.443ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      1.026ns (4.652 - 3.626)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y92.CQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X13Y92.DX      net (fanout=1)        0.450   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X13Y92.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.432ns logic, 0.450ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X13Y92.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.331ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.994ns (Levels of Logic = 0)
  Clock Path Skew:      1.026ns (4.652 - 3.626)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y92.AQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X13Y92.AX      net (fanout=1)        0.562   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X13Y92.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.432ns logic, 0.562ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;

 95 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.177ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Data Path Delay:      5.201ns (Levels of Logic = 1)
  Clock Path Skew:      -1.677ns (2.964 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y105.AQ     Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_idle
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X21Y103.A3     net (fanout=24)       0.911   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X21Y103.A      Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y109.SR     net (fanout=127)      2.889   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y109.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      5.201ns (1.401ns logic, 3.800ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.999ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Data Path Delay:      5.021ns (Levels of Logic = 1)
  Clock Path Skew:      -1.679ns (2.962 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y105.AQ     Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_idle
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X21Y103.A3     net (fanout=24)       0.911   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X21Y103.A      Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y106.SR     net (fanout=127)      2.709   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y106.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (1.401ns logic, 3.620ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.798ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Data Path Delay:      4.822ns (Levels of Logic = 1)
  Clock Path Skew:      -1.677ns (2.964 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y105.AQ     Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_idle
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X21Y103.A3     net (fanout=24)       0.911   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X21Y103.A      Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y103.SR     net (fanout=127)      2.510   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y103.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (1.401ns logic, 3.421ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X5Y96.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.075ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (2.332 - 2.259)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y97.DQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X5Y96.DX       net (fanout=1)        0.190   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X5Y96.CLK      Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X5Y96.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.077ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (2.332 - 2.259)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y97.CQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X5Y96.CX       net (fanout=1)        0.192   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X5Y96.CLK      Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.257ns logic, 0.192ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X5Y96.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.242ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (2.332 - 2.259)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y97.BQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X5Y96.AX       net (fanout=1)        0.357   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X5Y96.CLK      Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.257ns logic, 0.357ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (SLICE_X3Y101.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.705ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (FF)
  Data Path Delay:      2.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.283ns (3.969 - 3.686)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y97.A        Tshcko                0.854   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    SLICE_X3Y101.C1      net (fanout=1)        1.513   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<1>
    SLICE_X3Y101.CLK     Tas                   0.322   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (1.176ns logic, 1.513ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (SLICE_X3Y101.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.333ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Data Path Delay:      2.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.283ns (3.969 - 3.686)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y97.CMUX     Tshcko                0.911   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC
    SLICE_X3Y101.A1      net (fanout=1)        1.179   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<4>
    SLICE_X3Y101.CLK     Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (1.138ns logic, 1.179ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (SLICE_X3Y101.C5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.955ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Skew:      0.283ns (3.969 - 3.686)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y97.AMUX     Tshcko                0.910   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    SLICE_X3Y101.C5      net (fanout=1)        0.802   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<0>
    SLICE_X3Y101.CLK     Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.137ns logic, 0.802ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X5Y100.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.498ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Data Path Delay:      1.078ns (Levels of Logic = 0)
  Clock Path Skew:      1.277ns (4.653 - 3.376)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y97.AQ       Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X5Y100.AX      net (fanout=1)        0.662   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X5Y100.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (0.416ns logic, 0.662ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X5Y100.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.393ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Data Path Delay:      1.183ns (Levels of Logic = 0)
  Clock Path Skew:      1.277ns (4.653 - 3.376)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y97.BQ       Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X5Y100.CX      net (fanout=1)        0.767   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>
    SLICE_X5Y100.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.416ns logic, 0.767ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X5Y100.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.256ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Data Path Delay:      1.320ns (Levels of Logic = 0)
  Clock Path Skew:      1.277ns (4.653 - 3.376)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y97.CQ       Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X5Y100.DX      net (fanout=1)        0.904   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
    SLICE_X5Y100.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.416ns logic, 0.904ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP 
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE     
    0.833333333 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y3.PLLCLK1
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_180_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP    
     "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y3.PLLCLK0
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD    
     TIMEGRP         
"mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin HIGH 50%;

 1137800 paths analyzed, 24276 endpoints analyzed, 110 failing endpoints
 110 timing errors detected. (110 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.378ns.
--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_0_1 (OLOGIC_X26Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.494ns (Levels of Logic = 7)
  Clock Path Skew:      0.215ns (1.255 - 1.040)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y107.AQ     Tcko                  0.447   mb_system_i/axi4lite_0_S_WVALID<0>
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i
    SLICE_X67Y107.A1     net (fanout=15)       0.644   mb_system_i/axi4lite_0_S_WVALID<0>
    SLICE_X67Y107.A      Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/S_AXI_ARESETN_GND_9_o_OR_67_o
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X66Y106.A6     net (fanout=2)        0.284   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X66Y106.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y113.A3     net (fanout=1)        1.233   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y113.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X75Y113.B5     net (fanout=6)        0.754   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X75Y113.BMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X75Y113.D1     net (fanout=6)        0.661   MB2FPGA_bus_WE<2>
    SLICE_X75Y113.D      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o<3>1
    SLICE_X81Y113.A6     net (fanout=21)       0.614   MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o
    SLICE_X81Y113.A      Tilo                  0.259   CHA_GAIN<15>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o1
    SLICE_X87Y110.B5     net (fanout=14)       0.834   MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o
    SLICE_X87Y110.B      Tilo                  0.259   mux22421
                                                       mux224211
    OLOGIC_X26Y1.OCE     net (fanout=13)       7.462   mux22421
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     15.494ns (3.008ns logic, 12.486ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.491ns (Levels of Logic = 7)
  Clock Path Skew:      0.220ns (1.255 - 1.035)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y105.CQ     Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X66Y105.C1     net (fanout=5)        0.623   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X66Y105.C      Tilo                  0.205   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X66Y106.A4     net (fanout=4)        0.412   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X66Y106.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y113.A3     net (fanout=1)        1.233   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y113.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X75Y113.B5     net (fanout=6)        0.754   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X75Y113.BMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X75Y113.D1     net (fanout=6)        0.661   MB2FPGA_bus_WE<2>
    SLICE_X75Y113.D      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o<3>1
    SLICE_X81Y113.A6     net (fanout=21)       0.614   MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o
    SLICE_X81Y113.A      Tilo                  0.259   CHA_GAIN<15>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o1
    SLICE_X87Y110.B5     net (fanout=14)       0.834   MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o
    SLICE_X87Y110.B      Tilo                  0.259   mux22421
                                                       mux224211
    OLOGIC_X26Y1.OCE     net (fanout=13)       7.462   mux22421
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     15.491ns (2.898ns logic, 12.593ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.444ns (Levels of Logic = 7)
  Clock Path Skew:      0.220ns (1.255 - 1.035)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y105.CQ     Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X67Y107.A2     net (fanout=5)        0.650   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X67Y107.A      Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/S_AXI_ARESETN_GND_9_o_OR_67_o
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X66Y106.A6     net (fanout=2)        0.284   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X66Y106.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y113.A3     net (fanout=1)        1.233   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y113.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X75Y113.B5     net (fanout=6)        0.754   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X75Y113.BMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X75Y113.D1     net (fanout=6)        0.661   MB2FPGA_bus_WE<2>
    SLICE_X75Y113.D      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o<3>1
    SLICE_X81Y113.A6     net (fanout=21)       0.614   MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o
    SLICE_X81Y113.A      Tilo                  0.259   CHA_GAIN<15>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o1
    SLICE_X87Y110.B5     net (fanout=14)       0.834   MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o
    SLICE_X87Y110.B      Tilo                  0.259   mux22421
                                                       mux224211
    OLOGIC_X26Y1.OCE     net (fanout=13)       7.462   mux22421
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     15.444ns (2.952ns logic, 12.492ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_4_1 (OLOGIC_X35Y66.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i (FF)
  Destination:          AFE_Control_Reg_4_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.770ns (Levels of Logic = 7)
  Clock Path Skew:      0.147ns (1.187 - 1.040)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i to AFE_Control_Reg_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y107.AQ     Tcko                  0.447   mb_system_i/axi4lite_0_S_WVALID<0>
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i
    SLICE_X67Y107.A1     net (fanout=15)       0.644   mb_system_i/axi4lite_0_S_WVALID<0>
    SLICE_X67Y107.A      Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/S_AXI_ARESETN_GND_9_o_OR_67_o
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X66Y106.A6     net (fanout=2)        0.284   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X66Y106.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y113.A3     net (fanout=1)        1.233   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y113.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X75Y113.B5     net (fanout=6)        0.754   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X75Y113.BMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X75Y113.D1     net (fanout=6)        0.661   MB2FPGA_bus_WE<2>
    SLICE_X75Y113.D      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o<3>1
    SLICE_X81Y113.A6     net (fanout=21)       0.614   MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o
    SLICE_X81Y113.A      Tilo                  0.259   CHA_GAIN<15>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o1
    SLICE_X87Y110.B5     net (fanout=14)       0.834   MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o
    SLICE_X87Y110.B      Tilo                  0.259   mux22421
                                                       mux224211
    OLOGIC_X35Y66.OCE    net (fanout=13)       4.738   mux22421
    OLOGIC_X35Y66.CLK0   Tooceck               0.748   AFE_Control_Reg_4_1
                                                       AFE_Control_Reg_4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.770ns (3.008ns logic, 9.762ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_4_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.767ns (Levels of Logic = 7)
  Clock Path Skew:      0.152ns (1.187 - 1.035)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y105.CQ     Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X66Y105.C1     net (fanout=5)        0.623   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X66Y105.C      Tilo                  0.205   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X66Y106.A4     net (fanout=4)        0.412   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X66Y106.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y113.A3     net (fanout=1)        1.233   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y113.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X75Y113.B5     net (fanout=6)        0.754   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X75Y113.BMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X75Y113.D1     net (fanout=6)        0.661   MB2FPGA_bus_WE<2>
    SLICE_X75Y113.D      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o<3>1
    SLICE_X81Y113.A6     net (fanout=21)       0.614   MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o
    SLICE_X81Y113.A      Tilo                  0.259   CHA_GAIN<15>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o1
    SLICE_X87Y110.B5     net (fanout=14)       0.834   MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o
    SLICE_X87Y110.B      Tilo                  0.259   mux22421
                                                       mux224211
    OLOGIC_X35Y66.OCE    net (fanout=13)       4.738   mux22421
    OLOGIC_X35Y66.CLK0   Tooceck               0.748   AFE_Control_Reg_4_1
                                                       AFE_Control_Reg_4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.767ns (2.898ns logic, 9.869ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_4_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.720ns (Levels of Logic = 7)
  Clock Path Skew:      0.152ns (1.187 - 1.035)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y105.CQ     Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X67Y107.A2     net (fanout=5)        0.650   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X67Y107.A      Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/S_AXI_ARESETN_GND_9_o_OR_67_o
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X66Y106.A6     net (fanout=2)        0.284   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X66Y106.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y113.A3     net (fanout=1)        1.233   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y113.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X75Y113.B5     net (fanout=6)        0.754   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X75Y113.BMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X75Y113.D1     net (fanout=6)        0.661   MB2FPGA_bus_WE<2>
    SLICE_X75Y113.D      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o<3>1
    SLICE_X81Y113.A6     net (fanout=21)       0.614   MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o
    SLICE_X81Y113.A      Tilo                  0.259   CHA_GAIN<15>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o1
    SLICE_X87Y110.B5     net (fanout=14)       0.834   MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o
    SLICE_X87Y110.B      Tilo                  0.259   mux22421
                                                       mux224211
    OLOGIC_X35Y66.OCE    net (fanout=13)       4.738   mux22421
    OLOGIC_X35Y66.CLK0   Tooceck               0.748   AFE_Control_Reg_4_1
                                                       AFE_Control_Reg_4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.720ns (2.952ns logic, 9.768ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_3_1 (OLOGIC_X35Y67.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i (FF)
  Destination:          AFE_Control_Reg_3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.628ns (Levels of Logic = 7)
  Clock Path Skew:      0.147ns (1.187 - 1.040)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i to AFE_Control_Reg_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y107.AQ     Tcko                  0.447   mb_system_i/axi4lite_0_S_WVALID<0>
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i
    SLICE_X67Y107.A1     net (fanout=15)       0.644   mb_system_i/axi4lite_0_S_WVALID<0>
    SLICE_X67Y107.A      Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/S_AXI_ARESETN_GND_9_o_OR_67_o
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X66Y106.A6     net (fanout=2)        0.284   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X66Y106.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y113.A3     net (fanout=1)        1.233   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y113.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X75Y113.B5     net (fanout=6)        0.754   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X75Y113.BMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X75Y113.D1     net (fanout=6)        0.661   MB2FPGA_bus_WE<2>
    SLICE_X75Y113.D      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o<3>1
    SLICE_X81Y113.A6     net (fanout=21)       0.614   MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o
    SLICE_X81Y113.A      Tilo                  0.259   CHA_GAIN<15>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o1
    SLICE_X87Y110.B5     net (fanout=14)       0.834   MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o
    SLICE_X87Y110.B      Tilo                  0.259   mux22421
                                                       mux224211
    OLOGIC_X35Y67.OCE    net (fanout=13)       4.596   mux22421
    OLOGIC_X35Y67.CLK0   Tooceck               0.748   AFE_Control_Reg_3_1
                                                       AFE_Control_Reg_3_1
    -------------------------------------------------  ---------------------------
    Total                                     12.628ns (3.008ns logic, 9.620ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.625ns (Levels of Logic = 7)
  Clock Path Skew:      0.152ns (1.187 - 1.035)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y105.CQ     Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X66Y105.C1     net (fanout=5)        0.623   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X66Y105.C      Tilo                  0.205   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X66Y106.A4     net (fanout=4)        0.412   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X66Y106.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y113.A3     net (fanout=1)        1.233   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y113.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X75Y113.B5     net (fanout=6)        0.754   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X75Y113.BMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X75Y113.D1     net (fanout=6)        0.661   MB2FPGA_bus_WE<2>
    SLICE_X75Y113.D      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o<3>1
    SLICE_X81Y113.A6     net (fanout=21)       0.614   MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o
    SLICE_X81Y113.A      Tilo                  0.259   CHA_GAIN<15>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o1
    SLICE_X87Y110.B5     net (fanout=14)       0.834   MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o
    SLICE_X87Y110.B      Tilo                  0.259   mux22421
                                                       mux224211
    OLOGIC_X35Y67.OCE    net (fanout=13)       4.596   mux22421
    OLOGIC_X35Y67.CLK0   Tooceck               0.748   AFE_Control_Reg_3_1
                                                       AFE_Control_Reg_3_1
    -------------------------------------------------  ---------------------------
    Total                                     12.625ns (2.898ns logic, 9.727ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.578ns (Levels of Logic = 7)
  Clock Path Skew:      0.152ns (1.187 - 1.035)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y105.CQ     Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X67Y107.A2     net (fanout=5)        0.650   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X67Y107.A      Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/S_AXI_ARESETN_GND_9_o_OR_67_o
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X66Y106.A6     net (fanout=2)        0.284   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X66Y106.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y113.A3     net (fanout=1)        1.233   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y113.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X75Y113.B5     net (fanout=6)        0.754   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X75Y113.BMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X75Y113.D1     net (fanout=6)        0.661   MB2FPGA_bus_WE<2>
    SLICE_X75Y113.D      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o<3>1
    SLICE_X81Y113.A6     net (fanout=21)       0.614   MB2FPGA_bus_WE[3]_GND_1_o_equal_3_o
    SLICE_X81Y113.A      Tilo                  0.259   CHA_GAIN<15>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o1
    SLICE_X87Y110.B5     net (fanout=14)       0.834   MB2FPGA_bus_Addr[31]_GND_1_o_AND_491_o
    SLICE_X87Y110.B      Tilo                  0.259   mux22421
                                                       mux224211
    OLOGIC_X35Y67.OCE    net (fanout=13)       4.596   mux22421
    OLOGIC_X35Y67.CLK0   Tooceck               0.748   AFE_Control_Reg_3_1
                                                       AFE_Control_Reg_3_1
    -------------------------------------------------  ---------------------------
    Total                                     12.578ns (2.952ns logic, 9.626ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i (SLICE_X49Y122.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.037 - 0.032)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y121.AMUX   Tshcko                0.244   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk
    SLICE_X49Y122.SR     net (fanout=7)        0.142   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk
    SLICE_X49Y122.CLK    Tcksr       (-Th)     0.131   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.113ns logic, 0.142ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4 (SLICE_X26Y179.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y179.AQ     Tcko                  0.198   mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y179.CE     net (fanout=19)       0.176   mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y179.CLK    Tckce       (-Th)     0.104   mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<4>
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.094ns logic, 0.176ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3 (SLICE_X26Y179.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y179.AQ     Tcko                  0.198   mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y179.CE     net (fanout=19)       0.176   mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y179.CLK    Tckce       (-Th)     0.092   mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<4>
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.106ns logic, 0.176ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Location pin: RAMB16_X1Y58.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Location pin: RAMB16_X1Y58.CLKB
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Location pin: RAMB16_X2Y70.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 10375892406070657000000000000000000000000000000000 paths analyzed, 31965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  81.539ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30 (SLICE_X89Y131.B1), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      81.250ns (Levels of Logic = 192)
  Clock Path Skew:      -0.154ns (0.696 - 0.850)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X100Y92.B1     net (fanout=69)       1.557   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X100Y92.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000077
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000000e
    SLICE_X100Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
    SLICE_X100Y93.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000006
    SLICE_X100Y105.A2    net (fanout=4)        1.646   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004d
    SLICE_X100Y105.BMUX  Topab                 0.497   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000029
    SLICE_X102Y105.CX    net (fanout=41)       0.619   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000015
    SLICE_X102Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000002b
    SLICE_X100Y106.B1    net (fanout=26)       1.044   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000017
    SLICE_X100Y106.BMUX  Tilo                  0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000096
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000066
    SLICE_X101Y108.B2    net (fanout=3)        0.966   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000003
    SLICE_X101Y108.B     Tilo                  0.259   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000090
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000096
    SLICE_X100Y113.A2    net (fanout=2)        0.829   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000007
    SLICE_X100Y113.AMUX  Topaa                 0.370   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000044
    SLICE_X101Y113.B1    net (fanout=1)        0.615   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000002e
    SLICE_X101Y113.BMUX  Tilo                  0.313   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000009c
    SLICE_X100Y129.B3    net (fanout=27)       1.683   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<21>
    SLICE_X100Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000020
    SLICE_X100Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
    SLICE_X100Y130.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000001e
    SLICE_X102Y123.D2    net (fanout=54)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
    SLICE_X102Y123.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000079
    SLICE_X102Y124.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
    SLICE_X102Y124.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000071
    SLICE_X102Y125.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
    SLICE_X102Y125.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000069
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
    SLICE_X102Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000061
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
    SLICE_X102Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000059
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
    SLICE_X102Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000051
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
    SLICE_X102Y129.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000004f
    SLICE_X104Y125.A4    net (fanout=27)       1.638   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
    SLICE_X104Y125.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007a4
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000aa
    SLICE_X104Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
    SLICE_X104Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000a2
    SLICE_X104Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
    SLICE_X104Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<23>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000009a
    SLICE_X104Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000582
    SLICE_X104Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<27>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000092
    SLICE_X104Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057e
    SLICE_X104Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000008a
    SLICE_X104Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
    SLICE_X104Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000082
    SLICE_X104Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
    SLICE_X104Y131.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000080
    SLICE_X106Y126.A5    net (fanout=28)       1.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
    SLICE_X106Y126.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000db
    SLICE_X106Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
    SLICE_X106Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000d3
    SLICE_X106Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
    SLICE_X106Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000cb
    SLICE_X106Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
    SLICE_X106Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000c3
    SLICE_X106Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
    SLICE_X106Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000bb
    SLICE_X106Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000592
    SLICE_X106Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b3
    SLICE_X106Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
    SLICE_X106Y132.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b1
    SLICE_X110Y128.A5    net (fanout=28)       1.398   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
    SLICE_X110Y128.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000010c
    SLICE_X110Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
    SLICE_X110Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000104
    SLICE_X110Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
    SLICE_X110Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000fc
    SLICE_X110Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
    SLICE_X110Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000f4
    SLICE_X110Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
    SLICE_X110Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000ec
    SLICE_X110Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
    SLICE_X110Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e4
    SLICE_X110Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
    SLICE_X110Y134.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e2
    SLICE_X108Y129.B2    net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
    SLICE_X108Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000013d
    SLICE_X108Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
    SLICE_X108Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000135
    SLICE_X108Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ce
    SLICE_X108Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000012d
    SLICE_X108Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
    SLICE_X108Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000125
    SLICE_X108Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
    SLICE_X108Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000011d
    SLICE_X108Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
    SLICE_X108Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000115
    SLICE_X108Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005be
    SLICE_X108Y135.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000113
    SLICE_X104Y132.B2    net (fanout=28)       1.343   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
    SLICE_X104Y132.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000016e
    SLICE_X104Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
    SLICE_X104Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000166
    SLICE_X104Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
    SLICE_X104Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000015e
    SLICE_X104Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
    SLICE_X104Y135.COUT  Tbyp                  0.076   status_net<1>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000156
    SLICE_X104Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005de
    SLICE_X104Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000014e
    SLICE_X104Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
    SLICE_X104Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000146
    SLICE_X104Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
    SLICE_X104Y138.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000144
    SLICE_X102Y133.D2    net (fanout=28)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
    SLICE_X102Y133.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000019f
    SLICE_X102Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
    SLICE_X102Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000197
    SLICE_X102Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
    SLICE_X102Y135.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000018f
    SLICE_X102Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fa
    SLICE_X102Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000187
    SLICE_X102Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
    SLICE_X102Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000017f
    SLICE_X102Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
    SLICE_X102Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000177
    SLICE_X102Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
    SLICE_X102Y139.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000175
    SLICE_X100Y135.A1    net (fanout=28)       1.322   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
    SLICE_X100Y135.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000716
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001c0
    SLICE_X100Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
    SLICE_X100Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b8
    SLICE_X100Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
    SLICE_X100Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b0
    SLICE_X100Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
    SLICE_X100Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a8
    SLICE_X100Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
    SLICE_X100Y139.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a6
    SLICE_X96Y135.C4     net (fanout=28)       1.790   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
    SLICE_X96Y135.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000201
    SLICE_X96Y136.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
    SLICE_X96Y136.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f9
    SLICE_X96Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
    SLICE_X96Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f1
    SLICE_X96Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
    SLICE_X96Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e9
    SLICE_X96Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
    SLICE_X96Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e1
    SLICE_X96Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
    SLICE_X96Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d9
    SLICE_X96Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
    SLICE_X96Y141.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d7
    SLICE_X94Y136.B2     net (fanout=28)       1.317   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
    SLICE_X94Y136.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000232
    SLICE_X94Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
    SLICE_X94Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000022a
    SLICE_X94Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
    SLICE_X94Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000222
    SLICE_X94Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
    SLICE_X94Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000021a
    SLICE_X94Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
    SLICE_X94Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000212
    SLICE_X94Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
    SLICE_X94Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000020a
    SLICE_X94Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
    SLICE_X94Y142.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000208
    SLICE_X90Y138.A2     net (fanout=28)       1.356   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
    SLICE_X90Y138.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000263
    SLICE_X90Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
    SLICE_X90Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000025b
    SLICE_X90Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
    SLICE_X90Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<28>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000253
    SLICE_X90Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065a
    SLICE_X90Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000024b
    SLICE_X90Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
    SLICE_X90Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000243
    SLICE_X90Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
    SLICE_X90Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000023b
    SLICE_X90Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
    SLICE_X90Y144.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000239
    SLICE_X86Y139.B2     net (fanout=28)       1.872   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
    SLICE_X86Y139.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000294
    SLICE_X86Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
    SLICE_X86Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000028c
    SLICE_X86Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
    SLICE_X86Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000284
    SLICE_X86Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
    SLICE_X86Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000027c
    SLICE_X86Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
    SLICE_X86Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000274
    SLICE_X86Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
    SLICE_X86Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026c
    SLICE_X86Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
    SLICE_X86Y145.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026a
    SLICE_X84Y140.B2     net (fanout=28)       1.321   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
    SLICE_X84Y140.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002c5
    SLICE_X84Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
    SLICE_X84Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002bd
    SLICE_X84Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
    SLICE_X84Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002b5
    SLICE_X84Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
    SLICE_X84Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ad
    SLICE_X84Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
    SLICE_X84Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002a5
    SLICE_X84Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
    SLICE_X84Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029d
    SLICE_X84Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
    SLICE_X84Y146.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029b
    SLICE_X80Y141.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
    SLICE_X80Y141.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002f6
    SLICE_X80Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
    SLICE_X80Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ee
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
    SLICE_X80Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002e6
    SLICE_X80Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
    SLICE_X80Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002de
    SLICE_X80Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
    SLICE_X80Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002d6
    SLICE_X80Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
    SLICE_X80Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ce
    SLICE_X80Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
    SLICE_X80Y147.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002cc
    SLICE_X76Y142.B2     net (fanout=28)       1.552   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
    SLICE_X76Y142.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000327
    SLICE_X76Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
    SLICE_X76Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000031f
    SLICE_X76Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
    SLICE_X76Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000317
    SLICE_X76Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
    SLICE_X76Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000030f
    SLICE_X76Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
    SLICE_X76Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000307
    SLICE_X76Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
    SLICE_X76Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ff
    SLICE_X76Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
    SLICE_X76Y148.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002fd
    SLICE_X72Y143.D2     net (fanout=28)       1.696   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001b
    SLICE_X72Y143.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000358
    SLICE_X72Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
    SLICE_X72Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000350
    SLICE_X72Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
    SLICE_X72Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000348
    SLICE_X72Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
    SLICE_X72Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000340
    SLICE_X72Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
    SLICE_X72Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000338
    SLICE_X72Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
    SLICE_X72Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000330
    SLICE_X72Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
    SLICE_X72Y149.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d57
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000032e
    SLICE_X70Y145.B2     net (fanout=28)       1.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001c
    SLICE_X70Y145.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000389
    SLICE_X70Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
    SLICE_X70Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000381
    SLICE_X70Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
    SLICE_X70Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000379
    SLICE_X70Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
    SLICE_X70Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000371
    SLICE_X70Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
    SLICE_X70Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000369
    SLICE_X70Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
    SLICE_X70Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000361
    SLICE_X70Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
    SLICE_X70Y151.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000035f
    SLICE_X68Y146.D2     net (fanout=28)       1.468   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
    SLICE_X68Y146.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003ba
    SLICE_X68Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
    SLICE_X68Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<60>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003b2
    SLICE_X68Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000706
    SLICE_X68Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<40>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003aa
    SLICE_X68Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000702
    SLICE_X68Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003a2
    SLICE_X68Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fe
    SLICE_X68Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000039a
    SLICE_X68Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
    SLICE_X68Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000392
    SLICE_X68Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
    SLICE_X68Y152.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000390
    SLICE_X64Y147.A4     net (fanout=28)       1.825   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
    SLICE_X64Y147.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005fb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003eb
    SLICE_X64Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
    SLICE_X64Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003e3
    SLICE_X64Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
    SLICE_X64Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d18
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003db
    SLICE_X64Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071a
    SLICE_X64Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d14
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003d3
    SLICE_X64Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000716
    SLICE_X64Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003cb
    SLICE_X64Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
    SLICE_X64Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c3
    SLICE_X64Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
    SLICE_X64Y153.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c1
    SLICE_X62Y148.A2     net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
    SLICE_X62Y148.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000041c
    SLICE_X62Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
    SLICE_X62Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000414
    SLICE_X62Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
    SLICE_X62Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000040c
    SLICE_X62Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
    SLICE_X62Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000404
    SLICE_X62Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072e
    SLICE_X62Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003fc
    SLICE_X62Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
    SLICE_X62Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f4
    SLICE_X62Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
    SLICE_X62Y154.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f2
    SLICE_X58Y149.C1     net (fanout=28)       1.572   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000020
    SLICE_X58Y149.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005cb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000044d
    SLICE_X58Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
    SLICE_X58Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000445
    SLICE_X58Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074e
    SLICE_X58Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000043d
    SLICE_X58Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
    SLICE_X58Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ccd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000435
    SLICE_X58Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000746
    SLICE_X58Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000042d
    SLICE_X58Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
    SLICE_X58Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000425
    SLICE_X58Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
    SLICE_X58Y155.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000423
    SLICE_X54Y150.B2     net (fanout=28)       1.569   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
    SLICE_X54Y150.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000047e
    SLICE_X54Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
    SLICE_X54Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000476
    SLICE_X54Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000766
    SLICE_X54Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000046e
    SLICE_X54Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
    SLICE_X54Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000466
    SLICE_X54Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
    SLICE_X54Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000045e
    SLICE_X54Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075a
    SLICE_X54Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000456
    SLICE_X54Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
    SLICE_X54Y156.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000454
    SLICE_X48Y151.B1     net (fanout=28)       1.743   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
    SLICE_X48Y151.COUT   Topcyb                0.380   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c97
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000059c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004a7
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077e
    SLICE_X48Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c9f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000049f
    SLICE_X48Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077a
    SLICE_X48Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000497
    SLICE_X48Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
    SLICE_X48Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000048f
    SLICE_X48Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
    SLICE_X48Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000487
    SLICE_X48Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
    SLICE_X48Y156.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000485
    SLICE_X52Y151.D1     net (fanout=28)       1.742   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
    SLICE_X52Y151.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cbe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e0
    SLICE_X52Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079a
    SLICE_X52Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d8
    SLICE_X52Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
    SLICE_X52Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d0
    SLICE_X52Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
    SLICE_X52Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c8
    SLICE_X52Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078e
    SLICE_X52Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c0
    SLICE_X52Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
    SLICE_X52Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c6d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b8
    SLICE_X52Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000786
    SLICE_X52Y157.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b6
    SLICE_X50Y152.A2     net (fanout=28)       1.274   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
    SLICE_X50Y152.COUT   Topcya                0.395   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000caa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000511
    SLICE_X50Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007b2
    SLICE_X50Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000509
    SLICE_X50Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
    SLICE_X50Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000501
    SLICE_X50Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
    SLICE_X50Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f9
    SLICE_X50Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
    SLICE_X50Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f1
    SLICE_X50Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
    SLICE_X50Y157.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c69
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e9
    SLICE_X50Y158.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079e
    SLICE_X50Y158.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e7
    SLICE_X84Y126.C4     net (fanout=1)        3.725   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
    SLICE_X84Y126.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054a
    SLICE_X84Y127.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
    SLICE_X84Y127.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000542
    SLICE_X84Y128.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
    SLICE_X84Y128.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000053a
    SLICE_X84Y129.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
    SLICE_X84Y129.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000532
    SLICE_X84Y130.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
    SLICE_X84Y130.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000052a
    SLICE_X84Y131.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
    SLICE_X84Y131.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000522
    SLICE_X84Y132.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
    SLICE_X84Y132.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000559
    SLICE_X84Y133.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
    SLICE_X84Y133.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000551
    SLICE_X84Y134.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
    SLICE_X84Y134.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054b
    SLICE_X89Y131.B1     net (fanout=1)        1.184   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003d
    SLICE_X89Y131.CLK    Tas                   0.322   Buf_SigProcs_inst/ChA_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     81.250ns (27.689ns logic, 53.561ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      81.245ns (Levels of Logic = 192)
  Clock Path Skew:      -0.154ns (0.696 - 0.850)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X100Y92.B1     net (fanout=69)       1.557   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X100Y92.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000077
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000000e
    SLICE_X100Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
    SLICE_X100Y93.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000006
    SLICE_X100Y105.A2    net (fanout=4)        1.646   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004d
    SLICE_X100Y105.BMUX  Topab                 0.497   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000029
    SLICE_X102Y105.CX    net (fanout=41)       0.619   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000015
    SLICE_X102Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000002b
    SLICE_X100Y106.B1    net (fanout=26)       1.044   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000017
    SLICE_X100Y106.BMUX  Tilo                  0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000096
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000066
    SLICE_X101Y108.B2    net (fanout=3)        0.966   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000003
    SLICE_X101Y108.B     Tilo                  0.259   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000090
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000096
    SLICE_X100Y113.A2    net (fanout=2)        0.829   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000007
    SLICE_X100Y113.AMUX  Topaa                 0.370   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000044
    SLICE_X101Y113.B1    net (fanout=1)        0.615   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000002e
    SLICE_X101Y113.BMUX  Tilo                  0.313   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000009c
    SLICE_X100Y129.B3    net (fanout=27)       1.683   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<21>
    SLICE_X100Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000020
    SLICE_X100Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
    SLICE_X100Y130.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000001e
    SLICE_X102Y123.D2    net (fanout=54)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
    SLICE_X102Y123.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000079
    SLICE_X102Y124.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
    SLICE_X102Y124.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000071
    SLICE_X102Y125.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
    SLICE_X102Y125.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000069
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
    SLICE_X102Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000061
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
    SLICE_X102Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000059
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
    SLICE_X102Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000051
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
    SLICE_X102Y129.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000004f
    SLICE_X104Y125.A4    net (fanout=27)       1.638   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
    SLICE_X104Y125.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007a4
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000aa
    SLICE_X104Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
    SLICE_X104Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000a2
    SLICE_X104Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
    SLICE_X104Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<23>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000009a
    SLICE_X104Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000582
    SLICE_X104Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<27>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000092
    SLICE_X104Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057e
    SLICE_X104Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000008a
    SLICE_X104Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
    SLICE_X104Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000082
    SLICE_X104Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
    SLICE_X104Y131.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000080
    SLICE_X106Y126.A5    net (fanout=28)       1.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
    SLICE_X106Y126.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000db
    SLICE_X106Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
    SLICE_X106Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000d3
    SLICE_X106Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
    SLICE_X106Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000cb
    SLICE_X106Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
    SLICE_X106Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000c3
    SLICE_X106Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
    SLICE_X106Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000bb
    SLICE_X106Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000592
    SLICE_X106Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b3
    SLICE_X106Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
    SLICE_X106Y132.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b1
    SLICE_X110Y128.A5    net (fanout=28)       1.398   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
    SLICE_X110Y128.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000010c
    SLICE_X110Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
    SLICE_X110Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000104
    SLICE_X110Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
    SLICE_X110Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000fc
    SLICE_X110Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
    SLICE_X110Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000f4
    SLICE_X110Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
    SLICE_X110Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000ec
    SLICE_X110Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
    SLICE_X110Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e4
    SLICE_X110Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
    SLICE_X110Y134.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e2
    SLICE_X108Y129.B2    net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
    SLICE_X108Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000013d
    SLICE_X108Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
    SLICE_X108Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000135
    SLICE_X108Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ce
    SLICE_X108Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000012d
    SLICE_X108Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
    SLICE_X108Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000125
    SLICE_X108Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
    SLICE_X108Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000011d
    SLICE_X108Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
    SLICE_X108Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000115
    SLICE_X108Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005be
    SLICE_X108Y135.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000113
    SLICE_X104Y132.B2    net (fanout=28)       1.343   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
    SLICE_X104Y132.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000016e
    SLICE_X104Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
    SLICE_X104Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000166
    SLICE_X104Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
    SLICE_X104Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000015e
    SLICE_X104Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
    SLICE_X104Y135.COUT  Tbyp                  0.076   status_net<1>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000156
    SLICE_X104Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005de
    SLICE_X104Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000014e
    SLICE_X104Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
    SLICE_X104Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000146
    SLICE_X104Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
    SLICE_X104Y138.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000144
    SLICE_X102Y133.D2    net (fanout=28)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
    SLICE_X102Y133.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000019f
    SLICE_X102Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
    SLICE_X102Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000197
    SLICE_X102Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
    SLICE_X102Y135.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000018f
    SLICE_X102Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fa
    SLICE_X102Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000187
    SLICE_X102Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
    SLICE_X102Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000017f
    SLICE_X102Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
    SLICE_X102Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000177
    SLICE_X102Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
    SLICE_X102Y139.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000175
    SLICE_X100Y135.A1    net (fanout=28)       1.322   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
    SLICE_X100Y135.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000716
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001c0
    SLICE_X100Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
    SLICE_X100Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b8
    SLICE_X100Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
    SLICE_X100Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b0
    SLICE_X100Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
    SLICE_X100Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a8
    SLICE_X100Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
    SLICE_X100Y139.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a6
    SLICE_X96Y135.C4     net (fanout=28)       1.790   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
    SLICE_X96Y135.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000201
    SLICE_X96Y136.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
    SLICE_X96Y136.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f9
    SLICE_X96Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
    SLICE_X96Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f1
    SLICE_X96Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
    SLICE_X96Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e9
    SLICE_X96Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
    SLICE_X96Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e1
    SLICE_X96Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
    SLICE_X96Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d9
    SLICE_X96Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
    SLICE_X96Y141.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d7
    SLICE_X94Y136.B2     net (fanout=28)       1.317   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
    SLICE_X94Y136.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000232
    SLICE_X94Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
    SLICE_X94Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000022a
    SLICE_X94Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
    SLICE_X94Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000222
    SLICE_X94Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
    SLICE_X94Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000021a
    SLICE_X94Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
    SLICE_X94Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000212
    SLICE_X94Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
    SLICE_X94Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000020a
    SLICE_X94Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
    SLICE_X94Y142.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000208
    SLICE_X90Y138.A2     net (fanout=28)       1.356   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
    SLICE_X90Y138.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000263
    SLICE_X90Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
    SLICE_X90Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000025b
    SLICE_X90Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
    SLICE_X90Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<28>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000253
    SLICE_X90Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065a
    SLICE_X90Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000024b
    SLICE_X90Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
    SLICE_X90Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000243
    SLICE_X90Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
    SLICE_X90Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000023b
    SLICE_X90Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
    SLICE_X90Y144.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000239
    SLICE_X86Y139.B2     net (fanout=28)       1.872   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
    SLICE_X86Y139.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000294
    SLICE_X86Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
    SLICE_X86Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000028c
    SLICE_X86Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
    SLICE_X86Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000284
    SLICE_X86Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
    SLICE_X86Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000027c
    SLICE_X86Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
    SLICE_X86Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000274
    SLICE_X86Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
    SLICE_X86Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026c
    SLICE_X86Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
    SLICE_X86Y145.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026a
    SLICE_X84Y140.B2     net (fanout=28)       1.321   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
    SLICE_X84Y140.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002c5
    SLICE_X84Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
    SLICE_X84Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002bd
    SLICE_X84Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
    SLICE_X84Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002b5
    SLICE_X84Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
    SLICE_X84Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ad
    SLICE_X84Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
    SLICE_X84Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002a5
    SLICE_X84Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
    SLICE_X84Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029d
    SLICE_X84Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
    SLICE_X84Y146.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029b
    SLICE_X80Y141.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
    SLICE_X80Y141.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002f6
    SLICE_X80Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
    SLICE_X80Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ee
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
    SLICE_X80Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002e6
    SLICE_X80Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
    SLICE_X80Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002de
    SLICE_X80Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
    SLICE_X80Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002d6
    SLICE_X80Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
    SLICE_X80Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ce
    SLICE_X80Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
    SLICE_X80Y147.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002cc
    SLICE_X76Y142.B2     net (fanout=28)       1.552   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
    SLICE_X76Y142.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000327
    SLICE_X76Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
    SLICE_X76Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000031f
    SLICE_X76Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
    SLICE_X76Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000317
    SLICE_X76Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
    SLICE_X76Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000030f
    SLICE_X76Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
    SLICE_X76Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000307
    SLICE_X76Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
    SLICE_X76Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ff
    SLICE_X76Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
    SLICE_X76Y148.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002fd
    SLICE_X72Y143.D2     net (fanout=28)       1.696   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001b
    SLICE_X72Y143.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000358
    SLICE_X72Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
    SLICE_X72Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000350
    SLICE_X72Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
    SLICE_X72Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000348
    SLICE_X72Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
    SLICE_X72Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000340
    SLICE_X72Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
    SLICE_X72Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000338
    SLICE_X72Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
    SLICE_X72Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000330
    SLICE_X72Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
    SLICE_X72Y149.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d57
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000032e
    SLICE_X70Y145.B2     net (fanout=28)       1.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001c
    SLICE_X70Y145.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000389
    SLICE_X70Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
    SLICE_X70Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000381
    SLICE_X70Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
    SLICE_X70Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000379
    SLICE_X70Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
    SLICE_X70Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000371
    SLICE_X70Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
    SLICE_X70Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000369
    SLICE_X70Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
    SLICE_X70Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000361
    SLICE_X70Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
    SLICE_X70Y151.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000035f
    SLICE_X68Y146.D2     net (fanout=28)       1.468   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
    SLICE_X68Y146.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003ba
    SLICE_X68Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
    SLICE_X68Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<60>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003b2
    SLICE_X68Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000706
    SLICE_X68Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<40>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003aa
    SLICE_X68Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000702
    SLICE_X68Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003a2
    SLICE_X68Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fe
    SLICE_X68Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000039a
    SLICE_X68Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
    SLICE_X68Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000392
    SLICE_X68Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
    SLICE_X68Y152.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000390
    SLICE_X64Y147.A4     net (fanout=28)       1.825   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
    SLICE_X64Y147.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005fb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003eb
    SLICE_X64Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
    SLICE_X64Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003e3
    SLICE_X64Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
    SLICE_X64Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d18
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003db
    SLICE_X64Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071a
    SLICE_X64Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d14
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003d3
    SLICE_X64Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000716
    SLICE_X64Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003cb
    SLICE_X64Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
    SLICE_X64Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c3
    SLICE_X64Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
    SLICE_X64Y153.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c1
    SLICE_X62Y148.A2     net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
    SLICE_X62Y148.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000041c
    SLICE_X62Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
    SLICE_X62Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000414
    SLICE_X62Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
    SLICE_X62Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000040c
    SLICE_X62Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
    SLICE_X62Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000404
    SLICE_X62Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072e
    SLICE_X62Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003fc
    SLICE_X62Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
    SLICE_X62Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f4
    SLICE_X62Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
    SLICE_X62Y154.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f2
    SLICE_X58Y149.A5     net (fanout=28)       1.467   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000020
    SLICE_X58Y149.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000044d
    SLICE_X58Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
    SLICE_X58Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000445
    SLICE_X58Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074e
    SLICE_X58Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000043d
    SLICE_X58Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
    SLICE_X58Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ccd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000435
    SLICE_X58Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000746
    SLICE_X58Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000042d
    SLICE_X58Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
    SLICE_X58Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000425
    SLICE_X58Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
    SLICE_X58Y155.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000423
    SLICE_X54Y150.B2     net (fanout=28)       1.569   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
    SLICE_X54Y150.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000047e
    SLICE_X54Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
    SLICE_X54Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000476
    SLICE_X54Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000766
    SLICE_X54Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000046e
    SLICE_X54Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
    SLICE_X54Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000466
    SLICE_X54Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
    SLICE_X54Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000045e
    SLICE_X54Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075a
    SLICE_X54Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000456
    SLICE_X54Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
    SLICE_X54Y156.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000454
    SLICE_X48Y151.B1     net (fanout=28)       1.743   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
    SLICE_X48Y151.COUT   Topcyb                0.380   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c97
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000059c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004a7
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077e
    SLICE_X48Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c9f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000049f
    SLICE_X48Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077a
    SLICE_X48Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000497
    SLICE_X48Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
    SLICE_X48Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000048f
    SLICE_X48Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
    SLICE_X48Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000487
    SLICE_X48Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
    SLICE_X48Y156.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000485
    SLICE_X52Y151.D1     net (fanout=28)       1.742   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
    SLICE_X52Y151.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cbe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e0
    SLICE_X52Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079a
    SLICE_X52Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d8
    SLICE_X52Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
    SLICE_X52Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d0
    SLICE_X52Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
    SLICE_X52Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c8
    SLICE_X52Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078e
    SLICE_X52Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c0
    SLICE_X52Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
    SLICE_X52Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c6d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b8
    SLICE_X52Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000786
    SLICE_X52Y157.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b6
    SLICE_X50Y152.A2     net (fanout=28)       1.274   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
    SLICE_X50Y152.COUT   Topcya                0.395   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000caa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000511
    SLICE_X50Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007b2
    SLICE_X50Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000509
    SLICE_X50Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
    SLICE_X50Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000501
    SLICE_X50Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
    SLICE_X50Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f9
    SLICE_X50Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
    SLICE_X50Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f1
    SLICE_X50Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
    SLICE_X50Y157.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c69
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e9
    SLICE_X50Y158.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079e
    SLICE_X50Y158.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e7
    SLICE_X84Y126.C4     net (fanout=1)        3.725   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
    SLICE_X84Y126.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054a
    SLICE_X84Y127.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
    SLICE_X84Y127.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000542
    SLICE_X84Y128.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
    SLICE_X84Y128.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000053a
    SLICE_X84Y129.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
    SLICE_X84Y129.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000532
    SLICE_X84Y130.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
    SLICE_X84Y130.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000052a
    SLICE_X84Y131.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
    SLICE_X84Y131.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000522
    SLICE_X84Y132.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
    SLICE_X84Y132.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000559
    SLICE_X84Y133.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
    SLICE_X84Y133.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000551
    SLICE_X84Y134.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
    SLICE_X84Y134.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054b
    SLICE_X89Y131.B1     net (fanout=1)        1.184   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003d
    SLICE_X89Y131.CLK    Tas                   0.322   Buf_SigProcs_inst/ChA_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     81.245ns (27.789ns logic, 53.456ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      81.240ns (Levels of Logic = 192)
  Clock Path Skew:      -0.154ns (0.696 - 0.850)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X100Y92.B1     net (fanout=69)       1.557   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X100Y92.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000077
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000000e
    SLICE_X100Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
    SLICE_X100Y93.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000006
    SLICE_X100Y105.A2    net (fanout=4)        1.646   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004d
    SLICE_X100Y105.BMUX  Topab                 0.497   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000029
    SLICE_X102Y105.CX    net (fanout=41)       0.619   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000015
    SLICE_X102Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000002b
    SLICE_X100Y106.B1    net (fanout=26)       1.044   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000017
    SLICE_X100Y106.BMUX  Tilo                  0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000096
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000066
    SLICE_X101Y108.B2    net (fanout=3)        0.966   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000003
    SLICE_X101Y108.B     Tilo                  0.259   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000090
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000096
    SLICE_X100Y113.A2    net (fanout=2)        0.829   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000007
    SLICE_X100Y113.AMUX  Topaa                 0.370   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000044
    SLICE_X101Y113.B1    net (fanout=1)        0.615   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000002e
    SLICE_X101Y113.BMUX  Tilo                  0.313   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000009c
    SLICE_X100Y129.B3    net (fanout=27)       1.683   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<21>
    SLICE_X100Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000020
    SLICE_X100Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
    SLICE_X100Y130.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000001e
    SLICE_X102Y123.D2    net (fanout=54)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
    SLICE_X102Y123.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000079
    SLICE_X102Y124.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
    SLICE_X102Y124.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000071
    SLICE_X102Y125.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
    SLICE_X102Y125.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000069
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
    SLICE_X102Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000061
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
    SLICE_X102Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000059
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
    SLICE_X102Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000051
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
    SLICE_X102Y129.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000004f
    SLICE_X104Y125.A4    net (fanout=27)       1.638   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
    SLICE_X104Y125.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007a4
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000aa
    SLICE_X104Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
    SLICE_X104Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000a2
    SLICE_X104Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
    SLICE_X104Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<23>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000009a
    SLICE_X104Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000582
    SLICE_X104Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<27>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000092
    SLICE_X104Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057e
    SLICE_X104Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000008a
    SLICE_X104Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
    SLICE_X104Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000082
    SLICE_X104Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
    SLICE_X104Y131.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000080
    SLICE_X106Y126.A5    net (fanout=28)       1.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
    SLICE_X106Y126.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000db
    SLICE_X106Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
    SLICE_X106Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000d3
    SLICE_X106Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
    SLICE_X106Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000cb
    SLICE_X106Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
    SLICE_X106Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000c3
    SLICE_X106Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
    SLICE_X106Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000bb
    SLICE_X106Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000592
    SLICE_X106Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b3
    SLICE_X106Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
    SLICE_X106Y132.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b1
    SLICE_X110Y128.A5    net (fanout=28)       1.398   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
    SLICE_X110Y128.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000010c
    SLICE_X110Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
    SLICE_X110Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000104
    SLICE_X110Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
    SLICE_X110Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000fc
    SLICE_X110Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
    SLICE_X110Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000f4
    SLICE_X110Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
    SLICE_X110Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000ec
    SLICE_X110Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
    SLICE_X110Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e4
    SLICE_X110Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
    SLICE_X110Y134.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e2
    SLICE_X108Y129.B2    net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
    SLICE_X108Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000013d
    SLICE_X108Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
    SLICE_X108Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000135
    SLICE_X108Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ce
    SLICE_X108Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000012d
    SLICE_X108Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
    SLICE_X108Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000125
    SLICE_X108Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
    SLICE_X108Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000011d
    SLICE_X108Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
    SLICE_X108Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000115
    SLICE_X108Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005be
    SLICE_X108Y135.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000113
    SLICE_X104Y132.B2    net (fanout=28)       1.343   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
    SLICE_X104Y132.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000016e
    SLICE_X104Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
    SLICE_X104Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000166
    SLICE_X104Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
    SLICE_X104Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000015e
    SLICE_X104Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
    SLICE_X104Y135.COUT  Tbyp                  0.076   status_net<1>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000156
    SLICE_X104Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005de
    SLICE_X104Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000014e
    SLICE_X104Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
    SLICE_X104Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000146
    SLICE_X104Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
    SLICE_X104Y138.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000144
    SLICE_X102Y133.D2    net (fanout=28)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
    SLICE_X102Y133.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000019f
    SLICE_X102Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
    SLICE_X102Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000197
    SLICE_X102Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
    SLICE_X102Y135.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000018f
    SLICE_X102Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fa
    SLICE_X102Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000187
    SLICE_X102Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
    SLICE_X102Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000017f
    SLICE_X102Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
    SLICE_X102Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000177
    SLICE_X102Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
    SLICE_X102Y139.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000175
    SLICE_X100Y135.A1    net (fanout=28)       1.322   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
    SLICE_X100Y135.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000716
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001c0
    SLICE_X100Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
    SLICE_X100Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b8
    SLICE_X100Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
    SLICE_X100Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b0
    SLICE_X100Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
    SLICE_X100Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a8
    SLICE_X100Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
    SLICE_X100Y139.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a6
    SLICE_X96Y135.C4     net (fanout=28)       1.790   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
    SLICE_X96Y135.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000201
    SLICE_X96Y136.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
    SLICE_X96Y136.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f9
    SLICE_X96Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
    SLICE_X96Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f1
    SLICE_X96Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
    SLICE_X96Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e9
    SLICE_X96Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
    SLICE_X96Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e1
    SLICE_X96Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
    SLICE_X96Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d9
    SLICE_X96Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
    SLICE_X96Y141.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d7
    SLICE_X94Y136.B2     net (fanout=28)       1.317   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
    SLICE_X94Y136.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000232
    SLICE_X94Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
    SLICE_X94Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000022a
    SLICE_X94Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
    SLICE_X94Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000222
    SLICE_X94Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
    SLICE_X94Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000021a
    SLICE_X94Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
    SLICE_X94Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000212
    SLICE_X94Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
    SLICE_X94Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000020a
    SLICE_X94Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
    SLICE_X94Y142.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000208
    SLICE_X90Y138.A2     net (fanout=28)       1.356   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
    SLICE_X90Y138.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000263
    SLICE_X90Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
    SLICE_X90Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000025b
    SLICE_X90Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
    SLICE_X90Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<28>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000253
    SLICE_X90Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065a
    SLICE_X90Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000024b
    SLICE_X90Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
    SLICE_X90Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000243
    SLICE_X90Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
    SLICE_X90Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000023b
    SLICE_X90Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
    SLICE_X90Y144.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000239
    SLICE_X86Y139.B2     net (fanout=28)       1.872   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
    SLICE_X86Y139.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000294
    SLICE_X86Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
    SLICE_X86Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000028c
    SLICE_X86Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
    SLICE_X86Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000284
    SLICE_X86Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
    SLICE_X86Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000027c
    SLICE_X86Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
    SLICE_X86Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000274
    SLICE_X86Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
    SLICE_X86Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026c
    SLICE_X86Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
    SLICE_X86Y145.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026a
    SLICE_X84Y140.B2     net (fanout=28)       1.321   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
    SLICE_X84Y140.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002c5
    SLICE_X84Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
    SLICE_X84Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002bd
    SLICE_X84Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
    SLICE_X84Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002b5
    SLICE_X84Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
    SLICE_X84Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ad
    SLICE_X84Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
    SLICE_X84Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002a5
    SLICE_X84Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
    SLICE_X84Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029d
    SLICE_X84Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
    SLICE_X84Y146.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029b
    SLICE_X80Y141.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
    SLICE_X80Y141.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002f6
    SLICE_X80Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
    SLICE_X80Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ee
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
    SLICE_X80Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002e6
    SLICE_X80Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
    SLICE_X80Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002de
    SLICE_X80Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
    SLICE_X80Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002d6
    SLICE_X80Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
    SLICE_X80Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ce
    SLICE_X80Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
    SLICE_X80Y147.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002cc
    SLICE_X76Y142.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
    SLICE_X76Y142.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000327
    SLICE_X76Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
    SLICE_X76Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000031f
    SLICE_X76Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
    SLICE_X76Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000317
    SLICE_X76Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
    SLICE_X76Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000030f
    SLICE_X76Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
    SLICE_X76Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000307
    SLICE_X76Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
    SLICE_X76Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ff
    SLICE_X76Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
    SLICE_X76Y148.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002fd
    SLICE_X72Y143.D2     net (fanout=28)       1.696   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001b
    SLICE_X72Y143.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000358
    SLICE_X72Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
    SLICE_X72Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000350
    SLICE_X72Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
    SLICE_X72Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000348
    SLICE_X72Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
    SLICE_X72Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000340
    SLICE_X72Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
    SLICE_X72Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000338
    SLICE_X72Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
    SLICE_X72Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000330
    SLICE_X72Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
    SLICE_X72Y149.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d57
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000032e
    SLICE_X70Y145.B2     net (fanout=28)       1.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001c
    SLICE_X70Y145.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000389
    SLICE_X70Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
    SLICE_X70Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000381
    SLICE_X70Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
    SLICE_X70Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000379
    SLICE_X70Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
    SLICE_X70Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000371
    SLICE_X70Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
    SLICE_X70Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000369
    SLICE_X70Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
    SLICE_X70Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000361
    SLICE_X70Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
    SLICE_X70Y151.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000035f
    SLICE_X68Y146.D2     net (fanout=28)       1.468   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
    SLICE_X68Y146.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003ba
    SLICE_X68Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
    SLICE_X68Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<60>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003b2
    SLICE_X68Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000706
    SLICE_X68Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<40>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003aa
    SLICE_X68Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000702
    SLICE_X68Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003a2
    SLICE_X68Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fe
    SLICE_X68Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000039a
    SLICE_X68Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
    SLICE_X68Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000392
    SLICE_X68Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
    SLICE_X68Y152.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000390
    SLICE_X64Y147.A4     net (fanout=28)       1.825   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
    SLICE_X64Y147.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005fb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003eb
    SLICE_X64Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
    SLICE_X64Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003e3
    SLICE_X64Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
    SLICE_X64Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d18
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003db
    SLICE_X64Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071a
    SLICE_X64Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d14
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003d3
    SLICE_X64Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000716
    SLICE_X64Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003cb
    SLICE_X64Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
    SLICE_X64Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c3
    SLICE_X64Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
    SLICE_X64Y153.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c1
    SLICE_X62Y148.A2     net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
    SLICE_X62Y148.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000041c
    SLICE_X62Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
    SLICE_X62Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000414
    SLICE_X62Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
    SLICE_X62Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000040c
    SLICE_X62Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
    SLICE_X62Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000404
    SLICE_X62Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072e
    SLICE_X62Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003fc
    SLICE_X62Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
    SLICE_X62Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f4
    SLICE_X62Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
    SLICE_X62Y154.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f2
    SLICE_X58Y149.C1     net (fanout=28)       1.572   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000020
    SLICE_X58Y149.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005cb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000044d
    SLICE_X58Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
    SLICE_X58Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000445
    SLICE_X58Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074e
    SLICE_X58Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000043d
    SLICE_X58Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
    SLICE_X58Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ccd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000435
    SLICE_X58Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000746
    SLICE_X58Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000042d
    SLICE_X58Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
    SLICE_X58Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000425
    SLICE_X58Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
    SLICE_X58Y155.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000423
    SLICE_X54Y150.B2     net (fanout=28)       1.569   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
    SLICE_X54Y150.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000047e
    SLICE_X54Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
    SLICE_X54Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000476
    SLICE_X54Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000766
    SLICE_X54Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000046e
    SLICE_X54Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
    SLICE_X54Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000466
    SLICE_X54Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
    SLICE_X54Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000045e
    SLICE_X54Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075a
    SLICE_X54Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000456
    SLICE_X54Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
    SLICE_X54Y156.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000454
    SLICE_X48Y151.B1     net (fanout=28)       1.743   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
    SLICE_X48Y151.COUT   Topcyb                0.380   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c97
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000059c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004a7
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077e
    SLICE_X48Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c9f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000049f
    SLICE_X48Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077a
    SLICE_X48Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000497
    SLICE_X48Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
    SLICE_X48Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000048f
    SLICE_X48Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
    SLICE_X48Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000487
    SLICE_X48Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
    SLICE_X48Y156.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000485
    SLICE_X52Y151.D1     net (fanout=28)       1.742   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
    SLICE_X52Y151.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cbe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e0
    SLICE_X52Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079a
    SLICE_X52Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d8
    SLICE_X52Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
    SLICE_X52Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d0
    SLICE_X52Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
    SLICE_X52Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c8
    SLICE_X52Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078e
    SLICE_X52Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c0
    SLICE_X52Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
    SLICE_X52Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c6d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b8
    SLICE_X52Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000786
    SLICE_X52Y157.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b6
    SLICE_X50Y152.A2     net (fanout=28)       1.274   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
    SLICE_X50Y152.COUT   Topcya                0.395   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000caa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000511
    SLICE_X50Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007b2
    SLICE_X50Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000509
    SLICE_X50Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
    SLICE_X50Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000501
    SLICE_X50Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
    SLICE_X50Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f9
    SLICE_X50Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
    SLICE_X50Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f1
    SLICE_X50Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
    SLICE_X50Y157.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c69
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e9
    SLICE_X50Y158.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079e
    SLICE_X50Y158.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e7
    SLICE_X84Y126.C4     net (fanout=1)        3.725   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
    SLICE_X84Y126.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054a
    SLICE_X84Y127.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
    SLICE_X84Y127.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000542
    SLICE_X84Y128.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
    SLICE_X84Y128.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000053a
    SLICE_X84Y129.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
    SLICE_X84Y129.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000532
    SLICE_X84Y130.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
    SLICE_X84Y130.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000052a
    SLICE_X84Y131.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
    SLICE_X84Y131.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000522
    SLICE_X84Y132.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
    SLICE_X84Y132.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000559
    SLICE_X84Y133.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
    SLICE_X84Y133.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000551
    SLICE_X84Y134.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
    SLICE_X84Y134.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054b
    SLICE_X89Y131.B1     net (fanout=1)        1.184   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003d
    SLICE_X89Y131.CLK    Tas                   0.322   Buf_SigProcs_inst/ChA_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     81.240ns (27.688ns logic, 53.552ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28 (SLICE_X89Y131.A2), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28 (FF)
  Requirement:          100.000ns
  Data Path Delay:      81.199ns (Levels of Logic = 192)
  Clock Path Skew:      -0.154ns (0.696 - 0.850)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X100Y92.B1     net (fanout=69)       1.557   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X100Y92.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000077
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000000e
    SLICE_X100Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
    SLICE_X100Y93.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000006
    SLICE_X100Y105.A2    net (fanout=4)        1.646   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004d
    SLICE_X100Y105.BMUX  Topab                 0.497   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000029
    SLICE_X102Y105.CX    net (fanout=41)       0.619   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000015
    SLICE_X102Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000002b
    SLICE_X100Y106.B1    net (fanout=26)       1.044   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000017
    SLICE_X100Y106.BMUX  Tilo                  0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000096
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000066
    SLICE_X101Y108.B2    net (fanout=3)        0.966   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000003
    SLICE_X101Y108.B     Tilo                  0.259   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000090
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000096
    SLICE_X100Y113.A2    net (fanout=2)        0.829   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000007
    SLICE_X100Y113.AMUX  Topaa                 0.370   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000044
    SLICE_X101Y113.B1    net (fanout=1)        0.615   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000002e
    SLICE_X101Y113.BMUX  Tilo                  0.313   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000009c
    SLICE_X100Y129.B3    net (fanout=27)       1.683   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<21>
    SLICE_X100Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000020
    SLICE_X100Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
    SLICE_X100Y130.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000001e
    SLICE_X102Y123.D2    net (fanout=54)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
    SLICE_X102Y123.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000079
    SLICE_X102Y124.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
    SLICE_X102Y124.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000071
    SLICE_X102Y125.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
    SLICE_X102Y125.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000069
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
    SLICE_X102Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000061
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
    SLICE_X102Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000059
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
    SLICE_X102Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000051
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
    SLICE_X102Y129.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000004f
    SLICE_X104Y125.A4    net (fanout=27)       1.638   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
    SLICE_X104Y125.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007a4
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000aa
    SLICE_X104Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
    SLICE_X104Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000a2
    SLICE_X104Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
    SLICE_X104Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<23>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000009a
    SLICE_X104Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000582
    SLICE_X104Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<27>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000092
    SLICE_X104Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057e
    SLICE_X104Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000008a
    SLICE_X104Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
    SLICE_X104Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000082
    SLICE_X104Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
    SLICE_X104Y131.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000080
    SLICE_X106Y126.A5    net (fanout=28)       1.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
    SLICE_X106Y126.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000db
    SLICE_X106Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
    SLICE_X106Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000d3
    SLICE_X106Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
    SLICE_X106Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000cb
    SLICE_X106Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
    SLICE_X106Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000c3
    SLICE_X106Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
    SLICE_X106Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000bb
    SLICE_X106Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000592
    SLICE_X106Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b3
    SLICE_X106Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
    SLICE_X106Y132.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b1
    SLICE_X110Y128.A5    net (fanout=28)       1.398   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
    SLICE_X110Y128.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000010c
    SLICE_X110Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
    SLICE_X110Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000104
    SLICE_X110Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
    SLICE_X110Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000fc
    SLICE_X110Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
    SLICE_X110Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000f4
    SLICE_X110Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
    SLICE_X110Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000ec
    SLICE_X110Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
    SLICE_X110Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e4
    SLICE_X110Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
    SLICE_X110Y134.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e2
    SLICE_X108Y129.B2    net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
    SLICE_X108Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000013d
    SLICE_X108Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
    SLICE_X108Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000135
    SLICE_X108Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ce
    SLICE_X108Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000012d
    SLICE_X108Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
    SLICE_X108Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000125
    SLICE_X108Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
    SLICE_X108Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000011d
    SLICE_X108Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
    SLICE_X108Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000115
    SLICE_X108Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005be
    SLICE_X108Y135.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000113
    SLICE_X104Y132.B2    net (fanout=28)       1.343   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
    SLICE_X104Y132.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000016e
    SLICE_X104Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
    SLICE_X104Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000166
    SLICE_X104Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
    SLICE_X104Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000015e
    SLICE_X104Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
    SLICE_X104Y135.COUT  Tbyp                  0.076   status_net<1>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000156
    SLICE_X104Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005de
    SLICE_X104Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000014e
    SLICE_X104Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
    SLICE_X104Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000146
    SLICE_X104Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
    SLICE_X104Y138.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000144
    SLICE_X102Y133.D2    net (fanout=28)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
    SLICE_X102Y133.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000019f
    SLICE_X102Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
    SLICE_X102Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000197
    SLICE_X102Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
    SLICE_X102Y135.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000018f
    SLICE_X102Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fa
    SLICE_X102Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000187
    SLICE_X102Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
    SLICE_X102Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000017f
    SLICE_X102Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
    SLICE_X102Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000177
    SLICE_X102Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
    SLICE_X102Y139.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000175
    SLICE_X100Y135.A1    net (fanout=28)       1.322   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
    SLICE_X100Y135.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000716
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001c0
    SLICE_X100Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
    SLICE_X100Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b8
    SLICE_X100Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
    SLICE_X100Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b0
    SLICE_X100Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
    SLICE_X100Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a8
    SLICE_X100Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
    SLICE_X100Y139.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a6
    SLICE_X96Y135.C4     net (fanout=28)       1.790   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
    SLICE_X96Y135.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000201
    SLICE_X96Y136.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
    SLICE_X96Y136.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f9
    SLICE_X96Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
    SLICE_X96Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f1
    SLICE_X96Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
    SLICE_X96Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e9
    SLICE_X96Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
    SLICE_X96Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e1
    SLICE_X96Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
    SLICE_X96Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d9
    SLICE_X96Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
    SLICE_X96Y141.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d7
    SLICE_X94Y136.B2     net (fanout=28)       1.317   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
    SLICE_X94Y136.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000232
    SLICE_X94Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
    SLICE_X94Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000022a
    SLICE_X94Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
    SLICE_X94Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000222
    SLICE_X94Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
    SLICE_X94Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000021a
    SLICE_X94Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
    SLICE_X94Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000212
    SLICE_X94Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
    SLICE_X94Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000020a
    SLICE_X94Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
    SLICE_X94Y142.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000208
    SLICE_X90Y138.A2     net (fanout=28)       1.356   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
    SLICE_X90Y138.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000263
    SLICE_X90Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
    SLICE_X90Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000025b
    SLICE_X90Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
    SLICE_X90Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<28>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000253
    SLICE_X90Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065a
    SLICE_X90Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000024b
    SLICE_X90Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
    SLICE_X90Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000243
    SLICE_X90Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
    SLICE_X90Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000023b
    SLICE_X90Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
    SLICE_X90Y144.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000239
    SLICE_X86Y139.B2     net (fanout=28)       1.872   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
    SLICE_X86Y139.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000294
    SLICE_X86Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
    SLICE_X86Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000028c
    SLICE_X86Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
    SLICE_X86Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000284
    SLICE_X86Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
    SLICE_X86Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000027c
    SLICE_X86Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
    SLICE_X86Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000274
    SLICE_X86Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
    SLICE_X86Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026c
    SLICE_X86Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
    SLICE_X86Y145.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026a
    SLICE_X84Y140.B2     net (fanout=28)       1.321   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
    SLICE_X84Y140.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002c5
    SLICE_X84Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
    SLICE_X84Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002bd
    SLICE_X84Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
    SLICE_X84Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002b5
    SLICE_X84Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
    SLICE_X84Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ad
    SLICE_X84Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
    SLICE_X84Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002a5
    SLICE_X84Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
    SLICE_X84Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029d
    SLICE_X84Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
    SLICE_X84Y146.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029b
    SLICE_X80Y141.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
    SLICE_X80Y141.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002f6
    SLICE_X80Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
    SLICE_X80Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ee
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
    SLICE_X80Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002e6
    SLICE_X80Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
    SLICE_X80Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002de
    SLICE_X80Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
    SLICE_X80Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002d6
    SLICE_X80Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
    SLICE_X80Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ce
    SLICE_X80Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
    SLICE_X80Y147.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002cc
    SLICE_X76Y142.B2     net (fanout=28)       1.552   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
    SLICE_X76Y142.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000327
    SLICE_X76Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
    SLICE_X76Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000031f
    SLICE_X76Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
    SLICE_X76Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000317
    SLICE_X76Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
    SLICE_X76Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000030f
    SLICE_X76Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
    SLICE_X76Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000307
    SLICE_X76Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
    SLICE_X76Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ff
    SLICE_X76Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
    SLICE_X76Y148.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002fd
    SLICE_X72Y143.D2     net (fanout=28)       1.696   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001b
    SLICE_X72Y143.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000358
    SLICE_X72Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
    SLICE_X72Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000350
    SLICE_X72Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
    SLICE_X72Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000348
    SLICE_X72Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
    SLICE_X72Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000340
    SLICE_X72Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
    SLICE_X72Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000338
    SLICE_X72Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
    SLICE_X72Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000330
    SLICE_X72Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
    SLICE_X72Y149.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d57
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000032e
    SLICE_X70Y145.B2     net (fanout=28)       1.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001c
    SLICE_X70Y145.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000389
    SLICE_X70Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
    SLICE_X70Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000381
    SLICE_X70Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
    SLICE_X70Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000379
    SLICE_X70Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
    SLICE_X70Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000371
    SLICE_X70Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
    SLICE_X70Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000369
    SLICE_X70Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
    SLICE_X70Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000361
    SLICE_X70Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
    SLICE_X70Y151.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000035f
    SLICE_X68Y146.D2     net (fanout=28)       1.468   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
    SLICE_X68Y146.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003ba
    SLICE_X68Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
    SLICE_X68Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<60>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003b2
    SLICE_X68Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000706
    SLICE_X68Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<40>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003aa
    SLICE_X68Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000702
    SLICE_X68Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003a2
    SLICE_X68Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fe
    SLICE_X68Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000039a
    SLICE_X68Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
    SLICE_X68Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000392
    SLICE_X68Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
    SLICE_X68Y152.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000390
    SLICE_X64Y147.A4     net (fanout=28)       1.825   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
    SLICE_X64Y147.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005fb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003eb
    SLICE_X64Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
    SLICE_X64Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003e3
    SLICE_X64Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
    SLICE_X64Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d18
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003db
    SLICE_X64Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071a
    SLICE_X64Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d14
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003d3
    SLICE_X64Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000716
    SLICE_X64Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003cb
    SLICE_X64Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
    SLICE_X64Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c3
    SLICE_X64Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
    SLICE_X64Y153.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c1
    SLICE_X62Y148.A2     net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
    SLICE_X62Y148.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000041c
    SLICE_X62Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
    SLICE_X62Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000414
    SLICE_X62Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
    SLICE_X62Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000040c
    SLICE_X62Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
    SLICE_X62Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000404
    SLICE_X62Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072e
    SLICE_X62Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003fc
    SLICE_X62Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
    SLICE_X62Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f4
    SLICE_X62Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
    SLICE_X62Y154.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f2
    SLICE_X58Y149.C1     net (fanout=28)       1.572   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000020
    SLICE_X58Y149.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005cb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000044d
    SLICE_X58Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
    SLICE_X58Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000445
    SLICE_X58Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074e
    SLICE_X58Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000043d
    SLICE_X58Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
    SLICE_X58Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ccd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000435
    SLICE_X58Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000746
    SLICE_X58Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000042d
    SLICE_X58Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
    SLICE_X58Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000425
    SLICE_X58Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
    SLICE_X58Y155.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000423
    SLICE_X54Y150.B2     net (fanout=28)       1.569   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
    SLICE_X54Y150.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000047e
    SLICE_X54Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
    SLICE_X54Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000476
    SLICE_X54Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000766
    SLICE_X54Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000046e
    SLICE_X54Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
    SLICE_X54Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000466
    SLICE_X54Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
    SLICE_X54Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000045e
    SLICE_X54Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075a
    SLICE_X54Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000456
    SLICE_X54Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
    SLICE_X54Y156.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000454
    SLICE_X48Y151.B1     net (fanout=28)       1.743   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
    SLICE_X48Y151.COUT   Topcyb                0.380   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c97
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000059c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004a7
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077e
    SLICE_X48Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c9f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000049f
    SLICE_X48Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077a
    SLICE_X48Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000497
    SLICE_X48Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
    SLICE_X48Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000048f
    SLICE_X48Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
    SLICE_X48Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000487
    SLICE_X48Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
    SLICE_X48Y156.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000485
    SLICE_X52Y151.D1     net (fanout=28)       1.742   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
    SLICE_X52Y151.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cbe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e0
    SLICE_X52Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079a
    SLICE_X52Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d8
    SLICE_X52Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
    SLICE_X52Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d0
    SLICE_X52Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
    SLICE_X52Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c8
    SLICE_X52Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078e
    SLICE_X52Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c0
    SLICE_X52Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
    SLICE_X52Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c6d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b8
    SLICE_X52Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000786
    SLICE_X52Y157.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b6
    SLICE_X50Y152.A2     net (fanout=28)       1.274   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
    SLICE_X50Y152.COUT   Topcya                0.395   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000caa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000511
    SLICE_X50Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007b2
    SLICE_X50Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000509
    SLICE_X50Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
    SLICE_X50Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000501
    SLICE_X50Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
    SLICE_X50Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f9
    SLICE_X50Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
    SLICE_X50Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f1
    SLICE_X50Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
    SLICE_X50Y157.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c69
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e9
    SLICE_X50Y158.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079e
    SLICE_X50Y158.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e7
    SLICE_X84Y126.C4     net (fanout=1)        3.725   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
    SLICE_X84Y126.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054a
    SLICE_X84Y127.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
    SLICE_X84Y127.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000542
    SLICE_X84Y128.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
    SLICE_X84Y128.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000053a
    SLICE_X84Y129.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
    SLICE_X84Y129.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000532
    SLICE_X84Y130.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
    SLICE_X84Y130.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000052a
    SLICE_X84Y131.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
    SLICE_X84Y131.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000522
    SLICE_X84Y132.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
    SLICE_X84Y132.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000559
    SLICE_X84Y133.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
    SLICE_X84Y133.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000551
    SLICE_X84Y134.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
    SLICE_X84Y134.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054b
    SLICE_X89Y131.A2     net (fanout=1)        1.192   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003f
    SLICE_X89Y131.CLK    Tas                   0.322   Buf_SigProcs_inst/ChA_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000828
                                                       Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28
    -------------------------------------------------  ---------------------------
    Total                                     81.199ns (27.630ns logic, 53.569ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28 (FF)
  Requirement:          100.000ns
  Data Path Delay:      81.194ns (Levels of Logic = 192)
  Clock Path Skew:      -0.154ns (0.696 - 0.850)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X100Y92.B1     net (fanout=69)       1.557   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X100Y92.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000077
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000000e
    SLICE_X100Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
    SLICE_X100Y93.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000006
    SLICE_X100Y105.A2    net (fanout=4)        1.646   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004d
    SLICE_X100Y105.BMUX  Topab                 0.497   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000029
    SLICE_X102Y105.CX    net (fanout=41)       0.619   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000015
    SLICE_X102Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000002b
    SLICE_X100Y106.B1    net (fanout=26)       1.044   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000017
    SLICE_X100Y106.BMUX  Tilo                  0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000096
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000066
    SLICE_X101Y108.B2    net (fanout=3)        0.966   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000003
    SLICE_X101Y108.B     Tilo                  0.259   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000090
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000096
    SLICE_X100Y113.A2    net (fanout=2)        0.829   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000007
    SLICE_X100Y113.AMUX  Topaa                 0.370   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000044
    SLICE_X101Y113.B1    net (fanout=1)        0.615   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000002e
    SLICE_X101Y113.BMUX  Tilo                  0.313   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000009c
    SLICE_X100Y129.B3    net (fanout=27)       1.683   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<21>
    SLICE_X100Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000020
    SLICE_X100Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
    SLICE_X100Y130.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000001e
    SLICE_X102Y123.D2    net (fanout=54)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
    SLICE_X102Y123.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000079
    SLICE_X102Y124.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
    SLICE_X102Y124.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000071
    SLICE_X102Y125.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
    SLICE_X102Y125.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000069
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
    SLICE_X102Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000061
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
    SLICE_X102Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000059
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
    SLICE_X102Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000051
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
    SLICE_X102Y129.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000004f
    SLICE_X104Y125.A4    net (fanout=27)       1.638   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
    SLICE_X104Y125.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007a4
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000aa
    SLICE_X104Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
    SLICE_X104Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000a2
    SLICE_X104Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
    SLICE_X104Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<23>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000009a
    SLICE_X104Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000582
    SLICE_X104Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<27>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000092
    SLICE_X104Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057e
    SLICE_X104Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000008a
    SLICE_X104Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
    SLICE_X104Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000082
    SLICE_X104Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
    SLICE_X104Y131.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000080
    SLICE_X106Y126.A5    net (fanout=28)       1.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
    SLICE_X106Y126.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000db
    SLICE_X106Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
    SLICE_X106Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000d3
    SLICE_X106Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
    SLICE_X106Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000cb
    SLICE_X106Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
    SLICE_X106Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000c3
    SLICE_X106Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
    SLICE_X106Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000bb
    SLICE_X106Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000592
    SLICE_X106Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b3
    SLICE_X106Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
    SLICE_X106Y132.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b1
    SLICE_X110Y128.A5    net (fanout=28)       1.398   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
    SLICE_X110Y128.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000010c
    SLICE_X110Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
    SLICE_X110Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000104
    SLICE_X110Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
    SLICE_X110Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000fc
    SLICE_X110Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
    SLICE_X110Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000f4
    SLICE_X110Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
    SLICE_X110Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000ec
    SLICE_X110Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
    SLICE_X110Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e4
    SLICE_X110Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
    SLICE_X110Y134.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e2
    SLICE_X108Y129.B2    net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
    SLICE_X108Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000013d
    SLICE_X108Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
    SLICE_X108Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000135
    SLICE_X108Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ce
    SLICE_X108Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000012d
    SLICE_X108Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
    SLICE_X108Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000125
    SLICE_X108Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
    SLICE_X108Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000011d
    SLICE_X108Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
    SLICE_X108Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000115
    SLICE_X108Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005be
    SLICE_X108Y135.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000113
    SLICE_X104Y132.B2    net (fanout=28)       1.343   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
    SLICE_X104Y132.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000016e
    SLICE_X104Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
    SLICE_X104Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000166
    SLICE_X104Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
    SLICE_X104Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000015e
    SLICE_X104Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
    SLICE_X104Y135.COUT  Tbyp                  0.076   status_net<1>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000156
    SLICE_X104Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005de
    SLICE_X104Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000014e
    SLICE_X104Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
    SLICE_X104Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000146
    SLICE_X104Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
    SLICE_X104Y138.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000144
    SLICE_X102Y133.D2    net (fanout=28)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
    SLICE_X102Y133.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000019f
    SLICE_X102Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
    SLICE_X102Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000197
    SLICE_X102Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
    SLICE_X102Y135.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000018f
    SLICE_X102Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fa
    SLICE_X102Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000187
    SLICE_X102Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
    SLICE_X102Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000017f
    SLICE_X102Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
    SLICE_X102Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000177
    SLICE_X102Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
    SLICE_X102Y139.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000175
    SLICE_X100Y135.A1    net (fanout=28)       1.322   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
    SLICE_X100Y135.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000716
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001c0
    SLICE_X100Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
    SLICE_X100Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b8
    SLICE_X100Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
    SLICE_X100Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b0
    SLICE_X100Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
    SLICE_X100Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a8
    SLICE_X100Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
    SLICE_X100Y139.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a6
    SLICE_X96Y135.C4     net (fanout=28)       1.790   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
    SLICE_X96Y135.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000201
    SLICE_X96Y136.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
    SLICE_X96Y136.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f9
    SLICE_X96Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
    SLICE_X96Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f1
    SLICE_X96Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
    SLICE_X96Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e9
    SLICE_X96Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
    SLICE_X96Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e1
    SLICE_X96Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
    SLICE_X96Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d9
    SLICE_X96Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
    SLICE_X96Y141.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d7
    SLICE_X94Y136.B2     net (fanout=28)       1.317   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
    SLICE_X94Y136.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000232
    SLICE_X94Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
    SLICE_X94Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000022a
    SLICE_X94Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
    SLICE_X94Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000222
    SLICE_X94Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
    SLICE_X94Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000021a
    SLICE_X94Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
    SLICE_X94Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000212
    SLICE_X94Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
    SLICE_X94Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000020a
    SLICE_X94Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
    SLICE_X94Y142.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000208
    SLICE_X90Y138.A2     net (fanout=28)       1.356   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
    SLICE_X90Y138.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000263
    SLICE_X90Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
    SLICE_X90Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000025b
    SLICE_X90Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
    SLICE_X90Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<28>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000253
    SLICE_X90Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065a
    SLICE_X90Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000024b
    SLICE_X90Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
    SLICE_X90Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000243
    SLICE_X90Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
    SLICE_X90Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000023b
    SLICE_X90Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
    SLICE_X90Y144.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000239
    SLICE_X86Y139.B2     net (fanout=28)       1.872   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
    SLICE_X86Y139.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000294
    SLICE_X86Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
    SLICE_X86Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000028c
    SLICE_X86Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
    SLICE_X86Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000284
    SLICE_X86Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
    SLICE_X86Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000027c
    SLICE_X86Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
    SLICE_X86Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000274
    SLICE_X86Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
    SLICE_X86Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026c
    SLICE_X86Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
    SLICE_X86Y145.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026a
    SLICE_X84Y140.B2     net (fanout=28)       1.321   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
    SLICE_X84Y140.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002c5
    SLICE_X84Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
    SLICE_X84Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002bd
    SLICE_X84Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
    SLICE_X84Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002b5
    SLICE_X84Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
    SLICE_X84Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ad
    SLICE_X84Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
    SLICE_X84Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002a5
    SLICE_X84Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
    SLICE_X84Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029d
    SLICE_X84Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
    SLICE_X84Y146.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029b
    SLICE_X80Y141.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
    SLICE_X80Y141.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002f6
    SLICE_X80Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
    SLICE_X80Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ee
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
    SLICE_X80Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002e6
    SLICE_X80Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
    SLICE_X80Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002de
    SLICE_X80Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
    SLICE_X80Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002d6
    SLICE_X80Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
    SLICE_X80Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ce
    SLICE_X80Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
    SLICE_X80Y147.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002cc
    SLICE_X76Y142.B2     net (fanout=28)       1.552   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
    SLICE_X76Y142.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000327
    SLICE_X76Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
    SLICE_X76Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000031f
    SLICE_X76Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
    SLICE_X76Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000317
    SLICE_X76Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
    SLICE_X76Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000030f
    SLICE_X76Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
    SLICE_X76Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000307
    SLICE_X76Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
    SLICE_X76Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ff
    SLICE_X76Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
    SLICE_X76Y148.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002fd
    SLICE_X72Y143.D2     net (fanout=28)       1.696   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001b
    SLICE_X72Y143.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000358
    SLICE_X72Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
    SLICE_X72Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000350
    SLICE_X72Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
    SLICE_X72Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000348
    SLICE_X72Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
    SLICE_X72Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000340
    SLICE_X72Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
    SLICE_X72Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000338
    SLICE_X72Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
    SLICE_X72Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000330
    SLICE_X72Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
    SLICE_X72Y149.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d57
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000032e
    SLICE_X70Y145.B2     net (fanout=28)       1.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001c
    SLICE_X70Y145.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000389
    SLICE_X70Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
    SLICE_X70Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000381
    SLICE_X70Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
    SLICE_X70Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000379
    SLICE_X70Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
    SLICE_X70Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000371
    SLICE_X70Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
    SLICE_X70Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000369
    SLICE_X70Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
    SLICE_X70Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000361
    SLICE_X70Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
    SLICE_X70Y151.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000035f
    SLICE_X68Y146.D2     net (fanout=28)       1.468   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
    SLICE_X68Y146.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003ba
    SLICE_X68Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
    SLICE_X68Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<60>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003b2
    SLICE_X68Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000706
    SLICE_X68Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<40>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003aa
    SLICE_X68Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000702
    SLICE_X68Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003a2
    SLICE_X68Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fe
    SLICE_X68Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000039a
    SLICE_X68Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
    SLICE_X68Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000392
    SLICE_X68Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
    SLICE_X68Y152.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000390
    SLICE_X64Y147.A4     net (fanout=28)       1.825   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
    SLICE_X64Y147.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005fb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003eb
    SLICE_X64Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
    SLICE_X64Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003e3
    SLICE_X64Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
    SLICE_X64Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d18
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003db
    SLICE_X64Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071a
    SLICE_X64Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d14
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003d3
    SLICE_X64Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000716
    SLICE_X64Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003cb
    SLICE_X64Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
    SLICE_X64Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c3
    SLICE_X64Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
    SLICE_X64Y153.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c1
    SLICE_X62Y148.A2     net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
    SLICE_X62Y148.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000041c
    SLICE_X62Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
    SLICE_X62Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000414
    SLICE_X62Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
    SLICE_X62Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000040c
    SLICE_X62Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
    SLICE_X62Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000404
    SLICE_X62Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072e
    SLICE_X62Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003fc
    SLICE_X62Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
    SLICE_X62Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f4
    SLICE_X62Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
    SLICE_X62Y154.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f2
    SLICE_X58Y149.A5     net (fanout=28)       1.467   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000020
    SLICE_X58Y149.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000044d
    SLICE_X58Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
    SLICE_X58Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000445
    SLICE_X58Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074e
    SLICE_X58Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000043d
    SLICE_X58Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
    SLICE_X58Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ccd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000435
    SLICE_X58Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000746
    SLICE_X58Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000042d
    SLICE_X58Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
    SLICE_X58Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000425
    SLICE_X58Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
    SLICE_X58Y155.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000423
    SLICE_X54Y150.B2     net (fanout=28)       1.569   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
    SLICE_X54Y150.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000047e
    SLICE_X54Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
    SLICE_X54Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000476
    SLICE_X54Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000766
    SLICE_X54Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000046e
    SLICE_X54Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
    SLICE_X54Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000466
    SLICE_X54Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
    SLICE_X54Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000045e
    SLICE_X54Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075a
    SLICE_X54Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000456
    SLICE_X54Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
    SLICE_X54Y156.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000454
    SLICE_X48Y151.B1     net (fanout=28)       1.743   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
    SLICE_X48Y151.COUT   Topcyb                0.380   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c97
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000059c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004a7
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077e
    SLICE_X48Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c9f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000049f
    SLICE_X48Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077a
    SLICE_X48Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000497
    SLICE_X48Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
    SLICE_X48Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000048f
    SLICE_X48Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
    SLICE_X48Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000487
    SLICE_X48Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
    SLICE_X48Y156.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000485
    SLICE_X52Y151.D1     net (fanout=28)       1.742   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
    SLICE_X52Y151.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cbe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e0
    SLICE_X52Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079a
    SLICE_X52Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d8
    SLICE_X52Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
    SLICE_X52Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d0
    SLICE_X52Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
    SLICE_X52Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c8
    SLICE_X52Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078e
    SLICE_X52Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c0
    SLICE_X52Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
    SLICE_X52Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c6d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b8
    SLICE_X52Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000786
    SLICE_X52Y157.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b6
    SLICE_X50Y152.A2     net (fanout=28)       1.274   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
    SLICE_X50Y152.COUT   Topcya                0.395   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000caa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000511
    SLICE_X50Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007b2
    SLICE_X50Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000509
    SLICE_X50Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
    SLICE_X50Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000501
    SLICE_X50Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
    SLICE_X50Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f9
    SLICE_X50Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
    SLICE_X50Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f1
    SLICE_X50Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
    SLICE_X50Y157.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c69
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e9
    SLICE_X50Y158.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079e
    SLICE_X50Y158.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e7
    SLICE_X84Y126.C4     net (fanout=1)        3.725   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
    SLICE_X84Y126.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054a
    SLICE_X84Y127.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
    SLICE_X84Y127.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000542
    SLICE_X84Y128.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
    SLICE_X84Y128.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000053a
    SLICE_X84Y129.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
    SLICE_X84Y129.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000532
    SLICE_X84Y130.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
    SLICE_X84Y130.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000052a
    SLICE_X84Y131.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
    SLICE_X84Y131.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000522
    SLICE_X84Y132.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
    SLICE_X84Y132.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000559
    SLICE_X84Y133.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
    SLICE_X84Y133.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000551
    SLICE_X84Y134.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
    SLICE_X84Y134.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054b
    SLICE_X89Y131.A2     net (fanout=1)        1.192   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003f
    SLICE_X89Y131.CLK    Tas                   0.322   Buf_SigProcs_inst/ChA_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000828
                                                       Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28
    -------------------------------------------------  ---------------------------
    Total                                     81.194ns (27.730ns logic, 53.464ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28 (FF)
  Requirement:          100.000ns
  Data Path Delay:      81.189ns (Levels of Logic = 192)
  Clock Path Skew:      -0.154ns (0.696 - 0.850)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X100Y92.B1     net (fanout=69)       1.557   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X100Y92.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000077
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000000e
    SLICE_X100Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
    SLICE_X100Y93.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000006
    SLICE_X100Y105.A2    net (fanout=4)        1.646   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004d
    SLICE_X100Y105.BMUX  Topab                 0.497   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000029
    SLICE_X102Y105.CX    net (fanout=41)       0.619   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000015
    SLICE_X102Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000002b
    SLICE_X100Y106.B1    net (fanout=26)       1.044   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000017
    SLICE_X100Y106.BMUX  Tilo                  0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000096
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000066
    SLICE_X101Y108.B2    net (fanout=3)        0.966   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000003
    SLICE_X101Y108.B     Tilo                  0.259   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000090
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000096
    SLICE_X100Y113.A2    net (fanout=2)        0.829   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000007
    SLICE_X100Y113.AMUX  Topaa                 0.370   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000044
    SLICE_X101Y113.B1    net (fanout=1)        0.615   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000002e
    SLICE_X101Y113.BMUX  Tilo                  0.313   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000009c
    SLICE_X100Y129.B3    net (fanout=27)       1.683   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<21>
    SLICE_X100Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000020
    SLICE_X100Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
    SLICE_X100Y130.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000001e
    SLICE_X102Y123.D2    net (fanout=54)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
    SLICE_X102Y123.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000079
    SLICE_X102Y124.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
    SLICE_X102Y124.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000071
    SLICE_X102Y125.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
    SLICE_X102Y125.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000069
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
    SLICE_X102Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000061
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
    SLICE_X102Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000059
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
    SLICE_X102Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000051
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
    SLICE_X102Y129.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000004f
    SLICE_X104Y125.A4    net (fanout=27)       1.638   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
    SLICE_X104Y125.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007a4
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000aa
    SLICE_X104Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
    SLICE_X104Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000a2
    SLICE_X104Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
    SLICE_X104Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<23>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000009a
    SLICE_X104Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000582
    SLICE_X104Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<27>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000092
    SLICE_X104Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057e
    SLICE_X104Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000008a
    SLICE_X104Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
    SLICE_X104Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000082
    SLICE_X104Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
    SLICE_X104Y131.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000080
    SLICE_X106Y126.A5    net (fanout=28)       1.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
    SLICE_X106Y126.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000db
    SLICE_X106Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
    SLICE_X106Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000d3
    SLICE_X106Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
    SLICE_X106Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000cb
    SLICE_X106Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
    SLICE_X106Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000c3
    SLICE_X106Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
    SLICE_X106Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000bb
    SLICE_X106Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000592
    SLICE_X106Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b3
    SLICE_X106Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
    SLICE_X106Y132.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b1
    SLICE_X110Y128.A5    net (fanout=28)       1.398   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
    SLICE_X110Y128.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000010c
    SLICE_X110Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
    SLICE_X110Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000104
    SLICE_X110Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
    SLICE_X110Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000fc
    SLICE_X110Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
    SLICE_X110Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000f4
    SLICE_X110Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
    SLICE_X110Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000ec
    SLICE_X110Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
    SLICE_X110Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e4
    SLICE_X110Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
    SLICE_X110Y134.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e2
    SLICE_X108Y129.B2    net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
    SLICE_X108Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000013d
    SLICE_X108Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
    SLICE_X108Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000135
    SLICE_X108Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ce
    SLICE_X108Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000012d
    SLICE_X108Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
    SLICE_X108Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000125
    SLICE_X108Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
    SLICE_X108Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000011d
    SLICE_X108Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
    SLICE_X108Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000115
    SLICE_X108Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005be
    SLICE_X108Y135.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000113
    SLICE_X104Y132.B2    net (fanout=28)       1.343   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
    SLICE_X104Y132.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000016e
    SLICE_X104Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
    SLICE_X104Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000166
    SLICE_X104Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
    SLICE_X104Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000015e
    SLICE_X104Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
    SLICE_X104Y135.COUT  Tbyp                  0.076   status_net<1>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000156
    SLICE_X104Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005de
    SLICE_X104Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000014e
    SLICE_X104Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
    SLICE_X104Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000146
    SLICE_X104Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
    SLICE_X104Y138.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000144
    SLICE_X102Y133.D2    net (fanout=28)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
    SLICE_X102Y133.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000019f
    SLICE_X102Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
    SLICE_X102Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000197
    SLICE_X102Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
    SLICE_X102Y135.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000018f
    SLICE_X102Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fa
    SLICE_X102Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000187
    SLICE_X102Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
    SLICE_X102Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000017f
    SLICE_X102Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
    SLICE_X102Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000177
    SLICE_X102Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
    SLICE_X102Y139.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000175
    SLICE_X100Y135.A1    net (fanout=28)       1.322   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
    SLICE_X100Y135.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000716
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001c0
    SLICE_X100Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
    SLICE_X100Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b8
    SLICE_X100Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
    SLICE_X100Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b0
    SLICE_X100Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
    SLICE_X100Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a8
    SLICE_X100Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
    SLICE_X100Y139.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a6
    SLICE_X96Y135.C4     net (fanout=28)       1.790   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
    SLICE_X96Y135.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000201
    SLICE_X96Y136.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
    SLICE_X96Y136.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f9
    SLICE_X96Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
    SLICE_X96Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f1
    SLICE_X96Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
    SLICE_X96Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e9
    SLICE_X96Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
    SLICE_X96Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e1
    SLICE_X96Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
    SLICE_X96Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d9
    SLICE_X96Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
    SLICE_X96Y141.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d7
    SLICE_X94Y136.B2     net (fanout=28)       1.317   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
    SLICE_X94Y136.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000232
    SLICE_X94Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
    SLICE_X94Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000022a
    SLICE_X94Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
    SLICE_X94Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000222
    SLICE_X94Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
    SLICE_X94Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000021a
    SLICE_X94Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
    SLICE_X94Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000212
    SLICE_X94Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
    SLICE_X94Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000020a
    SLICE_X94Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
    SLICE_X94Y142.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000208
    SLICE_X90Y138.A2     net (fanout=28)       1.356   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
    SLICE_X90Y138.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000263
    SLICE_X90Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
    SLICE_X90Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000025b
    SLICE_X90Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
    SLICE_X90Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<28>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000253
    SLICE_X90Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065a
    SLICE_X90Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000024b
    SLICE_X90Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
    SLICE_X90Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000243
    SLICE_X90Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
    SLICE_X90Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000023b
    SLICE_X90Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
    SLICE_X90Y144.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000239
    SLICE_X86Y139.B2     net (fanout=28)       1.872   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
    SLICE_X86Y139.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000294
    SLICE_X86Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
    SLICE_X86Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000028c
    SLICE_X86Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
    SLICE_X86Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000284
    SLICE_X86Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
    SLICE_X86Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000027c
    SLICE_X86Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
    SLICE_X86Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000274
    SLICE_X86Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
    SLICE_X86Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026c
    SLICE_X86Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
    SLICE_X86Y145.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026a
    SLICE_X84Y140.B2     net (fanout=28)       1.321   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
    SLICE_X84Y140.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002c5
    SLICE_X84Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
    SLICE_X84Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002bd
    SLICE_X84Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
    SLICE_X84Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002b5
    SLICE_X84Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
    SLICE_X84Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ad
    SLICE_X84Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
    SLICE_X84Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002a5
    SLICE_X84Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
    SLICE_X84Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029d
    SLICE_X84Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
    SLICE_X84Y146.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029b
    SLICE_X80Y141.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
    SLICE_X80Y141.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002f6
    SLICE_X80Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
    SLICE_X80Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ee
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
    SLICE_X80Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002e6
    SLICE_X80Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
    SLICE_X80Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002de
    SLICE_X80Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
    SLICE_X80Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002d6
    SLICE_X80Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
    SLICE_X80Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ce
    SLICE_X80Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
    SLICE_X80Y147.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002cc
    SLICE_X76Y142.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
    SLICE_X76Y142.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000327
    SLICE_X76Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
    SLICE_X76Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000031f
    SLICE_X76Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
    SLICE_X76Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000317
    SLICE_X76Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
    SLICE_X76Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000030f
    SLICE_X76Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
    SLICE_X76Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000307
    SLICE_X76Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
    SLICE_X76Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ff
    SLICE_X76Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
    SLICE_X76Y148.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002fd
    SLICE_X72Y143.D2     net (fanout=28)       1.696   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001b
    SLICE_X72Y143.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000358
    SLICE_X72Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
    SLICE_X72Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000350
    SLICE_X72Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
    SLICE_X72Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000348
    SLICE_X72Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
    SLICE_X72Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000340
    SLICE_X72Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
    SLICE_X72Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000338
    SLICE_X72Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
    SLICE_X72Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000330
    SLICE_X72Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
    SLICE_X72Y149.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d57
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000032e
    SLICE_X70Y145.B2     net (fanout=28)       1.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001c
    SLICE_X70Y145.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000389
    SLICE_X70Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
    SLICE_X70Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000381
    SLICE_X70Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
    SLICE_X70Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000379
    SLICE_X70Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
    SLICE_X70Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000371
    SLICE_X70Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
    SLICE_X70Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000369
    SLICE_X70Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
    SLICE_X70Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000361
    SLICE_X70Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
    SLICE_X70Y151.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000035f
    SLICE_X68Y146.D2     net (fanout=28)       1.468   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
    SLICE_X68Y146.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003ba
    SLICE_X68Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
    SLICE_X68Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<60>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003b2
    SLICE_X68Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000706
    SLICE_X68Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<40>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003aa
    SLICE_X68Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000702
    SLICE_X68Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003a2
    SLICE_X68Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fe
    SLICE_X68Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000039a
    SLICE_X68Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
    SLICE_X68Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000392
    SLICE_X68Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
    SLICE_X68Y152.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000390
    SLICE_X64Y147.A4     net (fanout=28)       1.825   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
    SLICE_X64Y147.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005fb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003eb
    SLICE_X64Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
    SLICE_X64Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003e3
    SLICE_X64Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
    SLICE_X64Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d18
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003db
    SLICE_X64Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071a
    SLICE_X64Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d14
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003d3
    SLICE_X64Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000716
    SLICE_X64Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003cb
    SLICE_X64Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
    SLICE_X64Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c3
    SLICE_X64Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
    SLICE_X64Y153.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c1
    SLICE_X62Y148.A2     net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
    SLICE_X62Y148.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000041c
    SLICE_X62Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
    SLICE_X62Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000414
    SLICE_X62Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
    SLICE_X62Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000040c
    SLICE_X62Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
    SLICE_X62Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000404
    SLICE_X62Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072e
    SLICE_X62Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003fc
    SLICE_X62Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
    SLICE_X62Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f4
    SLICE_X62Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
    SLICE_X62Y154.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f2
    SLICE_X58Y149.C1     net (fanout=28)       1.572   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000020
    SLICE_X58Y149.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005cb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000044d
    SLICE_X58Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
    SLICE_X58Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000445
    SLICE_X58Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074e
    SLICE_X58Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000043d
    SLICE_X58Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
    SLICE_X58Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ccd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000435
    SLICE_X58Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000746
    SLICE_X58Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000042d
    SLICE_X58Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
    SLICE_X58Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000425
    SLICE_X58Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
    SLICE_X58Y155.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000423
    SLICE_X54Y150.B2     net (fanout=28)       1.569   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
    SLICE_X54Y150.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000047e
    SLICE_X54Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
    SLICE_X54Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000476
    SLICE_X54Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000766
    SLICE_X54Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000046e
    SLICE_X54Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
    SLICE_X54Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000466
    SLICE_X54Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
    SLICE_X54Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000045e
    SLICE_X54Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075a
    SLICE_X54Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000456
    SLICE_X54Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
    SLICE_X54Y156.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000454
    SLICE_X48Y151.B1     net (fanout=28)       1.743   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
    SLICE_X48Y151.COUT   Topcyb                0.380   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c97
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000059c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004a7
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077e
    SLICE_X48Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c9f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000049f
    SLICE_X48Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077a
    SLICE_X48Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000497
    SLICE_X48Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
    SLICE_X48Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000048f
    SLICE_X48Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
    SLICE_X48Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000487
    SLICE_X48Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
    SLICE_X48Y156.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000485
    SLICE_X52Y151.D1     net (fanout=28)       1.742   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
    SLICE_X52Y151.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cbe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e0
    SLICE_X52Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079a
    SLICE_X52Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d8
    SLICE_X52Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
    SLICE_X52Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d0
    SLICE_X52Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
    SLICE_X52Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c8
    SLICE_X52Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078e
    SLICE_X52Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c0
    SLICE_X52Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
    SLICE_X52Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c6d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b8
    SLICE_X52Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000786
    SLICE_X52Y157.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b6
    SLICE_X50Y152.A2     net (fanout=28)       1.274   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
    SLICE_X50Y152.COUT   Topcya                0.395   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000caa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000511
    SLICE_X50Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007b2
    SLICE_X50Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000509
    SLICE_X50Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
    SLICE_X50Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000501
    SLICE_X50Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
    SLICE_X50Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f9
    SLICE_X50Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
    SLICE_X50Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f1
    SLICE_X50Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
    SLICE_X50Y157.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c69
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e9
    SLICE_X50Y158.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079e
    SLICE_X50Y158.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e7
    SLICE_X84Y126.C4     net (fanout=1)        3.725   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
    SLICE_X84Y126.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054a
    SLICE_X84Y127.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
    SLICE_X84Y127.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000542
    SLICE_X84Y128.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
    SLICE_X84Y128.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000053a
    SLICE_X84Y129.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
    SLICE_X84Y129.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000532
    SLICE_X84Y130.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
    SLICE_X84Y130.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000052a
    SLICE_X84Y131.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
    SLICE_X84Y131.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000522
    SLICE_X84Y132.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
    SLICE_X84Y132.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000559
    SLICE_X84Y133.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
    SLICE_X84Y133.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000551
    SLICE_X84Y134.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
    SLICE_X84Y134.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054b
    SLICE_X89Y131.A2     net (fanout=1)        1.192   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000003f
    SLICE_X89Y131.CLK    Tas                   0.322   Buf_SigProcs_inst/ChA_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000828
                                                       Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_28
    -------------------------------------------------  ---------------------------
    Total                                     81.189ns (27.629ns logic, 53.560ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25 (SLICE_X87Y130.D2), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25 (FF)
  Requirement:          100.000ns
  Data Path Delay:      80.944ns (Levels of Logic = 191)
  Clock Path Skew:      -0.151ns (0.699 - 0.850)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X100Y92.B1     net (fanout=69)       1.557   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X100Y92.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000077
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000000e
    SLICE_X100Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
    SLICE_X100Y93.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000006
    SLICE_X100Y105.A2    net (fanout=4)        1.646   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004d
    SLICE_X100Y105.BMUX  Topab                 0.497   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000029
    SLICE_X102Y105.CX    net (fanout=41)       0.619   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000015
    SLICE_X102Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000002b
    SLICE_X100Y106.B1    net (fanout=26)       1.044   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000017
    SLICE_X100Y106.BMUX  Tilo                  0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000096
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000066
    SLICE_X101Y108.B2    net (fanout=3)        0.966   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000003
    SLICE_X101Y108.B     Tilo                  0.259   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000090
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000096
    SLICE_X100Y113.A2    net (fanout=2)        0.829   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000007
    SLICE_X100Y113.AMUX  Topaa                 0.370   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000044
    SLICE_X101Y113.B1    net (fanout=1)        0.615   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000002e
    SLICE_X101Y113.BMUX  Tilo                  0.313   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000009c
    SLICE_X100Y129.B3    net (fanout=27)       1.683   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<21>
    SLICE_X100Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000020
    SLICE_X100Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
    SLICE_X100Y130.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000001e
    SLICE_X102Y123.D2    net (fanout=54)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
    SLICE_X102Y123.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000079
    SLICE_X102Y124.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
    SLICE_X102Y124.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000071
    SLICE_X102Y125.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
    SLICE_X102Y125.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000069
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
    SLICE_X102Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000061
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
    SLICE_X102Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000059
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
    SLICE_X102Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000051
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
    SLICE_X102Y129.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000004f
    SLICE_X104Y125.A4    net (fanout=27)       1.638   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
    SLICE_X104Y125.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007a4
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000aa
    SLICE_X104Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
    SLICE_X104Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000a2
    SLICE_X104Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
    SLICE_X104Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<23>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000009a
    SLICE_X104Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000582
    SLICE_X104Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<27>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000092
    SLICE_X104Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057e
    SLICE_X104Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000008a
    SLICE_X104Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
    SLICE_X104Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000082
    SLICE_X104Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
    SLICE_X104Y131.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000080
    SLICE_X106Y126.A5    net (fanout=28)       1.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
    SLICE_X106Y126.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000db
    SLICE_X106Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
    SLICE_X106Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000d3
    SLICE_X106Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
    SLICE_X106Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000cb
    SLICE_X106Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
    SLICE_X106Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000c3
    SLICE_X106Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
    SLICE_X106Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000bb
    SLICE_X106Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000592
    SLICE_X106Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b3
    SLICE_X106Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
    SLICE_X106Y132.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b1
    SLICE_X110Y128.A5    net (fanout=28)       1.398   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
    SLICE_X110Y128.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000010c
    SLICE_X110Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
    SLICE_X110Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000104
    SLICE_X110Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
    SLICE_X110Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000fc
    SLICE_X110Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
    SLICE_X110Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000f4
    SLICE_X110Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
    SLICE_X110Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000ec
    SLICE_X110Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
    SLICE_X110Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e4
    SLICE_X110Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
    SLICE_X110Y134.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e2
    SLICE_X108Y129.B2    net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
    SLICE_X108Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000013d
    SLICE_X108Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
    SLICE_X108Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000135
    SLICE_X108Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ce
    SLICE_X108Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000012d
    SLICE_X108Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
    SLICE_X108Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000125
    SLICE_X108Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
    SLICE_X108Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000011d
    SLICE_X108Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
    SLICE_X108Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000115
    SLICE_X108Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005be
    SLICE_X108Y135.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000113
    SLICE_X104Y132.B2    net (fanout=28)       1.343   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
    SLICE_X104Y132.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000016e
    SLICE_X104Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
    SLICE_X104Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000166
    SLICE_X104Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
    SLICE_X104Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000015e
    SLICE_X104Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
    SLICE_X104Y135.COUT  Tbyp                  0.076   status_net<1>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000156
    SLICE_X104Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005de
    SLICE_X104Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000014e
    SLICE_X104Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
    SLICE_X104Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000146
    SLICE_X104Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
    SLICE_X104Y138.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000144
    SLICE_X102Y133.D2    net (fanout=28)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
    SLICE_X102Y133.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000019f
    SLICE_X102Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
    SLICE_X102Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000197
    SLICE_X102Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
    SLICE_X102Y135.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000018f
    SLICE_X102Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fa
    SLICE_X102Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000187
    SLICE_X102Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
    SLICE_X102Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000017f
    SLICE_X102Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
    SLICE_X102Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000177
    SLICE_X102Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
    SLICE_X102Y139.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000175
    SLICE_X100Y135.A1    net (fanout=28)       1.322   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
    SLICE_X100Y135.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000716
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001c0
    SLICE_X100Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
    SLICE_X100Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b8
    SLICE_X100Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
    SLICE_X100Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b0
    SLICE_X100Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
    SLICE_X100Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a8
    SLICE_X100Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
    SLICE_X100Y139.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a6
    SLICE_X96Y135.C4     net (fanout=28)       1.790   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
    SLICE_X96Y135.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000201
    SLICE_X96Y136.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
    SLICE_X96Y136.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f9
    SLICE_X96Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
    SLICE_X96Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f1
    SLICE_X96Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
    SLICE_X96Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e9
    SLICE_X96Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
    SLICE_X96Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e1
    SLICE_X96Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
    SLICE_X96Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d9
    SLICE_X96Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
    SLICE_X96Y141.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d7
    SLICE_X94Y136.B2     net (fanout=28)       1.317   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
    SLICE_X94Y136.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000232
    SLICE_X94Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
    SLICE_X94Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000022a
    SLICE_X94Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
    SLICE_X94Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000222
    SLICE_X94Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
    SLICE_X94Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000021a
    SLICE_X94Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
    SLICE_X94Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000212
    SLICE_X94Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
    SLICE_X94Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000020a
    SLICE_X94Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
    SLICE_X94Y142.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000208
    SLICE_X90Y138.A2     net (fanout=28)       1.356   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
    SLICE_X90Y138.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000263
    SLICE_X90Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
    SLICE_X90Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000025b
    SLICE_X90Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
    SLICE_X90Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<28>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000253
    SLICE_X90Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065a
    SLICE_X90Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000024b
    SLICE_X90Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
    SLICE_X90Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000243
    SLICE_X90Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
    SLICE_X90Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000023b
    SLICE_X90Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
    SLICE_X90Y144.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000239
    SLICE_X86Y139.B2     net (fanout=28)       1.872   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
    SLICE_X86Y139.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000294
    SLICE_X86Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
    SLICE_X86Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000028c
    SLICE_X86Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
    SLICE_X86Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000284
    SLICE_X86Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
    SLICE_X86Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000027c
    SLICE_X86Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
    SLICE_X86Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000274
    SLICE_X86Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
    SLICE_X86Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026c
    SLICE_X86Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
    SLICE_X86Y145.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026a
    SLICE_X84Y140.B2     net (fanout=28)       1.321   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
    SLICE_X84Y140.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002c5
    SLICE_X84Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
    SLICE_X84Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002bd
    SLICE_X84Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
    SLICE_X84Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002b5
    SLICE_X84Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
    SLICE_X84Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ad
    SLICE_X84Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
    SLICE_X84Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002a5
    SLICE_X84Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
    SLICE_X84Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029d
    SLICE_X84Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
    SLICE_X84Y146.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029b
    SLICE_X80Y141.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
    SLICE_X80Y141.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002f6
    SLICE_X80Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
    SLICE_X80Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ee
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
    SLICE_X80Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002e6
    SLICE_X80Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
    SLICE_X80Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002de
    SLICE_X80Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
    SLICE_X80Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002d6
    SLICE_X80Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
    SLICE_X80Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ce
    SLICE_X80Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
    SLICE_X80Y147.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002cc
    SLICE_X76Y142.B2     net (fanout=28)       1.552   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
    SLICE_X76Y142.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000327
    SLICE_X76Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
    SLICE_X76Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000031f
    SLICE_X76Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
    SLICE_X76Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000317
    SLICE_X76Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
    SLICE_X76Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000030f
    SLICE_X76Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
    SLICE_X76Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000307
    SLICE_X76Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
    SLICE_X76Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ff
    SLICE_X76Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
    SLICE_X76Y148.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002fd
    SLICE_X72Y143.D2     net (fanout=28)       1.696   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001b
    SLICE_X72Y143.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000358
    SLICE_X72Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
    SLICE_X72Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000350
    SLICE_X72Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
    SLICE_X72Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000348
    SLICE_X72Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
    SLICE_X72Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000340
    SLICE_X72Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
    SLICE_X72Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000338
    SLICE_X72Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
    SLICE_X72Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000330
    SLICE_X72Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
    SLICE_X72Y149.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d57
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000032e
    SLICE_X70Y145.B2     net (fanout=28)       1.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001c
    SLICE_X70Y145.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000389
    SLICE_X70Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
    SLICE_X70Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000381
    SLICE_X70Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
    SLICE_X70Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000379
    SLICE_X70Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
    SLICE_X70Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000371
    SLICE_X70Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
    SLICE_X70Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000369
    SLICE_X70Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
    SLICE_X70Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000361
    SLICE_X70Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
    SLICE_X70Y151.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000035f
    SLICE_X68Y146.D2     net (fanout=28)       1.468   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
    SLICE_X68Y146.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003ba
    SLICE_X68Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
    SLICE_X68Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<60>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003b2
    SLICE_X68Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000706
    SLICE_X68Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<40>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003aa
    SLICE_X68Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000702
    SLICE_X68Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003a2
    SLICE_X68Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fe
    SLICE_X68Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000039a
    SLICE_X68Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
    SLICE_X68Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000392
    SLICE_X68Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
    SLICE_X68Y152.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000390
    SLICE_X64Y147.A4     net (fanout=28)       1.825   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
    SLICE_X64Y147.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005fb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003eb
    SLICE_X64Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
    SLICE_X64Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003e3
    SLICE_X64Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
    SLICE_X64Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d18
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003db
    SLICE_X64Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071a
    SLICE_X64Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d14
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003d3
    SLICE_X64Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000716
    SLICE_X64Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003cb
    SLICE_X64Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
    SLICE_X64Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c3
    SLICE_X64Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
    SLICE_X64Y153.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c1
    SLICE_X62Y148.A2     net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
    SLICE_X62Y148.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000041c
    SLICE_X62Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
    SLICE_X62Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000414
    SLICE_X62Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
    SLICE_X62Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000040c
    SLICE_X62Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
    SLICE_X62Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000404
    SLICE_X62Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072e
    SLICE_X62Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003fc
    SLICE_X62Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
    SLICE_X62Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f4
    SLICE_X62Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
    SLICE_X62Y154.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f2
    SLICE_X58Y149.C1     net (fanout=28)       1.572   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000020
    SLICE_X58Y149.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005cb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000044d
    SLICE_X58Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
    SLICE_X58Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000445
    SLICE_X58Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074e
    SLICE_X58Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000043d
    SLICE_X58Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
    SLICE_X58Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ccd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000435
    SLICE_X58Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000746
    SLICE_X58Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000042d
    SLICE_X58Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
    SLICE_X58Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000425
    SLICE_X58Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
    SLICE_X58Y155.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000423
    SLICE_X54Y150.B2     net (fanout=28)       1.569   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
    SLICE_X54Y150.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000047e
    SLICE_X54Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
    SLICE_X54Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000476
    SLICE_X54Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000766
    SLICE_X54Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000046e
    SLICE_X54Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
    SLICE_X54Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000466
    SLICE_X54Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
    SLICE_X54Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000045e
    SLICE_X54Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075a
    SLICE_X54Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000456
    SLICE_X54Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
    SLICE_X54Y156.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000454
    SLICE_X48Y151.B1     net (fanout=28)       1.743   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
    SLICE_X48Y151.COUT   Topcyb                0.380   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c97
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000059c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004a7
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077e
    SLICE_X48Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c9f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000049f
    SLICE_X48Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077a
    SLICE_X48Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000497
    SLICE_X48Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
    SLICE_X48Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000048f
    SLICE_X48Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
    SLICE_X48Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000487
    SLICE_X48Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
    SLICE_X48Y156.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000485
    SLICE_X52Y151.D1     net (fanout=28)       1.742   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
    SLICE_X52Y151.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cbe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e0
    SLICE_X52Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079a
    SLICE_X52Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d8
    SLICE_X52Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
    SLICE_X52Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d0
    SLICE_X52Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
    SLICE_X52Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c8
    SLICE_X52Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078e
    SLICE_X52Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c0
    SLICE_X52Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
    SLICE_X52Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c6d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b8
    SLICE_X52Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000786
    SLICE_X52Y157.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b6
    SLICE_X50Y152.A2     net (fanout=28)       1.274   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
    SLICE_X50Y152.COUT   Topcya                0.395   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000caa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000511
    SLICE_X50Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007b2
    SLICE_X50Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000509
    SLICE_X50Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
    SLICE_X50Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000501
    SLICE_X50Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
    SLICE_X50Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f9
    SLICE_X50Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
    SLICE_X50Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f1
    SLICE_X50Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
    SLICE_X50Y157.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c69
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e9
    SLICE_X50Y158.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079e
    SLICE_X50Y158.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e7
    SLICE_X84Y126.C4     net (fanout=1)        3.725   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
    SLICE_X84Y126.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054a
    SLICE_X84Y127.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
    SLICE_X84Y127.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000542
    SLICE_X84Y128.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
    SLICE_X84Y128.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000053a
    SLICE_X84Y129.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
    SLICE_X84Y129.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000532
    SLICE_X84Y130.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
    SLICE_X84Y130.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000052a
    SLICE_X84Y131.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
    SLICE_X84Y131.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000522
    SLICE_X84Y132.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
    SLICE_X84Y132.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000559
    SLICE_X84Y133.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
    SLICE_X84Y133.BMUX   Tcinb                 0.292   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000551
    SLICE_X87Y130.D2     net (fanout=1)        1.021   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000042
    SLICE_X87Y130.CLK    Tas                   0.227   Buf_SigProcs_inst/ChA_Power_inst/sqrtIn<26>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000825
                                                       Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25
    -------------------------------------------------  ---------------------------
    Total                                     80.944ns (27.549ns logic, 53.395ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25 (FF)
  Requirement:          100.000ns
  Data Path Delay:      80.939ns (Levels of Logic = 191)
  Clock Path Skew:      -0.151ns (0.699 - 0.850)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X100Y92.B1     net (fanout=69)       1.557   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X100Y92.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000077
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000000e
    SLICE_X100Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
    SLICE_X100Y93.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000006
    SLICE_X100Y105.A2    net (fanout=4)        1.646   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004d
    SLICE_X100Y105.BMUX  Topab                 0.497   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000029
    SLICE_X102Y105.CX    net (fanout=41)       0.619   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000015
    SLICE_X102Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000002b
    SLICE_X100Y106.B1    net (fanout=26)       1.044   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000017
    SLICE_X100Y106.BMUX  Tilo                  0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000096
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000066
    SLICE_X101Y108.B2    net (fanout=3)        0.966   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000003
    SLICE_X101Y108.B     Tilo                  0.259   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000090
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000096
    SLICE_X100Y113.A2    net (fanout=2)        0.829   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000007
    SLICE_X100Y113.AMUX  Topaa                 0.370   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000044
    SLICE_X101Y113.B1    net (fanout=1)        0.615   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000002e
    SLICE_X101Y113.BMUX  Tilo                  0.313   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000009c
    SLICE_X100Y129.B3    net (fanout=27)       1.683   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<21>
    SLICE_X100Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000020
    SLICE_X100Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
    SLICE_X100Y130.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000001e
    SLICE_X102Y123.D2    net (fanout=54)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
    SLICE_X102Y123.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000079
    SLICE_X102Y124.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
    SLICE_X102Y124.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000071
    SLICE_X102Y125.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
    SLICE_X102Y125.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000069
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
    SLICE_X102Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000061
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
    SLICE_X102Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000059
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
    SLICE_X102Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000051
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
    SLICE_X102Y129.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000004f
    SLICE_X104Y125.A4    net (fanout=27)       1.638   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
    SLICE_X104Y125.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007a4
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000aa
    SLICE_X104Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
    SLICE_X104Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000a2
    SLICE_X104Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
    SLICE_X104Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<23>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000009a
    SLICE_X104Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000582
    SLICE_X104Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<27>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000092
    SLICE_X104Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057e
    SLICE_X104Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000008a
    SLICE_X104Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
    SLICE_X104Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000082
    SLICE_X104Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
    SLICE_X104Y131.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000080
    SLICE_X106Y126.A5    net (fanout=28)       1.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
    SLICE_X106Y126.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000db
    SLICE_X106Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
    SLICE_X106Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000d3
    SLICE_X106Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
    SLICE_X106Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000cb
    SLICE_X106Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
    SLICE_X106Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000c3
    SLICE_X106Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
    SLICE_X106Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000bb
    SLICE_X106Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000592
    SLICE_X106Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b3
    SLICE_X106Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
    SLICE_X106Y132.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b1
    SLICE_X110Y128.A5    net (fanout=28)       1.398   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
    SLICE_X110Y128.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000010c
    SLICE_X110Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
    SLICE_X110Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000104
    SLICE_X110Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
    SLICE_X110Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000fc
    SLICE_X110Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
    SLICE_X110Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000f4
    SLICE_X110Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
    SLICE_X110Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000ec
    SLICE_X110Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
    SLICE_X110Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e4
    SLICE_X110Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
    SLICE_X110Y134.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e2
    SLICE_X108Y129.B2    net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
    SLICE_X108Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000013d
    SLICE_X108Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
    SLICE_X108Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000135
    SLICE_X108Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ce
    SLICE_X108Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000012d
    SLICE_X108Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
    SLICE_X108Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000125
    SLICE_X108Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
    SLICE_X108Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000011d
    SLICE_X108Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
    SLICE_X108Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000115
    SLICE_X108Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005be
    SLICE_X108Y135.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000113
    SLICE_X104Y132.B2    net (fanout=28)       1.343   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
    SLICE_X104Y132.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000016e
    SLICE_X104Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
    SLICE_X104Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000166
    SLICE_X104Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
    SLICE_X104Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000015e
    SLICE_X104Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
    SLICE_X104Y135.COUT  Tbyp                  0.076   status_net<1>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000156
    SLICE_X104Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005de
    SLICE_X104Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000014e
    SLICE_X104Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
    SLICE_X104Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000146
    SLICE_X104Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
    SLICE_X104Y138.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000144
    SLICE_X102Y133.D2    net (fanout=28)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
    SLICE_X102Y133.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000019f
    SLICE_X102Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
    SLICE_X102Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000197
    SLICE_X102Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
    SLICE_X102Y135.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000018f
    SLICE_X102Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fa
    SLICE_X102Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000187
    SLICE_X102Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
    SLICE_X102Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000017f
    SLICE_X102Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
    SLICE_X102Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000177
    SLICE_X102Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
    SLICE_X102Y139.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000175
    SLICE_X100Y135.A1    net (fanout=28)       1.322   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
    SLICE_X100Y135.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000716
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001c0
    SLICE_X100Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
    SLICE_X100Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b8
    SLICE_X100Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
    SLICE_X100Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b0
    SLICE_X100Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
    SLICE_X100Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a8
    SLICE_X100Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
    SLICE_X100Y139.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a6
    SLICE_X96Y135.C4     net (fanout=28)       1.790   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
    SLICE_X96Y135.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000201
    SLICE_X96Y136.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
    SLICE_X96Y136.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f9
    SLICE_X96Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
    SLICE_X96Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f1
    SLICE_X96Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
    SLICE_X96Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e9
    SLICE_X96Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
    SLICE_X96Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e1
    SLICE_X96Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
    SLICE_X96Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d9
    SLICE_X96Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
    SLICE_X96Y141.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d7
    SLICE_X94Y136.B2     net (fanout=28)       1.317   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
    SLICE_X94Y136.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000232
    SLICE_X94Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
    SLICE_X94Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000022a
    SLICE_X94Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
    SLICE_X94Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000222
    SLICE_X94Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
    SLICE_X94Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000021a
    SLICE_X94Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
    SLICE_X94Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000212
    SLICE_X94Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
    SLICE_X94Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000020a
    SLICE_X94Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
    SLICE_X94Y142.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000208
    SLICE_X90Y138.A2     net (fanout=28)       1.356   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
    SLICE_X90Y138.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000263
    SLICE_X90Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
    SLICE_X90Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000025b
    SLICE_X90Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
    SLICE_X90Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<28>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000253
    SLICE_X90Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065a
    SLICE_X90Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000024b
    SLICE_X90Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
    SLICE_X90Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000243
    SLICE_X90Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
    SLICE_X90Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000023b
    SLICE_X90Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
    SLICE_X90Y144.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000239
    SLICE_X86Y139.B2     net (fanout=28)       1.872   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
    SLICE_X86Y139.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000294
    SLICE_X86Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
    SLICE_X86Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000028c
    SLICE_X86Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
    SLICE_X86Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000284
    SLICE_X86Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
    SLICE_X86Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000027c
    SLICE_X86Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
    SLICE_X86Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000274
    SLICE_X86Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
    SLICE_X86Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026c
    SLICE_X86Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
    SLICE_X86Y145.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026a
    SLICE_X84Y140.B2     net (fanout=28)       1.321   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
    SLICE_X84Y140.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002c5
    SLICE_X84Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
    SLICE_X84Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002bd
    SLICE_X84Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
    SLICE_X84Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002b5
    SLICE_X84Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
    SLICE_X84Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ad
    SLICE_X84Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
    SLICE_X84Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002a5
    SLICE_X84Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
    SLICE_X84Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029d
    SLICE_X84Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
    SLICE_X84Y146.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029b
    SLICE_X80Y141.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
    SLICE_X80Y141.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002f6
    SLICE_X80Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
    SLICE_X80Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ee
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
    SLICE_X80Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002e6
    SLICE_X80Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
    SLICE_X80Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002de
    SLICE_X80Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
    SLICE_X80Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002d6
    SLICE_X80Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
    SLICE_X80Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ce
    SLICE_X80Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
    SLICE_X80Y147.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002cc
    SLICE_X76Y142.B2     net (fanout=28)       1.552   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
    SLICE_X76Y142.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000327
    SLICE_X76Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
    SLICE_X76Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000031f
    SLICE_X76Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
    SLICE_X76Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000317
    SLICE_X76Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
    SLICE_X76Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000030f
    SLICE_X76Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
    SLICE_X76Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000307
    SLICE_X76Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
    SLICE_X76Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ff
    SLICE_X76Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
    SLICE_X76Y148.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002fd
    SLICE_X72Y143.D2     net (fanout=28)       1.696   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001b
    SLICE_X72Y143.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000358
    SLICE_X72Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
    SLICE_X72Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000350
    SLICE_X72Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
    SLICE_X72Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000348
    SLICE_X72Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
    SLICE_X72Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000340
    SLICE_X72Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
    SLICE_X72Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000338
    SLICE_X72Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
    SLICE_X72Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000330
    SLICE_X72Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
    SLICE_X72Y149.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d57
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000032e
    SLICE_X70Y145.B2     net (fanout=28)       1.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001c
    SLICE_X70Y145.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000389
    SLICE_X70Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
    SLICE_X70Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000381
    SLICE_X70Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
    SLICE_X70Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000379
    SLICE_X70Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
    SLICE_X70Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000371
    SLICE_X70Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
    SLICE_X70Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000369
    SLICE_X70Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
    SLICE_X70Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000361
    SLICE_X70Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
    SLICE_X70Y151.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000035f
    SLICE_X68Y146.D2     net (fanout=28)       1.468   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
    SLICE_X68Y146.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003ba
    SLICE_X68Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
    SLICE_X68Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<60>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003b2
    SLICE_X68Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000706
    SLICE_X68Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<40>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003aa
    SLICE_X68Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000702
    SLICE_X68Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003a2
    SLICE_X68Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fe
    SLICE_X68Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000039a
    SLICE_X68Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
    SLICE_X68Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000392
    SLICE_X68Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
    SLICE_X68Y152.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000390
    SLICE_X64Y147.A4     net (fanout=28)       1.825   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
    SLICE_X64Y147.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005fb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003eb
    SLICE_X64Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
    SLICE_X64Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003e3
    SLICE_X64Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
    SLICE_X64Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d18
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003db
    SLICE_X64Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071a
    SLICE_X64Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d14
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003d3
    SLICE_X64Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000716
    SLICE_X64Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003cb
    SLICE_X64Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
    SLICE_X64Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c3
    SLICE_X64Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
    SLICE_X64Y153.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c1
    SLICE_X62Y148.A2     net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
    SLICE_X62Y148.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000041c
    SLICE_X62Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
    SLICE_X62Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000414
    SLICE_X62Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
    SLICE_X62Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000040c
    SLICE_X62Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
    SLICE_X62Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000404
    SLICE_X62Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072e
    SLICE_X62Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003fc
    SLICE_X62Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
    SLICE_X62Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f4
    SLICE_X62Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
    SLICE_X62Y154.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f2
    SLICE_X58Y149.A5     net (fanout=28)       1.467   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000020
    SLICE_X58Y149.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000044d
    SLICE_X58Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
    SLICE_X58Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000445
    SLICE_X58Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074e
    SLICE_X58Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000043d
    SLICE_X58Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
    SLICE_X58Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ccd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000435
    SLICE_X58Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000746
    SLICE_X58Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000042d
    SLICE_X58Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
    SLICE_X58Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000425
    SLICE_X58Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
    SLICE_X58Y155.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000423
    SLICE_X54Y150.B2     net (fanout=28)       1.569   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
    SLICE_X54Y150.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000047e
    SLICE_X54Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
    SLICE_X54Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000476
    SLICE_X54Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000766
    SLICE_X54Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000046e
    SLICE_X54Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
    SLICE_X54Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000466
    SLICE_X54Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
    SLICE_X54Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000045e
    SLICE_X54Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075a
    SLICE_X54Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000456
    SLICE_X54Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
    SLICE_X54Y156.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000454
    SLICE_X48Y151.B1     net (fanout=28)       1.743   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
    SLICE_X48Y151.COUT   Topcyb                0.380   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c97
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000059c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004a7
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077e
    SLICE_X48Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c9f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000049f
    SLICE_X48Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077a
    SLICE_X48Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000497
    SLICE_X48Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
    SLICE_X48Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000048f
    SLICE_X48Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
    SLICE_X48Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000487
    SLICE_X48Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
    SLICE_X48Y156.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000485
    SLICE_X52Y151.D1     net (fanout=28)       1.742   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
    SLICE_X52Y151.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cbe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e0
    SLICE_X52Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079a
    SLICE_X52Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d8
    SLICE_X52Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
    SLICE_X52Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d0
    SLICE_X52Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
    SLICE_X52Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c8
    SLICE_X52Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078e
    SLICE_X52Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c0
    SLICE_X52Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
    SLICE_X52Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c6d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b8
    SLICE_X52Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000786
    SLICE_X52Y157.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b6
    SLICE_X50Y152.A2     net (fanout=28)       1.274   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
    SLICE_X50Y152.COUT   Topcya                0.395   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000caa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000511
    SLICE_X50Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007b2
    SLICE_X50Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000509
    SLICE_X50Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
    SLICE_X50Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000501
    SLICE_X50Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
    SLICE_X50Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f9
    SLICE_X50Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
    SLICE_X50Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f1
    SLICE_X50Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
    SLICE_X50Y157.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c69
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e9
    SLICE_X50Y158.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079e
    SLICE_X50Y158.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e7
    SLICE_X84Y126.C4     net (fanout=1)        3.725   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
    SLICE_X84Y126.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054a
    SLICE_X84Y127.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
    SLICE_X84Y127.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000542
    SLICE_X84Y128.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
    SLICE_X84Y128.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000053a
    SLICE_X84Y129.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
    SLICE_X84Y129.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000532
    SLICE_X84Y130.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
    SLICE_X84Y130.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000052a
    SLICE_X84Y131.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
    SLICE_X84Y131.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000522
    SLICE_X84Y132.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
    SLICE_X84Y132.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000559
    SLICE_X84Y133.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
    SLICE_X84Y133.BMUX   Tcinb                 0.292   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000551
    SLICE_X87Y130.D2     net (fanout=1)        1.021   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000042
    SLICE_X87Y130.CLK    Tas                   0.227   Buf_SigProcs_inst/ChA_Power_inst/sqrtIn<26>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000825
                                                       Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25
    -------------------------------------------------  ---------------------------
    Total                                     80.939ns (27.649ns logic, 53.290ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25 (FF)
  Requirement:          100.000ns
  Data Path Delay:      80.934ns (Levels of Logic = 191)
  Clock Path Skew:      -0.151ns (0.699 - 0.850)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X100Y92.B1     net (fanout=69)       1.557   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X100Y92.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000077
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000000e
    SLICE_X100Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000061
    SLICE_X100Y93.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000006
    SLICE_X100Y105.A2    net (fanout=4)        1.646   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000004d
    SLICE_X100Y105.BMUX  Topab                 0.497   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000029
    SLICE_X102Y105.CX    net (fanout=41)       0.619   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000015
    SLICE_X102Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000002b
    SLICE_X100Y106.B1    net (fanout=26)       1.044   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000017
    SLICE_X100Y106.BMUX  Tilo                  0.261   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000096
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000066
    SLICE_X101Y108.B2    net (fanout=3)        0.966   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000003
    SLICE_X101Y108.B     Tilo                  0.259   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000090
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000096
    SLICE_X100Y113.A2    net (fanout=2)        0.829   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000007
    SLICE_X100Y113.AMUX  Topaa                 0.370   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000061
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk00000044
    SLICE_X101Y113.B1    net (fanout=1)        0.615   Buf_SigProcs_inst/ChA_Power_inst/fixN2float/sig0000002e
    SLICE_X101Y113.BMUX  Tilo                  0.313   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/fixN2float/blk0000009c
    SLICE_X100Y129.B3    net (fanout=27)       1.683   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<21>
    SLICE_X100Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000020
    SLICE_X100Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000546
    SLICE_X100Y130.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000001e
    SLICE_X102Y123.D2    net (fanout=54)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000c
    SLICE_X102Y123.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000079
    SLICE_X102Y124.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000572
    SLICE_X102Y124.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000071
    SLICE_X102Y125.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056e
    SLICE_X102Y125.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000069
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000056a
    SLICE_X102Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000061
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000566
    SLICE_X102Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000059
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000562
    SLICE_X102Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000051
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000055e
    SLICE_X102Y129.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000004f
    SLICE_X104Y125.A4    net (fanout=27)       1.638   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000d
    SLICE_X104Y125.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000007a4
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000aa
    SLICE_X104Y126.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058a
    SLICE_X104Y126.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000a2
    SLICE_X104Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000586
    SLICE_X104Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<23>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000009a
    SLICE_X104Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000582
    SLICE_X104Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<27>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000092
    SLICE_X104Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057e
    SLICE_X104Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000008a
    SLICE_X104Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000057a
    SLICE_X104Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000082
    SLICE_X104Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000576
    SLICE_X104Y131.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000080
    SLICE_X106Y126.A5    net (fanout=28)       1.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000e
    SLICE_X106Y126.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000db
    SLICE_X106Y127.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a2
    SLICE_X106Y127.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000d3
    SLICE_X106Y128.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059e
    SLICE_X106Y128.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000cb
    SLICE_X106Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000059a
    SLICE_X106Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000c3
    SLICE_X106Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000596
    SLICE_X106Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000bb
    SLICE_X106Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000592
    SLICE_X106Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b3
    SLICE_X106Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000058e
    SLICE_X106Y132.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000b1
    SLICE_X110Y128.A5    net (fanout=28)       1.398   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000000f
    SLICE_X110Y128.COUT  Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000010c
    SLICE_X110Y129.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ba
    SLICE_X110Y129.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000104
    SLICE_X110Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b6
    SLICE_X110Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000fc
    SLICE_X110Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005b2
    SLICE_X110Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000f4
    SLICE_X110Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ae
    SLICE_X110Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000ec
    SLICE_X110Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005aa
    SLICE_X110Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e4
    SLICE_X110Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005a6
    SLICE_X110Y134.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000000e2
    SLICE_X108Y129.B2    net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000010
    SLICE_X108Y129.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000013d
    SLICE_X108Y130.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d2
    SLICE_X108Y130.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000135
    SLICE_X108Y131.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ce
    SLICE_X108Y131.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000012d
    SLICE_X108Y132.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ca
    SLICE_X108Y132.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000125
    SLICE_X108Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c6
    SLICE_X108Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000011d
    SLICE_X108Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005c2
    SLICE_X108Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000115
    SLICE_X108Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005be
    SLICE_X108Y135.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000113
    SLICE_X104Y132.B2    net (fanout=28)       1.343   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000011
    SLICE_X104Y132.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000016e
    SLICE_X104Y133.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ea
    SLICE_X104Y133.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000166
    SLICE_X104Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e6
    SLICE_X104Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000015e
    SLICE_X104Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005e2
    SLICE_X104Y135.COUT  Tbyp                  0.076   status_net<1>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000156
    SLICE_X104Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005de
    SLICE_X104Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000014e
    SLICE_X104Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005da
    SLICE_X104Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000146
    SLICE_X104Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005d6
    SLICE_X104Y138.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000144
    SLICE_X102Y133.D2    net (fanout=28)       1.847   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000012
    SLICE_X102Y133.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000019f
    SLICE_X102Y134.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000602
    SLICE_X102Y134.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000197
    SLICE_X102Y135.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fe
    SLICE_X102Y135.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000018f
    SLICE_X102Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005fa
    SLICE_X102Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000187
    SLICE_X102Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f6
    SLICE_X102Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000017f
    SLICE_X102Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005f2
    SLICE_X102Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000177
    SLICE_X102Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000005ee
    SLICE_X102Y139.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000175
    SLICE_X100Y135.A1    net (fanout=28)       1.322   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000013
    SLICE_X100Y135.COUT  Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000716
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001c0
    SLICE_X100Y136.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000612
    SLICE_X100Y136.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b8
    SLICE_X100Y137.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060e
    SLICE_X100Y137.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001b0
    SLICE_X100Y138.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000060a
    SLICE_X100Y138.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a8
    SLICE_X100Y139.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000606
    SLICE_X100Y139.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001a6
    SLICE_X96Y135.C4     net (fanout=28)       1.790   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000014
    SLICE_X96Y135.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000201
    SLICE_X96Y136.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000632
    SLICE_X96Y136.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f9
    SLICE_X96Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062e
    SLICE_X96Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001f1
    SLICE_X96Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000062a
    SLICE_X96Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e9
    SLICE_X96Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000626
    SLICE_X96Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001e1
    SLICE_X96Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000622
    SLICE_X96Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d9
    SLICE_X96Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000061e
    SLICE_X96Y141.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000001d7
    SLICE_X94Y136.B2     net (fanout=28)       1.317   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000015
    SLICE_X94Y136.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000232
    SLICE_X94Y137.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064a
    SLICE_X94Y137.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000022a
    SLICE_X94Y138.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000646
    SLICE_X94Y138.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000222
    SLICE_X94Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000642
    SLICE_X94Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000021a
    SLICE_X94Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063e
    SLICE_X94Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000212
    SLICE_X94Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000063a
    SLICE_X94Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000020a
    SLICE_X94Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000636
    SLICE_X94Y142.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000208
    SLICE_X90Y138.A2     net (fanout=28)       1.356   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000016
    SLICE_X90Y138.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000263
    SLICE_X90Y139.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000662
    SLICE_X90Y139.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000025b
    SLICE_X90Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065e
    SLICE_X90Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<28>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000253
    SLICE_X90Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000065a
    SLICE_X90Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000024b
    SLICE_X90Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000656
    SLICE_X90Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000243
    SLICE_X90Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000652
    SLICE_X90Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000023b
    SLICE_X90Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000064e
    SLICE_X90Y144.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000239
    SLICE_X86Y139.B2     net (fanout=28)       1.872   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000017
    SLICE_X86Y139.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000294
    SLICE_X86Y140.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067a
    SLICE_X86Y140.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000028c
    SLICE_X86Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000676
    SLICE_X86Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000284
    SLICE_X86Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000672
    SLICE_X86Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000027c
    SLICE_X86Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066e
    SLICE_X86Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000274
    SLICE_X86Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000066a
    SLICE_X86Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026c
    SLICE_X86Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000666
    SLICE_X86Y145.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000026a
    SLICE_X84Y140.B2     net (fanout=28)       1.321   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000018
    SLICE_X84Y140.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000692
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002c5
    SLICE_X84Y141.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000692
    SLICE_X84Y141.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002bd
    SLICE_X84Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068e
    SLICE_X84Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002b5
    SLICE_X84Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000068a
    SLICE_X84Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ad
    SLICE_X84Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000686
    SLICE_X84Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002a5
    SLICE_X84Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000682
    SLICE_X84Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029d
    SLICE_X84Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000067e
    SLICE_X84Y146.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000029b
    SLICE_X80Y141.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000019
    SLICE_X80Y141.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002f6
    SLICE_X80Y142.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006aa
    SLICE_X80Y142.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ee
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a6
    SLICE_X80Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002e6
    SLICE_X80Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006a2
    SLICE_X80Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002de
    SLICE_X80Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069e
    SLICE_X80Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002d6
    SLICE_X80Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000069a
    SLICE_X80Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ce
    SLICE_X80Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000696
    SLICE_X80Y147.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002cc
    SLICE_X76Y142.A4     net (fanout=28)       1.543   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001a
    SLICE_X76Y142.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000327
    SLICE_X76Y143.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c2
    SLICE_X76Y143.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000031f
    SLICE_X76Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006be
    SLICE_X76Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000317
    SLICE_X76Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ba
    SLICE_X76Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000030f
    SLICE_X76Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b6
    SLICE_X76Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000307
    SLICE_X76Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006b2
    SLICE_X76Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002ff
    SLICE_X76Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ae
    SLICE_X76Y148.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000002fd
    SLICE_X72Y143.D2     net (fanout=28)       1.696   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001b
    SLICE_X72Y143.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000358
    SLICE_X72Y144.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006da
    SLICE_X72Y144.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000350
    SLICE_X72Y145.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d6
    SLICE_X72Y145.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000348
    SLICE_X72Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006d2
    SLICE_X72Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000340
    SLICE_X72Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ce
    SLICE_X72Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000338
    SLICE_X72Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ca
    SLICE_X72Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000330
    SLICE_X72Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006c6
    SLICE_X72Y149.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d57
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000032e
    SLICE_X70Y145.B2     net (fanout=28)       1.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001c
    SLICE_X70Y145.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000389
    SLICE_X70Y146.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f2
    SLICE_X70Y146.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000381
    SLICE_X70Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ee
    SLICE_X70Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000379
    SLICE_X70Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006ea
    SLICE_X70Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000371
    SLICE_X70Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e6
    SLICE_X70Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000369
    SLICE_X70Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006e2
    SLICE_X70Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000361
    SLICE_X70Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006de
    SLICE_X70Y151.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000035f
    SLICE_X68Y146.D2     net (fanout=28)       1.468   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001d
    SLICE_X68Y146.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003ba
    SLICE_X68Y147.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070a
    SLICE_X68Y147.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<60>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003b2
    SLICE_X68Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000706
    SLICE_X68Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<40>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003aa
    SLICE_X68Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000702
    SLICE_X68Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003a2
    SLICE_X68Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fe
    SLICE_X68Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000039a
    SLICE_X68Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006fa
    SLICE_X68Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000392
    SLICE_X68Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000006f6
    SLICE_X68Y152.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000390
    SLICE_X64Y147.A4     net (fanout=28)       1.825   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001e
    SLICE_X64Y147.COUT   Topcya                0.379   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005fb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003eb
    SLICE_X64Y148.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000722
    SLICE_X64Y148.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003e3
    SLICE_X64Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071e
    SLICE_X64Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d18
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003db
    SLICE_X64Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000071a
    SLICE_X64Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000d14
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003d3
    SLICE_X64Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000716
    SLICE_X64Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003cb
    SLICE_X64Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000712
    SLICE_X64Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c3
    SLICE_X64Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000070e
    SLICE_X64Y153.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003c1
    SLICE_X62Y148.A2     net (fanout=28)       1.323   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000001f
    SLICE_X62Y148.COUT   Topcya                0.395   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000041c
    SLICE_X62Y149.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073a
    SLICE_X62Y149.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000414
    SLICE_X62Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000736
    SLICE_X62Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000040c
    SLICE_X62Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000732
    SLICE_X62Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000404
    SLICE_X62Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072e
    SLICE_X62Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003fc
    SLICE_X62Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000072a
    SLICE_X62Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f4
    SLICE_X62Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000726
    SLICE_X62Y154.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000003f2
    SLICE_X58Y149.C1     net (fanout=28)       1.572   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000020
    SLICE_X58Y149.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005cb
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000044d
    SLICE_X58Y150.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000752
    SLICE_X58Y150.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000445
    SLICE_X58Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074e
    SLICE_X58Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000043d
    SLICE_X58Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000074a
    SLICE_X58Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ccd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000435
    SLICE_X58Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000746
    SLICE_X58Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000042d
    SLICE_X58Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000742
    SLICE_X58Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000425
    SLICE_X58Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000073e
    SLICE_X58Y155.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000423
    SLICE_X54Y150.B2     net (fanout=28)       1.569   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000021
    SLICE_X54Y150.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000047e
    SLICE_X54Y151.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076a
    SLICE_X54Y151.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000476
    SLICE_X54Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000766
    SLICE_X54Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000046e
    SLICE_X54Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000762
    SLICE_X54Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000466
    SLICE_X54Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075e
    SLICE_X54Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb9
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000045e
    SLICE_X54Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000075a
    SLICE_X54Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000456
    SLICE_X54Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000756
    SLICE_X54Y156.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000454
    SLICE_X48Y151.B1     net (fanout=28)       1.743   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000022
    SLICE_X48Y151.COUT   Topcyb                0.380   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c97
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000059c
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004a7
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077e
    SLICE_X48Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c9f
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000049f
    SLICE_X48Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000077a
    SLICE_X48Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000497
    SLICE_X48Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000776
    SLICE_X48Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000048f
    SLICE_X48Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000772
    SLICE_X48Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000487
    SLICE_X48Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000076e
    SLICE_X48Y156.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000485
    SLICE_X52Y151.D1     net (fanout=28)       1.742   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000023
    SLICE_X52Y151.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cbe
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e0
    SLICE_X52Y152.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079a
    SLICE_X52Y152.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d8
    SLICE_X52Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000796
    SLICE_X52Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004d0
    SLICE_X52Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000792
    SLICE_X52Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cb7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c8
    SLICE_X52Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078e
    SLICE_X52Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004c0
    SLICE_X52Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000078a
    SLICE_X52Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c6d
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b8
    SLICE_X52Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000786
    SLICE_X52Y157.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004b6
    SLICE_X50Y152.A2     net (fanout=28)       1.274   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000024
    SLICE_X50Y152.COUT   Topcya                0.395   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000caa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000511
    SLICE_X50Y153.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007b2
    SLICE_X50Y153.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000509
    SLICE_X50Y154.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ae
    SLICE_X50Y154.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000501
    SLICE_X50Y155.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007aa
    SLICE_X50Y155.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f9
    SLICE_X50Y156.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a6
    SLICE_X50Y156.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004f1
    SLICE_X50Y157.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007a2
    SLICE_X50Y157.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c69
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e9
    SLICE_X50Y158.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig0000079e
    SLICE_X50Y158.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk000004e7
    SLICE_X84Y126.C4     net (fanout=1)        3.725   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000025
    SLICE_X84Y126.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000054a
    SLICE_X84Y127.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f0
    SLICE_X84Y127.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000542
    SLICE_X84Y128.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007ec
    SLICE_X84Y128.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000053a
    SLICE_X84Y129.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e8
    SLICE_X84Y129.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000532
    SLICE_X84Y130.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e5
    SLICE_X84Y130.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk0000052a
    SLICE_X84Y131.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007e1
    SLICE_X84Y131.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000522
    SLICE_X84Y132.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007dd
    SLICE_X84Y132.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000559
    SLICE_X84Y133.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f7
    SLICE_X84Y133.BMUX   Tcinb                 0.292   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000551
    SLICE_X87Y130.D2     net (fanout=1)        1.021   Buf_SigProcs_inst/ChA_Power_inst/float_div/sig00000042
    SLICE_X87Y130.CLK    Tas                   0.227   Buf_SigProcs_inst/ChA_Power_inst/sqrtIn<26>
                                                       Buf_SigProcs_inst/ChA_Power_inst/float_div/blk00000825
                                                       Buf_SigProcs_inst/ChA_Power_inst/sqrtIn_25
    -------------------------------------------------  ---------------------------
    Total                                     80.934ns (27.548ns logic, 53.386ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X47Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y98.BQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    SLICE_X47Y97.SR      net (fanout=1)        0.115   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
    SLICE_X47Y97.CLK     Tcksr       (-Th)     0.131   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.067ns logic, 0.115ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/sp_adr_6 (SLICE_X67Y150.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/sp_adr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.932ns (Levels of Logic = 2)
  Clock Path Skew:      2.585ns (3.426 - 0.841)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/sp_adr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y142.CQ     Tcko                  0.384   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X66Y150.C5     net (fanout=6)        1.859   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X66Y150.CMUX   Tilo                  0.236   Buf_SigProcs_inst/Circular_Buffer/sp_adr<5>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n01093111
    SLICE_X67Y150.A6     net (fanout=7)        0.161   Buf_SigProcs_inst/Circular_Buffer/Mmux__n0109311
    SLICE_X67Y150.CLK    Tah         (-Th)    -0.292   Buf_SigProcs_inst/Circular_Buffer/sp_adr<2>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n010971
                                                       Buf_SigProcs_inst/Circular_Buffer/sp_adr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.912ns logic, 2.020ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/sp_adr_5 (SLICE_X66Y150.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/sp_adr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.940ns (Levels of Logic = 2)
  Clock Path Skew:      2.585ns (3.426 - 0.841)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/sp_adr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y142.CQ     Tcko                  0.384   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X66Y150.C5     net (fanout=6)        1.859   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X66Y150.CMUX   Tilo                  0.236   Buf_SigProcs_inst/Circular_Buffer/sp_adr<5>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n01093111
    SLICE_X66Y150.B6     net (fanout=7)        0.161   Buf_SigProcs_inst/Circular_Buffer/Mmux__n0109311
    SLICE_X66Y150.CLK    Tah         (-Th)    -0.300   Buf_SigProcs_inst/Circular_Buffer/sp_adr<5>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n010961
                                                       Buf_SigProcs_inst/Circular_Buffer/sp_adr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.920ns logic, 2.020ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y62.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y60.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y62.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP 
"ADC_des_inst_iob_clk_x1GCLK"         TS_DCLK_N * 4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP "ADC_des_inst_iob_clk_x1GCLK"
        TS_DCLK_N * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y76.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y78.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y80.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP         
"ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;

 20325 paths analyzed, 11446 endpoints analyzed, 17 failing endpoints
 17 timing errors detected. (17 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.374ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_12 (SLICE_X86Y149.CE), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.150ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X98Y177.C3     net (fanout=6)        2.516   Aout_deser<4>
    SLICE_X98Y177.COUT   Topcyc                0.295   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lut<2>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A6     net (fanout=1)        0.496   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B6     net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y174.A5     net (fanout=1)        0.187   N69
    SLICE_X99Y174.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.C4     net (fanout=2)        2.415   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X86Y149.CE     net (fanout=4)        0.470   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X86Y149.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<15>
                                                       Buf_SigProcs_inst/Trigger/count_12
    -------------------------------------------------  ---------------------------
    Total                                      9.150ns (2.784ns logic, 6.366ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.146ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X98Y177.C3     net (fanout=6)        2.516   Aout_deser<4>
    SLICE_X98Y177.COUT   Topcyc                0.291   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi2
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A6     net (fanout=1)        0.496   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B6     net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y174.A5     net (fanout=1)        0.187   N69
    SLICE_X99Y174.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.C4     net (fanout=2)        2.415   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X86Y149.CE     net (fanout=4)        0.470   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X86Y149.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<15>
                                                       Buf_SigProcs_inst/Trigger/count_12
    -------------------------------------------------  ---------------------------
    Total                                      9.146ns (2.780ns logic, 6.366ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.183ns (0.611 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y178.B2     net (fanout=6)        2.581   Aout_deser<10>
    SLICE_X98Y178.CMUX   Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A6     net (fanout=1)        0.496   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B6     net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y174.A5     net (fanout=1)        0.187   N69
    SLICE_X99Y174.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.C4     net (fanout=2)        2.415   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X86Y149.CE     net (fanout=4)        0.470   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X86Y149.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<15>
                                                       Buf_SigProcs_inst/Trigger/count_12
    -------------------------------------------------  ---------------------------
    Total                                      9.151ns (2.723ns logic, 6.428ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_0 (SLICE_X86Y146.CE), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.143ns (Levels of Logic = 6)
  Clock Path Skew:      -0.183ns (0.617 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X98Y177.C3     net (fanout=6)        2.516   Aout_deser<4>
    SLICE_X98Y177.COUT   Topcyc                0.295   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lut<2>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A6     net (fanout=1)        0.496   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B6     net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y174.A5     net (fanout=1)        0.187   N69
    SLICE_X99Y174.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.C4     net (fanout=2)        2.415   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X86Y146.CE     net (fanout=4)        0.463   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X86Y146.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_0
    -------------------------------------------------  ---------------------------
    Total                                      9.143ns (2.784ns logic, 6.359ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.139ns (Levels of Logic = 6)
  Clock Path Skew:      -0.183ns (0.617 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X98Y177.C3     net (fanout=6)        2.516   Aout_deser<4>
    SLICE_X98Y177.COUT   Topcyc                0.291   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi2
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A6     net (fanout=1)        0.496   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B6     net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y174.A5     net (fanout=1)        0.187   N69
    SLICE_X99Y174.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.C4     net (fanout=2)        2.415   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X86Y146.CE     net (fanout=4)        0.463   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X86Y146.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_0
    -------------------------------------------------  ---------------------------
    Total                                      9.139ns (2.780ns logic, 6.359ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.144ns (Levels of Logic = 5)
  Clock Path Skew:      -0.177ns (0.617 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y178.B2     net (fanout=6)        2.581   Aout_deser<10>
    SLICE_X98Y178.CMUX   Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A6     net (fanout=1)        0.496   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B6     net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y174.A5     net (fanout=1)        0.187   N69
    SLICE_X99Y174.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.C4     net (fanout=2)        2.415   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X86Y146.CE     net (fanout=4)        0.463   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X86Y146.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_0
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (2.723ns logic, 6.421ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_15 (SLICE_X86Y149.CE), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.130ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X98Y177.C3     net (fanout=6)        2.516   Aout_deser<4>
    SLICE_X98Y177.COUT   Topcyc                0.295   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lut<2>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A6     net (fanout=1)        0.496   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B6     net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y174.A5     net (fanout=1)        0.187   N69
    SLICE_X99Y174.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.C4     net (fanout=2)        2.415   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X86Y149.CE     net (fanout=4)        0.470   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X86Y149.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<15>
                                                       Buf_SigProcs_inst/Trigger/count_15
    -------------------------------------------------  ---------------------------
    Total                                      9.130ns (2.764ns logic, 6.366ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.126ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X98Y177.C3     net (fanout=6)        2.516   Aout_deser<4>
    SLICE_X98Y177.COUT   Topcyc                0.291   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi2
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y178.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A6     net (fanout=1)        0.496   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B6     net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y174.A5     net (fanout=1)        0.187   N69
    SLICE_X99Y174.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.C4     net (fanout=2)        2.415   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X86Y149.CE     net (fanout=4)        0.470   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X86Y149.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<15>
                                                       Buf_SigProcs_inst/Trigger/count_15
    -------------------------------------------------  ---------------------------
    Total                                      9.126ns (2.760ns logic, 6.366ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.131ns (Levels of Logic = 5)
  Clock Path Skew:      -0.183ns (0.611 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y178.B2     net (fanout=6)        2.581   Aout_deser<10>
    SLICE_X98Y178.CMUX   Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A6     net (fanout=1)        0.496   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y175.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B6     net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y174.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y174.A5     net (fanout=1)        0.187   N69
    SLICE_X99Y174.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.C4     net (fanout=2)        2.415   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X87Y148.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X86Y149.CE     net (fanout=4)        0.470   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X86Y149.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<15>
                                                       Buf_SigProcs_inst/Trigger/count_15
    -------------------------------------------------  ---------------------------
    Total                                      9.131ns (2.703ns logic, 6.428ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/D (SLICE_X108Y173.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/D (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 0)
  Clock Path Skew:      1.163ns (1.694 - 0.531)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X30Y175.Q3    Tiscko_Q              0.295   ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr
    SLICE_X108Y173.DX    net (fanout=6)        1.244   Cout_deser<1>
    SLICE_X108Y173.CLK   Tdh         (-Th)     0.081   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N18
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/D
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.214ns logic, 1.244ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/C (SLICE_X108Y173.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/C (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.464ns (Levels of Logic = 0)
  Clock Path Skew:      1.163ns (1.694 - 0.531)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X30Y175.Q3    Tiscko_Q              0.295   ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr
    SLICE_X108Y173.DX    net (fanout=6)        1.244   Cout_deser<1>
    SLICE_X108Y173.CLK   Tdh         (-Th)     0.075   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N18
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/C
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.220ns logic, 1.244ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/B (SLICE_X108Y173.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 0)
  Clock Path Skew:      1.163ns (1.694 - 0.531)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X30Y175.Q3    Tiscko_Q              0.295   ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/ISERDES2_mstr
    SLICE_X108Y173.DX    net (fanout=6)        1.244   Cout_deser<1>
    SLICE_X108Y173.CLK   Tdh         (-Th)     0.072   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N18
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram7/B
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.223ns logic, 1.244ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y76.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y78.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y80.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.081ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RX_ER (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RX_ER to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R4.I                 Tiopi                 0.887   Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER_IBUF
                                                       ProtoComp111.IMUX.4
    ILOGIC_X0Y109.D      net (fanout=1)        0.186   Ethernet_Lite_RX_ER_IBUF
    ILOGIC_X0Y109.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       ProtoComp435.D2OFFBYP_SRC
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp111.IMUX.14
    ILOGIC_X0Y109.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (ILOGIC_X0Y101.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<1> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<1> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 0.887   Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD_1_IBUF
                                                       ProtoComp111.IMUX.11
    ILOGIC_X0Y101.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_1_IBUF
    ILOGIC_X0Y101.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<1>
                                                       ProtoComp435.D2OFFBYP_SRC.3
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp111.IMUX.14
    ILOGIC_X0Y101.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<3> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<3> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 0.887   Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD_3_IBUF
                                                       ProtoComp111.IMUX.13
    ILOGIC_X0Y103.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_3_IBUF
    ILOGIC_X0Y103.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       ProtoComp435.D2OFFBYP_SRC.5
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp111.IMUX.14
    ILOGIC_X0Y103.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (ILOGIC_X0Y98.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.392ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<0> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.740ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<0> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.126   Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD_0_IBUF
                                                       ProtoComp111.IMUX.10
    ILOGIC_X0Y98.D       net (fanout=1)        0.171   Ethernet_Lite_RXD_0_IBUF
    ILOGIC_X0Y98.CLK0    Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>
                                                       ProtoComp435.D2OFFBYP_SRC.2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp111.IMUX.14
    ILOGIC_X0Y98.CLK0    net (fanout=16)       2.430   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.310ns logic, 2.430ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RX_DV (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RX_DV to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N7.I                 Tiopi                 1.126   Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV_IBUF
                                                       ProtoComp111.IMUX.5
    ILOGIC_X0Y106.D      net (fanout=1)        0.171   Ethernet_Lite_RX_DV_IBUF
    ILOGIC_X0Y106.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       ProtoComp435.D2OFFBYP_SRC.1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp111.IMUX.14
    ILOGIC_X0Y106.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (ILOGIC_X0Y100.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<2> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<2> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 1.126   Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD_2_IBUF
                                                       ProtoComp111.IMUX.12
    ILOGIC_X0Y100.D      net (fanout=1)        0.171   Ethernet_Lite_RXD_2_IBUF
    ILOGIC_X0Y100.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<2>
                                                       ProtoComp435.D2OFFBYP_SRC.4
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp111.IMUX.14
    ILOGIC_X0Y100.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     15.378ns|            0|          110|            0|      1137800|
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| 180PLL0_nobuf                 |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| PLL0_nobuf                    |             |             |             |             |             |             |             |
| TS_mb_system_i_clock_generator|     10.000ns|     15.378ns|          N/A|          110|            0|      1137800|            0|
| _0_clock_generator_0_SIG_PLL0_|             |             |             |             |             |             |             |
| CLKOUT2                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_N                      |      2.000ns|      0.925ns|      0.781ns|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_n    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_p    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_P                      |      2.000ns|      0.925ns|      2.344ns|            0|           17|            0|        20325|
| TS_ADC_des_inst_iob_dclk_n_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      9.374ns|          N/A|           17|            0|        20325|            0|
| _0                            |             |             |             |             |             |             |             |
| TS_ADC_des_inst_iob_dclk_p_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Ethernet_Lite_RX_CLK
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                                         | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                        | Phase  |
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
Ethernet_Lite_RXD<0>|    0.050(R)|      FAST  |    1.442(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<1>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<2>|    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<3>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_DV |    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_ER |    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+

Clock Ethernet_Lite_TX_CLK to Pad
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                    | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                   | Phase  |
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
Ethernet_Lite_TXD<0>|         7.058(F)|      SLOW  |         3.971(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<1>|         7.221(F)|      SLOW  |         4.070(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<2>|         7.024(F)|      SLOW  |         4.030(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<3>|         7.024(F)|      SLOW  |         4.030(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TX_EN |         7.350(F)|      SLOW  |         4.223(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+

Clock to Setup on destination clock CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |   15.378|         |         |         |
Ethernet_Lite_RX_CLK|         |    2.705|         |         |
Ethernet_Lite_TX_CLK|    3.519|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_10MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   81.539|         |         |         |
DCLK_N         |    7.952|         |         |         |
DCLK_P         |    7.952|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   11.417|         |         |         |
DCLK_N         |    9.374|         |         |         |
DCLK_P         |    9.374|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   11.417|         |         |         |
DCLK_N         |    9.374|         |         |         |
DCLK_P         |    9.374|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    7.177|         |    6.616|         |
Ethernet_Lite_RX_CLK|         |         |    2.985|    2.645|
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    5.941|         |    6.663|         |
Ethernet_Lite_TX_CLK|    4.209|         |    3.939|         |
--------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 127  Score: 102203  (Setup/Max: 102203, Hold: 0)

Constraints cover 10375892406070657000000000000000000000000000000000 paths, 2 nets, and 109869 connections

Design statistics:
   Minimum period:  81.539ns{1}   (Maximum frequency:  12.264MHz)
   Maximum path delay from/to any node:   5.965ns
   Maximum net skew:   0.885ns
   Minimum input required time before clock:   0.081ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 15 16:07:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 604 MB



