<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'uart_wr_shift_V' is power-on initialization." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:55.085+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'uart_rd_shift_V' is power-on initialization." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:55.057+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'baud_count' is power-on initialization." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:55.038+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'j' is power-on initialization." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:55.017+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'i' is power-on initialization." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:54.992+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'tx_ff' is power-on initialization." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:54.973+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state' is power-on initialization." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:54.945+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'uart_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:54.880+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ack' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:54.849+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'tx' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:54.805+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:779: variable-indexed range selection may cause suboptimal QoR." projectName="wb_s_uart_fd" solutionName="solution1" date="2024-10-11T11:03:53.549+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
