// Seed: 3935599091
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input uwire id_4,
    input uwire id_5,
    output tri0 id_6,
    output tri id_7,
    output wor id_8,
    input tri id_9,
    input tri id_10,
    input tri1 id_11,
    input wand id_12,
    input tri1 id_13,
    input wor id_14,
    output wire id_15,
    input tri1 id_16,
    input tri1 id_17,
    input tri0 id_18,
    input supply0 id_19,
    input tri id_20
    , id_23,
    input uwire id_21
);
  assign id_7 = id_15++;
  wire id_24;
  assign id_7 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    input wor id_3,
    output wire id_4
    , id_6
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_20 = 0;
endmodule
