
Nucleo-Linetracer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c660  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000eec  0800c800  0800c800  0001c800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6ec  0800d6ec  00020288  2**0
                  CONTENTS
  4 .ARM          00000008  0800d6ec  0800d6ec  0001d6ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d6f4  0800d6f4  00020288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d6f4  0800d6f4  0001d6f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d6f8  0800d6f8  0001d6f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000288  20000000  0800d6fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000045bc  20000288  0800d984  00020288  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004844  0800d984  00024844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e064  00000000  00000000  000202fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000367e  00000000  00000000  0002e35f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c8  00000000  00000000  000319e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cae  00000000  00000000  00032aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001684e  00000000  00000000  00033756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011529  00000000  00000000  00049fa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00076669  00000000  00000000  0005b4cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005498  00000000  00000000  000d1b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000d6fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000288 	.word	0x20000288
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c7e8 	.word	0x0800c7e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000028c 	.word	0x2000028c
 80001dc:	0800c7e8 	.word	0x0800c7e8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b984 	b.w	8000ed8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f81a 	bl	8000c10 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__popcountsi2>:
 8000be8:	0843      	lsrs	r3, r0, #1
 8000bea:	f003 3355 	and.w	r3, r3, #1431655765	; 0x55555555
 8000bee:	1ac0      	subs	r0, r0, r3
 8000bf0:	0883      	lsrs	r3, r0, #2
 8000bf2:	f003 3333 	and.w	r3, r3, #858993459	; 0x33333333
 8000bf6:	f000 3033 	and.w	r0, r0, #858993459	; 0x33333333
 8000bfa:	4418      	add	r0, r3
 8000bfc:	eb00 1010 	add.w	r0, r0, r0, lsr #4
 8000c00:	f000 300f 	and.w	r0, r0, #252645135	; 0xf0f0f0f
 8000c04:	eb00 2000 	add.w	r0, r0, r0, lsl #8
 8000c08:	eb00 4000 	add.w	r0, r0, r0, lsl #16
 8000c0c:	0e00      	lsrs	r0, r0, #24
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	9e08      	ldr	r6, [sp, #32]
 8000c16:	460d      	mov	r5, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	460f      	mov	r7, r1
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d14a      	bne.n	8000cb6 <__udivmoddi4+0xa6>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4694      	mov	ip, r2
 8000c24:	d965      	bls.n	8000cf2 <__udivmoddi4+0xe2>
 8000c26:	fab2 f382 	clz	r3, r2
 8000c2a:	b143      	cbz	r3, 8000c3e <__udivmoddi4+0x2e>
 8000c2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c30:	f1c3 0220 	rsb	r2, r3, #32
 8000c34:	409f      	lsls	r7, r3
 8000c36:	fa20 f202 	lsr.w	r2, r0, r2
 8000c3a:	4317      	orrs	r7, r2
 8000c3c:	409c      	lsls	r4, r3
 8000c3e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c42:	fa1f f58c 	uxth.w	r5, ip
 8000c46:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c4a:	0c22      	lsrs	r2, r4, #16
 8000c4c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c50:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c54:	fb01 f005 	mul.w	r0, r1, r5
 8000c58:	4290      	cmp	r0, r2
 8000c5a:	d90a      	bls.n	8000c72 <__udivmoddi4+0x62>
 8000c5c:	eb1c 0202 	adds.w	r2, ip, r2
 8000c60:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c64:	f080 811c 	bcs.w	8000ea0 <__udivmoddi4+0x290>
 8000c68:	4290      	cmp	r0, r2
 8000c6a:	f240 8119 	bls.w	8000ea0 <__udivmoddi4+0x290>
 8000c6e:	3902      	subs	r1, #2
 8000c70:	4462      	add	r2, ip
 8000c72:	1a12      	subs	r2, r2, r0
 8000c74:	b2a4      	uxth	r4, r4
 8000c76:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c7a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c7e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c82:	fb00 f505 	mul.w	r5, r0, r5
 8000c86:	42a5      	cmp	r5, r4
 8000c88:	d90a      	bls.n	8000ca0 <__udivmoddi4+0x90>
 8000c8a:	eb1c 0404 	adds.w	r4, ip, r4
 8000c8e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c92:	f080 8107 	bcs.w	8000ea4 <__udivmoddi4+0x294>
 8000c96:	42a5      	cmp	r5, r4
 8000c98:	f240 8104 	bls.w	8000ea4 <__udivmoddi4+0x294>
 8000c9c:	4464      	add	r4, ip
 8000c9e:	3802      	subs	r0, #2
 8000ca0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ca4:	1b64      	subs	r4, r4, r5
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	b11e      	cbz	r6, 8000cb2 <__udivmoddi4+0xa2>
 8000caa:	40dc      	lsrs	r4, r3
 8000cac:	2300      	movs	r3, #0
 8000cae:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d908      	bls.n	8000ccc <__udivmoddi4+0xbc>
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	f000 80ed 	beq.w	8000e9a <__udivmoddi4+0x28a>
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	e9c6 0500 	strd	r0, r5, [r6]
 8000cc6:	4608      	mov	r0, r1
 8000cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ccc:	fab3 f183 	clz	r1, r3
 8000cd0:	2900      	cmp	r1, #0
 8000cd2:	d149      	bne.n	8000d68 <__udivmoddi4+0x158>
 8000cd4:	42ab      	cmp	r3, r5
 8000cd6:	d302      	bcc.n	8000cde <__udivmoddi4+0xce>
 8000cd8:	4282      	cmp	r2, r0
 8000cda:	f200 80f8 	bhi.w	8000ece <__udivmoddi4+0x2be>
 8000cde:	1a84      	subs	r4, r0, r2
 8000ce0:	eb65 0203 	sbc.w	r2, r5, r3
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	4617      	mov	r7, r2
 8000ce8:	2e00      	cmp	r6, #0
 8000cea:	d0e2      	beq.n	8000cb2 <__udivmoddi4+0xa2>
 8000cec:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf0:	e7df      	b.n	8000cb2 <__udivmoddi4+0xa2>
 8000cf2:	b902      	cbnz	r2, 8000cf6 <__udivmoddi4+0xe6>
 8000cf4:	deff      	udf	#255	; 0xff
 8000cf6:	fab2 f382 	clz	r3, r2
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	f040 8090 	bne.w	8000e20 <__udivmoddi4+0x210>
 8000d00:	1a8a      	subs	r2, r1, r2
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d10:	fb07 2015 	mls	r0, r7, r5, r2
 8000d14:	0c22      	lsrs	r2, r4, #16
 8000d16:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d1a:	fb0e f005 	mul.w	r0, lr, r5
 8000d1e:	4290      	cmp	r0, r2
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x124>
 8000d22:	eb1c 0202 	adds.w	r2, ip, r2
 8000d26:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x122>
 8000d2c:	4290      	cmp	r0, r2
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2b8>
 8000d32:	4645      	mov	r5, r8
 8000d34:	1a12      	subs	r2, r2, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d3c:	fb07 2210 	mls	r2, r7, r0, r2
 8000d40:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x14e>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x14c>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2c2>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d66:	e79f      	b.n	8000ca8 <__udivmoddi4+0x98>
 8000d68:	f1c1 0720 	rsb	r7, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa05 f401 	lsl.w	r4, r5, r1
 8000d7a:	fa20 f307 	lsr.w	r3, r0, r7
 8000d7e:	40fd      	lsrs	r5, r7
 8000d80:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d84:	4323      	orrs	r3, r4
 8000d86:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d8a:	fa1f fe8c 	uxth.w	lr, ip
 8000d8e:	fb09 5518 	mls	r5, r9, r8, r5
 8000d92:	0c1c      	lsrs	r4, r3, #16
 8000d94:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d98:	fb08 f50e 	mul.w	r5, r8, lr
 8000d9c:	42a5      	cmp	r5, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	fa00 f001 	lsl.w	r0, r0, r1
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b0>
 8000da8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2b4>
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2b4>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4464      	add	r4, ip
 8000dc0:	1b64      	subs	r4, r4, r5
 8000dc2:	b29d      	uxth	r5, r3
 8000dc4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc8:	fb09 4413 	mls	r4, r9, r3, r4
 8000dcc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd0:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dd4:	45a6      	cmp	lr, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1da>
 8000dd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ddc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2ac>
 8000de2:	45a6      	cmp	lr, r4
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2ac>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	4464      	add	r4, ip
 8000dea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dee:	fba3 9502 	umull	r9, r5, r3, r2
 8000df2:	eba4 040e 	sub.w	r4, r4, lr
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46ae      	mov	lr, r5
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x29c>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x298>
 8000e00:	b156      	cbz	r6, 8000e18 <__udivmoddi4+0x208>
 8000e02:	ebb0 0208 	subs.w	r2, r0, r8
 8000e06:	eb64 040e 	sbc.w	r4, r4, lr
 8000e0a:	fa04 f707 	lsl.w	r7, r4, r7
 8000e0e:	40ca      	lsrs	r2, r1
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	4317      	orrs	r7, r2
 8000e14:	e9c6 7400 	strd	r7, r4, [r6]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	f1c3 0120 	rsb	r1, r3, #32
 8000e24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e28:	fa20 f201 	lsr.w	r2, r0, r1
 8000e2c:	fa25 f101 	lsr.w	r1, r5, r1
 8000e30:	409d      	lsls	r5, r3
 8000e32:	432a      	orrs	r2, r5
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e40:	fb07 1510 	mls	r5, r7, r0, r1
 8000e44:	0c11      	lsrs	r1, r2, #16
 8000e46:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e4a:	fb00 f50e 	mul.w	r5, r0, lr
 8000e4e:	428d      	cmp	r5, r1
 8000e50:	fa04 f403 	lsl.w	r4, r4, r3
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x258>
 8000e56:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b0>
 8000e60:	428d      	cmp	r5, r1
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b0>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4461      	add	r1, ip
 8000e68:	1b49      	subs	r1, r1, r5
 8000e6a:	b292      	uxth	r2, r2
 8000e6c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e70:	fb07 1115 	mls	r1, r7, r5, r1
 8000e74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e78:	fb05 f10e 	mul.w	r1, r5, lr
 8000e7c:	4291      	cmp	r1, r2
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x282>
 8000e80:	eb1c 0202 	adds.w	r2, ip, r2
 8000e84:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2a8>
 8000e8a:	4291      	cmp	r1, r2
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2a8>
 8000e8e:	3d02      	subs	r5, #2
 8000e90:	4462      	add	r2, ip
 8000e92:	1a52      	subs	r2, r2, r1
 8000e94:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0xfc>
 8000e9a:	4631      	mov	r1, r6
 8000e9c:	4630      	mov	r0, r6
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xa2>
 8000ea0:	4639      	mov	r1, r7
 8000ea2:	e6e6      	b.n	8000c72 <__udivmoddi4+0x62>
 8000ea4:	4610      	mov	r0, r2
 8000ea6:	e6fb      	b.n	8000ca0 <__udivmoddi4+0x90>
 8000ea8:	4548      	cmp	r0, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f0>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eb4:	3b01      	subs	r3, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f0>
 8000eb8:	4645      	mov	r5, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x282>
 8000ebc:	462b      	mov	r3, r5
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1da>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x258>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b0>
 8000ec8:	3d02      	subs	r5, #2
 8000eca:	4462      	add	r2, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x124>
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e70a      	b.n	8000ce8 <__udivmoddi4+0xd8>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x14e>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eec:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <__NVIC_SetPriorityGrouping+0x44>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef2:	68ba      	ldr	r2, [r7, #8]
 8000ef4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f0e:	4a04      	ldr	r2, [pc, #16]	; (8000f20 <__NVIC_SetPriorityGrouping+0x44>)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	60d3      	str	r3, [r2, #12]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <__NVIC_GetPriorityGrouping+0x18>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	0a1b      	lsrs	r3, r3, #8
 8000f2e:	f003 0307 	and.w	r3, r3, #7
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	db0b      	blt.n	8000f6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	f003 021f 	and.w	r2, r3, #31
 8000f58:	4907      	ldr	r1, [pc, #28]	; (8000f78 <__NVIC_EnableIRQ+0x38>)
 8000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5e:	095b      	lsrs	r3, r3, #5
 8000f60:	2001      	movs	r0, #1
 8000f62:	fa00 f202 	lsl.w	r2, r0, r2
 8000f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000e100 	.word	0xe000e100

08000f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	6039      	str	r1, [r7, #0]
 8000f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db0a      	blt.n	8000fa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	490c      	ldr	r1, [pc, #48]	; (8000fc8 <__NVIC_SetPriority+0x4c>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	0112      	lsls	r2, r2, #4
 8000f9c:	b2d2      	uxtb	r2, r2
 8000f9e:	440b      	add	r3, r1
 8000fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa4:	e00a      	b.n	8000fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4908      	ldr	r1, [pc, #32]	; (8000fcc <__NVIC_SetPriority+0x50>)
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 030f 	and.w	r3, r3, #15
 8000fb2:	3b04      	subs	r3, #4
 8000fb4:	0112      	lsls	r2, r2, #4
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	440b      	add	r3, r1
 8000fba:	761a      	strb	r2, [r3, #24]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000e100 	.word	0xe000e100
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b089      	sub	sp, #36	; 0x24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	f1c3 0307 	rsb	r3, r3, #7
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	bf28      	it	cs
 8000fee:	2304      	movcs	r3, #4
 8000ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	2b06      	cmp	r3, #6
 8000ff8:	d902      	bls.n	8001000 <NVIC_EncodePriority+0x30>
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3b03      	subs	r3, #3
 8000ffe:	e000      	b.n	8001002 <NVIC_EncodePriority+0x32>
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	43da      	mvns	r2, r3
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	401a      	ands	r2, r3
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001018:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	fa01 f303 	lsl.w	r3, r1, r3
 8001022:	43d9      	mvns	r1, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001028:	4313      	orrs	r3, r2
         );
}
 800102a:	4618      	mov	r0, r3
 800102c:	3724      	adds	r7, #36	; 0x24
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001036:	b480      	push	{r7}
 8001038:	b089      	sub	sp, #36	; 0x24
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	332c      	adds	r3, #44	; 0x2c
 8001046:	4619      	mov	r1, r3
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800104e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001052:	61ba      	str	r2, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	fa92 f2a2 	rbit	r2, r2
 800105a:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800105c:	697a      	ldr	r2, [r7, #20]
 800105e:	fab2 f282 	clz	r2, r2
 8001062:	b2d2      	uxtb	r2, r2
 8001064:	40d3      	lsrs	r3, r2
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	440b      	add	r3, r1
 800106a:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	f003 031f 	and.w	r3, r3, #31
 8001076:	211f      	movs	r1, #31
 8001078:	fa01 f303 	lsl.w	r3, r1, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	401a      	ands	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f003 011f 	and.w	r1, r3, #31
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	f003 031f 	and.w	r3, r3, #31
 800108c:	fa01 f303 	lsl.w	r3, r1, r3
 8001090:	431a      	orrs	r2, r3
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001096:	bf00      	nop
 8001098:	3724      	adds	r7, #36	; 0x24
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 80010a2:	b480      	push	{r7}
 80010a4:	b083      	sub	sp, #12
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	431a      	orrs	r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	609a      	str	r2, [r3, #8]
}
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b08d      	sub	sp, #52	; 0x34
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	330c      	adds	r3, #12
 80010d8:	4619      	mov	r1, r3
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80010e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	fa92 f2a2 	rbit	r2, r2
 80010ec:	617a      	str	r2, [r7, #20]
  return result;
 80010ee:	697a      	ldr	r2, [r7, #20]
 80010f0:	fab2 f282 	clz	r2, r2
 80010f4:	b2d2      	uxtb	r2, r2
 80010f6:	40d3      	lsrs	r3, r2
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	440b      	add	r3, r1
 80010fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  MODIFY_REG(*preg,
 80010fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8001108:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 800110c:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800110e:	6a39      	ldr	r1, [r7, #32]
 8001110:	fa91 f1a1 	rbit	r1, r1
 8001114:	61f9      	str	r1, [r7, #28]
  return result;
 8001116:	69f9      	ldr	r1, [r7, #28]
 8001118:	fab1 f181 	clz	r1, r1
 800111c:	b2c9      	uxtb	r1, r1
 800111e:	40cb      	lsrs	r3, r1
 8001120:	2107      	movs	r1, #7
 8001122:	fa01 f303 	lsl.w	r3, r1, r3
 8001126:	43db      	mvns	r3, r3
 8001128:	401a      	ands	r2, r3
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8001130:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8001134:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001136:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001138:	fa91 f1a1 	rbit	r1, r1
 800113c:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 800113e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001140:	fab1 f181 	clz	r1, r1
 8001144:	b2c9      	uxtb	r1, r1
 8001146:	40cb      	lsrs	r3, r1
 8001148:	6879      	ldr	r1, [r7, #4]
 800114a:	fa01 f303 	lsl.w	r3, r1, r3
 800114e:	431a      	orrs	r2, r3
 8001150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001152:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8001154:	bf00      	nop
 8001156:	3734      	adds	r7, #52	; 0x34
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	601a      	str	r2, [r3, #0]
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	601a      	str	r2, [r3, #0]
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	431a      	orrs	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	60da      	str	r2, [r3, #12]
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	f023 0201 	bic.w	r2, r3, #1
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	60da      	str	r2, [r3, #12]
}
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
	...

080011e8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80011ec:	4b05      	ldr	r3, [pc, #20]	; (8001204 <LL_RCC_HSI_Enable+0x1c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a04      	ldr	r2, [pc, #16]	; (8001204 <LL_RCC_HSI_Enable+0x1c>)
 80011f2:	f043 0301 	orr.w	r3, r3, #1
 80011f6:	6013      	str	r3, [r2, #0]
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800

08001208 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <LL_RCC_HSI_IsReady+0x20>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0302 	and.w	r3, r3, #2
 8001214:	2b02      	cmp	r3, #2
 8001216:	bf0c      	ite	eq
 8001218:	2301      	moveq	r3, #1
 800121a:	2300      	movne	r3, #0
 800121c:	b2db      	uxtb	r3, r3
}
 800121e:	4618      	mov	r0, r3
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	40023800 	.word	0x40023800

0800122c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001234:	4b07      	ldr	r3, [pc, #28]	; (8001254 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	00db      	lsls	r3, r3, #3
 8001240:	4904      	ldr	r1, [pc, #16]	; (8001254 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001242:	4313      	orrs	r3, r2
 8001244:	600b      	str	r3, [r1, #0]
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	40023800 	.word	0x40023800

08001258 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001260:	4b06      	ldr	r3, [pc, #24]	; (800127c <LL_RCC_SetSysClkSource+0x24>)
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f023 0203 	bic.w	r2, r3, #3
 8001268:	4904      	ldr	r1, [pc, #16]	; (800127c <LL_RCC_SetSysClkSource+0x24>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4313      	orrs	r3, r2
 800126e:	608b      	str	r3, [r1, #8]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	40023800 	.word	0x40023800

08001280 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001284:	4b04      	ldr	r3, [pc, #16]	; (8001298 <LL_RCC_GetSysClkSource+0x18>)
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f003 030c 	and.w	r3, r3, #12
}
 800128c:	4618      	mov	r0, r3
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	40023800 	.word	0x40023800

0800129c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <LL_RCC_SetAHBPrescaler+0x24>)
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012ac:	4904      	ldr	r1, [pc, #16]	; (80012c0 <LL_RCC_SetAHBPrescaler+0x24>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	608b      	str	r3, [r1, #8]
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	40023800 	.word	0x40023800

080012c4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80012d4:	4904      	ldr	r1, [pc, #16]	; (80012e8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4313      	orrs	r3, r2
 80012da:	608b      	str	r3, [r1, #8]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	40023800 	.word	0x40023800

080012ec <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80012f4:	4b06      	ldr	r3, [pc, #24]	; (8001310 <LL_RCC_SetAPB2Prescaler+0x24>)
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80012fc:	4904      	ldr	r1, [pc, #16]	; (8001310 <LL_RCC_SetAPB2Prescaler+0x24>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4313      	orrs	r3, r2
 8001302:	608b      	str	r3, [r1, #8]
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	40023800 	.word	0x40023800

08001314 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 800131c:	4b07      	ldr	r3, [pc, #28]	; (800133c <LL_RCC_SetTIMPrescaler+0x28>)
 800131e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001322:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001326:	4905      	ldr	r1, [pc, #20]	; (800133c <LL_RCC_SetTIMPrescaler+0x28>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4313      	orrs	r3, r2
 800132c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	40023800 	.word	0x40023800

08001340 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001344:	4b05      	ldr	r3, [pc, #20]	; (800135c <LL_RCC_PLL_Enable+0x1c>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a04      	ldr	r2, [pc, #16]	; (800135c <LL_RCC_PLL_Enable+0x1c>)
 800134a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800134e:	6013      	str	r3, [r2, #0]
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40023800 	.word	0x40023800

08001360 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001364:	4b07      	ldr	r3, [pc, #28]	; (8001384 <LL_RCC_PLL_IsReady+0x24>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800136c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001370:	bf0c      	ite	eq
 8001372:	2301      	moveq	r3, #1
 8001374:	2300      	movne	r3, #0
 8001376:	b2db      	uxtb	r3, r3
}
 8001378:	4618      	mov	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40023800 	.word	0x40023800

08001388 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
 8001394:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001396:	4b0d      	ldr	r3, [pc, #52]	; (80013cc <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001398:	685a      	ldr	r2, [r3, #4]
 800139a:	4b0d      	ldr	r3, [pc, #52]	; (80013d0 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 800139c:	4013      	ands	r3, r2
 800139e:	68f9      	ldr	r1, [r7, #12]
 80013a0:	68ba      	ldr	r2, [r7, #8]
 80013a2:	4311      	orrs	r1, r2
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	0192      	lsls	r2, r2, #6
 80013a8:	430a      	orrs	r2, r1
 80013aa:	4908      	ldr	r1, [pc, #32]	; (80013cc <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80013ac:	4313      	orrs	r3, r2
 80013ae:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80013b0:	4b06      	ldr	r3, [pc, #24]	; (80013cc <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80013b8:	4904      	ldr	r1, [pc, #16]	; (80013cc <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	4313      	orrs	r3, r2
 80013be:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	40023800 	.word	0x40023800
 80013d0:	ffbf8000 	.word	0xffbf8000

080013d4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013e0:	4907      	ldr	r1, [pc, #28]	; (8001400 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80013e8:	4b05      	ldr	r3, [pc, #20]	; (8001400 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4013      	ands	r3, r2
 80013f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013f2:	68fb      	ldr	r3, [r7, #12]
}
 80013f4:	bf00      	nop
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	40023800 	.word	0x40023800

08001404 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800140c:	4b08      	ldr	r3, [pc, #32]	; (8001430 <LL_APB1_GRP1_EnableClock+0x2c>)
 800140e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001410:	4907      	ldr	r1, [pc, #28]	; (8001430 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4313      	orrs	r3, r2
 8001416:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <LL_APB1_GRP1_EnableClock+0x2c>)
 800141a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4013      	ands	r3, r2
 8001420:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001422:	68fb      	ldr	r3, [r7, #12]
}
 8001424:	bf00      	nop
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	40023800 	.word	0x40023800

08001434 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800143c:	4b08      	ldr	r3, [pc, #32]	; (8001460 <LL_APB2_GRP1_EnableClock+0x2c>)
 800143e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001440:	4907      	ldr	r1, [pc, #28]	; (8001460 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4313      	orrs	r3, r2
 8001446:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001448:	4b05      	ldr	r3, [pc, #20]	; (8001460 <LL_APB2_GRP1_EnableClock+0x2c>)
 800144a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4013      	ands	r3, r2
 8001450:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001452:	68fb      	ldr	r3, [r7, #12]
}
 8001454:	bf00      	nop
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	40023800 	.word	0x40023800

08001464 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800146e:	4a13      	ldr	r2, [pc, #76]	; (80014bc <LL_SYSCFG_SetEXTISource+0x58>)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	3302      	adds	r3, #2
 8001476:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	0c1b      	lsrs	r3, r3, #16
 800147e:	43db      	mvns	r3, r3
 8001480:	ea02 0103 	and.w	r1, r2, r3
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	0c1b      	lsrs	r3, r3, #16
 8001488:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	fa93 f3a3 	rbit	r3, r3
 8001490:	60bb      	str	r3, [r7, #8]
  return result;
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	fab3 f383 	clz	r3, r3
 8001498:	b2db      	uxtb	r3, r3
 800149a:	461a      	mov	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	fa03 f202 	lsl.w	r2, r3, r2
 80014a2:	4806      	ldr	r0, [pc, #24]	; (80014bc <LL_SYSCFG_SetEXTISource+0x58>)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	430a      	orrs	r2, r1
 80014aa:	3302      	adds	r3, #2
 80014ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80014b0:	bf00      	nop
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	40013800 	.word	0x40013800

080014c0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <LL_FLASH_SetLatency+0x24>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f023 0207 	bic.w	r2, r3, #7
 80014d0:	4904      	ldr	r1, [pc, #16]	; (80014e4 <LL_FLASH_SetLatency+0x24>)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	600b      	str	r3, [r1, #0]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	40023c00 	.word	0x40023c00

080014e8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80014ec:	4b04      	ldr	r3, [pc, #16]	; (8001500 <LL_FLASH_GetLatency+0x18>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0307 	and.w	r3, r3, #7
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	40023c00 	.word	0x40023c00

08001504 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001514:	4904      	ldr	r1, [pc, #16]	; (8001528 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4313      	orrs	r3, r2
 800151a:	600b      	str	r3, [r1, #0]
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	40007000 	.word	0x40007000

0800152c <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001538:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800153c:	bf0c      	ite	eq
 800153e:	2301      	moveq	r3, #1
 8001540:	2300      	movne	r3, #0
 8001542:	b2db      	uxtb	r3, r3
}
 8001544:	4618      	mov	r0, r3
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	40007000 	.word	0x40007000

08001554 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f023 0210 	bic.w	r2, r3, #16
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	431a      	orrs	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	605a      	str	r2, [r3, #4]
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr

0800157a <LL_TIM_SetOnePulseMode>:
  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
{
 800157a:	b480      	push	{r7}
 800157c:	b083      	sub	sp, #12
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f023 0208 	bic.w	r2, r3, #8
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	431a      	orrs	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	601a      	str	r2, [r3, #0]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	601a      	str	r2, [r3, #0]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d01c      	beq.n	800160a <LL_TIM_OC_DisableFast+0x4a>
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	2b04      	cmp	r3, #4
 80015d4:	d017      	beq.n	8001606 <LL_TIM_OC_DisableFast+0x46>
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	2b10      	cmp	r3, #16
 80015da:	d012      	beq.n	8001602 <LL_TIM_OC_DisableFast+0x42>
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	2b40      	cmp	r3, #64	; 0x40
 80015e0:	d00d      	beq.n	80015fe <LL_TIM_OC_DisableFast+0x3e>
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015e8:	d007      	beq.n	80015fa <LL_TIM_OC_DisableFast+0x3a>
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015f0:	d101      	bne.n	80015f6 <LL_TIM_OC_DisableFast+0x36>
 80015f2:	2305      	movs	r3, #5
 80015f4:	e00a      	b.n	800160c <LL_TIM_OC_DisableFast+0x4c>
 80015f6:	2306      	movs	r3, #6
 80015f8:	e008      	b.n	800160c <LL_TIM_OC_DisableFast+0x4c>
 80015fa:	2304      	movs	r3, #4
 80015fc:	e006      	b.n	800160c <LL_TIM_OC_DisableFast+0x4c>
 80015fe:	2303      	movs	r3, #3
 8001600:	e004      	b.n	800160c <LL_TIM_OC_DisableFast+0x4c>
 8001602:	2302      	movs	r3, #2
 8001604:	e002      	b.n	800160c <LL_TIM_OC_DisableFast+0x4c>
 8001606:	2301      	movs	r3, #1
 8001608:	e000      	b.n	800160c <LL_TIM_OC_DisableFast+0x4c>
 800160a:	2300      	movs	r3, #0
 800160c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	3318      	adds	r3, #24
 8001612:	4619      	mov	r1, r3
 8001614:	7bfb      	ldrb	r3, [r7, #15]
 8001616:	4a0b      	ldr	r2, [pc, #44]	; (8001644 <LL_TIM_OC_DisableFast+0x84>)
 8001618:	5cd3      	ldrb	r3, [r2, r3]
 800161a:	440b      	add	r3, r1
 800161c:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	4908      	ldr	r1, [pc, #32]	; (8001648 <LL_TIM_OC_DisableFast+0x88>)
 8001626:	5ccb      	ldrb	r3, [r1, r3]
 8001628:	4619      	mov	r1, r3
 800162a:	2304      	movs	r3, #4
 800162c:	408b      	lsls	r3, r1
 800162e:	43db      	mvns	r3, r3
 8001630:	401a      	ands	r2, r3
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	601a      	str	r2, [r3, #0]

}
 8001636:	bf00      	nop
 8001638:	3714      	adds	r7, #20
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	0800d0c4 	.word	0x0800d0c4
 8001648:	0800d0cc 	.word	0x0800d0cc

0800164c <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d01c      	beq.n	8001696 <LL_TIM_OC_EnablePreload+0x4a>
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	2b04      	cmp	r3, #4
 8001660:	d017      	beq.n	8001692 <LL_TIM_OC_EnablePreload+0x46>
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	2b10      	cmp	r3, #16
 8001666:	d012      	beq.n	800168e <LL_TIM_OC_EnablePreload+0x42>
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	2b40      	cmp	r3, #64	; 0x40
 800166c:	d00d      	beq.n	800168a <LL_TIM_OC_EnablePreload+0x3e>
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001674:	d007      	beq.n	8001686 <LL_TIM_OC_EnablePreload+0x3a>
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800167c:	d101      	bne.n	8001682 <LL_TIM_OC_EnablePreload+0x36>
 800167e:	2305      	movs	r3, #5
 8001680:	e00a      	b.n	8001698 <LL_TIM_OC_EnablePreload+0x4c>
 8001682:	2306      	movs	r3, #6
 8001684:	e008      	b.n	8001698 <LL_TIM_OC_EnablePreload+0x4c>
 8001686:	2304      	movs	r3, #4
 8001688:	e006      	b.n	8001698 <LL_TIM_OC_EnablePreload+0x4c>
 800168a:	2303      	movs	r3, #3
 800168c:	e004      	b.n	8001698 <LL_TIM_OC_EnablePreload+0x4c>
 800168e:	2302      	movs	r3, #2
 8001690:	e002      	b.n	8001698 <LL_TIM_OC_EnablePreload+0x4c>
 8001692:	2301      	movs	r3, #1
 8001694:	e000      	b.n	8001698 <LL_TIM_OC_EnablePreload+0x4c>
 8001696:	2300      	movs	r3, #0
 8001698:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3318      	adds	r3, #24
 800169e:	4619      	mov	r1, r3
 80016a0:	7bfb      	ldrb	r3, [r7, #15]
 80016a2:	4a0a      	ldr	r2, [pc, #40]	; (80016cc <LL_TIM_OC_EnablePreload+0x80>)
 80016a4:	5cd3      	ldrb	r3, [r2, r3]
 80016a6:	440b      	add	r3, r1
 80016a8:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
 80016b0:	4907      	ldr	r1, [pc, #28]	; (80016d0 <LL_TIM_OC_EnablePreload+0x84>)
 80016b2:	5ccb      	ldrb	r3, [r1, r3]
 80016b4:	4619      	mov	r1, r3
 80016b6:	2308      	movs	r3, #8
 80016b8:	408b      	lsls	r3, r1
 80016ba:	431a      	orrs	r2, r3
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	601a      	str	r2, [r3, #0]
}
 80016c0:	bf00      	nop
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	0800d0c4 	.word	0x0800d0c4
 80016d0:	0800d0cc 	.word	0x0800d0cc

080016d4 <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b087      	sub	sp, #28
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d01c      	beq.n	8001720 <LL_TIM_IC_SetActiveInput+0x4c>
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d017      	beq.n	800171c <LL_TIM_IC_SetActiveInput+0x48>
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	2b10      	cmp	r3, #16
 80016f0:	d012      	beq.n	8001718 <LL_TIM_IC_SetActiveInput+0x44>
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	2b40      	cmp	r3, #64	; 0x40
 80016f6:	d00d      	beq.n	8001714 <LL_TIM_IC_SetActiveInput+0x40>
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016fe:	d007      	beq.n	8001710 <LL_TIM_IC_SetActiveInput+0x3c>
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001706:	d101      	bne.n	800170c <LL_TIM_IC_SetActiveInput+0x38>
 8001708:	2305      	movs	r3, #5
 800170a:	e00a      	b.n	8001722 <LL_TIM_IC_SetActiveInput+0x4e>
 800170c:	2306      	movs	r3, #6
 800170e:	e008      	b.n	8001722 <LL_TIM_IC_SetActiveInput+0x4e>
 8001710:	2304      	movs	r3, #4
 8001712:	e006      	b.n	8001722 <LL_TIM_IC_SetActiveInput+0x4e>
 8001714:	2303      	movs	r3, #3
 8001716:	e004      	b.n	8001722 <LL_TIM_IC_SetActiveInput+0x4e>
 8001718:	2302      	movs	r3, #2
 800171a:	e002      	b.n	8001722 <LL_TIM_IC_SetActiveInput+0x4e>
 800171c:	2301      	movs	r3, #1
 800171e:	e000      	b.n	8001722 <LL_TIM_IC_SetActiveInput+0x4e>
 8001720:	2300      	movs	r3, #0
 8001722:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	3318      	adds	r3, #24
 8001728:	4619      	mov	r1, r3
 800172a:	7dfb      	ldrb	r3, [r7, #23]
 800172c:	4a0e      	ldr	r2, [pc, #56]	; (8001768 <LL_TIM_IC_SetActiveInput+0x94>)
 800172e:	5cd3      	ldrb	r3, [r2, r3]
 8001730:	440b      	add	r3, r1
 8001732:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	7dfb      	ldrb	r3, [r7, #23]
 800173a:	490c      	ldr	r1, [pc, #48]	; (800176c <LL_TIM_IC_SetActiveInput+0x98>)
 800173c:	5ccb      	ldrb	r3, [r1, r3]
 800173e:	4619      	mov	r1, r3
 8001740:	2303      	movs	r3, #3
 8001742:	408b      	lsls	r3, r1
 8001744:	43db      	mvns	r3, r3
 8001746:	401a      	ands	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	0c1b      	lsrs	r3, r3, #16
 800174c:	7df9      	ldrb	r1, [r7, #23]
 800174e:	4807      	ldr	r0, [pc, #28]	; (800176c <LL_TIM_IC_SetActiveInput+0x98>)
 8001750:	5c41      	ldrb	r1, [r0, r1]
 8001752:	408b      	lsls	r3, r1
 8001754:	431a      	orrs	r2, r3
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	601a      	str	r2, [r3, #0]
}
 800175a:	bf00      	nop
 800175c:	371c      	adds	r7, #28
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	0800d0c4 	.word	0x0800d0c4
 800176c:	0800d0d4 	.word	0x0800d0d4

08001770 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 8001770:	b480      	push	{r7}
 8001772:	b087      	sub	sp, #28
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	2b01      	cmp	r3, #1
 8001780:	d01c      	beq.n	80017bc <LL_TIM_IC_SetPrescaler+0x4c>
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	2b04      	cmp	r3, #4
 8001786:	d017      	beq.n	80017b8 <LL_TIM_IC_SetPrescaler+0x48>
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	2b10      	cmp	r3, #16
 800178c:	d012      	beq.n	80017b4 <LL_TIM_IC_SetPrescaler+0x44>
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	2b40      	cmp	r3, #64	; 0x40
 8001792:	d00d      	beq.n	80017b0 <LL_TIM_IC_SetPrescaler+0x40>
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800179a:	d007      	beq.n	80017ac <LL_TIM_IC_SetPrescaler+0x3c>
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017a2:	d101      	bne.n	80017a8 <LL_TIM_IC_SetPrescaler+0x38>
 80017a4:	2305      	movs	r3, #5
 80017a6:	e00a      	b.n	80017be <LL_TIM_IC_SetPrescaler+0x4e>
 80017a8:	2306      	movs	r3, #6
 80017aa:	e008      	b.n	80017be <LL_TIM_IC_SetPrescaler+0x4e>
 80017ac:	2304      	movs	r3, #4
 80017ae:	e006      	b.n	80017be <LL_TIM_IC_SetPrescaler+0x4e>
 80017b0:	2303      	movs	r3, #3
 80017b2:	e004      	b.n	80017be <LL_TIM_IC_SetPrescaler+0x4e>
 80017b4:	2302      	movs	r3, #2
 80017b6:	e002      	b.n	80017be <LL_TIM_IC_SetPrescaler+0x4e>
 80017b8:	2301      	movs	r3, #1
 80017ba:	e000      	b.n	80017be <LL_TIM_IC_SetPrescaler+0x4e>
 80017bc:	2300      	movs	r3, #0
 80017be:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	3318      	adds	r3, #24
 80017c4:	4619      	mov	r1, r3
 80017c6:	7dfb      	ldrb	r3, [r7, #23]
 80017c8:	4a0e      	ldr	r2, [pc, #56]	; (8001804 <LL_TIM_IC_SetPrescaler+0x94>)
 80017ca:	5cd3      	ldrb	r3, [r2, r3]
 80017cc:	440b      	add	r3, r1
 80017ce:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	7dfb      	ldrb	r3, [r7, #23]
 80017d6:	490c      	ldr	r1, [pc, #48]	; (8001808 <LL_TIM_IC_SetPrescaler+0x98>)
 80017d8:	5ccb      	ldrb	r3, [r1, r3]
 80017da:	4619      	mov	r1, r3
 80017dc:	230c      	movs	r3, #12
 80017de:	408b      	lsls	r3, r1
 80017e0:	43db      	mvns	r3, r3
 80017e2:	401a      	ands	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	0c1b      	lsrs	r3, r3, #16
 80017e8:	7df9      	ldrb	r1, [r7, #23]
 80017ea:	4807      	ldr	r0, [pc, #28]	; (8001808 <LL_TIM_IC_SetPrescaler+0x98>)
 80017ec:	5c41      	ldrb	r1, [r0, r1]
 80017ee:	408b      	lsls	r3, r1
 80017f0:	431a      	orrs	r2, r3
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	601a      	str	r2, [r3, #0]
}
 80017f6:	bf00      	nop
 80017f8:	371c      	adds	r7, #28
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	0800d0c4 	.word	0x0800d0c4
 8001808:	0800d0d4 	.word	0x0800d0d4

0800180c <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 800180c:	b480      	push	{r7}
 800180e:	b087      	sub	sp, #28
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d01c      	beq.n	8001858 <LL_TIM_IC_SetFilter+0x4c>
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	2b04      	cmp	r3, #4
 8001822:	d017      	beq.n	8001854 <LL_TIM_IC_SetFilter+0x48>
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	2b10      	cmp	r3, #16
 8001828:	d012      	beq.n	8001850 <LL_TIM_IC_SetFilter+0x44>
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	2b40      	cmp	r3, #64	; 0x40
 800182e:	d00d      	beq.n	800184c <LL_TIM_IC_SetFilter+0x40>
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001836:	d007      	beq.n	8001848 <LL_TIM_IC_SetFilter+0x3c>
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800183e:	d101      	bne.n	8001844 <LL_TIM_IC_SetFilter+0x38>
 8001840:	2305      	movs	r3, #5
 8001842:	e00a      	b.n	800185a <LL_TIM_IC_SetFilter+0x4e>
 8001844:	2306      	movs	r3, #6
 8001846:	e008      	b.n	800185a <LL_TIM_IC_SetFilter+0x4e>
 8001848:	2304      	movs	r3, #4
 800184a:	e006      	b.n	800185a <LL_TIM_IC_SetFilter+0x4e>
 800184c:	2303      	movs	r3, #3
 800184e:	e004      	b.n	800185a <LL_TIM_IC_SetFilter+0x4e>
 8001850:	2302      	movs	r3, #2
 8001852:	e002      	b.n	800185a <LL_TIM_IC_SetFilter+0x4e>
 8001854:	2301      	movs	r3, #1
 8001856:	e000      	b.n	800185a <LL_TIM_IC_SetFilter+0x4e>
 8001858:	2300      	movs	r3, #0
 800185a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	3318      	adds	r3, #24
 8001860:	4619      	mov	r1, r3
 8001862:	7dfb      	ldrb	r3, [r7, #23]
 8001864:	4a0e      	ldr	r2, [pc, #56]	; (80018a0 <LL_TIM_IC_SetFilter+0x94>)
 8001866:	5cd3      	ldrb	r3, [r2, r3]
 8001868:	440b      	add	r3, r1
 800186a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	7dfb      	ldrb	r3, [r7, #23]
 8001872:	490c      	ldr	r1, [pc, #48]	; (80018a4 <LL_TIM_IC_SetFilter+0x98>)
 8001874:	5ccb      	ldrb	r3, [r1, r3]
 8001876:	4619      	mov	r1, r3
 8001878:	23f0      	movs	r3, #240	; 0xf0
 800187a:	408b      	lsls	r3, r1
 800187c:	43db      	mvns	r3, r3
 800187e:	401a      	ands	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	0c1b      	lsrs	r3, r3, #16
 8001884:	7df9      	ldrb	r1, [r7, #23]
 8001886:	4807      	ldr	r0, [pc, #28]	; (80018a4 <LL_TIM_IC_SetFilter+0x98>)
 8001888:	5c41      	ldrb	r1, [r0, r1]
 800188a:	408b      	lsls	r3, r1
 800188c:	431a      	orrs	r2, r3
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	601a      	str	r2, [r3, #0]
}
 8001892:	bf00      	nop
 8001894:	371c      	adds	r7, #28
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	0800d0c4 	.word	0x0800d0c4
 80018a4:	0800d0d4 	.word	0x0800d0d4

080018a8 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b087      	sub	sp, #28
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d01c      	beq.n	80018f4 <LL_TIM_IC_SetPolarity+0x4c>
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	2b04      	cmp	r3, #4
 80018be:	d017      	beq.n	80018f0 <LL_TIM_IC_SetPolarity+0x48>
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	2b10      	cmp	r3, #16
 80018c4:	d012      	beq.n	80018ec <LL_TIM_IC_SetPolarity+0x44>
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	2b40      	cmp	r3, #64	; 0x40
 80018ca:	d00d      	beq.n	80018e8 <LL_TIM_IC_SetPolarity+0x40>
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018d2:	d007      	beq.n	80018e4 <LL_TIM_IC_SetPolarity+0x3c>
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018da:	d101      	bne.n	80018e0 <LL_TIM_IC_SetPolarity+0x38>
 80018dc:	2305      	movs	r3, #5
 80018de:	e00a      	b.n	80018f6 <LL_TIM_IC_SetPolarity+0x4e>
 80018e0:	2306      	movs	r3, #6
 80018e2:	e008      	b.n	80018f6 <LL_TIM_IC_SetPolarity+0x4e>
 80018e4:	2304      	movs	r3, #4
 80018e6:	e006      	b.n	80018f6 <LL_TIM_IC_SetPolarity+0x4e>
 80018e8:	2303      	movs	r3, #3
 80018ea:	e004      	b.n	80018f6 <LL_TIM_IC_SetPolarity+0x4e>
 80018ec:	2302      	movs	r3, #2
 80018ee:	e002      	b.n	80018f6 <LL_TIM_IC_SetPolarity+0x4e>
 80018f0:	2301      	movs	r3, #1
 80018f2:	e000      	b.n	80018f6 <LL_TIM_IC_SetPolarity+0x4e>
 80018f4:	2300      	movs	r3, #0
 80018f6:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	6a1a      	ldr	r2, [r3, #32]
 80018fc:	7dfb      	ldrb	r3, [r7, #23]
 80018fe:	490b      	ldr	r1, [pc, #44]	; (800192c <LL_TIM_IC_SetPolarity+0x84>)
 8001900:	5ccb      	ldrb	r3, [r1, r3]
 8001902:	4619      	mov	r1, r3
 8001904:	230a      	movs	r3, #10
 8001906:	408b      	lsls	r3, r1
 8001908:	43db      	mvns	r3, r3
 800190a:	401a      	ands	r2, r3
 800190c:	7dfb      	ldrb	r3, [r7, #23]
 800190e:	4907      	ldr	r1, [pc, #28]	; (800192c <LL_TIM_IC_SetPolarity+0x84>)
 8001910:	5ccb      	ldrb	r3, [r1, r3]
 8001912:	4619      	mov	r1, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	408b      	lsls	r3, r1
 8001918:	431a      	orrs	r2, r3
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 800191e:	bf00      	nop
 8001920:	371c      	adds	r7, #28
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	0800d0dc 	.word	0x0800d0dc

08001930 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001942:	f023 0307 	bic.w	r3, r3, #7
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	431a      	orrs	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	609a      	str	r2, [r3, #8]
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
 8001962:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f023 0207 	bic.w	r2, r3, #7
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	431a      	orrs	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	609a      	str	r2, [r3, #8]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	431a      	orrs	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	605a      	str	r2, [r3, #4]
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	609a      	str	r2, [r3, #8]
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80019c6:	b480      	push	{r7}
 80019c8:	b083      	sub	sp, #12
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	60da      	str	r2, [r3, #12]
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	615a      	str	r2, [r3, #20]
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b089      	sub	sp, #36	; 0x24
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	60f8      	str	r0, [r7, #12]
 8001a1a:	60b9      	str	r1, [r7, #8]
 8001a1c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	fa93 f3a3 	rbit	r3, r3
 8001a2c:	613b      	str	r3, [r7, #16]
  return result;
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	fab3 f383 	clz	r3, r3
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	2103      	movs	r1, #3
 8001a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	401a      	ands	r2, r3
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	fa93 f3a3 	rbit	r3, r3
 8001a4c:	61bb      	str	r3, [r7, #24]
  return result;
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	fab3 f383 	clz	r3, r3
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	6879      	ldr	r1, [r7, #4]
 8001a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a5e:	431a      	orrs	r2, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	601a      	str	r2, [r3, #0]
}
 8001a64:	bf00      	nop
 8001a66:	3724      	adds	r7, #36	; 0x24
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b089      	sub	sp, #36	; 0x24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	68da      	ldr	r2, [r3, #12]
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	fa93 f3a3 	rbit	r3, r3
 8001a8a:	613b      	str	r3, [r7, #16]
  return result;
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	fab3 f383 	clz	r3, r3
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	2103      	movs	r1, #3
 8001a98:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	401a      	ands	r2, r3
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	fa93 f3a3 	rbit	r3, r3
 8001aaa:	61bb      	str	r3, [r7, #24]
  return result;
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	fab3 f383 	clz	r3, r3
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8001abc:	431a      	orrs	r2, r3
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	60da      	str	r2, [r3, #12]
}
 8001ac2:	bf00      	nop
 8001ac4:	3724      	adds	r7, #36	; 0x24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
 8001ad6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	041a      	lsls	r2, r3, #16
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	619a      	str	r2, [r3, #24]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001af0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001af4:	f7ff fc9e 	bl	8001434 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001af8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001afc:	f7ff fc82 	bl	8001404 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b00:	2007      	movs	r0, #7
 8001b02:	f7ff f9eb 	bl	8000edc <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b06:	f000 f81b 	bl	8001b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b0a:	f000 fc69 	bl	80023e0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001b0e:	f000 f865 	bl	8001bdc <MX_ADC1_Init>
  MX_I2C3_Init();
 8001b12:	f000 f8e1 	bl	8001cd8 <MX_I2C3_Init>
  MX_TIM2_Init();
 8001b16:	f000 f9a1 	bl	8001e5c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b1a:	f000 f9d7 	bl	8001ecc <MX_TIM3_Init>
  MX_TIM4_Init();
 8001b1e:	f000 fa4f 	bl	8001fc0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001b22:	f000 fac7 	bl	80020b4 <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8001b26:	f000 fc0b 	bl	8002340 <MX_USART2_UART_Init>
  MX_TIM9_Init();
 8001b2a:	f000 fb03 	bl	8002134 <MX_TIM9_Init>
  MX_SPI2_Init();
 8001b2e:	f000 f941 	bl	8001db4 <MX_SPI2_Init>
  MX_TIM10_Init();
 8001b32:	f000 fb39 	bl	80021a8 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001b36:	f000 fb9d 	bl	8002274 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  Init();
 8001b3a:	f005 f9c1 	bl	8006ec0 <Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8001b3e:	e7fe      	b.n	8001b3e <main+0x52>

08001b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8001b44:	2003      	movs	r0, #3
 8001b46:	f7ff fcbb 	bl	80014c0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8001b4a:	bf00      	nop
 8001b4c:	f7ff fccc 	bl	80014e8 <LL_FLASH_GetLatency>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b03      	cmp	r3, #3
 8001b54:	d1fa      	bne.n	8001b4c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001b56:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8001b5a:	f7ff fcd3 	bl	8001504 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8001b5e:	2010      	movs	r0, #16
 8001b60:	f7ff fb64 	bl	800122c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8001b64:	f7ff fb40 	bl	80011e8 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001b68:	bf00      	nop
 8001b6a:	f7ff fb4d 	bl	8001208 <LL_RCC_HSI_IsReady>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d1fa      	bne.n	8001b6a <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 100, LL_RCC_PLLP_DIV_2);
 8001b74:	2300      	movs	r3, #0
 8001b76:	2264      	movs	r2, #100	; 0x64
 8001b78:	2108      	movs	r1, #8
 8001b7a:	2000      	movs	r0, #0
 8001b7c:	f7ff fc04 	bl	8001388 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001b80:	f7ff fbde 	bl	8001340 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001b84:	bf00      	nop
 8001b86:	f7ff fbeb 	bl	8001360 <LL_RCC_PLL_IsReady>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d1fa      	bne.n	8001b86 <SystemClock_Config+0x46>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8001b90:	bf00      	nop
 8001b92:	f7ff fccb 	bl	800152c <LL_PWR_IsActiveFlag_VOS>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d0fa      	beq.n	8001b92 <SystemClock_Config+0x52>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f7ff fb7d 	bl	800129c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001ba2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ba6:	f7ff fb8d 	bl	80012c4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001baa:	2000      	movs	r0, #0
 8001bac:	f7ff fb9e 	bl	80012ec <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001bb0:	2002      	movs	r0, #2
 8001bb2:	f7ff fb51 	bl	8001258 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001bb6:	bf00      	nop
 8001bb8:	f7ff fb62 	bl	8001280 <LL_RCC_GetSysClkSource>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b08      	cmp	r3, #8
 8001bc0:	d1fa      	bne.n	8001bb8 <SystemClock_Config+0x78>
  {

  }
  LL_Init1msTick(100000000);
 8001bc2:	4805      	ldr	r0, [pc, #20]	; (8001bd8 <SystemClock_Config+0x98>)
 8001bc4:	f002 ff76 	bl	8004ab4 <LL_Init1msTick>
  LL_SetSystemCoreClock(100000000);
 8001bc8:	4803      	ldr	r0, [pc, #12]	; (8001bd8 <SystemClock_Config+0x98>)
 8001bca:	f002 ff81 	bl	8004ad0 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001bce:	2000      	movs	r0, #0
 8001bd0:	f7ff fba0 	bl	8001314 <LL_RCC_SetTIMPrescaler>
}
 8001bd4:	bf00      	nop
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	05f5e100 	.word	0x05f5e100

08001bdc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b090      	sub	sp, #64	; 0x40
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001be2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001bee:	f107 0320 	add.w	r3, r7, #32
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]
 8001bfa:	60da      	str	r2, [r3, #12]
 8001bfc:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61fb      	str	r3, [r7, #28]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
 8001c10:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8001c12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001c16:	f7ff fc0d 	bl	8001434 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001c1a:	2001      	movs	r0, #1
 8001c1c:	f7ff fbda 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001c20:	2002      	movs	r0, #2
 8001c22:	f7ff fbd7 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA6   ------> ADC1_IN6
  PA7   ------> ADC1_IN7
  PB0   ------> ADC1_IN8
  */
  GPIO_InitStruct.Pin = ADC_Sensor1_Pin|ADC_Sensor2_Pin;
 8001c26:	23c0      	movs	r3, #192	; 0xc0
 8001c28:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	4619      	mov	r1, r3
 8001c36:	4823      	ldr	r0, [pc, #140]	; (8001cc4 <MX_ADC1_Init+0xe8>)
 8001c38:	f001 fe32 	bl	80038a0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ADC_Battery_Pin;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001c40:	2303      	movs	r3, #3
 8001c42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(ADC_Battery_GPIO_Port, &GPIO_InitStruct);
 8001c48:	1d3b      	adds	r3, r7, #4
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	481e      	ldr	r0, [pc, #120]	; (8001cc8 <MX_ADC1_Init+0xec>)
 8001c4e:	f001 fe27 	bl	80038a0 <LL_GPIO_Init>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001c52:	2300      	movs	r3, #0
 8001c54:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001c56:	2300      	movs	r3, #0
 8001c58:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001c5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c62:	4619      	mov	r1, r3
 8001c64:	4819      	ldr	r0, [pc, #100]	; (8001ccc <MX_ADC1_Init+0xf0>)
 8001c66:	f001 fb91 	bl	800338c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001c76:	2300      	movs	r3, #0
 8001c78:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	633b      	str	r3, [r7, #48]	; 0x30
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001c7e:	f107 0320 	add.w	r3, r7, #32
 8001c82:	4619      	mov	r1, r3
 8001c84:	4811      	ldr	r0, [pc, #68]	; (8001ccc <MX_ADC1_Init+0xf0>)
 8001c86:	f001 fbad 	bl	80033e4 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 8001c8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c8e:	480f      	ldr	r0, [pc, #60]	; (8001ccc <MX_ADC1_Init+0xf0>)
 8001c90:	f7ff fa07 	bl	80010a2 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c98:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001c9a:	f107 031c 	add.w	r3, r7, #28
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	480b      	ldr	r0, [pc, #44]	; (8001cd0 <MX_ADC1_Init+0xf4>)
 8001ca2:	f001 fb55 	bl	8003350 <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 8001ca6:	4a0b      	ldr	r2, [pc, #44]	; (8001cd4 <MX_ADC1_Init+0xf8>)
 8001ca8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cac:	4807      	ldr	r0, [pc, #28]	; (8001ccc <MX_ADC1_Init+0xf0>)
 8001cae:	f7ff f9c2 	bl	8001036 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_28CYCLES);
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	4907      	ldr	r1, [pc, #28]	; (8001cd4 <MX_ADC1_Init+0xf8>)
 8001cb6:	4805      	ldr	r0, [pc, #20]	; (8001ccc <MX_ADC1_Init+0xf0>)
 8001cb8:	f7ff fa06 	bl	80010c8 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cbc:	bf00      	nop
 8001cbe:	3740      	adds	r7, #64	; 0x40
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40020000 	.word	0x40020000
 8001cc8:	40020400 	.word	0x40020400
 8001ccc:	40012000 	.word	0x40012000
 8001cd0:	40012300 	.word	0x40012300
 8001cd4:	03200006 	.word	0x03200006

08001cd8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08e      	sub	sp, #56	; 0x38
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C3_Init 0 */

  /* USER CODE END I2C3_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001cde:	f107 0318 	add.w	r3, r7, #24
 8001ce2:	2220      	movs	r2, #32
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f008 fc40 	bl	800a56c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	463b      	mov	r3, r7
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]
 8001cf8:	611a      	str	r2, [r3, #16]
 8001cfa:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001cfc:	2004      	movs	r0, #4
 8001cfe:	f7ff fb69 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d02:	2001      	movs	r0, #1
 8001d04:	f7ff fb66 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  /**I2C3 GPIO Configuration
  PC9   ------> I2C3_SDA
  PA8   ------> I2C3_SCL
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8001d08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d0c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d12:	2303      	movs	r3, #3
 8001d14:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001d16:	2301      	movs	r3, #1
 8001d18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001d1e:	2304      	movs	r3, #4
 8001d20:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d22:	463b      	mov	r3, r7
 8001d24:	4619      	mov	r1, r3
 8001d26:	481f      	ldr	r0, [pc, #124]	; (8001da4 <MX_I2C3_Init+0xcc>)
 8001d28:	f001 fdba 	bl	80038a0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001d2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d30:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d32:	2302      	movs	r3, #2
 8001d34:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d36:	2303      	movs	r3, #3
 8001d38:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001d42:	2304      	movs	r3, #4
 8001d44:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d46:	463b      	mov	r3, r7
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4817      	ldr	r0, [pc, #92]	; (8001da8 <MX_I2C3_Init+0xd0>)
 8001d4c:	f001 fda8 	bl	80038a0 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3);
 8001d50:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001d54:	f7ff fb56 	bl	8001404 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C3_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C3);
 8001d58:	4814      	ldr	r0, [pc, #80]	; (8001dac <MX_I2C3_Init+0xd4>)
 8001d5a:	f7ff fa34 	bl	80011c6 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C3);
 8001d5e:	4813      	ldr	r0, [pc, #76]	; (8001dac <MX_I2C3_Init+0xd4>)
 8001d60:	f7ff fa0e 	bl	8001180 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C3);
 8001d64:	4811      	ldr	r0, [pc, #68]	; (8001dac <MX_I2C3_Init+0xd4>)
 8001d66:	f7ff f9fb 	bl	8001160 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8001d6e:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <MX_I2C3_Init+0xd8>)
 8001d70:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8001d72:	2300      	movs	r3, #0
 8001d74:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001d7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d7e:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001d80:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d84:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C3, &I2C_InitStruct);
 8001d86:	f107 0318 	add.w	r3, r7, #24
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4807      	ldr	r0, [pc, #28]	; (8001dac <MX_I2C3_Init+0xd4>)
 8001d8e:	f001 ff07 	bl	8003ba0 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C3, 0);
 8001d92:	2100      	movs	r1, #0
 8001d94:	4805      	ldr	r0, [pc, #20]	; (8001dac <MX_I2C3_Init+0xd4>)
 8001d96:	f7ff fa03 	bl	80011a0 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001d9a:	bf00      	nop
 8001d9c:	3738      	adds	r7, #56	; 0x38
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40020800 	.word	0x40020800
 8001da8:	40020000 	.word	0x40020000
 8001dac:	40005c00 	.word	0x40005c00
 8001db0:	000186a0 	.word	0x000186a0

08001db4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b090      	sub	sp, #64	; 0x40
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001dba:	f107 0318 	add.w	r3, r7, #24
 8001dbe:	2228      	movs	r2, #40	; 0x28
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f008 fbd2 	bl	800a56c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc8:	463b      	mov	r3, r7
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	605a      	str	r2, [r3, #4]
 8001dd0:	609a      	str	r2, [r3, #8]
 8001dd2:	60da      	str	r2, [r3, #12]
 8001dd4:	611a      	str	r2, [r3, #16]
 8001dd6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001dd8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001ddc:	f7ff fb12 	bl	8001404 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001de0:	2002      	movs	r0, #2
 8001de2:	f7ff faf7 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB10   ------> SPI2_SCK
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_15;
 8001de6:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001dea:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001dec:	2302      	movs	r3, #2
 8001dee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001df0:	2303      	movs	r3, #3
 8001df2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001dfc:	2305      	movs	r3, #5
 8001dfe:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e00:	463b      	mov	r3, r7
 8001e02:	4619      	mov	r1, r3
 8001e04:	4813      	ldr	r0, [pc, #76]	; (8001e54 <MX_SPI2_Init+0xa0>)
 8001e06:	f001 fd4b 	bl	80038a0 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001e0e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001e12:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001e14:	2300      	movs	r3, #0
 8001e16:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e24:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8001e26:	2300      	movs	r3, #0
 8001e28:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001e32:	230a      	movs	r3, #10
 8001e34:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001e36:	f107 0318 	add.w	r3, r7, #24
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4806      	ldr	r0, [pc, #24]	; (8001e58 <MX_SPI2_Init+0xa4>)
 8001e3e:	f002 f846 	bl	8003ece <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8001e42:	2100      	movs	r1, #0
 8001e44:	4804      	ldr	r0, [pc, #16]	; (8001e58 <MX_SPI2_Init+0xa4>)
 8001e46:	f7ff fb85 	bl	8001554 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e4a:	bf00      	nop
 8001e4c:	3740      	adds	r7, #64	; 0x40
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40020400 	.word	0x40020400
 8001e58:	40003800 	.word	0x40003800

08001e5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001e62:	1d3b      	adds	r3, r7, #4
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001e70:	2001      	movs	r0, #1
 8001e72:	f7ff fac7 	bl	8001404 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 99;
 8001e76:	2363      	movs	r3, #99	; 0x63
 8001e78:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 4294967295;
 8001e7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e82:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001e84:	2300      	movs	r3, #0
 8001e86:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e90:	f002 f8e2 	bl	8004058 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001e94:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e98:	f7ff fb82 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ea2:	f7ff fd45 	bl	8001930 <LL_TIM_SetClockSource>
  LL_TIM_SetOnePulseMode(TIM2, LL_TIM_ONEPULSEMODE_SINGLE);
 8001ea6:	2108      	movs	r1, #8
 8001ea8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eac:	f7ff fb65 	bl	800157a <LL_TIM_SetOnePulseMode>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eb6:	f7ff fd63 	bl	8001980 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8001eba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ebe:	f7ff fd72 	bl	80019a6 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ec2:	bf00      	nop
 8001ec4:	3718      	adds	r7, #24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08c      	sub	sp, #48	; 0x30
 8001ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001ed2:	f107 031c 	add.w	r3, r7, #28
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	60da      	str	r2, [r3, #12]
 8001ee0:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee2:	1d3b      	adds	r3, r7, #4
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
 8001ef0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001ef2:	2002      	movs	r0, #2
 8001ef4:	f7ff fa86 	bl	8001404 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001ef8:	2004      	movs	r0, #4
 8001efa:	f7ff fa6b 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PC6   ------> TIM3_CH1
  PC7   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = MotorR_Encoder1_Pin|MotorR_Encoder2_Pin;
 8001efe:	23c0      	movs	r3, #192	; 0xc0
 8001f00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001f02:	2302      	movs	r3, #2
 8001f04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001f12:	2302      	movs	r3, #2
 8001f14:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f16:	1d3b      	adds	r3, r7, #4
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4827      	ldr	r0, [pc, #156]	; (8001fb8 <MX_TIM3_Init+0xec>)
 8001f1c:	f001 fcc0 	bl	80038a0 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  LL_TIM_SetEncoderMode(TIM3, LL_TIM_ENCODERMODE_X2_TI1);
 8001f20:	2101      	movs	r1, #1
 8001f22:	4826      	ldr	r0, [pc, #152]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f24:	f7ff fd19 	bl	800195a <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001f28:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	4823      	ldr	r0, [pc, #140]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f30:	f7ff fbd0 	bl	80016d4 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8001f34:	2200      	movs	r2, #0
 8001f36:	2101      	movs	r1, #1
 8001f38:	4820      	ldr	r0, [pc, #128]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f3a:	f7ff fc19 	bl	8001770 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2101      	movs	r1, #1
 8001f42:	481e      	ldr	r0, [pc, #120]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f44:	f7ff fc62 	bl	800180c <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	481b      	ldr	r0, [pc, #108]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f4e:	f7ff fcab 	bl	80018a8 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001f52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f56:	2110      	movs	r1, #16
 8001f58:	4818      	ldr	r0, [pc, #96]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f5a:	f7ff fbbb 	bl	80016d4 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2110      	movs	r1, #16
 8001f62:	4816      	ldr	r0, [pc, #88]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f64:	f7ff fc04 	bl	8001770 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2110      	movs	r1, #16
 8001f6c:	4813      	ldr	r0, [pc, #76]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f6e:	f7ff fc4d 	bl	800180c <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2110      	movs	r1, #16
 8001f76:	4811      	ldr	r0, [pc, #68]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f78:	f7ff fc96 	bl	80018a8 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001f80:	2300      	movs	r3, #0
 8001f82:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8001f84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001f8e:	f107 031c 	add.w	r3, r7, #28
 8001f92:	4619      	mov	r1, r3
 8001f94:	4809      	ldr	r0, [pc, #36]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f96:	f002 f85f 	bl	8004058 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001f9a:	4808      	ldr	r0, [pc, #32]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001f9c:	f7ff fb00 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4806      	ldr	r0, [pc, #24]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001fa4:	f7ff fcec 	bl	8001980 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001fa8:	4804      	ldr	r0, [pc, #16]	; (8001fbc <MX_TIM3_Init+0xf0>)
 8001faa:	f7ff fcfc 	bl	80019a6 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */

}
 8001fae:	bf00      	nop
 8001fb0:	3730      	adds	r7, #48	; 0x30
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40020800 	.word	0x40020800
 8001fbc:	40000400 	.word	0x40000400

08001fc0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08c      	sub	sp, #48	; 0x30
 8001fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001fc6:	f107 031c 	add.w	r3, r7, #28
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]
 8001fd4:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd6:	1d3b      	adds	r3, r7, #4
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	609a      	str	r2, [r3, #8]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	611a      	str	r2, [r3, #16]
 8001fe4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8001fe6:	2004      	movs	r0, #4
 8001fe8:	f7ff fa0c 	bl	8001404 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001fec:	2002      	movs	r0, #2
 8001fee:	f7ff f9f1 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  PB7   ------> TIM4_CH2
  */
  GPIO_InitStruct.Pin = MotorL_Encoder1_Pin|MotorL_Encoder2_Pin;
 8001ff2:	23c0      	movs	r3, #192	; 0xc0
 8001ff4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002002:	2300      	movs	r3, #0
 8002004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002006:	2302      	movs	r3, #2
 8002008:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800200a:	1d3b      	adds	r3, r7, #4
 800200c:	4619      	mov	r1, r3
 800200e:	4827      	ldr	r0, [pc, #156]	; (80020ac <MX_TIM4_Init+0xec>)
 8002010:	f001 fc46 	bl	80038a0 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  LL_TIM_SetEncoderMode(TIM4, LL_TIM_ENCODERMODE_X2_TI1);
 8002014:	2101      	movs	r1, #1
 8002016:	4826      	ldr	r0, [pc, #152]	; (80020b0 <MX_TIM4_Init+0xf0>)
 8002018:	f7ff fc9f 	bl	800195a <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 800201c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002020:	2101      	movs	r1, #1
 8002022:	4823      	ldr	r0, [pc, #140]	; (80020b0 <MX_TIM4_Init+0xf0>)
 8002024:	f7ff fb56 	bl	80016d4 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8002028:	2200      	movs	r2, #0
 800202a:	2101      	movs	r1, #1
 800202c:	4820      	ldr	r0, [pc, #128]	; (80020b0 <MX_TIM4_Init+0xf0>)
 800202e:	f7ff fb9f 	bl	8001770 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8002032:	2200      	movs	r2, #0
 8002034:	2101      	movs	r1, #1
 8002036:	481e      	ldr	r0, [pc, #120]	; (80020b0 <MX_TIM4_Init+0xf0>)
 8002038:	f7ff fbe8 	bl	800180c <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 800203c:	2200      	movs	r2, #0
 800203e:	2101      	movs	r1, #1
 8002040:	481b      	ldr	r0, [pc, #108]	; (80020b0 <MX_TIM4_Init+0xf0>)
 8002042:	f7ff fc31 	bl	80018a8 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002046:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800204a:	2110      	movs	r1, #16
 800204c:	4818      	ldr	r0, [pc, #96]	; (80020b0 <MX_TIM4_Init+0xf0>)
 800204e:	f7ff fb41 	bl	80016d4 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8002052:	2200      	movs	r2, #0
 8002054:	2110      	movs	r1, #16
 8002056:	4816      	ldr	r0, [pc, #88]	; (80020b0 <MX_TIM4_Init+0xf0>)
 8002058:	f7ff fb8a 	bl	8001770 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 800205c:	2200      	movs	r2, #0
 800205e:	2110      	movs	r1, #16
 8002060:	4813      	ldr	r0, [pc, #76]	; (80020b0 <MX_TIM4_Init+0xf0>)
 8002062:	f7ff fbd3 	bl	800180c <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8002066:	2200      	movs	r2, #0
 8002068:	2110      	movs	r1, #16
 800206a:	4811      	ldr	r0, [pc, #68]	; (80020b0 <MX_TIM4_Init+0xf0>)
 800206c:	f7ff fc1c 	bl	80018a8 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8002070:	2300      	movs	r3, #0
 8002072:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002074:	2300      	movs	r3, #0
 8002076:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8002078:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800207c:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800207e:	2300      	movs	r3, #0
 8002080:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002082:	f107 031c 	add.w	r3, r7, #28
 8002086:	4619      	mov	r1, r3
 8002088:	4809      	ldr	r0, [pc, #36]	; (80020b0 <MX_TIM4_Init+0xf0>)
 800208a:	f001 ffe5 	bl	8004058 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 800208e:	4808      	ldr	r0, [pc, #32]	; (80020b0 <MX_TIM4_Init+0xf0>)
 8002090:	f7ff fa86 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8002094:	2100      	movs	r1, #0
 8002096:	4806      	ldr	r0, [pc, #24]	; (80020b0 <MX_TIM4_Init+0xf0>)
 8002098:	f7ff fc72 	bl	8001980 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 800209c:	4804      	ldr	r0, [pc, #16]	; (80020b0 <MX_TIM4_Init+0xf0>)
 800209e:	f7ff fc82 	bl	80019a6 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80020a2:	bf00      	nop
 80020a4:	3730      	adds	r7, #48	; 0x30
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40020400 	.word	0x40020400
 80020b0:	40000800 	.word	0x40000800

080020b4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80020ba:	1d3b      	adds	r3, r7, #4
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 80020c8:	2008      	movs	r0, #8
 80020ca:	f7ff f99b 	bl	8001404 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 1));
 80020ce:	f7fe ff29 	bl	8000f24 <__NVIC_GetPriorityGrouping>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2201      	movs	r2, #1
 80020d6:	2100      	movs	r1, #0
 80020d8:	4618      	mov	r0, r3
 80020da:	f7fe ff79 	bl	8000fd0 <NVIC_EncodePriority>
 80020de:	4603      	mov	r3, r0
 80020e0:	4619      	mov	r1, r3
 80020e2:	2032      	movs	r0, #50	; 0x32
 80020e4:	f7fe ff4a 	bl	8000f7c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 80020e8:	2032      	movs	r0, #50	; 0x32
 80020ea:	f7fe ff29 	bl	8000f40 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80020f2:	2300      	movs	r3, #0
 80020f4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 10000;
 80020f6:	f242 7310 	movw	r3, #10000	; 0x2710
 80020fa:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80020fc:	2300      	movs	r3, #0
 80020fe:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8002100:	1d3b      	adds	r3, r7, #4
 8002102:	4619      	mov	r1, r3
 8002104:	480a      	ldr	r0, [pc, #40]	; (8002130 <MX_TIM5_Init+0x7c>)
 8002106:	f001 ffa7 	bl	8004058 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 800210a:	4809      	ldr	r0, [pc, #36]	; (8002130 <MX_TIM5_Init+0x7c>)
 800210c:	f7ff fa48 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002110:	2100      	movs	r1, #0
 8002112:	4807      	ldr	r0, [pc, #28]	; (8002130 <MX_TIM5_Init+0x7c>)
 8002114:	f7ff fc0c 	bl	8001930 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8002118:	2100      	movs	r1, #0
 800211a:	4805      	ldr	r0, [pc, #20]	; (8002130 <MX_TIM5_Init+0x7c>)
 800211c:	f7ff fc30 	bl	8001980 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8002120:	4803      	ldr	r0, [pc, #12]	; (8002130 <MX_TIM5_Init+0x7c>)
 8002122:	f7ff fc40 	bl	80019a6 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002126:	bf00      	nop
 8002128:	3718      	adds	r7, #24
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40000c00 	.word	0x40000c00

08002134 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM9);
 8002148:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800214c:	f7ff f972 	bl	8001434 <LL_APB2_GRP1_EnableClock>

  /* TIM9 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 1));
 8002150:	f7fe fee8 	bl	8000f24 <__NVIC_GetPriorityGrouping>
 8002154:	4603      	mov	r3, r0
 8002156:	2201      	movs	r2, #1
 8002158:	2100      	movs	r1, #0
 800215a:	4618      	mov	r0, r3
 800215c:	f7fe ff38 	bl	8000fd0 <NVIC_EncodePriority>
 8002160:	4603      	mov	r3, r0
 8002162:	4619      	mov	r1, r3
 8002164:	2018      	movs	r0, #24
 8002166:	f7fe ff09 	bl	8000f7c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800216a:	2018      	movs	r0, #24
 800216c:	f7fe fee8 	bl	8000f40 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8002170:	2300      	movs	r3, #0
 8002172:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002174:	2300      	movs	r3, #0
 8002176:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 50000;
 8002178:	f24c 3350 	movw	r3, #50000	; 0xc350
 800217c:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM9, &TIM_InitStruct);
 8002182:	1d3b      	adds	r3, r7, #4
 8002184:	4619      	mov	r1, r3
 8002186:	4807      	ldr	r0, [pc, #28]	; (80021a4 <MX_TIM9_Init+0x70>)
 8002188:	f001 ff66 	bl	8004058 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM9);
 800218c:	4805      	ldr	r0, [pc, #20]	; (80021a4 <MX_TIM9_Init+0x70>)
 800218e:	f7ff fa07 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM9, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002192:	2100      	movs	r1, #0
 8002194:	4803      	ldr	r0, [pc, #12]	; (80021a4 <MX_TIM9_Init+0x70>)
 8002196:	f7ff fbcb 	bl	8001930 <LL_TIM_SetClockSource>
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800219a:	bf00      	nop
 800219c:	3718      	adds	r7, #24
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40014000 	.word	0x40014000

080021a8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b094      	sub	sp, #80	; 0x50
 80021ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80021ae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	605a      	str	r2, [r3, #4]
 80021b8:	609a      	str	r2, [r3, #8]
 80021ba:	60da      	str	r2, [r3, #12]
 80021bc:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80021be:	f107 031c 	add.w	r3, r7, #28
 80021c2:	2220      	movs	r2, #32
 80021c4:	2100      	movs	r1, #0
 80021c6:	4618      	mov	r0, r3
 80021c8:	f008 f9d0 	bl	800a56c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021cc:	1d3b      	adds	r3, r7, #4
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	60da      	str	r2, [r3, #12]
 80021d8:	611a      	str	r2, [r3, #16]
 80021da:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM10);
 80021dc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80021e0:	f7ff f928 	bl	8001434 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80021e4:	2300      	movs	r3, #0
 80021e6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80021e8:	2300      	movs	r3, #0
 80021ea:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4999;
 80021ec:	f241 3387 	movw	r3, #4999	; 0x1387
 80021f0:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80021f2:	2300      	movs	r3, #0
 80021f4:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM10, &TIM_InitStruct);
 80021f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021fa:	4619      	mov	r1, r3
 80021fc:	481b      	ldr	r0, [pc, #108]	; (800226c <MX_TIM10_Init+0xc4>)
 80021fe:	f001 ff2b 	bl	8004058 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM10);
 8002202:	481a      	ldr	r0, [pc, #104]	; (800226c <MX_TIM10_Init+0xc4>)
 8002204:	f7ff f9cc 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM10, LL_TIM_CHANNEL_CH1);
 8002208:	2101      	movs	r1, #1
 800220a:	4818      	ldr	r0, [pc, #96]	; (800226c <MX_TIM10_Init+0xc4>)
 800220c:	f7ff fa1e 	bl	800164c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002210:	2360      	movs	r3, #96	; 0x60
 8002212:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002214:	2300      	movs	r3, #0
 8002216:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002218:	2300      	movs	r3, #0
 800221a:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002220:	2300      	movs	r3, #0
 8002222:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM10, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002224:	f107 031c 	add.w	r3, r7, #28
 8002228:	461a      	mov	r2, r3
 800222a:	2101      	movs	r1, #1
 800222c:	480f      	ldr	r0, [pc, #60]	; (800226c <MX_TIM10_Init+0xc4>)
 800222e:	f001 ff8d 	bl	800414c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM10, LL_TIM_CHANNEL_CH1);
 8002232:	2101      	movs	r1, #1
 8002234:	480d      	ldr	r0, [pc, #52]	; (800226c <MX_TIM10_Init+0xc4>)
 8002236:	f7ff f9c3 	bl	80015c0 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800223a:	2002      	movs	r0, #2
 800223c:	f7ff f8ca 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  /**TIM10 GPIO Configuration
  PB8   ------> TIM10_CH1
  */
  GPIO_InitStruct.Pin = MotorL_PWM_Pin;
 8002240:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002244:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002246:	2302      	movs	r3, #2
 8002248:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800224a:	2300      	movs	r3, #0
 800224c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8002252:	2302      	movs	r3, #2
 8002254:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8002256:	2303      	movs	r3, #3
 8002258:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(MotorL_PWM_GPIO_Port, &GPIO_InitStruct);
 800225a:	1d3b      	adds	r3, r7, #4
 800225c:	4619      	mov	r1, r3
 800225e:	4804      	ldr	r0, [pc, #16]	; (8002270 <MX_TIM10_Init+0xc8>)
 8002260:	f001 fb1e 	bl	80038a0 <LL_GPIO_Init>

}
 8002264:	bf00      	nop
 8002266:	3750      	adds	r7, #80	; 0x50
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40014400 	.word	0x40014400
 8002270:	40020400 	.word	0x40020400

08002274 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b094      	sub	sp, #80	; 0x50
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800227a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800227e:	2200      	movs	r2, #0
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	605a      	str	r2, [r3, #4]
 8002284:	609a      	str	r2, [r3, #8]
 8002286:	60da      	str	r2, [r3, #12]
 8002288:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800228a:	f107 031c 	add.w	r3, r7, #28
 800228e:	2220      	movs	r2, #32
 8002290:	2100      	movs	r1, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f008 f96a 	bl	800a56c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002298:	1d3b      	adds	r3, r7, #4
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	60da      	str	r2, [r3, #12]
 80022a4:	611a      	str	r2, [r3, #16]
 80022a6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM11);
 80022a8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80022ac:	f7ff f8c2 	bl	8001434 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80022b4:	2300      	movs	r3, #0
 80022b6:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4999;
 80022b8:	f241 3387 	movw	r3, #4999	; 0x1387
 80022bc:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80022be:	2300      	movs	r3, #0
 80022c0:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM11, &TIM_InitStruct);
 80022c2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022c6:	4619      	mov	r1, r3
 80022c8:	481b      	ldr	r0, [pc, #108]	; (8002338 <MX_TIM11_Init+0xc4>)
 80022ca:	f001 fec5 	bl	8004058 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM11);
 80022ce:	481a      	ldr	r0, [pc, #104]	; (8002338 <MX_TIM11_Init+0xc4>)
 80022d0:	f7ff f966 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM11, LL_TIM_CHANNEL_CH1);
 80022d4:	2101      	movs	r1, #1
 80022d6:	4818      	ldr	r0, [pc, #96]	; (8002338 <MX_TIM11_Init+0xc4>)
 80022d8:	f7ff f9b8 	bl	800164c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80022dc:	2360      	movs	r3, #96	; 0x60
 80022de:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80022e0:	2300      	movs	r3, #0
 80022e2:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80022e4:	2300      	movs	r3, #0
 80022e6:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80022e8:	2300      	movs	r3, #0
 80022ea:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80022ec:	2300      	movs	r3, #0
 80022ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM11, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80022f0:	f107 031c 	add.w	r3, r7, #28
 80022f4:	461a      	mov	r2, r3
 80022f6:	2101      	movs	r1, #1
 80022f8:	480f      	ldr	r0, [pc, #60]	; (8002338 <MX_TIM11_Init+0xc4>)
 80022fa:	f001 ff27 	bl	800414c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM11, LL_TIM_CHANNEL_CH1);
 80022fe:	2101      	movs	r1, #1
 8002300:	480d      	ldr	r0, [pc, #52]	; (8002338 <MX_TIM11_Init+0xc4>)
 8002302:	f7ff f95d 	bl	80015c0 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002306:	2002      	movs	r0, #2
 8002308:	f7ff f864 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  /**TIM11 GPIO Configuration
  PB9   ------> TIM11_CH1
  */
  GPIO_InitStruct.Pin = MotorR_PWM_Pin;
 800230c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002310:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002312:	2302      	movs	r3, #2
 8002314:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800231e:	2302      	movs	r3, #2
 8002320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8002322:	2303      	movs	r3, #3
 8002324:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(MotorR_PWM_GPIO_Port, &GPIO_InitStruct);
 8002326:	1d3b      	adds	r3, r7, #4
 8002328:	4619      	mov	r1, r3
 800232a:	4804      	ldr	r0, [pc, #16]	; (800233c <MX_TIM11_Init+0xc8>)
 800232c:	f001 fab8 	bl	80038a0 <LL_GPIO_Init>

}
 8002330:	bf00      	nop
 8002332:	3750      	adds	r7, #80	; 0x50
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40014800 	.word	0x40014800
 800233c:	40020400 	.word	0x40020400

08002340 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08e      	sub	sp, #56	; 0x38
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002346:	f107 031c 	add.w	r3, r7, #28
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
 800234e:	605a      	str	r2, [r3, #4]
 8002350:	609a      	str	r2, [r3, #8]
 8002352:	60da      	str	r2, [r3, #12]
 8002354:	611a      	str	r2, [r3, #16]
 8002356:	615a      	str	r2, [r3, #20]
 8002358:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235a:	1d3b      	adds	r3, r7, #4
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	605a      	str	r2, [r3, #4]
 8002362:	609a      	str	r2, [r3, #8]
 8002364:	60da      	str	r2, [r3, #12]
 8002366:	611a      	str	r2, [r3, #16]
 8002368:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800236a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800236e:	f7ff f849 	bl	8001404 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002372:	2001      	movs	r0, #1
 8002374:	f7ff f82e 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002378:	230c      	movs	r3, #12
 800237a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800237c:	2302      	movs	r3, #2
 800237e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002380:	2303      	movs	r3, #3
 8002382:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800238c:	2307      	movs	r3, #7
 800238e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002390:	1d3b      	adds	r3, r7, #4
 8002392:	4619      	mov	r1, r3
 8002394:	4810      	ldr	r0, [pc, #64]	; (80023d8 <MX_USART2_UART_Init+0x98>)
 8002396:	f001 fa83 	bl	80038a0 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800239a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800239e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80023a0:	2300      	movs	r3, #0
 80023a2:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80023a4:	2300      	movs	r3, #0
 80023a6:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80023a8:	2300      	movs	r3, #0
 80023aa:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80023ac:	230c      	movs	r3, #12
 80023ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80023b0:	2300      	movs	r3, #0
 80023b2:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80023b4:	2300      	movs	r3, #0
 80023b6:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80023b8:	f107 031c 	add.w	r3, r7, #28
 80023bc:	4619      	mov	r1, r3
 80023be:	4807      	ldr	r0, [pc, #28]	; (80023dc <MX_USART2_UART_Init+0x9c>)
 80023c0:	f002 fafa 	bl	80049b8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80023c4:	4805      	ldr	r0, [pc, #20]	; (80023dc <MX_USART2_UART_Init+0x9c>)
 80023c6:	f7ff fb0e 	bl	80019e6 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80023ca:	4804      	ldr	r0, [pc, #16]	; (80023dc <MX_USART2_UART_Init+0x9c>)
 80023cc:	f7ff fafb 	bl	80019c6 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023d0:	bf00      	nop
 80023d2:	3738      	adds	r7, #56	; 0x38
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40020000 	.word	0x40020000
 80023dc:	40004400 	.word	0x40004400

080023e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b088      	sub	sp, #32
 80023e4:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80023e6:	f107 0318 	add.w	r3, r7, #24
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	463b      	mov	r3, r7
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
 80023f6:	605a      	str	r2, [r3, #4]
 80023f8:	609a      	str	r2, [r3, #8]
 80023fa:	60da      	str	r2, [r3, #12]
 80023fc:	611a      	str	r2, [r3, #16]
 80023fe:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002400:	2004      	movs	r0, #4
 8002402:	f7fe ffe7 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002406:	2080      	movs	r0, #128	; 0x80
 8002408:	f7fe ffe4 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800240c:	2001      	movs	r0, #1
 800240e:	f7fe ffe1 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002412:	2002      	movs	r0, #2
 8002414:	f7fe ffde 	bl	80013d4 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, Sensor_Mux0_Pin|Sensor_Mux1_Pin|Sensor_Mux2_Pin|Sensor_MuxX_Pin
 8002418:	213f      	movs	r1, #63	; 0x3f
 800241a:	483a      	ldr	r0, [pc, #232]	; (8002504 <MX_GPIO_Init+0x124>)
 800241c:	f7ff fb57 	bl	8001ace <LL_GPIO_ResetOutputPin>
                          |MotorR_1_Pin|MotorR_2_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, OLED_DC_Pin|LD2_Pin);
 8002420:	2130      	movs	r1, #48	; 0x30
 8002422:	4839      	ldr	r0, [pc, #228]	; (8002508 <MX_GPIO_Init+0x128>)
 8002424:	f7ff fb53 	bl	8001ace <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, OLED_CS_Pin|MotorL_1_Pin|MotorL_2_Pin);
 8002428:	2134      	movs	r1, #52	; 0x34
 800242a:	4838      	ldr	r0, [pc, #224]	; (800250c <MX_GPIO_Init+0x12c>)
 800242c:	f7ff fb4f 	bl	8001ace <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8002430:	4937      	ldr	r1, [pc, #220]	; (8002510 <MX_GPIO_Init+0x130>)
 8002432:	2002      	movs	r0, #2
 8002434:	f7ff f816 	bl	8001464 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8002438:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800243c:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 800243e:	2301      	movs	r3, #1
 8002440:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002442:	2300      	movs	r3, #0
 8002444:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8002446:	2302      	movs	r3, #2
 8002448:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 800244a:	f107 0318 	add.w	r3, r7, #24
 800244e:	4618      	mov	r0, r3
 8002450:	f001 f8a2 	bl	8003598 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8002454:	2200      	movs	r2, #0
 8002456:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800245a:	482a      	ldr	r0, [pc, #168]	; (8002504 <MX_GPIO_Init+0x124>)
 800245c:	f7ff fb08 	bl	8001a70 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8002460:	2200      	movs	r2, #0
 8002462:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002466:	4827      	ldr	r0, [pc, #156]	; (8002504 <MX_GPIO_Init+0x124>)
 8002468:	f7ff fad3 	bl	8001a12 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = Sensor_Mux0_Pin|Sensor_Mux1_Pin|Sensor_Mux2_Pin|Sensor_MuxX_Pin
 800246c:	233f      	movs	r3, #63	; 0x3f
 800246e:	603b      	str	r3, [r7, #0]
                          |MotorR_1_Pin|MotorR_2_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002470:	2301      	movs	r3, #1
 8002472:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002474:	2300      	movs	r3, #0
 8002476:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002478:	2300      	movs	r3, #0
 800247a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800247c:	2302      	movs	r3, #2
 800247e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002480:	463b      	mov	r3, r7
 8002482:	4619      	mov	r1, r3
 8002484:	481f      	ldr	r0, [pc, #124]	; (8002504 <MX_GPIO_Init+0x124>)
 8002486:	f001 fa0b 	bl	80038a0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 800248a:	2310      	movs	r3, #16
 800248c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800248e:	2301      	movs	r3, #1
 8002490:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002492:	2300      	movs	r3, #0
 8002494:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800249a:	2302      	movs	r3, #2
 800249c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 800249e:	463b      	mov	r3, r7
 80024a0:	4619      	mov	r1, r3
 80024a2:	4819      	ldr	r0, [pc, #100]	; (8002508 <MX_GPIO_Init+0x128>)
 80024a4:	f001 f9fc 	bl	80038a0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 80024a8:	2320      	movs	r3, #32
 80024aa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024ac:	2301      	movs	r3, #1
 80024ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024b8:	2300      	movs	r3, #0
 80024ba:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80024bc:	463b      	mov	r3, r7
 80024be:	4619      	mov	r1, r3
 80024c0:	4811      	ldr	r0, [pc, #68]	; (8002508 <MX_GPIO_Init+0x128>)
 80024c2:	f001 f9ed 	bl	80038a0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_CS_Pin|MotorL_1_Pin|MotorL_2_Pin;
 80024c6:	2334      	movs	r3, #52	; 0x34
 80024c8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024ca:	2301      	movs	r3, #1
 80024cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024ce:	2300      	movs	r3, #0
 80024d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80024d6:	2302      	movs	r3, #2
 80024d8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024da:	463b      	mov	r3, r7
 80024dc:	4619      	mov	r1, r3
 80024de:	480b      	ldr	r0, [pc, #44]	; (800250c <MX_GPIO_Init+0x12c>)
 80024e0:	f001 f9de 	bl	80038a0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW_1_Pin|SW_2_Pin|SW_3_Pin;
 80024e4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80024e8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80024ea:	2300      	movs	r3, #0
 80024ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80024ee:	2301      	movs	r3, #1
 80024f0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024f2:	463b      	mov	r3, r7
 80024f4:	4619      	mov	r1, r3
 80024f6:	4803      	ldr	r0, [pc, #12]	; (8002504 <MX_GPIO_Init+0x124>)
 80024f8:	f001 f9d2 	bl	80038a0 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80024fc:	bf00      	nop
 80024fe:	3720      	adds	r7, #32
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40020800 	.word	0x40020800
 8002508:	40020000 	.word	0x40020000
 800250c:	40020400 	.word	0x40020400
 8002510:	00f00003 	.word	0x00f00003

08002514 <LL_ADC_REG_SetSequencerRanks>:
{
 8002514:	b480      	push	{r7}
 8002516:	b089      	sub	sp, #36	; 0x24
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	332c      	adds	r3, #44	; 0x2c
 8002524:	4619      	mov	r1, r3
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800252c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002530:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	fa92 f2a2 	rbit	r2, r2
 8002538:	617a      	str	r2, [r7, #20]
  return result;
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	fab2 f282 	clz	r2, r2
 8002540:	b2d2      	uxtb	r2, r2
 8002542:	40d3      	lsrs	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	440b      	add	r3, r1
 8002548:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(*preg,
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	f003 031f 	and.w	r3, r3, #31
 8002554:	211f      	movs	r1, #31
 8002556:	fa01 f303 	lsl.w	r3, r1, r3
 800255a:	43db      	mvns	r3, r3
 800255c:	401a      	ands	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f003 011f 	and.w	r1, r3, #31
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	f003 031f 	and.w	r3, r3, #31
 800256a:	fa01 f303 	lsl.w	r3, r1, r3
 800256e:	431a      	orrs	r2, r3
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	601a      	str	r2, [r3, #0]
}
 8002574:	bf00      	nop
 8002576:	3724      	adds	r7, #36	; 0x24
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_SWSTART);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	609a      	str	r2, [r3, #8]
}
 8002594:	bf00      	nop
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ac:	b29b      	uxth	r3, r3
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <LL_ADC_IsActiveFlag_EOCS>:
  * @rmtoll SR       EOC            LL_ADC_IsActiveFlag_EOCS
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCS(ADC_TypeDef *ADCx)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	bf0c      	ite	eq
 80025ce:	2301      	moveq	r3, #1
 80025d0:	2300      	movne	r3, #0
 80025d2:	b2db      	uxtb	r3, r3
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <LL_ADC_ClearFlag_EOCS>:
  * @rmtoll SR       EOC            LL_ADC_ClearFlag_EOCS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOCS(ADC_TypeDef *ADCx)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f06f 0202 	mvn.w	r2, #2
 80025ee:	601a      	str	r2, [r3, #0]
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f06f 0201 	mvn.w	r2, #1
 800260a:	611a      	str	r2, [r3, #16]
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <Custom_GPIO_Set>:
 *  Custom_GPIO_Set   .c      static .
 *  C inline function     ,      .
 */

static inline void Custom_GPIO_Set(GPIO_TypeDef *GPIOx, uint32_t PinMask,
		uint32_t value) {
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
	 *             CPU    .
	 * Custom_GPIO_Set          .
	 *       if     GPIO   .
	 */

	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	695a      	ldr	r2, [r3, #20]
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	43db      	mvns	r3, r3
 800262c:	401a      	ands	r2, r3
			| (PinMask & (((!!value) << 31) >> 31));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d002      	beq.n	800263a <Custom_GPIO_Set+0x22>
 8002634:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002638:	e000      	b.n	800263c <Custom_GPIO_Set+0x24>
 800263a:	2100      	movs	r1, #0
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	400b      	ands	r3, r1
 8002640:	431a      	orrs	r2, r3
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	615a      	str	r2, [r3, #20]
		LL_GPIO_SetOutputPin(GPIOx, PinMask);
	}else{
		LL_GPIO_ResetOutputPin(GPIOx, PinMask);
	}
#endif
}
 8002646:	bf00      	nop
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
	...

08002654 <ADC_Read>:
//	__enable_irq();
//	return adcValue;
//}


__STATIC_INLINE uint16_t	ADC_Read() {
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
	uint16_t adcValue;
	LL_ADC_ClearFlag_EOCS(ADC1);
 800265a:	480d      	ldr	r0, [pc, #52]	; (8002690 <ADC_Read+0x3c>)
 800265c:	f7ff ffc0 	bl	80025e0 <LL_ADC_ClearFlag_EOCS>
	LL_ADC_REG_StartConversionSWStart(ADC1);
 8002660:	480b      	ldr	r0, [pc, #44]	; (8002690 <ADC_Read+0x3c>)
 8002662:	f7ff ff8d 	bl	8002580 <LL_ADC_REG_StartConversionSWStart>
	while (!LL_ADC_IsActiveFlag_EOCS(ADC1));
 8002666:	bf00      	nop
 8002668:	4809      	ldr	r0, [pc, #36]	; (8002690 <ADC_Read+0x3c>)
 800266a:	f7ff ffa6 	bl	80025ba <LL_ADC_IsActiveFlag_EOCS>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f9      	beq.n	8002668 <ADC_Read+0x14>
	adcValue = LL_ADC_REG_ReadConversionData12(ADC1);
 8002674:	4806      	ldr	r0, [pc, #24]	; (8002690 <ADC_Read+0x3c>)
 8002676:	f7ff ff93 	bl	80025a0 <LL_ADC_REG_ReadConversionData12>
 800267a:	4603      	mov	r3, r0
 800267c:	80fb      	strh	r3, [r7, #6]
	LL_ADC_ClearFlag_EOCS(ADC1);
 800267e:	4804      	ldr	r0, [pc, #16]	; (8002690 <ADC_Read+0x3c>)
 8002680:	f7ff ffae 	bl	80025e0 <LL_ADC_ClearFlag_EOCS>
	return adcValue;
 8002684:	88fb      	ldrh	r3, [r7, #6]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40012000 	.word	0x40012000

08002694 <Sensor_ADC_Midian_Filter>:





__STATIC_INLINE uint8_t	Sensor_ADC_Midian_Filter() {
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
	uint16_t sensorMidian[3];

	sensorMidian[0] = ADC_Read();
 800269a:	f7ff ffdb 	bl	8002654 <ADC_Read>
 800269e:	4603      	mov	r3, r0
 80026a0:	803b      	strh	r3, [r7, #0]
	sensorMidian[1] = ADC_Read();
 80026a2:	f7ff ffd7 	bl	8002654 <ADC_Read>
 80026a6:	4603      	mov	r3, r0
 80026a8:	807b      	strh	r3, [r7, #2]
	sensorMidian[2] = ADC_Read();
 80026aa:	f7ff ffd3 	bl	8002654 <ADC_Read>
 80026ae:	4603      	mov	r3, r0
 80026b0:	80bb      	strh	r3, [r7, #4]

	if (sensorMidian[0] > sensorMidian[1]) {
 80026b2:	883a      	ldrh	r2, [r7, #0]
 80026b4:	887b      	ldrh	r3, [r7, #2]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d90e      	bls.n	80026d8 <Sensor_ADC_Midian_Filter+0x44>
		INT_SWAP(sensorMidian[0], sensorMidian[1]);
 80026ba:	883a      	ldrh	r2, [r7, #0]
 80026bc:	887b      	ldrh	r3, [r7, #2]
 80026be:	4053      	eors	r3, r2
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	803b      	strh	r3, [r7, #0]
 80026c4:	887a      	ldrh	r2, [r7, #2]
 80026c6:	883b      	ldrh	r3, [r7, #0]
 80026c8:	4053      	eors	r3, r2
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	807b      	strh	r3, [r7, #2]
 80026ce:	883a      	ldrh	r2, [r7, #0]
 80026d0:	887b      	ldrh	r3, [r7, #2]
 80026d2:	4053      	eors	r3, r2
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	803b      	strh	r3, [r7, #0]
	}
	if (sensorMidian[1] > sensorMidian[2]) {
 80026d8:	887a      	ldrh	r2, [r7, #2]
 80026da:	88bb      	ldrh	r3, [r7, #4]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d90e      	bls.n	80026fe <Sensor_ADC_Midian_Filter+0x6a>
		INT_SWAP(sensorMidian[1], sensorMidian[2]);
 80026e0:	887a      	ldrh	r2, [r7, #2]
 80026e2:	88bb      	ldrh	r3, [r7, #4]
 80026e4:	4053      	eors	r3, r2
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	807b      	strh	r3, [r7, #2]
 80026ea:	88ba      	ldrh	r2, [r7, #4]
 80026ec:	887b      	ldrh	r3, [r7, #2]
 80026ee:	4053      	eors	r3, r2
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	80bb      	strh	r3, [r7, #4]
 80026f4:	887a      	ldrh	r2, [r7, #2]
 80026f6:	88bb      	ldrh	r3, [r7, #4]
 80026f8:	4053      	eors	r3, r2
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	807b      	strh	r3, [r7, #2]
	}

	return sensorMidian[1] >> 4;
 80026fe:	887b      	ldrh	r3, [r7, #2]
 8002700:	091b      	lsrs	r3, r3, #4
 8002702:	b29b      	uxth	r3, r3
 8002704:	b2db      	uxtb	r3, r3
}
 8002706:	4618      	mov	r0, r3
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <Make_Sensor_Raw_Vals>:





__STATIC_INLINE void	Make_Sensor_Raw_Vals(uint8_t idx) {
 8002710:	b590      	push	{r4, r7, lr}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	71fb      	strb	r3, [r7, #7]

	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_7);
 800271a:	4a10      	ldr	r2, [pc, #64]	; (800275c <Make_Sensor_Raw_Vals+0x4c>)
 800271c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002720:	480f      	ldr	r0, [pc, #60]	; (8002760 <Make_Sensor_Raw_Vals+0x50>)
 8002722:	f7ff fef7 	bl	8002514 <LL_ADC_REG_SetSequencerRanks>
	sensorRawVals[idx] = Sensor_ADC_Midian_Filter();
 8002726:	79fc      	ldrb	r4, [r7, #7]
 8002728:	f7ff ffb4 	bl	8002694 <Sensor_ADC_Midian_Filter>
 800272c:	4603      	mov	r3, r0
 800272e:	461a      	mov	r2, r3
 8002730:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <Make_Sensor_Raw_Vals+0x54>)
 8002732:	551a      	strb	r2, [r3, r4]

	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 8002734:	4a0c      	ldr	r2, [pc, #48]	; (8002768 <Make_Sensor_Raw_Vals+0x58>)
 8002736:	f44f 7100 	mov.w	r1, #512	; 0x200
 800273a:	4809      	ldr	r0, [pc, #36]	; (8002760 <Make_Sensor_Raw_Vals+0x50>)
 800273c:	f7ff feea 	bl	8002514 <LL_ADC_REG_SetSequencerRanks>
	sensorRawVals[idx + 8] = Sensor_ADC_Midian_Filter();
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	f103 0408 	add.w	r4, r3, #8
 8002746:	f7ff ffa5 	bl	8002694 <Sensor_ADC_Midian_Filter>
 800274a:	4603      	mov	r3, r0
 800274c:	461a      	mov	r2, r3
 800274e:	4b05      	ldr	r3, [pc, #20]	; (8002764 <Make_Sensor_Raw_Vals+0x54>)
 8002750:	551a      	strb	r2, [r3, r4]
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	bd90      	pop	{r4, r7, pc}
 800275a:	bf00      	nop
 800275c:	03500007 	.word	0x03500007
 8002760:	40012000 	.word	0x40012000
 8002764:	200046c0 	.word	0x200046c0
 8002768:	03200006 	.word	0x03200006

0800276c <Make_Sensor_Norm_Vals>:




// normalized value 
__STATIC_INLINE void	Make_Sensor_Norm_Vals(uint8_t idx) {
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
 * 		& ( (sensorRawVals[idx] < blackMaxs[idx]) - 0x01 )  ) \
 * 		| ( (sensorRawVals[idx] < whiteMaxs[idx]) - 0x01 );
*/


	if (sensorRawVals[idx] < blackMaxs[idx])
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	4a1c      	ldr	r2, [pc, #112]	; (80027ec <Make_Sensor_Norm_Vals+0x80>)
 800277a:	5cd3      	ldrb	r3, [r2, r3]
 800277c:	b2da      	uxtb	r2, r3
 800277e:	79fb      	ldrb	r3, [r7, #7]
 8002780:	491b      	ldr	r1, [pc, #108]	; (80027f0 <Make_Sensor_Norm_Vals+0x84>)
 8002782:	5ccb      	ldrb	r3, [r1, r3]
 8002784:	b2db      	uxtb	r3, r3
 8002786:	429a      	cmp	r2, r3
 8002788:	d204      	bcs.n	8002794 <Make_Sensor_Norm_Vals+0x28>
		sensorNormVals[idx] = 0;
 800278a:	79fb      	ldrb	r3, [r7, #7]
 800278c:	4a19      	ldr	r2, [pc, #100]	; (80027f4 <Make_Sensor_Norm_Vals+0x88>)
 800278e:	2100      	movs	r1, #0
 8002790:	54d1      	strb	r1, [r2, r3]
	else if (sensorRawVals[idx] > whiteMaxs[idx])
		sensorNormVals[idx] = 255;
	else
		sensorNormVals[idx] = (255 * (sensorRawVals[idx] - blackMaxs[idx]) / normalizeCoef[idx]);

}
 8002792:	e025      	b.n	80027e0 <Make_Sensor_Norm_Vals+0x74>
	else if (sensorRawVals[idx] > whiteMaxs[idx])
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	4a15      	ldr	r2, [pc, #84]	; (80027ec <Make_Sensor_Norm_Vals+0x80>)
 8002798:	5cd3      	ldrb	r3, [r2, r3]
 800279a:	b2da      	uxtb	r2, r3
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	4916      	ldr	r1, [pc, #88]	; (80027f8 <Make_Sensor_Norm_Vals+0x8c>)
 80027a0:	5ccb      	ldrb	r3, [r1, r3]
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d904      	bls.n	80027b2 <Make_Sensor_Norm_Vals+0x46>
		sensorNormVals[idx] = 255;
 80027a8:	79fb      	ldrb	r3, [r7, #7]
 80027aa:	4a12      	ldr	r2, [pc, #72]	; (80027f4 <Make_Sensor_Norm_Vals+0x88>)
 80027ac:	21ff      	movs	r1, #255	; 0xff
 80027ae:	54d1      	strb	r1, [r2, r3]
}
 80027b0:	e016      	b.n	80027e0 <Make_Sensor_Norm_Vals+0x74>
		sensorNormVals[idx] = (255 * (sensorRawVals[idx] - blackMaxs[idx]) / normalizeCoef[idx]);
 80027b2:	79fb      	ldrb	r3, [r7, #7]
 80027b4:	4a0d      	ldr	r2, [pc, #52]	; (80027ec <Make_Sensor_Norm_Vals+0x80>)
 80027b6:	5cd3      	ldrb	r3, [r2, r3]
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	4619      	mov	r1, r3
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	4a0c      	ldr	r2, [pc, #48]	; (80027f0 <Make_Sensor_Norm_Vals+0x84>)
 80027c0:	5cd3      	ldrb	r3, [r2, r3]
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	1aca      	subs	r2, r1, r3
 80027c6:	4613      	mov	r3, r2
 80027c8:	021b      	lsls	r3, r3, #8
 80027ca:	1a9b      	subs	r3, r3, r2
 80027cc:	79fa      	ldrb	r2, [r7, #7]
 80027ce:	490b      	ldr	r1, [pc, #44]	; (80027fc <Make_Sensor_Norm_Vals+0x90>)
 80027d0:	5c8a      	ldrb	r2, [r1, r2]
 80027d2:	b2d2      	uxtb	r2, r2
 80027d4:	fb93 f2f2 	sdiv	r2, r3, r2
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	b2d1      	uxtb	r1, r2
 80027dc:	4a05      	ldr	r2, [pc, #20]	; (80027f4 <Make_Sensor_Norm_Vals+0x88>)
 80027de:	54d1      	strb	r1, [r2, r3]
}
 80027e0:	bf00      	nop
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr
 80027ec:	200046c0 	.word	0x200046c0
 80027f0:	2000006c 	.word	0x2000006c
 80027f4:	200046d0 	.word	0x200046d0
 80027f8:	2000005c 	.word	0x2000005c
 80027fc:	200046e0 	.word	0x200046e0

08002800 <Make_Sensor_State>:



// sensor state 
__STATIC_INLINE void	Make_Sensor_State(uint8_t idx) {
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	71fb      	strb	r3, [r7, #7]

	uint8_t stateMaskingIdx = 15 - idx;
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	f1c3 030f 	rsb	r3, r3, #15
 8002810:	73fb      	strb	r3, [r7, #15]

	irSensorState = ( irSensorState & ~(0x01 << stateMaskingIdx) ) | ( (sensorNormVals[idx] > threshold ? 1 : 0) << stateMaskingIdx );
 8002812:	7bfb      	ldrb	r3, [r7, #15]
 8002814:	2201      	movs	r2, #1
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	b21b      	sxth	r3, r3
 800281c:	43db      	mvns	r3, r3
 800281e:	b21a      	sxth	r2, r3
 8002820:	4b10      	ldr	r3, [pc, #64]	; (8002864 <Make_Sensor_State+0x64>)
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	b29b      	uxth	r3, r3
 8002826:	b21b      	sxth	r3, r3
 8002828:	4013      	ands	r3, r2
 800282a:	b21a      	sxth	r2, r3
 800282c:	79fb      	ldrb	r3, [r7, #7]
 800282e:	490e      	ldr	r1, [pc, #56]	; (8002868 <Make_Sensor_State+0x68>)
 8002830:	5ccb      	ldrb	r3, [r1, r3]
 8002832:	b2d9      	uxtb	r1, r3
 8002834:	4b0d      	ldr	r3, [pc, #52]	; (800286c <Make_Sensor_State+0x6c>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	b2db      	uxtb	r3, r3
 800283a:	4299      	cmp	r1, r3
 800283c:	bf8c      	ite	hi
 800283e:	2301      	movhi	r3, #1
 8002840:	2300      	movls	r3, #0
 8002842:	b2db      	uxtb	r3, r3
 8002844:	4619      	mov	r1, r3
 8002846:	7bfb      	ldrb	r3, [r7, #15]
 8002848:	fa01 f303 	lsl.w	r3, r1, r3
 800284c:	b21b      	sxth	r3, r3
 800284e:	4313      	orrs	r3, r2
 8002850:	b21b      	sxth	r3, r3
 8002852:	b29a      	uxth	r2, r3
 8002854:	4b03      	ldr	r3, [pc, #12]	; (8002864 <Make_Sensor_State+0x64>)
 8002856:	801a      	strh	r2, [r3, #0]
//		state |= 0x01 << (IR_SENSOR_LEN - 1 - idx);
//	}
//	else {
//		state &= ~(0x01 << (IR_SENSOR_LEN - 1 - idx));
//	}
}
 8002858:	bf00      	nop
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	200046f0 	.word	0x200046f0
 8002868:	200046d0 	.word	0x200046d0
 800286c:	2000007c 	.word	0x2000007c

08002870 <Make_Voltage_Raw_Val>:



__STATIC_INLINE float	Make_Voltage_Raw_Val() {
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_8);
 8002874:	4a0c      	ldr	r2, [pc, #48]	; (80028a8 <Make_Voltage_Raw_Val+0x38>)
 8002876:	f44f 7100 	mov.w	r1, #512	; 0x200
 800287a:	480c      	ldr	r0, [pc, #48]	; (80028ac <Make_Voltage_Raw_Val+0x3c>)
 800287c:	f7ff fe4a 	bl	8002514 <LL_ADC_REG_SetSequencerRanks>
	return 3.3f * 21.f * (float)ADC_Read() / 4095.f;
 8002880:	f7ff fee8 	bl	8002654 <ADC_Read>
 8002884:	4603      	mov	r3, r0
 8002886:	ee07 3a90 	vmov	s15, r3
 800288a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800288e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80028b0 <Make_Voltage_Raw_Val+0x40>
 8002892:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002896:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80028b4 <Make_Voltage_Raw_Val+0x44>
 800289a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800289e:	eef0 7a66 	vmov.f32	s15, s13
}
 80028a2:	eeb0 0a67 	vmov.f32	s0, s15
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	03800008 	.word	0x03800008
 80028ac:	40012000 	.word	0x40012000
 80028b0:	428a9999 	.word	0x428a9999
 80028b4:	457ff000 	.word	0x457ff000

080028b8 <Make_Battery_Voltage>:



__STATIC_INLINE void	Make_Battery_Voltage() {
 80028b8:	b590      	push	{r4, r7, lr}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
	static uint8_t	sensingVoltageIdx = 0;
	static float	sensingVoltageMidian[3];


	switch(sensingVoltageIdx) {
 80028be:	4b34      	ldr	r3, [pc, #208]	; (8002990 <Make_Battery_Voltage+0xd8>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	dc02      	bgt.n	80028cc <Make_Battery_Voltage+0x14>
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	da03      	bge.n	80028d2 <Make_Battery_Voltage+0x1a>
			sensingVoltage = sensingVoltageMidian[1];
			sensingVoltageIdx = 0;

			break;
	}
}
 80028ca:	e05c      	b.n	8002986 <Make_Battery_Voltage+0xce>
	switch(sensingVoltageIdx) {
 80028cc:	2b03      	cmp	r3, #3
 80028ce:	d013      	beq.n	80028f8 <Make_Battery_Voltage+0x40>
}
 80028d0:	e059      	b.n	8002986 <Make_Battery_Voltage+0xce>
			sensingVoltageMidian[sensingVoltageIdx] = Make_Voltage_Raw_Val();
 80028d2:	4b2f      	ldr	r3, [pc, #188]	; (8002990 <Make_Battery_Voltage+0xd8>)
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	461c      	mov	r4, r3
 80028d8:	f7ff ffca 	bl	8002870 <Make_Voltage_Raw_Val>
 80028dc:	eef0 7a40 	vmov.f32	s15, s0
 80028e0:	4a2c      	ldr	r2, [pc, #176]	; (8002994 <Make_Battery_Voltage+0xdc>)
 80028e2:	00a3      	lsls	r3, r4, #2
 80028e4:	4413      	add	r3, r2
 80028e6:	edc3 7a00 	vstr	s15, [r3]
			sensingVoltageIdx++;
 80028ea:	4b29      	ldr	r3, [pc, #164]	; (8002990 <Make_Battery_Voltage+0xd8>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	3301      	adds	r3, #1
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4b27      	ldr	r3, [pc, #156]	; (8002990 <Make_Battery_Voltage+0xd8>)
 80028f4:	701a      	strb	r2, [r3, #0]
			break;
 80028f6:	e046      	b.n	8002986 <Make_Battery_Voltage+0xce>
			if (sensingVoltageMidian[0] > sensingVoltageMidian[1]) {
 80028f8:	4b26      	ldr	r3, [pc, #152]	; (8002994 <Make_Battery_Voltage+0xdc>)
 80028fa:	ed93 7a00 	vldr	s14, [r3]
 80028fe:	4b25      	ldr	r3, [pc, #148]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002900:	edd3 7a01 	vldr	s15, [r3, #4]
 8002904:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290c:	dd09      	ble.n	8002922 <Make_Battery_Voltage+0x6a>
				FLOAT_SWAP(sensingVoltageMidian[0], sensingVoltageMidian[1]);
 800290e:	4b21      	ldr	r3, [pc, #132]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	4b1f      	ldr	r3, [pc, #124]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	4a1e      	ldr	r2, [pc, #120]	; (8002994 <Make_Battery_Voltage+0xdc>)
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	4a1d      	ldr	r2, [pc, #116]	; (8002994 <Make_Battery_Voltage+0xdc>)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6053      	str	r3, [r2, #4]
			if (sensingVoltageMidian[1] > sensingVoltageMidian[2]) {
 8002922:	4b1c      	ldr	r3, [pc, #112]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002924:	ed93 7a01 	vldr	s14, [r3, #4]
 8002928:	4b1a      	ldr	r3, [pc, #104]	; (8002994 <Make_Battery_Voltage+0xdc>)
 800292a:	edd3 7a02 	vldr	s15, [r3, #8]
 800292e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002936:	dd09      	ble.n	800294c <Make_Battery_Voltage+0x94>
				FLOAT_SWAP(sensingVoltageMidian[1], sensingVoltageMidian[2]);
 8002938:	4b16      	ldr	r3, [pc, #88]	; (8002994 <Make_Battery_Voltage+0xdc>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	60bb      	str	r3, [r7, #8]
 800293e:	4b15      	ldr	r3, [pc, #84]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	4a14      	ldr	r2, [pc, #80]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002944:	6053      	str	r3, [r2, #4]
 8002946:	4a13      	ldr	r2, [pc, #76]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	6093      	str	r3, [r2, #8]
			if (sensingVoltageMidian[0] > sensingVoltageMidian[1]) {
 800294c:	4b11      	ldr	r3, [pc, #68]	; (8002994 <Make_Battery_Voltage+0xdc>)
 800294e:	ed93 7a00 	vldr	s14, [r3]
 8002952:	4b10      	ldr	r3, [pc, #64]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002954:	edd3 7a01 	vldr	s15, [r3, #4]
 8002958:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800295c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002960:	dd09      	ble.n	8002976 <Make_Battery_Voltage+0xbe>
				FLOAT_SWAP(sensingVoltageMidian[0], sensingVoltageMidian[1]);
 8002962:	4b0c      	ldr	r3, [pc, #48]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <Make_Battery_Voltage+0xdc>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	4a09      	ldr	r2, [pc, #36]	; (8002994 <Make_Battery_Voltage+0xdc>)
 800296e:	6013      	str	r3, [r2, #0]
 8002970:	4a08      	ldr	r2, [pc, #32]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6053      	str	r3, [r2, #4]
			sensingVoltage = sensingVoltageMidian[1];
 8002976:	4b07      	ldr	r3, [pc, #28]	; (8002994 <Make_Battery_Voltage+0xdc>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	4a07      	ldr	r2, [pc, #28]	; (8002998 <Make_Battery_Voltage+0xe0>)
 800297c:	6013      	str	r3, [r2, #0]
			sensingVoltageIdx = 0;
 800297e:	4b04      	ldr	r3, [pc, #16]	; (8002990 <Make_Battery_Voltage+0xd8>)
 8002980:	2200      	movs	r2, #0
 8002982:	701a      	strb	r2, [r3, #0]
			break;
 8002984:	bf00      	nop
}
 8002986:	bf00      	nop
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	bd90      	pop	{r4, r7, pc}
 800298e:	bf00      	nop
 8002990:	200002a9 	.word	0x200002a9
 8002994:	200002ac 	.word	0x200002ac
 8002998:	200046f4 	.word	0x200046f4

0800299c <Sensor_TIM5_IRQ>:





__STATIC_INLINE void	Sensor_TIM5_IRQ() {
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
	static uint8_t	tim5Idx = 0;

	Make_Sensor_Raw_Vals(tim5Idx);
 80029a0:	4b20      	ldr	r3, [pc, #128]	; (8002a24 <Sensor_TIM5_IRQ+0x88>)
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff feb3 	bl	8002710 <Make_Sensor_Raw_Vals>

	//  IR LED 
	GPIOC->ODR &= ~0x08;
 80029aa:	4b1f      	ldr	r3, [pc, #124]	; (8002a28 <Sensor_TIM5_IRQ+0x8c>)
 80029ac:	695b      	ldr	r3, [r3, #20]
 80029ae:	4a1e      	ldr	r2, [pc, #120]	; (8002a28 <Sensor_TIM5_IRQ+0x8c>)
 80029b0:	f023 0308 	bic.w	r3, r3, #8
 80029b4:	6153      	str	r3, [r2, #20]

	Make_Sensor_Norm_Vals(tim5Idx);
 80029b6:	4b1b      	ldr	r3, [pc, #108]	; (8002a24 <Sensor_TIM5_IRQ+0x88>)
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff fed6 	bl	800276c <Make_Sensor_Norm_Vals>
	Make_Sensor_Norm_Vals(tim5Idx + 8);
 80029c0:	4b18      	ldr	r3, [pc, #96]	; (8002a24 <Sensor_TIM5_IRQ+0x88>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	3308      	adds	r3, #8
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff fecf 	bl	800276c <Make_Sensor_Norm_Vals>

	Make_Sensor_State(tim5Idx);
 80029ce:	4b15      	ldr	r3, [pc, #84]	; (8002a24 <Sensor_TIM5_IRQ+0x88>)
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff ff14 	bl	8002800 <Make_Sensor_State>
	Make_Sensor_State(tim5Idx + 8);
 80029d8:	4b12      	ldr	r3, [pc, #72]	; (8002a24 <Sensor_TIM5_IRQ+0x88>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	3308      	adds	r3, #8
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff ff0d 	bl	8002800 <Make_Sensor_State>

	if (tim5Idx & 0x01) {
 80029e6:	4b0f      	ldr	r3, [pc, #60]	; (8002a24 <Sensor_TIM5_IRQ+0x88>)
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <Sensor_TIM5_IRQ+0x5a>
		Make_Battery_Voltage();
 80029f2:	f7ff ff61 	bl	80028b8 <Make_Battery_Voltage>
	}


	//  
	tim5Idx = (tim5Idx + 1) & 0x07;
 80029f6:	4b0b      	ldr	r3, [pc, #44]	; (8002a24 <Sensor_TIM5_IRQ+0x88>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	3301      	adds	r3, #1
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	b2da      	uxtb	r2, r3
 8002a04:	4b07      	ldr	r3, [pc, #28]	; (8002a24 <Sensor_TIM5_IRQ+0x88>)
 8002a06:	701a      	strb	r2, [r3, #0]

	//  IR LED 
	GPIOC->ODR = (GPIOC->ODR & ~0x07) | tim5Idx | 0x08;
 8002a08:	4b07      	ldr	r3, [pc, #28]	; (8002a28 <Sensor_TIM5_IRQ+0x8c>)
 8002a0a:	695b      	ldr	r3, [r3, #20]
 8002a0c:	f023 0307 	bic.w	r3, r3, #7
 8002a10:	4a04      	ldr	r2, [pc, #16]	; (8002a24 <Sensor_TIM5_IRQ+0x88>)
 8002a12:	7812      	ldrb	r2, [r2, #0]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	4a04      	ldr	r2, [pc, #16]	; (8002a28 <Sensor_TIM5_IRQ+0x8c>)
 8002a18:	f043 0308 	orr.w	r3, r3, #8
 8002a1c:	6153      	str	r3, [r2, #20]
}
 8002a1e:	bf00      	nop
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	200002a8 	.word	0x200002a8
 8002a28:	40020800 	.word	0x40020800

08002a2c <Get_Encoder_Value_Gap>:





__STATIC_INLINE int32_t	Get_Encoder_Value_Gap(t_encoder target, t_encoder current) {
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	460a      	mov	r2, r1
 8002a36:	80fb      	strh	r3, [r7, #6]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	80bb      	strh	r3, [r7, #4]

	int32_t gap = target - current;
 8002a3c:	88fa      	ldrh	r2, [r7, #6]
 8002a3e:	88bb      	ldrh	r3, [r7, #4]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	60fb      	str	r3, [r7, #12]
	int32_t absGap = ABS(gap);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	bfb8      	it	lt
 8002a4a:	425b      	neglt	r3, r3
 8002a4c:	60bb      	str	r3, [r7, #8]

	if (absGap > T_ENCODER_MAX / 2) {
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a54:	dd0c      	ble.n	8002a70 <Get_Encoder_Value_Gap+0x44>

		gap = (gap > 0 ? -1 : 1) * (T_ENCODER_MAX - absGap);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	dd02      	ble.n	8002a62 <Get_Encoder_Value_Gap+0x36>
 8002a5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a60:	e000      	b.n	8002a64 <Get_Encoder_Value_Gap+0x38>
 8002a62:	2301      	movs	r3, #1
 8002a64:	68ba      	ldr	r2, [r7, #8]
 8002a66:	f5c2 3280 	rsb	r2, r2, #65536	; 0x10000
 8002a6a:	fb02 f303 	mul.w	r3, r2, r3
 8002a6e:	60fb      	str	r3, [r7, #12]
	}

	return gap;
 8002a70:	68fb      	ldr	r3, [r7, #12]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
	...

08002a80 <Motor_Speed_Control>:





__STATIC_INLINE void	Motor_Speed_Control(float speedL, float speedR) {
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08e      	sub	sp, #56	; 0x38
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	ed87 0a01 	vstr	s0, [r7, #4]
 8002a8a:	edc7 0a00 	vstr	s1, [r7]


	t_encoder curEncoderValueL = TIM4->CNT;
 8002a8e:	4b83      	ldr	r3, [pc, #524]	; (8002c9c <Motor_Speed_Control+0x21c>)
 8002a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a92:	86fb      	strh	r3, [r7, #54]	; 0x36
	t_encoder curEncoderValueR = TIM3->CNT;
 8002a94:	4b82      	ldr	r3, [pc, #520]	; (8002ca0 <Motor_Speed_Control+0x220>)
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	86bb      	strh	r3, [r7, #52]	; 0x34

	targetEncoderValueL_cntl += speedL * TICK_PER_M * MOTOR_CONTROL_INTERVAL_S;
 8002a9a:	4b82      	ldr	r3, [pc, #520]	; (8002ca4 <Motor_Speed_Control+0x224>)
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	ee07 3a90 	vmov	s15, r3
 8002aa4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002aa8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002aac:	eddf 6a7e 	vldr	s13, [pc, #504]	; 8002ca8 <Motor_Speed_Control+0x228>
 8002ab0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ab4:	eddf 6a7d 	vldr	s13, [pc, #500]	; 8002cac <Motor_Speed_Control+0x22c>
 8002ab8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ac4:	ee17 3a90 	vmov	r3, s15
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	4b76      	ldr	r3, [pc, #472]	; (8002ca4 <Motor_Speed_Control+0x224>)
 8002acc:	801a      	strh	r2, [r3, #0]
	targetEncoderValueR_cntl += speedR * TICK_PER_M * MOTOR_CONTROL_INTERVAL_S;
 8002ace:	4b78      	ldr	r3, [pc, #480]	; (8002cb0 <Motor_Speed_Control+0x230>)
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	ee07 3a90 	vmov	s15, r3
 8002ad8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002adc:	edd7 7a00 	vldr	s15, [r7]
 8002ae0:	eddf 6a71 	vldr	s13, [pc, #452]	; 8002ca8 <Motor_Speed_Control+0x228>
 8002ae4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ae8:	eddf 6a70 	vldr	s13, [pc, #448]	; 8002cac <Motor_Speed_Control+0x22c>
 8002aec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002af0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002af4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002af8:	ee17 3a90 	vmov	r3, s15
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	4b6c      	ldr	r3, [pc, #432]	; (8002cb0 <Motor_Speed_Control+0x230>)
 8002b00:	801a      	strh	r2, [r3, #0]


	int32_t	errorL = Get_Encoder_Value_Gap(targetEncoderValueL_cntl, curEncoderValueL);
 8002b02:	4b68      	ldr	r3, [pc, #416]	; (8002ca4 <Motor_Speed_Control+0x224>)
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff ff8d 	bl	8002a2c <Get_Encoder_Value_Gap>
 8002b12:	6338      	str	r0, [r7, #48]	; 0x30
	int32_t errorR = Get_Encoder_Value_Gap(targetEncoderValueR_cntl, curEncoderValueR);
 8002b14:	4b66      	ldr	r3, [pc, #408]	; (8002cb0 <Motor_Speed_Control+0x230>)
 8002b16:	881b      	ldrh	r3, [r3, #0]
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002b1c:	4611      	mov	r1, r2
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff ff84 	bl	8002a2c <Get_Encoder_Value_Gap>
 8002b24:	62f8      	str	r0, [r7, #44]	; 0x2c

	float pTermL = errorL * pCoef;
 8002b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b28:	ee07 3a90 	vmov	s15, r3
 8002b2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b30:	4b60      	ldr	r3, [pc, #384]	; (8002cb4 <Motor_Speed_Control+0x234>)
 8002b32:	edd3 7a00 	vldr	s15, [r3]
 8002b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float pTermR = errorR * pCoef;
 8002b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b40:	ee07 3a90 	vmov	s15, r3
 8002b44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b48:	4b5a      	ldr	r3, [pc, #360]	; (8002cb4 <Motor_Speed_Control+0x234>)
 8002b4a:	edd3 7a00 	vldr	s15, [r3]
 8002b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b52:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	float dTermL = (errorL - prevErrorL) * dCoef;
 8002b56:	4b58      	ldr	r3, [pc, #352]	; (8002cb8 <Motor_Speed_Control+0x238>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	ee07 3a90 	vmov	s15, r3
 8002b62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b66:	4b55      	ldr	r3, [pc, #340]	; (8002cbc <Motor_Speed_Control+0x23c>)
 8002b68:	edd3 7a00 	vldr	s15, [r3]
 8002b6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b70:	edc7 7a08 	vstr	s15, [r7, #32]
	float dTermR = (errorR - prevErrorR) * dCoef;
 8002b74:	4b52      	ldr	r3, [pc, #328]	; (8002cc0 <Motor_Speed_Control+0x240>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	ee07 3a90 	vmov	s15, r3
 8002b80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b84:	4b4d      	ldr	r3, [pc, #308]	; (8002cbc <Motor_Speed_Control+0x23c>)
 8002b86:	edd3 7a00 	vldr	s15, [r3]
 8002b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b8e:	edc7 7a07 	vstr	s15, [r7, #28]


	float curVoltage = sensingVoltage;
 8002b92:	4b4c      	ldr	r3, [pc, #304]	; (8002cc4 <Motor_Speed_Control+0x244>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	61bb      	str	r3, [r7, #24]
	float dutyRatioL = (pTermL + dTermL) / curVoltage;
 8002b98:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002b9c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ba0:	ee77 6a27 	vadd.f32	s13, s14, s15
 8002ba4:	ed97 7a06 	vldr	s14, [r7, #24]
 8002ba8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bac:	edc7 7a05 	vstr	s15, [r7, #20]
	float dutyRatioR = (pTermR + dTermR) / curVoltage;
 8002bb0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002bb4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bb8:	ee77 6a27 	vadd.f32	s13, s14, s15
 8002bbc:	ed97 7a06 	vldr	s14, [r7, #24]
 8002bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bc4:	edc7 7a04 	vstr	s15, [r7, #16]


	uint32_t levelCCR_L = ABS(dutyRatioL * levelMaxCCR);
 8002bc8:	4b3f      	ldr	r3, [pc, #252]	; (8002cc8 <Motor_Speed_Control+0x248>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	ee07 3a90 	vmov	s15, r3
 8002bd0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bd4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bdc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be4:	d50e      	bpl.n	8002c04 <Motor_Speed_Control+0x184>
 8002be6:	4b38      	ldr	r3, [pc, #224]	; (8002cc8 <Motor_Speed_Control+0x248>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	ee07 3a90 	vmov	s15, r3
 8002bee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bf2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bfa:	eef1 7a67 	vneg.f32	s15, s15
 8002bfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c02:	e00b      	b.n	8002c1c <Motor_Speed_Control+0x19c>
 8002c04:	4b30      	ldr	r3, [pc, #192]	; (8002cc8 <Motor_Speed_Control+0x248>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	ee07 3a90 	vmov	s15, r3
 8002c0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c10:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c1c:	edc7 7a03 	vstr	s15, [r7, #12]
	levelCCR_L = GET_MIN(levelCCR_L, levelMaxCCR);
 8002c20:	4b29      	ldr	r3, [pc, #164]	; (8002cc8 <Motor_Speed_Control+0x248>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d201      	bcs.n	8002c2e <Motor_Speed_Control+0x1ae>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	e001      	b.n	8002c32 <Motor_Speed_Control+0x1b2>
 8002c2e:	4b26      	ldr	r3, [pc, #152]	; (8002cc8 <Motor_Speed_Control+0x248>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	60fb      	str	r3, [r7, #12]

	uint32_t levelCCR_R = ABS(dutyRatioR * levelMaxCCR);
 8002c34:	4b24      	ldr	r3, [pc, #144]	; (8002cc8 <Motor_Speed_Control+0x248>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	ee07 3a90 	vmov	s15, r3
 8002c3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c40:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c50:	d50e      	bpl.n	8002c70 <Motor_Speed_Control+0x1f0>
 8002c52:	4b1d      	ldr	r3, [pc, #116]	; (8002cc8 <Motor_Speed_Control+0x248>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	ee07 3a90 	vmov	s15, r3
 8002c5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c5e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c66:	eef1 7a67 	vneg.f32	s15, s15
 8002c6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c6e:	e00b      	b.n	8002c88 <Motor_Speed_Control+0x208>
 8002c70:	4b15      	ldr	r3, [pc, #84]	; (8002cc8 <Motor_Speed_Control+0x248>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	ee07 3a90 	vmov	s15, r3
 8002c78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c88:	edc7 7a02 	vstr	s15, [r7, #8]
	levelCCR_R = GET_MIN(levelCCR_R, levelMaxCCR);
 8002c8c:	4b0e      	ldr	r3, [pc, #56]	; (8002cc8 <Motor_Speed_Control+0x248>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d21a      	bcs.n	8002ccc <Motor_Speed_Control+0x24c>
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	e01a      	b.n	8002cd0 <Motor_Speed_Control+0x250>
 8002c9a:	bf00      	nop
 8002c9c:	40000800 	.word	0x40000800
 8002ca0:	40000400 	.word	0x40000400
 8002ca4:	20001458 	.word	0x20001458
 8002ca8:	478f8d33 	.word	0x478f8d33
 8002cac:	3a03126f 	.word	0x3a03126f
 8002cb0:	2000145a 	.word	0x2000145a
 8002cb4:	20000004 	.word	0x20000004
 8002cb8:	20001450 	.word	0x20001450
 8002cbc:	20000008 	.word	0x20000008
 8002cc0:	20001454 	.word	0x20001454
 8002cc4:	200046f4 	.word	0x200046f4
 8002cc8:	2000144c 	.word	0x2000144c
 8002ccc:	4b38      	ldr	r3, [pc, #224]	; (8002db0 <Motor_Speed_Control+0x330>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	60bb      	str	r3, [r7, #8]


	TIM10->CCR1 = levelCCR_L;
 8002cd2:	4a38      	ldr	r2, [pc, #224]	; (8002db4 <Motor_Speed_Control+0x334>)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6353      	str	r3, [r2, #52]	; 0x34
	TIM11->CCR1 = levelCCR_R;
 8002cd8:	4a37      	ldr	r2, [pc, #220]	; (8002db8 <Motor_Speed_Control+0x338>)
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	6353      	str	r3, [r2, #52]	; 0x34


	Custom_GPIO_Set(GPIOB, 1 << 4, dutyRatioL > 0 ? 1 : 0); // PB4
 8002cde:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ce2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cea:	bfcc      	ite	gt
 8002cec:	2301      	movgt	r3, #1
 8002cee:	2300      	movle	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	2110      	movs	r1, #16
 8002cf6:	4831      	ldr	r0, [pc, #196]	; (8002dbc <Motor_Speed_Control+0x33c>)
 8002cf8:	f7ff fc8e 	bl	8002618 <Custom_GPIO_Set>
	Custom_GPIO_Set(GPIOB, 1 << 5, dutyRatioL < 0 ? 1 : 0); // PB5
 8002cfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d08:	bf4c      	ite	mi
 8002d0a:	2301      	movmi	r3, #1
 8002d0c:	2300      	movpl	r3, #0
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	461a      	mov	r2, r3
 8002d12:	2120      	movs	r1, #32
 8002d14:	4829      	ldr	r0, [pc, #164]	; (8002dbc <Motor_Speed_Control+0x33c>)
 8002d16:	f7ff fc7f 	bl	8002618 <Custom_GPIO_Set>

	Custom_GPIO_Set(GPIOC, 1 << 4, dutyRatioR < 0 ? 1 : 0); // PC4
 8002d1a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d26:	bf4c      	ite	mi
 8002d28:	2301      	movmi	r3, #1
 8002d2a:	2300      	movpl	r3, #0
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	461a      	mov	r2, r3
 8002d30:	2110      	movs	r1, #16
 8002d32:	4823      	ldr	r0, [pc, #140]	; (8002dc0 <Motor_Speed_Control+0x340>)
 8002d34:	f7ff fc70 	bl	8002618 <Custom_GPIO_Set>
	Custom_GPIO_Set(GPIOC, 1 << 5, dutyRatioR > 0 ? 1 : 0); // PC5
 8002d38:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d44:	bfcc      	ite	gt
 8002d46:	2301      	movgt	r3, #1
 8002d48:	2300      	movle	r3, #0
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	2120      	movs	r1, #32
 8002d50:	481b      	ldr	r0, [pc, #108]	; (8002dc0 <Motor_Speed_Control+0x340>)
 8002d52:	f7ff fc61 	bl	8002618 <Custom_GPIO_Set>


	curTick_L += Get_Encoder_Value_Gap(curEncoderValueL, prevCurEncoderValueL);
 8002d56:	4b1b      	ldr	r3, [pc, #108]	; (8002dc4 <Motor_Speed_Control+0x344>)
 8002d58:	881b      	ldrh	r3, [r3, #0]
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002d5e:	4611      	mov	r1, r2
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff fe63 	bl	8002a2c <Get_Encoder_Value_Gap>
 8002d66:	4602      	mov	r2, r0
 8002d68:	4b17      	ldr	r3, [pc, #92]	; (8002dc8 <Motor_Speed_Control+0x348>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	4a16      	ldr	r2, [pc, #88]	; (8002dc8 <Motor_Speed_Control+0x348>)
 8002d70:	6013      	str	r3, [r2, #0]
	curTick_R += Get_Encoder_Value_Gap(curEncoderValueR, prevCurEncoderValueR);
 8002d72:	4b16      	ldr	r3, [pc, #88]	; (8002dcc <Motor_Speed_Control+0x34c>)
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff fe55 	bl	8002a2c <Get_Encoder_Value_Gap>
 8002d82:	4602      	mov	r2, r0
 8002d84:	4b12      	ldr	r3, [pc, #72]	; (8002dd0 <Motor_Speed_Control+0x350>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4413      	add	r3, r2
 8002d8a:	4a11      	ldr	r2, [pc, #68]	; (8002dd0 <Motor_Speed_Control+0x350>)
 8002d8c:	6013      	str	r3, [r2, #0]

	prevErrorL = errorL;
 8002d8e:	4a11      	ldr	r2, [pc, #68]	; (8002dd4 <Motor_Speed_Control+0x354>)
 8002d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d92:	6013      	str	r3, [r2, #0]
	prevErrorR = errorR;
 8002d94:	4a10      	ldr	r2, [pc, #64]	; (8002dd8 <Motor_Speed_Control+0x358>)
 8002d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d98:	6013      	str	r3, [r2, #0]
	prevCurEncoderValueL = curEncoderValueL;
 8002d9a:	4a0a      	ldr	r2, [pc, #40]	; (8002dc4 <Motor_Speed_Control+0x344>)
 8002d9c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002d9e:	8013      	strh	r3, [r2, #0]
	prevCurEncoderValueR = curEncoderValueR;
 8002da0:	4a0a      	ldr	r2, [pc, #40]	; (8002dcc <Motor_Speed_Control+0x34c>)
 8002da2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002da4:	8013      	strh	r3, [r2, #0]

}
 8002da6:	bf00      	nop
 8002da8:	3738      	adds	r7, #56	; 0x38
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	2000144c 	.word	0x2000144c
 8002db4:	40014400 	.word	0x40014400
 8002db8:	40014800 	.word	0x40014800
 8002dbc:	40020400 	.word	0x40020400
 8002dc0:	40020800 	.word	0x40020800
 8002dc4:	2000145c 	.word	0x2000145c
 8002dc8:	20001470 	.word	0x20001470
 8002dcc:	2000145e 	.word	0x2000145e
 8002dd0:	20001474 	.word	0x20001474
 8002dd4:	20001450 	.word	0x20001450
 8002dd8:	20001454 	.word	0x20001454

08002ddc <Drive_Speed_Accele_Control>:




//    
__STATIC_INLINE void	Drive_Speed_Accele_Control() {
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0

	if (curSpeed == targetSpeed) {
 8002de0:	4b3b      	ldr	r3, [pc, #236]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002de2:	ed93 7a00 	vldr	s14, [r3]
 8002de6:	4b3b      	ldr	r3, [pc, #236]	; (8002ed4 <Drive_Speed_Accele_Control+0xf8>)
 8002de8:	edd3 7a00 	vldr	s15, [r3]
 8002dec:	eeb4 7a67 	vcmp.f32	s14, s15
 8002df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df4:	d104      	bne.n	8002e00 <Drive_Speed_Accele_Control+0x24>

		//  targetSpeed   , curAccele 0 
		//     targetSpeed        , curAccele 0 
		curAccele = 0;
 8002df6:	4b38      	ldr	r3, [pc, #224]	; (8002ed8 <Drive_Speed_Accele_Control+0xfc>)
 8002df8:	f04f 0200 	mov.w	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
		if (curSpeed < targetSpeed) {

			curSpeed = targetSpeed;
		}
	}
}
 8002dfe:	e062      	b.n	8002ec6 <Drive_Speed_Accele_Control+0xea>
	else if (curSpeed < targetSpeed) {
 8002e00:	4b33      	ldr	r3, [pc, #204]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002e02:	ed93 7a00 	vldr	s14, [r3]
 8002e06:	4b33      	ldr	r3, [pc, #204]	; (8002ed4 <Drive_Speed_Accele_Control+0xf8>)
 8002e08:	edd3 7a00 	vldr	s15, [r3]
 8002e0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e14:	d538      	bpl.n	8002e88 <Drive_Speed_Accele_Control+0xac>
		curAccele += 0.01f;
 8002e16:	4b30      	ldr	r3, [pc, #192]	; (8002ed8 <Drive_Speed_Accele_Control+0xfc>)
 8002e18:	edd3 7a00 	vldr	s15, [r3]
 8002e1c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002edc <Drive_Speed_Accele_Control+0x100>
 8002e20:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e24:	4b2c      	ldr	r3, [pc, #176]	; (8002ed8 <Drive_Speed_Accele_Control+0xfc>)
 8002e26:	edc3 7a00 	vstr	s15, [r3]
		if (curAccele > targetAccele) {
 8002e2a:	4b2b      	ldr	r3, [pc, #172]	; (8002ed8 <Drive_Speed_Accele_Control+0xfc>)
 8002e2c:	ed93 7a00 	vldr	s14, [r3]
 8002e30:	4b2b      	ldr	r3, [pc, #172]	; (8002ee0 <Drive_Speed_Accele_Control+0x104>)
 8002e32:	edd3 7a00 	vldr	s15, [r3]
 8002e36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e3e:	dd03      	ble.n	8002e48 <Drive_Speed_Accele_Control+0x6c>
			curAccele = targetAccele;
 8002e40:	4b27      	ldr	r3, [pc, #156]	; (8002ee0 <Drive_Speed_Accele_Control+0x104>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a24      	ldr	r2, [pc, #144]	; (8002ed8 <Drive_Speed_Accele_Control+0xfc>)
 8002e46:	6013      	str	r3, [r2, #0]
		curSpeed += curAccele * MOTOR_CONTROL_INTERVAL_S;
 8002e48:	4b23      	ldr	r3, [pc, #140]	; (8002ed8 <Drive_Speed_Accele_Control+0xfc>)
 8002e4a:	edd3 7a00 	vldr	s15, [r3]
 8002e4e:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002ee4 <Drive_Speed_Accele_Control+0x108>
 8002e52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e56:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002e58:	edd3 7a00 	vldr	s15, [r3]
 8002e5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e60:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002e62:	edc3 7a00 	vstr	s15, [r3]
		if (curSpeed > targetSpeed) {
 8002e66:	4b1a      	ldr	r3, [pc, #104]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002e68:	ed93 7a00 	vldr	s14, [r3]
 8002e6c:	4b19      	ldr	r3, [pc, #100]	; (8002ed4 <Drive_Speed_Accele_Control+0xf8>)
 8002e6e:	edd3 7a00 	vldr	s15, [r3]
 8002e72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e7a:	dc00      	bgt.n	8002e7e <Drive_Speed_Accele_Control+0xa2>
}
 8002e7c:	e023      	b.n	8002ec6 <Drive_Speed_Accele_Control+0xea>
			curSpeed = targetSpeed;
 8002e7e:	4b15      	ldr	r3, [pc, #84]	; (8002ed4 <Drive_Speed_Accele_Control+0xf8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a13      	ldr	r2, [pc, #76]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002e84:	6013      	str	r3, [r2, #0]
}
 8002e86:	e01e      	b.n	8002ec6 <Drive_Speed_Accele_Control+0xea>
		curSpeed -= decele * MOTOR_CONTROL_INTERVAL_S;
 8002e88:	4b17      	ldr	r3, [pc, #92]	; (8002ee8 <Drive_Speed_Accele_Control+0x10c>)
 8002e8a:	edd3 7a00 	vldr	s15, [r3]
 8002e8e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002ee4 <Drive_Speed_Accele_Control+0x108>
 8002e92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e96:	4b0e      	ldr	r3, [pc, #56]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002e98:	ed93 7a00 	vldr	s14, [r3]
 8002e9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ea0:	4b0b      	ldr	r3, [pc, #44]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002ea2:	edc3 7a00 	vstr	s15, [r3]
		if (curSpeed < targetSpeed) {
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002ea8:	ed93 7a00 	vldr	s14, [r3]
 8002eac:	4b09      	ldr	r3, [pc, #36]	; (8002ed4 <Drive_Speed_Accele_Control+0xf8>)
 8002eae:	edd3 7a00 	vldr	s15, [r3]
 8002eb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eba:	d400      	bmi.n	8002ebe <Drive_Speed_Accele_Control+0xe2>
}
 8002ebc:	e003      	b.n	8002ec6 <Drive_Speed_Accele_Control+0xea>
			curSpeed = targetSpeed;
 8002ebe:	4b05      	ldr	r3, [pc, #20]	; (8002ed4 <Drive_Speed_Accele_Control+0xf8>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a03      	ldr	r2, [pc, #12]	; (8002ed0 <Drive_Speed_Accele_Control+0xf4>)
 8002ec4:	6013      	str	r3, [r2, #0]
}
 8002ec6:	bf00      	nop
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr
 8002ed0:	20000030 	.word	0x20000030
 8002ed4:	2000002c 	.word	0x2000002c
 8002ed8:	20000024 	.word	0x20000024
 8002edc:	3c23d70a 	.word	0x3c23d70a
 8002ee0:	20000020 	.word	0x20000020
 8002ee4:	3a03126f 	.word	0x3a03126f
 8002ee8:	20000028 	.word	0x20000028

08002eec <Make_Limited_Position>:




//limitedPositionVal  
__STATIC_INLINE void	Make_Limited_Position() {
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0

	volatile int32_t absPositionVal = ABS(positionVal - curInlineVal);
 8002ef2:	4b1c      	ldr	r3, [pc, #112]	; (8002f64 <Make_Limited_Position+0x78>)
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <Make_Limited_Position+0x7c>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	da05      	bge.n	8002f0c <Make_Limited_Position+0x20>
 8002f00:	4b19      	ldr	r3, [pc, #100]	; (8002f68 <Make_Limited_Position+0x7c>)
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	4b17      	ldr	r3, [pc, #92]	; (8002f64 <Make_Limited_Position+0x78>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	e004      	b.n	8002f16 <Make_Limited_Position+0x2a>
 8002f0c:	4b15      	ldr	r3, [pc, #84]	; (8002f64 <Make_Limited_Position+0x78>)
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	4b15      	ldr	r3, [pc, #84]	; (8002f68 <Make_Limited_Position+0x7c>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	607b      	str	r3, [r7, #4]

	//      curve decel 
	if (limitedPositionVal < absPositionVal) {
 8002f18:	4b14      	ldr	r3, [pc, #80]	; (8002f6c <Make_Limited_Position+0x80>)
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	da0d      	bge.n	8002f3e <Make_Limited_Position+0x52>

		limitedPositionVal += 100;
 8002f22:	4b12      	ldr	r3, [pc, #72]	; (8002f6c <Make_Limited_Position+0x80>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	3364      	adds	r3, #100	; 0x64
 8002f28:	4a10      	ldr	r2, [pc, #64]	; (8002f6c <Make_Limited_Position+0x80>)
 8002f2a:	6013      	str	r3, [r2, #0]
		if (limitedPositionVal > absPositionVal) {
 8002f2c:	4b0f      	ldr	r3, [pc, #60]	; (8002f6c <Make_Limited_Position+0x80>)
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	dd10      	ble.n	8002f58 <Make_Limited_Position+0x6c>
			limitedPositionVal = absPositionVal;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a0c      	ldr	r2, [pc, #48]	; (8002f6c <Make_Limited_Position+0x80>)
 8002f3a:	6013      	str	r3, [r2, #0]
		limitedPositionVal -= 50;
		if (limitedPositionVal < absPositionVal) {
			limitedPositionVal = absPositionVal;
		}
	}
}
 8002f3c:	e00c      	b.n	8002f58 <Make_Limited_Position+0x6c>
		limitedPositionVal -= 50;
 8002f3e:	4b0b      	ldr	r3, [pc, #44]	; (8002f6c <Make_Limited_Position+0x80>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	3b32      	subs	r3, #50	; 0x32
 8002f44:	4a09      	ldr	r2, [pc, #36]	; (8002f6c <Make_Limited_Position+0x80>)
 8002f46:	6013      	str	r3, [r2, #0]
		if (limitedPositionVal < absPositionVal) {
 8002f48:	4b08      	ldr	r3, [pc, #32]	; (8002f6c <Make_Limited_Position+0x80>)
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	da02      	bge.n	8002f58 <Make_Limited_Position+0x6c>
			limitedPositionVal = absPositionVal;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a05      	ldr	r2, [pc, #20]	; (8002f6c <Make_Limited_Position+0x80>)
 8002f56:	6013      	str	r3, [r2, #0]
}
 8002f58:	bf00      	nop
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	20001460 	.word	0x20001460
 8002f68:	2000147c 	.word	0x2000147c
 8002f6c:	20001464 	.word	0x20001464

08002f70 <Drive_TIM9_IRQ>:
}



// 500us .
__STATIC_INLINE void	Drive_TIM9_IRQ() {
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
//
//	Motor_Speed_Control(speedL, speedR);

	/* origin */
//	//    
	Drive_Speed_Accele_Control();
 8002f76:	f7ff ff31 	bl	8002ddc <Drive_Speed_Accele_Control>

	// limitedPositionVal  
	Make_Limited_Position();
 8002f7a:	f7ff ffb7 	bl	8002eec <Make_Limited_Position>

	//    
	float finalSpeed = curSpeed * curveDeceleCoef / (limitedPositionVal + curveDeceleCoef);
 8002f7e:	4b28      	ldr	r3, [pc, #160]	; (8003020 <Drive_TIM9_IRQ+0xb0>)
 8002f80:	ed93 7a00 	vldr	s14, [r3]
 8002f84:	4b27      	ldr	r3, [pc, #156]	; (8003024 <Drive_TIM9_IRQ+0xb4>)
 8002f86:	edd3 7a00 	vldr	s15, [r3]
 8002f8a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002f8e:	4b26      	ldr	r3, [pc, #152]	; (8003028 <Drive_TIM9_IRQ+0xb8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	ee07 3a90 	vmov	s15, r3
 8002f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f9a:	4b22      	ldr	r3, [pc, #136]	; (8003024 <Drive_TIM9_IRQ+0xb4>)
 8002f9c:	edd3 7a00 	vldr	s15, [r3]
 8002fa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fa8:	edc7 7a03 	vstr	s15, [r7, #12]

	// inLine  
//	Make_Inline_Val(finalSpeed);

	//position      
	float speedL = finalSpeed * (1 + (positionVal - curInlineVal) * positionCoef);
 8002fac:	4b1f      	ldr	r3, [pc, #124]	; (800302c <Drive_TIM9_IRQ+0xbc>)
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	4b1f      	ldr	r3, [pc, #124]	; (8003030 <Drive_TIM9_IRQ+0xc0>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	ee07 3a90 	vmov	s15, r3
 8002fba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fbe:	4b1d      	ldr	r3, [pc, #116]	; (8003034 <Drive_TIM9_IRQ+0xc4>)
 8002fc0:	edd3 7a00 	vldr	s15, [r3]
 8002fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fc8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002fcc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002fd0:	ed97 7a03 	vldr	s14, [r7, #12]
 8002fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fd8:	edc7 7a02 	vstr	s15, [r7, #8]
	float speedR = finalSpeed * (1 - (positionVal - curInlineVal) * positionCoef);
 8002fdc:	4b13      	ldr	r3, [pc, #76]	; (800302c <Drive_TIM9_IRQ+0xbc>)
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	4b13      	ldr	r3, [pc, #76]	; (8003030 <Drive_TIM9_IRQ+0xc0>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	ee07 3a90 	vmov	s15, r3
 8002fea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fee:	4b11      	ldr	r3, [pc, #68]	; (8003034 <Drive_TIM9_IRQ+0xc4>)
 8002ff0:	edd3 7a00 	vldr	s15, [r3]
 8002ff4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ff8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002ffc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003000:	ed97 7a03 	vldr	s14, [r7, #12]
 8003004:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003008:	edc7 7a01 	vstr	s15, [r7, #4]

	Motor_Speed_Control(speedL, speedR);
 800300c:	edd7 0a01 	vldr	s1, [r7, #4]
 8003010:	ed97 0a02 	vldr	s0, [r7, #8]
 8003014:	f7ff fd34 	bl	8002a80 <Motor_Speed_Control>
//	Motor_Speed_Control(curSpeed, curSpeed);

	/* pd test */
//	Motor_Speed_Control(0, 0);
//	uint32_t tickElapsed = DWT->CYCCNT;
}
 8003018:	bf00      	nop
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	20000030 	.word	0x20000030
 8003024:	20000038 	.word	0x20000038
 8003028:	20001464 	.word	0x20001464
 800302c:	20001460 	.word	0x20001460
 8003030:	2000147c 	.word	0x2000147c
 8003034:	20000018 	.word	0x20000018

08003038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800303c:	e7fe      	b.n	800303c <NMI_Handler+0x4>

0800303e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  Motor_Power_Off();
 8003042:	f005 faf9 	bl	8008638 <Motor_Power_Off>
 8003046:	e7fc      	b.n	8003042 <HardFault_Handler+0x4>

08003048 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  Motor_Power_Off();
 800304c:	f005 faf4 	bl	8008638 <Motor_Power_Off>
 8003050:	e7fc      	b.n	800304c <MemManage_Handler+0x4>

08003052 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  Motor_Power_Off();
 8003056:	f005 faef 	bl	8008638 <Motor_Power_Off>
 800305a:	e7fc      	b.n	8003056 <BusFault_Handler+0x4>

0800305c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  Motor_Power_Off();
 8003060:	f005 faea 	bl	8008638 <Motor_Power_Off>
 8003064:	e7fc      	b.n	8003060 <UsageFault_Handler+0x4>

08003066 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003066:	b480      	push	{r7}
 8003068:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800306a:	bf00      	nop
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003078:	bf00      	nop
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr

08003082 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003082:	b480      	push	{r7}
 8003084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */
	uwTick++;
 8003094:	4b04      	ldr	r3, [pc, #16]	; (80030a8 <SysTick_Handler+0x18>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	3301      	adds	r3, #1
 800309a:	4a03      	ldr	r2, [pc, #12]	; (80030a8 <SysTick_Handler+0x18>)
 800309c:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 800309e:	bf00      	nop
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	200002a4 	.word	0x200002a4

080030ac <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
	Drive_TIM9_IRQ();
 80030b0:	f7ff ff5e 	bl	8002f70 <Drive_TIM9_IRQ>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM9);
 80030b4:	4802      	ldr	r0, [pc, #8]	; (80030c0 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80030b6:	f7ff faa1 	bl	80025fc <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80030ba:	bf00      	nop
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40014000 	.word	0x40014000

080030c4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	Sensor_TIM5_IRQ();
 80030c8:	f7ff fc68 	bl	800299c <Sensor_TIM5_IRQ>
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM5);
 80030cc:	4802      	ldr	r0, [pc, #8]	; (80030d8 <TIM5_IRQHandler+0x14>)
 80030ce:	f7ff fa95 	bl	80025fc <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM5_IRQn 1 */
}
 80030d2:	bf00      	nop
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40000c00 	.word	0x40000c00

080030dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
	return 1;
 80030e0:	2301      	movs	r3, #1
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <_kill>:

int _kill(int pid, int sig)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80030f6:	f007 fa45 	bl	800a584 <__errno>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2216      	movs	r2, #22
 80030fe:	601a      	str	r2, [r3, #0]
	return -1;
 8003100:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003104:	4618      	mov	r0, r3
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <_exit>:

void _exit (int status)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003114:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f7ff ffe7 	bl	80030ec <_kill>
	while (1) {}		/* Make sure we hang here */
 800311e:	e7fe      	b.n	800311e <_exit+0x12>

08003120 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800312c:	2300      	movs	r3, #0
 800312e:	617b      	str	r3, [r7, #20]
 8003130:	e00a      	b.n	8003148 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003132:	f3af 8000 	nop.w
 8003136:	4601      	mov	r1, r0
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	1c5a      	adds	r2, r3, #1
 800313c:	60ba      	str	r2, [r7, #8]
 800313e:	b2ca      	uxtb	r2, r1
 8003140:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	3301      	adds	r3, #1
 8003146:	617b      	str	r3, [r7, #20]
 8003148:	697a      	ldr	r2, [r7, #20]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	429a      	cmp	r2, r3
 800314e:	dbf0      	blt.n	8003132 <_read+0x12>
	}

return len;
 8003150:	687b      	ldr	r3, [r7, #4]
}
 8003152:	4618      	mov	r0, r3
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b086      	sub	sp, #24
 800315e:	af00      	add	r7, sp, #0
 8003160:	60f8      	str	r0, [r7, #12]
 8003162:	60b9      	str	r1, [r7, #8]
 8003164:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003166:	2300      	movs	r3, #0
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	e009      	b.n	8003180 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	60ba      	str	r2, [r7, #8]
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f003 fe8b 	bl	8006e90 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	3301      	adds	r3, #1
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	429a      	cmp	r2, r3
 8003186:	dbf1      	blt.n	800316c <_write+0x12>
	}
	return len;
 8003188:	687b      	ldr	r3, [r7, #4]
}
 800318a:	4618      	mov	r0, r3
 800318c:	3718      	adds	r7, #24
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <_close>:

int _close(int file)
{
 8003192:	b480      	push	{r7}
 8003194:	b083      	sub	sp, #12
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
	return -1;
 800319a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800319e:	4618      	mov	r0, r3
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr

080031aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b083      	sub	sp, #12
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
 80031b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031ba:	605a      	str	r2, [r3, #4]
	return 0;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr

080031ca <_isatty>:

int _isatty(int file)
{
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
	return 1;
 80031d2:	2301      	movs	r3, #1
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
	return 0;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
	...

080031fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003204:	4a14      	ldr	r2, [pc, #80]	; (8003258 <_sbrk+0x5c>)
 8003206:	4b15      	ldr	r3, [pc, #84]	; (800325c <_sbrk+0x60>)
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003210:	4b13      	ldr	r3, [pc, #76]	; (8003260 <_sbrk+0x64>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d102      	bne.n	800321e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003218:	4b11      	ldr	r3, [pc, #68]	; (8003260 <_sbrk+0x64>)
 800321a:	4a12      	ldr	r2, [pc, #72]	; (8003264 <_sbrk+0x68>)
 800321c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800321e:	4b10      	ldr	r3, [pc, #64]	; (8003260 <_sbrk+0x64>)
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4413      	add	r3, r2
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	429a      	cmp	r2, r3
 800322a:	d207      	bcs.n	800323c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800322c:	f007 f9aa 	bl	800a584 <__errno>
 8003230:	4603      	mov	r3, r0
 8003232:	220c      	movs	r2, #12
 8003234:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003236:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800323a:	e009      	b.n	8003250 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800323c:	4b08      	ldr	r3, [pc, #32]	; (8003260 <_sbrk+0x64>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003242:	4b07      	ldr	r3, [pc, #28]	; (8003260 <_sbrk+0x64>)
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4413      	add	r3, r2
 800324a:	4a05      	ldr	r2, [pc, #20]	; (8003260 <_sbrk+0x64>)
 800324c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800324e:	68fb      	ldr	r3, [r7, #12]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3718      	adds	r7, #24
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	20020000 	.word	0x20020000
 800325c:	00000400 	.word	0x00000400
 8003260:	200002b8 	.word	0x200002b8
 8003264:	20004848 	.word	0x20004848

08003268 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800326c:	4b06      	ldr	r3, [pc, #24]	; (8003288 <SystemInit+0x20>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003272:	4a05      	ldr	r2, [pc, #20]	; (8003288 <SystemInit+0x20>)
 8003274:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003278:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800327c:	bf00      	nop
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	e000ed00 	.word	0xe000ed00

0800328c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800328c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003290:	480d      	ldr	r0, [pc, #52]	; (80032c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003292:	490e      	ldr	r1, [pc, #56]	; (80032cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003294:	4a0e      	ldr	r2, [pc, #56]	; (80032d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003298:	e002      	b.n	80032a0 <LoopCopyDataInit>

0800329a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800329a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800329c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800329e:	3304      	adds	r3, #4

080032a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032a4:	d3f9      	bcc.n	800329a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032a6:	4a0b      	ldr	r2, [pc, #44]	; (80032d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80032a8:	4c0b      	ldr	r4, [pc, #44]	; (80032d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80032aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032ac:	e001      	b.n	80032b2 <LoopFillZerobss>

080032ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032b0:	3204      	adds	r2, #4

080032b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032b4:	d3fb      	bcc.n	80032ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80032b6:	f7ff ffd7 	bl	8003268 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032ba:	f007 f969 	bl	800a590 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032be:	f7fe fc15 	bl	8001aec <main>
  bx  lr    
 80032c2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80032c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032cc:	20000288 	.word	0x20000288
  ldr r2, =_sidata
 80032d0:	0800d6fc 	.word	0x0800d6fc
  ldr r2, =_sbss
 80032d4:	20000288 	.word	0x20000288
  ldr r4, =_ebss
 80032d8:	20004844 	.word	0x20004844

080032dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032dc:	e7fe      	b.n	80032dc <ADC_IRQHandler>

080032de <LL_ADC_SetCommonClock>:
{
 80032de:	b480      	push	{r7}
 80032e0:	b083      	sub	sp, #12
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
 80032e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_ADCPRE, CommonClock);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	431a      	orrs	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	605a      	str	r2, [r3, #4]
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <LL_ADC_REG_SetSequencerLength>:
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003312:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	431a      	orrs	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800331e:	bf00      	nop
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <LL_ADC_IsEnabled>:
{
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b01      	cmp	r3, #1
 800333c:	bf0c      	ite	eq
 800333e:	2301      	moveq	r3, #1
 8003340:	2300      	movne	r3, #0
 8003342:	b2db      	uxtb	r3, r3
}
 8003344:	4618      	mov	r0, r3
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800335a:	2300      	movs	r3, #0
 800335c:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800335e:	480a      	ldr	r0, [pc, #40]	; (8003388 <LL_ADC_CommonInit+0x38>)
 8003360:	f7ff ffe3 	bl	800332a <LL_ADC_IsEnabled>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d106      	bne.n	8003378 <LL_ADC_CommonInit+0x28>
                   ADC_CommonInitStruct->CommonClock
                 | LL_ADC_MULTI_INDEPENDENT
                );
    }
#else
    LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct->CommonClock);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4619      	mov	r1, r3
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7ff ffb4 	bl	80032de <LL_ADC_SetCommonClock>
 8003376:	e001      	b.n	800337c <LL_ADC_CommonInit+0x2c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 800337c:	7bfb      	ldrb	r3, [r7, #15]
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40012000 	.word	0x40012000

0800338c <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003396:	2300      	movs	r3, #0
 8003398:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff ffc5 	bl	800332a <LL_ADC_IsEnabled>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d117      	bne.n	80033d6 <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80033ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	6811      	ldr	r1, [r2, #0]
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	6892      	ldr	r2, [r2, #8]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	431a      	orrs	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	605a      	str	r2, [r3, #4]
              ,
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	609a      	str	r2, [r3, #8]
 80033d4:	e001      	b.n	80033da <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80033da:	7bfb      	ldrb	r3, [r7, #15]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80033ee:	2300      	movs	r3, #0
 80033f0:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f7ff ff99 	bl	800332a <LL_ADC_IsEnabled>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d12b      	bne.n	8003456 <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d009      	beq.n	800341a <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	605a      	str	r2, [r3, #4]
 8003418:	e005      	b.n	8003426 <LL_ADC_REG_Init+0x42>
                   ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	605a      	str	r2, [r3, #4]
                ,
                   LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689a      	ldr	r2, [r3, #8]
 800342a:	4b0e      	ldr	r3, [pc, #56]	; (8003464 <LL_ADC_REG_Init+0x80>)
 800342c:	4013      	ands	r3, r2
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	6812      	ldr	r2, [r2, #0]
 8003432:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	68d2      	ldr	r2, [r2, #12]
 800343a:	4311      	orrs	r1, r2
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	6912      	ldr	r2, [r2, #16]
 8003440:	430a      	orrs	r2, r1
 8003442:	431a      	orrs	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	4619      	mov	r1, r3
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f7ff ff58 	bl	8003304 <LL_ADC_REG_SetSequencerLength>
 8003454:	e001      	b.n	800345a <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800345a:	7bfb      	ldrb	r3, [r7, #15]
}
 800345c:	4618      	mov	r0, r3
 800345e:	3710      	adds	r7, #16
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	c0fffcfd 	.word	0xc0fffcfd

08003468 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8003470:	4b05      	ldr	r3, [pc, #20]	; (8003488 <LL_EXTI_EnableIT_0_31+0x20>)
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4904      	ldr	r1, [pc, #16]	; (8003488 <LL_EXTI_EnableIT_0_31+0x20>)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4313      	orrs	r3, r2
 800347a:	600b      	str	r3, [r1, #0]
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr
 8003488:	40013c00 	.word	0x40013c00

0800348c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8003494:	4b06      	ldr	r3, [pc, #24]	; (80034b0 <LL_EXTI_DisableIT_0_31+0x24>)
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	43db      	mvns	r3, r3
 800349c:	4904      	ldr	r1, [pc, #16]	; (80034b0 <LL_EXTI_DisableIT_0_31+0x24>)
 800349e:	4013      	ands	r3, r2
 80034a0:	600b      	str	r3, [r1, #0]
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	40013c00 	.word	0x40013c00

080034b4 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80034bc:	4b05      	ldr	r3, [pc, #20]	; (80034d4 <LL_EXTI_EnableEvent_0_31+0x20>)
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	4904      	ldr	r1, [pc, #16]	; (80034d4 <LL_EXTI_EnableEvent_0_31+0x20>)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	604b      	str	r3, [r1, #4]

}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr
 80034d4:	40013c00 	.word	0x40013c00

080034d8 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80034e0:	4b06      	ldr	r3, [pc, #24]	; (80034fc <LL_EXTI_DisableEvent_0_31+0x24>)
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	43db      	mvns	r3, r3
 80034e8:	4904      	ldr	r1, [pc, #16]	; (80034fc <LL_EXTI_DisableEvent_0_31+0x24>)
 80034ea:	4013      	ands	r3, r2
 80034ec:	604b      	str	r3, [r1, #4]
}
 80034ee:	bf00      	nop
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	40013c00 	.word	0x40013c00

08003500 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8003508:	4b05      	ldr	r3, [pc, #20]	; (8003520 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	4904      	ldr	r1, [pc, #16]	; (8003520 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4313      	orrs	r3, r2
 8003512:	608b      	str	r3, [r1, #8]

}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	40013c00 	.word	0x40013c00

08003524 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800352c:	4b06      	ldr	r3, [pc, #24]	; (8003548 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800352e:	689a      	ldr	r2, [r3, #8]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	43db      	mvns	r3, r3
 8003534:	4904      	ldr	r1, [pc, #16]	; (8003548 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003536:	4013      	ands	r3, r2
 8003538:	608b      	str	r3, [r1, #8]

}
 800353a:	bf00      	nop
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	40013c00 	.word	0x40013c00

0800354c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8003554:	4b05      	ldr	r3, [pc, #20]	; (800356c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003556:	68da      	ldr	r2, [r3, #12]
 8003558:	4904      	ldr	r1, [pc, #16]	; (800356c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4313      	orrs	r3, r2
 800355e:	60cb      	str	r3, [r1, #12]
}
 8003560:	bf00      	nop
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	40013c00 	.word	0x40013c00

08003570 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8003578:	4b06      	ldr	r3, [pc, #24]	; (8003594 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800357a:	68da      	ldr	r2, [r3, #12]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	43db      	mvns	r3, r3
 8003580:	4904      	ldr	r1, [pc, #16]	; (8003594 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003582:	4013      	ands	r3, r2
 8003584:	60cb      	str	r3, [r1, #12]
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	40013c00 	.word	0x40013c00

08003598 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80035a0:	2300      	movs	r3, #0
 80035a2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	791b      	ldrb	r3, [r3, #4]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d065      	beq.n	8003678 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d06b      	beq.n	800368c <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	795b      	ldrb	r3, [r3, #5]
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d01c      	beq.n	80035f6 <LL_EXTI_Init+0x5e>
 80035bc:	2b02      	cmp	r3, #2
 80035be:	dc25      	bgt.n	800360c <LL_EXTI_Init+0x74>
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d002      	beq.n	80035ca <LL_EXTI_Init+0x32>
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d00b      	beq.n	80035e0 <LL_EXTI_Init+0x48>
 80035c8:	e020      	b.n	800360c <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff ff82 	bl	80034d8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff ff45 	bl	8003468 <LL_EXTI_EnableIT_0_31>
          break;
 80035de:	e018      	b.n	8003612 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff ff51 	bl	800348c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7ff ff60 	bl	80034b4 <LL_EXTI_EnableEvent_0_31>
          break;
 80035f4:	e00d      	b.n	8003612 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7ff ff34 	bl	8003468 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f7ff ff55 	bl	80034b4 <LL_EXTI_EnableEvent_0_31>
          break;
 800360a:	e002      	b.n	8003612 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	73fb      	strb	r3, [r7, #15]
          break;
 8003610:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	799b      	ldrb	r3, [r3, #6]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d038      	beq.n	800368c <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	799b      	ldrb	r3, [r3, #6]
 800361e:	2b03      	cmp	r3, #3
 8003620:	d01c      	beq.n	800365c <LL_EXTI_Init+0xc4>
 8003622:	2b03      	cmp	r3, #3
 8003624:	dc25      	bgt.n	8003672 <LL_EXTI_Init+0xda>
 8003626:	2b01      	cmp	r3, #1
 8003628:	d002      	beq.n	8003630 <LL_EXTI_Init+0x98>
 800362a:	2b02      	cmp	r3, #2
 800362c:	d00b      	beq.n	8003646 <LL_EXTI_Init+0xae>
 800362e:	e020      	b.n	8003672 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff ff9b 	bl	8003570 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f7ff ff5e 	bl	8003500 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8003644:	e022      	b.n	800368c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff ff6a 	bl	8003524 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff ff79 	bl	800354c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800365a:	e017      	b.n	800368c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff ff4d 	bl	8003500 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f7ff ff6e 	bl	800354c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003670:	e00c      	b.n	800368c <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	73fb      	strb	r3, [r7, #15]
            break;
 8003676:	e009      	b.n	800368c <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff ff05 	bl	800348c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f7ff ff26 	bl	80034d8 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 800368c:	7bfb      	ldrb	r3, [r7, #15]
}
 800368e:	4618      	mov	r0, r3
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <LL_GPIO_SetPinMode>:
{
 8003696:	b480      	push	{r7}
 8003698:	b089      	sub	sp, #36	; 0x24
 800369a:	af00      	add	r7, sp, #0
 800369c:	60f8      	str	r0, [r7, #12]
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	fa93 f3a3 	rbit	r3, r3
 80036b0:	613b      	str	r3, [r7, #16]
  return result;
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	fab3 f383 	clz	r3, r3
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	2103      	movs	r1, #3
 80036be:	fa01 f303 	lsl.w	r3, r1, r3
 80036c2:	43db      	mvns	r3, r3
 80036c4:	401a      	ands	r2, r3
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	fa93 f3a3 	rbit	r3, r3
 80036d0:	61bb      	str	r3, [r7, #24]
  return result;
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	fab3 f383 	clz	r3, r3
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	6879      	ldr	r1, [r7, #4]
 80036de:	fa01 f303 	lsl.w	r3, r1, r3
 80036e2:	431a      	orrs	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	601a      	str	r2, [r3, #0]
}
 80036e8:	bf00      	nop
 80036ea:	3724      	adds	r7, #36	; 0x24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <LL_GPIO_SetPinOutputType>:
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	43db      	mvns	r3, r3
 8003708:	401a      	ands	r2, r3
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	fb01 f303 	mul.w	r3, r1, r3
 8003712:	431a      	orrs	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	605a      	str	r2, [r3, #4]
}
 8003718:	bf00      	nop
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <LL_GPIO_SetPinSpeed>:
{
 8003724:	b480      	push	{r7}
 8003726:	b089      	sub	sp, #36	; 0x24
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	fa93 f3a3 	rbit	r3, r3
 800373e:	613b      	str	r3, [r7, #16]
  return result;
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	fab3 f383 	clz	r3, r3
 8003746:	b2db      	uxtb	r3, r3
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	2103      	movs	r1, #3
 800374c:	fa01 f303 	lsl.w	r3, r1, r3
 8003750:	43db      	mvns	r3, r3
 8003752:	401a      	ands	r2, r3
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	fa93 f3a3 	rbit	r3, r3
 800375e:	61bb      	str	r3, [r7, #24]
  return result;
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	fab3 f383 	clz	r3, r3
 8003766:	b2db      	uxtb	r3, r3
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	fa01 f303 	lsl.w	r3, r1, r3
 8003770:	431a      	orrs	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	609a      	str	r2, [r3, #8]
}
 8003776:	bf00      	nop
 8003778:	3724      	adds	r7, #36	; 0x24
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <LL_GPIO_SetPinPull>:
{
 8003782:	b480      	push	{r7}
 8003784:	b089      	sub	sp, #36	; 0x24
 8003786:	af00      	add	r7, sp, #0
 8003788:	60f8      	str	r0, [r7, #12]
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	68da      	ldr	r2, [r3, #12]
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	fa93 f3a3 	rbit	r3, r3
 800379c:	613b      	str	r3, [r7, #16]
  return result;
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	fab3 f383 	clz	r3, r3
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	2103      	movs	r1, #3
 80037aa:	fa01 f303 	lsl.w	r3, r1, r3
 80037ae:	43db      	mvns	r3, r3
 80037b0:	401a      	ands	r2, r3
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	fa93 f3a3 	rbit	r3, r3
 80037bc:	61bb      	str	r3, [r7, #24]
  return result;
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	fab3 f383 	clz	r3, r3
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	fa01 f303 	lsl.w	r3, r1, r3
 80037ce:	431a      	orrs	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	60da      	str	r2, [r3, #12]
}
 80037d4:	bf00      	nop
 80037d6:	3724      	adds	r7, #36	; 0x24
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <LL_GPIO_SetAFPin_0_7>:
{
 80037e0:	b480      	push	{r7}
 80037e2:	b089      	sub	sp, #36	; 0x24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6a1a      	ldr	r2, [r3, #32]
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	fa93 f3a3 	rbit	r3, r3
 80037fa:	613b      	str	r3, [r7, #16]
  return result;
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	210f      	movs	r1, #15
 8003808:	fa01 f303 	lsl.w	r3, r1, r3
 800380c:	43db      	mvns	r3, r3
 800380e:	401a      	ands	r2, r3
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	fa93 f3a3 	rbit	r3, r3
 800381a:	61bb      	str	r3, [r7, #24]
  return result;
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	fab3 f383 	clz	r3, r3
 8003822:	b2db      	uxtb	r3, r3
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	fa01 f303 	lsl.w	r3, r1, r3
 800382c:	431a      	orrs	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	621a      	str	r2, [r3, #32]
}
 8003832:	bf00      	nop
 8003834:	3724      	adds	r7, #36	; 0x24
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr

0800383e <LL_GPIO_SetAFPin_8_15>:
{
 800383e:	b480      	push	{r7}
 8003840:	b089      	sub	sp, #36	; 0x24
 8003842:	af00      	add	r7, sp, #0
 8003844:	60f8      	str	r0, [r7, #12]
 8003846:	60b9      	str	r1, [r7, #8]
 8003848:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	0a1b      	lsrs	r3, r3, #8
 8003852:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	fa93 f3a3 	rbit	r3, r3
 800385a:	613b      	str	r3, [r7, #16]
  return result;
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	fab3 f383 	clz	r3, r3
 8003862:	b2db      	uxtb	r3, r3
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	210f      	movs	r1, #15
 8003868:	fa01 f303 	lsl.w	r3, r1, r3
 800386c:	43db      	mvns	r3, r3
 800386e:	401a      	ands	r2, r3
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	0a1b      	lsrs	r3, r3, #8
 8003874:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	fa93 f3a3 	rbit	r3, r3
 800387c:	61bb      	str	r3, [r7, #24]
  return result;
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	fab3 f383 	clz	r3, r3
 8003884:	b2db      	uxtb	r3, r3
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	6879      	ldr	r1, [r7, #4]
 800388a:	fa01 f303 	lsl.w	r3, r1, r3
 800388e:	431a      	orrs	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003894:	bf00      	nop
 8003896:	3724      	adds	r7, #36	; 0x24
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b088      	sub	sp, #32
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80038aa:	2300      	movs	r3, #0
 80038ac:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	fa93 f3a3 	rbit	r3, r3
 80038be:	613b      	str	r3, [r7, #16]
  return result;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	fab3 f383 	clz	r3, r3
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80038ca:	e050      	b.n	800396e <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	2101      	movs	r1, #1
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	fa01 f303 	lsl.w	r3, r1, r3
 80038d8:	4013      	ands	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d042      	beq.n	8003968 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d003      	beq.n	80038f2 <LL_GPIO_Init+0x52>
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d10d      	bne.n	800390e <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	461a      	mov	r2, r3
 80038f8:	69b9      	ldr	r1, [r7, #24]
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f7ff ff12 	bl	8003724 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	461a      	mov	r2, r3
 8003906:	69b9      	ldr	r1, [r7, #24]
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f7ff fef3 	bl	80036f4 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	461a      	mov	r2, r3
 8003914:	69b9      	ldr	r1, [r7, #24]
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7ff ff33 	bl	8003782 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b02      	cmp	r3, #2
 8003922:	d11a      	bne.n	800395a <LL_GPIO_Init+0xba>
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	fa93 f3a3 	rbit	r3, r3
 800392e:	60bb      	str	r3, [r7, #8]
  return result;
 8003930:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003932:	fab3 f383 	clz	r3, r3
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b07      	cmp	r3, #7
 800393a:	d807      	bhi.n	800394c <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	461a      	mov	r2, r3
 8003942:	69b9      	ldr	r1, [r7, #24]
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f7ff ff4b 	bl	80037e0 <LL_GPIO_SetAFPin_0_7>
 800394a:	e006      	b.n	800395a <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	461a      	mov	r2, r3
 8003952:	69b9      	ldr	r1, [r7, #24]
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f7ff ff72 	bl	800383e <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	461a      	mov	r2, r3
 8003960:	69b9      	ldr	r1, [r7, #24]
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7ff fe97 	bl	8003696 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	3301      	adds	r3, #1
 800396c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	fa22 f303 	lsr.w	r3, r2, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1a7      	bne.n	80038cc <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3720      	adds	r7, #32
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <LL_I2C_Enable>:
{
 8003986:	b480      	push	{r7}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f043 0201 	orr.w	r2, r3, #1
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	601a      	str	r2, [r3, #0]
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr

080039a6 <LL_I2C_Disable>:
{
 80039a6:	b480      	push	{r7}
 80039a8:	b083      	sub	sp, #12
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f023 0201 	bic.w	r2, r3, #1
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	601a      	str	r2, [r3, #0]
}
 80039ba:	bf00      	nop
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <LL_I2C_ConfigFilters>:
{
 80039c6:	b480      	push	{r7}
 80039c8:	b085      	sub	sp, #20
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	60f8      	str	r0, [r7, #12]
 80039ce:	60b9      	str	r1, [r7, #8]
 80039d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d6:	f023 021f 	bic.w	r2, r3, #31
 80039da:	68b9      	ldr	r1, [r7, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	430b      	orrs	r3, r1
 80039e0:	431a      	orrs	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80039e6:	bf00      	nop
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr

080039f2 <LL_I2C_SetOwnAddress1>:
{
 80039f2:	b480      	push	{r7}
 80039f4:	b085      	sub	sp, #20
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	60f8      	str	r0, [r7, #12]
 80039fa:	60b9      	str	r1, [r7, #8]
 80039fc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a06:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a0a:	68b9      	ldr	r1, [r7, #8]
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	431a      	orrs	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	609a      	str	r2, [r3, #8]
}
 8003a16:	bf00      	nop
 8003a18:	3714      	adds	r7, #20
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
	...

08003a24 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
 8003a30:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 8003a32:	2300      	movs	r3, #0
 8003a34:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 8003a36:	2300      	movs	r3, #0
 8003a38:	617b      	str	r3, [r7, #20]

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	4a42      	ldr	r2, [pc, #264]	; (8003b48 <LL_I2C_ConfigSpeed+0x124>)
 8003a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a42:	0c9b      	lsrs	r3, r3, #18
 8003a44:	613b      	str	r3, [r7, #16]

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	431a      	orrs	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	493a      	ldr	r1, [pc, #232]	; (8003b4c <LL_I2C_ConfigSpeed+0x128>)
 8003a62:	428b      	cmp	r3, r1
 8003a64:	d802      	bhi.n	8003a6c <LL_I2C_ConfigSpeed+0x48>
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	e009      	b.n	8003a80 <LL_I2C_ConfigSpeed+0x5c>
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003a72:	fb01 f303 	mul.w	r3, r1, r3
 8003a76:	4936      	ldr	r1, [pc, #216]	; (8003b50 <LL_I2C_ConfigSpeed+0x12c>)
 8003a78:	fba1 1303 	umull	r1, r3, r1, r3
 8003a7c:	099b      	lsrs	r3, r3, #6
 8003a7e:	3301      	adds	r3, #1
 8003a80:	431a      	orrs	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a30      	ldr	r2, [pc, #192]	; (8003b4c <LL_I2C_ConfigSpeed+0x128>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d939      	bls.n	8003b02 <LL_I2C_ConfigSpeed+0xde>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d117      	bne.n	8003ac4 <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	4613      	mov	r3, r2
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	4413      	add	r3, r2
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d009      	beq.n	8003abe <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	4613      	mov	r3, r2
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	4413      	add	r3, r2
 8003ab2:	68ba      	ldr	r2, [r7, #8]
 8003ab4:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003ab8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003abc:	e01d      	b.n	8003afa <LL_I2C_ConfigSpeed+0xd6>
 8003abe:	f248 0301 	movw	r3, #32769	; 0x8001
 8003ac2:	e01a      	b.n	8003afa <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	009a      	lsls	r2, r3, #2
 8003ace:	4413      	add	r3, r2
 8003ad0:	68ba      	ldr	r2, [r7, #8]
 8003ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad6:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00b      	beq.n	8003af6 <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4413      	add	r3, r2
 8003ae6:	009a      	lsls	r2, r3, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	68ba      	ldr	r2, [r7, #8]
 8003aec:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003af0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003af4:	e001      	b.n	8003afa <LL_I2C_ConfigSpeed+0xd6>
 8003af6:	f248 0301 	movw	r3, #32769	; 0x8001
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	e011      	b.n	8003b26 <LL_I2C_ConfigSpeed+0x102>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	68ba      	ldr	r2, [r7, #8]
 8003b08:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b0c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003b10:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d005      	beq.n	8003b22 <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b20:	e000      	b.n	8003b24 <LL_I2C_ConfigSpeed+0x100>
 8003b22:	2304      	movs	r3, #4
 8003b24:	617b      	str	r3, [r7, #20]
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8003b2e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	431a      	orrs	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	61da      	str	r2, [r3, #28]
}
 8003b3a:	bf00      	nop
 8003b3c:	371c      	adds	r7, #28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	431bde83 	.word	0x431bde83
 8003b4c:	000186a0 	.word	0x000186a0
 8003b50:	10624dd3 	.word	0x10624dd3

08003b54 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f023 021a 	bic.w	r2, r3, #26
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	601a      	str	r2, [r3, #0]
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
 8003b82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	601a      	str	r2, [r3, #0]
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f7ff fefb 	bl	80039a6 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003bb0:	f107 0308 	add.w	r3, r7, #8
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 f89d 	bl	8003cf4 <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	68d9      	ldr	r1, [r3, #12]
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7ff fefe 	bl	80039c6 <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 8003bca:	6939      	ldr	r1, [r7, #16]
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685a      	ldr	r2, [r3, #4]
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f7ff ff25 	bl	8003a24 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	6959      	ldr	r1, [r3, #20]
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	461a      	mov	r2, r3
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7ff ff04 	bl	80039f2 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4619      	mov	r1, r3
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f7ff ffaf 	bl	8003b54 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7ff fec5 	bl	8003986 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	4619      	mov	r1, r3
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7ff ffb9 	bl	8003b7a <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3718      	adds	r7, #24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
	...

08003c14 <LL_RCC_GetSysClkSource>:
{
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003c18:	4b04      	ldr	r3, [pc, #16]	; (8003c2c <LL_RCC_GetSysClkSource+0x18>)
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f003 030c 	and.w	r3, r3, #12
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	40023800 	.word	0x40023800

08003c30 <LL_RCC_GetAHBPrescaler>:
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003c34:	4b04      	ldr	r3, [pc, #16]	; (8003c48 <LL_RCC_GetAHBPrescaler+0x18>)
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	40023800 	.word	0x40023800

08003c4c <LL_RCC_GetAPB1Prescaler>:
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003c50:	4b04      	ldr	r3, [pc, #16]	; (8003c64 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	40023800 	.word	0x40023800

08003c68 <LL_RCC_GetAPB2Prescaler>:
{
 8003c68:	b480      	push	{r7}
 8003c6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003c6c:	4b04      	ldr	r3, [pc, #16]	; (8003c80 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	40023800 	.word	0x40023800

08003c84 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003c88:	4b04      	ldr	r3, [pc, #16]	; (8003c9c <LL_RCC_PLL_GetMainSource+0x18>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	40023800 	.word	0x40023800

08003ca0 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003ca4:	4b04      	ldr	r3, [pc, #16]	; (8003cb8 <LL_RCC_PLL_GetN+0x18>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	099b      	lsrs	r3, r3, #6
 8003caa:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr
 8003cb8:	40023800 	.word	0x40023800

08003cbc <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003cc0:	4b04      	ldr	r3, [pc, #16]	; (8003cd4 <LL_RCC_PLL_GetP+0x18>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	40023800 	.word	0x40023800

08003cd8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003cdc:	4b04      	ldr	r3, [pc, #16]	; (8003cf0 <LL_RCC_PLL_GetDivider+0x18>)
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	40023800 	.word	0x40023800

08003cf4 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003cfc:	f000 f820 	bl	8003d40 <RCC_GetSystemClockFreq>
 8003d00:	4602      	mov	r2, r0
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f000 f840 	bl	8003d90 <RCC_GetHCLKClockFreq>
 8003d10:	4602      	mov	r2, r0
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f000 f84e 	bl	8003dbc <RCC_GetPCLK1ClockFreq>
 8003d20:	4602      	mov	r2, r0
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 f85a 	bl	8003de4 <RCC_GetPCLK2ClockFreq>
 8003d30:	4602      	mov	r2, r0
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	60da      	str	r2, [r3, #12]
}
 8003d36:	bf00      	nop
 8003d38:	3708      	adds	r7, #8
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
	...

08003d40 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003d46:	2300      	movs	r3, #0
 8003d48:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003d4a:	f7ff ff63 	bl	8003c14 <LL_RCC_GetSysClkSource>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b08      	cmp	r3, #8
 8003d52:	d00c      	beq.n	8003d6e <RCC_GetSystemClockFreq+0x2e>
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	d80f      	bhi.n	8003d78 <RCC_GetSystemClockFreq+0x38>
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d002      	beq.n	8003d62 <RCC_GetSystemClockFreq+0x22>
 8003d5c:	2b04      	cmp	r3, #4
 8003d5e:	d003      	beq.n	8003d68 <RCC_GetSystemClockFreq+0x28>
 8003d60:	e00a      	b.n	8003d78 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003d62:	4b09      	ldr	r3, [pc, #36]	; (8003d88 <RCC_GetSystemClockFreq+0x48>)
 8003d64:	607b      	str	r3, [r7, #4]
      break;
 8003d66:	e00a      	b.n	8003d7e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003d68:	4b08      	ldr	r3, [pc, #32]	; (8003d8c <RCC_GetSystemClockFreq+0x4c>)
 8003d6a:	607b      	str	r3, [r7, #4]
      break;
 8003d6c:	e007      	b.n	8003d7e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8003d6e:	2008      	movs	r0, #8
 8003d70:	f000 f84c 	bl	8003e0c <RCC_PLL_GetFreqDomain_SYS>
 8003d74:	6078      	str	r0, [r7, #4]
      break;
 8003d76:	e002      	b.n	8003d7e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003d78:	4b03      	ldr	r3, [pc, #12]	; (8003d88 <RCC_GetSystemClockFreq+0x48>)
 8003d7a:	607b      	str	r3, [r7, #4]
      break;
 8003d7c:	bf00      	nop
  }

  return frequency;
 8003d7e:	687b      	ldr	r3, [r7, #4]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	00f42400 	.word	0x00f42400
 8003d8c:	007a1200 	.word	0x007a1200

08003d90 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003d98:	f7ff ff4a 	bl	8003c30 <LL_RCC_GetAHBPrescaler>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	091b      	lsrs	r3, r3, #4
 8003da0:	f003 030f 	and.w	r3, r3, #15
 8003da4:	4a04      	ldr	r2, [pc, #16]	; (8003db8 <RCC_GetHCLKClockFreq+0x28>)
 8003da6:	5cd3      	ldrb	r3, [r2, r3]
 8003da8:	461a      	mov	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	40d3      	lsrs	r3, r2
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3708      	adds	r7, #8
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	0800d0e4 	.word	0x0800d0e4

08003dbc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003dc4:	f7ff ff42 	bl	8003c4c <LL_RCC_GetAPB1Prescaler>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	0a9b      	lsrs	r3, r3, #10
 8003dcc:	4a04      	ldr	r2, [pc, #16]	; (8003de0 <RCC_GetPCLK1ClockFreq+0x24>)
 8003dce:	5cd3      	ldrb	r3, [r2, r3]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	40d3      	lsrs	r3, r2
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	0800d0f4 	.word	0x0800d0f4

08003de4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003dec:	f7ff ff3c 	bl	8003c68 <LL_RCC_GetAPB2Prescaler>
 8003df0:	4603      	mov	r3, r0
 8003df2:	0b5b      	lsrs	r3, r3, #13
 8003df4:	4a04      	ldr	r2, [pc, #16]	; (8003e08 <RCC_GetPCLK2ClockFreq+0x24>)
 8003df6:	5cd3      	ldrb	r3, [r2, r3]
 8003df8:	461a      	mov	r2, r3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	40d3      	lsrs	r3, r2
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	0800d0f4 	.word	0x0800d0f4

08003e0c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003e0c:	b590      	push	{r4, r7, lr}
 8003e0e:	b087      	sub	sp, #28
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8003e14:	2300      	movs	r3, #0
 8003e16:	617b      	str	r3, [r7, #20]
 8003e18:	2300      	movs	r3, #0
 8003e1a:	60fb      	str	r3, [r7, #12]
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003e20:	f7ff ff30 	bl	8003c84 <LL_RCC_PLL_GetMainSource>
 8003e24:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d004      	beq.n	8003e36 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e32:	d003      	beq.n	8003e3c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8003e34:	e005      	b.n	8003e42 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003e36:	4b12      	ldr	r3, [pc, #72]	; (8003e80 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003e38:	617b      	str	r3, [r7, #20]
      break;
 8003e3a:	e005      	b.n	8003e48 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003e3c:	4b11      	ldr	r3, [pc, #68]	; (8003e84 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003e3e:	617b      	str	r3, [r7, #20]
      break;
 8003e40:	e002      	b.n	8003e48 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8003e42:	4b0f      	ldr	r3, [pc, #60]	; (8003e80 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003e44:	617b      	str	r3, [r7, #20]
      break;
 8003e46:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b08      	cmp	r3, #8
 8003e4c:	d113      	bne.n	8003e76 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003e4e:	f7ff ff43 	bl	8003cd8 <LL_RCC_PLL_GetDivider>
 8003e52:	4602      	mov	r2, r0
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	fbb3 f4f2 	udiv	r4, r3, r2
 8003e5a:	f7ff ff21 	bl	8003ca0 <LL_RCC_PLL_GetN>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	fb03 f404 	mul.w	r4, r3, r4
 8003e64:	f7ff ff2a 	bl	8003cbc <LL_RCC_PLL_GetP>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	0c1b      	lsrs	r3, r3, #16
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	fbb4 f3f3 	udiv	r3, r4, r3
 8003e74:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003e76:	693b      	ldr	r3, [r7, #16]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	371c      	adds	r7, #28
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd90      	pop	{r4, r7, pc}
 8003e80:	00f42400 	.word	0x00f42400
 8003e84:	007a1200 	.word	0x007a1200

08003e88 <LL_SPI_IsEnabled>:
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e98:	2b40      	cmp	r3, #64	; 0x40
 8003e9a:	d101      	bne.n	8003ea0 <LL_SPI_IsEnabled+0x18>
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e000      	b.n	8003ea2 <LL_SPI_IsEnabled+0x1a>
 8003ea0:	2300      	movs	r3, #0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr

08003eae <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
 8003eb6:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	611a      	str	r2, [r3, #16]
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
 8003ed6:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f7ff ffd3 	bl	8003e88 <LL_SPI_IsEnabled>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d139      	bne.n	8003f5c <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ef0:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	6811      	ldr	r1, [r2, #0]
 8003ef8:	683a      	ldr	r2, [r7, #0]
 8003efa:	6852      	ldr	r2, [r2, #4]
 8003efc:	4311      	orrs	r1, r2
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	6892      	ldr	r2, [r2, #8]
 8003f02:	4311      	orrs	r1, r2
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	68d2      	ldr	r2, [r2, #12]
 8003f08:	4311      	orrs	r1, r2
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	6912      	ldr	r2, [r2, #16]
 8003f0e:	4311      	orrs	r1, r2
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	6952      	ldr	r2, [r2, #20]
 8003f14:	4311      	orrs	r1, r2
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	6992      	ldr	r2, [r2, #24]
 8003f1a:	4311      	orrs	r1, r2
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	69d2      	ldr	r2, [r2, #28]
 8003f20:	4311      	orrs	r1, r2
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	6a12      	ldr	r2, [r2, #32]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f023 0204 	bic.w	r2, r3, #4
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	0c1b      	lsrs	r3, r3, #16
 8003f3c:	431a      	orrs	r2, r3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f4a:	d105      	bne.n	8003f58 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f50:	4619      	mov	r1, r3
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7ff ffab 	bl	8003eae <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	61da      	str	r2, [r3, #28]
  return status;
 8003f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <LL_TIM_SetPrescaler>:
{
 8003f72:	b480      	push	{r7}
 8003f74:	b083      	sub	sp, #12
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
 8003f7a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f82:	bf00      	nop
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr

08003f8e <LL_TIM_SetAutoReload>:
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b083      	sub	sp, #12
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
 8003f96:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003f9e:	bf00      	nop
 8003fa0:	370c      	adds	r7, #12
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr

08003faa <LL_TIM_SetRepetitionCounter>:
{
 8003faa:	b480      	push	{r7}
 8003fac:	b083      	sub	sp, #12
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
 8003fb2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003fba:	bf00      	nop
 8003fbc:	370c      	adds	r7, #12
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr

08003fc6 <LL_TIM_OC_SetCompareCH1>:
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b083      	sub	sp, #12
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
 8003fce:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr

08003fe2 <LL_TIM_OC_SetCompareCH2>:
{
 8003fe2:	b480      	push	{r7}
 8003fe4:	b083      	sub	sp, #12
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
 8003fea:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <LL_TIM_OC_SetCompareCH3>:
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
 8004006:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	683a      	ldr	r2, [r7, #0]
 800400c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <LL_TIM_OC_SetCompareCH4>:
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
 8004022:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	641a      	str	r2, [r3, #64]	; 0x40
}
 800402a:	bf00      	nop
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr

08004036 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004036:	b480      	push	{r7}
 8004038:	b083      	sub	sp, #12
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	f043 0201 	orr.w	r2, r3, #1
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	615a      	str	r2, [r3, #20]
}
 800404a:	bf00      	nop
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
	...

08004058 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4a31      	ldr	r2, [pc, #196]	; (8004130 <LL_TIM_Init+0xd8>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d00f      	beq.n	8004090 <LL_TIM_Init+0x38>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004076:	d00b      	beq.n	8004090 <LL_TIM_Init+0x38>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a2e      	ldr	r2, [pc, #184]	; (8004134 <LL_TIM_Init+0xdc>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d007      	beq.n	8004090 <LL_TIM_Init+0x38>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a2d      	ldr	r2, [pc, #180]	; (8004138 <LL_TIM_Init+0xe0>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d003      	beq.n	8004090 <LL_TIM_Init+0x38>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a2c      	ldr	r2, [pc, #176]	; (800413c <LL_TIM_Init+0xe4>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d106      	bne.n	800409e <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	4313      	orrs	r3, r2
 800409c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a23      	ldr	r2, [pc, #140]	; (8004130 <LL_TIM_Init+0xd8>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d01b      	beq.n	80040de <LL_TIM_Init+0x86>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ac:	d017      	beq.n	80040de <LL_TIM_Init+0x86>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a20      	ldr	r2, [pc, #128]	; (8004134 <LL_TIM_Init+0xdc>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d013      	beq.n	80040de <LL_TIM_Init+0x86>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a1f      	ldr	r2, [pc, #124]	; (8004138 <LL_TIM_Init+0xe0>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d00f      	beq.n	80040de <LL_TIM_Init+0x86>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a1e      	ldr	r2, [pc, #120]	; (800413c <LL_TIM_Init+0xe4>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d00b      	beq.n	80040de <LL_TIM_Init+0x86>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a1d      	ldr	r2, [pc, #116]	; (8004140 <LL_TIM_Init+0xe8>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d007      	beq.n	80040de <LL_TIM_Init+0x86>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a1c      	ldr	r2, [pc, #112]	; (8004144 <LL_TIM_Init+0xec>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d003      	beq.n	80040de <LL_TIM_Init+0x86>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a1b      	ldr	r2, [pc, #108]	; (8004148 <LL_TIM_Init+0xf0>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d106      	bne.n	80040ec <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	4619      	mov	r1, r3
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7ff ff48 	bl	8003f8e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	881b      	ldrh	r3, [r3, #0]
 8004102:	4619      	mov	r1, r3
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f7ff ff34 	bl	8003f72 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a08      	ldr	r2, [pc, #32]	; (8004130 <LL_TIM_Init+0xd8>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d105      	bne.n	800411e <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	4619      	mov	r1, r3
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff ff46 	bl	8003faa <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7ff ff89 	bl	8004036 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3710      	adds	r7, #16
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	40010000 	.word	0x40010000
 8004134:	40000400 	.word	0x40000400
 8004138:	40000800 	.word	0x40000800
 800413c:	40000c00 	.word	0x40000c00
 8004140:	40014000 	.word	0x40014000
 8004144:	40014400 	.word	0x40014400
 8004148:	40014800 	.word	0x40014800

0800414c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004162:	d027      	beq.n	80041b4 <LL_TIM_OC_Init+0x68>
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800416a:	d82a      	bhi.n	80041c2 <LL_TIM_OC_Init+0x76>
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004172:	d018      	beq.n	80041a6 <LL_TIM_OC_Init+0x5a>
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800417a:	d822      	bhi.n	80041c2 <LL_TIM_OC_Init+0x76>
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d003      	beq.n	800418a <LL_TIM_OC_Init+0x3e>
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	2b10      	cmp	r3, #16
 8004186:	d007      	beq.n	8004198 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8004188:	e01b      	b.n	80041c2 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f000 f81f 	bl	80041d0 <OC1Config>
 8004192:	4603      	mov	r3, r0
 8004194:	75fb      	strb	r3, [r7, #23]
      break;
 8004196:	e015      	b.n	80041c4 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004198:	6879      	ldr	r1, [r7, #4]
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 f87e 	bl	800429c <OC2Config>
 80041a0:	4603      	mov	r3, r0
 80041a2:	75fb      	strb	r3, [r7, #23]
      break;
 80041a4:	e00e      	b.n	80041c4 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80041a6:	6879      	ldr	r1, [r7, #4]
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f000 f8e1 	bl	8004370 <OC3Config>
 80041ae:	4603      	mov	r3, r0
 80041b0:	75fb      	strb	r3, [r7, #23]
      break;
 80041b2:	e007      	b.n	80041c4 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80041b4:	6879      	ldr	r1, [r7, #4]
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f000 f944 	bl	8004444 <OC4Config>
 80041bc:	4603      	mov	r3, r0
 80041be:	75fb      	strb	r3, [r7, #23]
      break;
 80041c0:	e000      	b.n	80041c4 <LL_TIM_OC_Init+0x78>
      break;
 80041c2:	bf00      	nop
  }

  return result;
 80041c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3718      	adds	r7, #24
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
	...

080041d0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a1b      	ldr	r3, [r3, #32]
 80041de:	f023 0201 	bic.w	r2, r3, #1
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f023 0303 	bic.w	r3, r3, #3
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4313      	orrs	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f023 0202 	bic.w	r2, r3, #2
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	4313      	orrs	r3, r2
 800421a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	f023 0201 	bic.w	r2, r3, #1
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	4313      	orrs	r3, r2
 8004228:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a1a      	ldr	r2, [pc, #104]	; (8004298 <OC1Config+0xc8>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d11e      	bne.n	8004270 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f023 0208 	bic.w	r2, r3, #8
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	4313      	orrs	r3, r2
 8004240:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f023 0204 	bic.w	r2, r3, #4
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	4313      	orrs	r3, r2
 8004250:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	699b      	ldr	r3, [r3, #24]
 800425c:	4313      	orrs	r3, r2
 800425e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	4313      	orrs	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	4619      	mov	r1, r3
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7ff fe9f 	bl	8003fc6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3718      	adds	r7, #24
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	40010000 	.word	0x40010000

0800429c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	f023 0210 	bic.w	r2, r3, #16
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	021b      	lsls	r3, r3, #8
 80042d8:	4313      	orrs	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	f023 0220 	bic.w	r2, r3, #32
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	4313      	orrs	r3, r2
 80042ea:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	f023 0210 	bic.w	r2, r3, #16
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	011b      	lsls	r3, r3, #4
 80042f8:	4313      	orrs	r3, r2
 80042fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a1b      	ldr	r2, [pc, #108]	; (800436c <OC2Config+0xd0>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d11f      	bne.n	8004344 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	019b      	lsls	r3, r3, #6
 8004310:	4313      	orrs	r3, r2
 8004312:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	019b      	lsls	r3, r3, #6
 8004320:	4313      	orrs	r3, r2
 8004322:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	4313      	orrs	r3, r2
 8004332:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	4313      	orrs	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	4619      	mov	r1, r3
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7ff fe43 	bl	8003fe2 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3718      	adds	r7, #24
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	40010000 	.word	0x40010000

08004370 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b086      	sub	sp, #24
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	69db      	ldr	r3, [r3, #28]
 8004396:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f023 0303 	bic.w	r3, r3, #3
 800439e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	021b      	lsls	r3, r3, #8
 80043ba:	4313      	orrs	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	021b      	lsls	r3, r3, #8
 80043ca:	4313      	orrs	r3, r2
 80043cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a1b      	ldr	r2, [pc, #108]	; (8004440 <OC3Config+0xd0>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d11f      	bne.n	8004416 <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	029b      	lsls	r3, r3, #10
 80043e2:	4313      	orrs	r3, r2
 80043e4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	029b      	lsls	r3, r3, #10
 80043f2:	4313      	orrs	r3, r2
 80043f4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	4313      	orrs	r3, r2
 8004404:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	69db      	ldr	r3, [r3, #28]
 8004410:	015b      	lsls	r3, r3, #5
 8004412:	4313      	orrs	r3, r2
 8004414:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	4619      	mov	r1, r3
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f7ff fde8 	bl	8003ffe <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40010000 	.word	0x40010000

08004444 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	69db      	ldr	r3, [r3, #28]
 800446a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004472:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	021b      	lsls	r3, r3, #8
 8004480:	4313      	orrs	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	031b      	lsls	r3, r3, #12
 8004490:	4313      	orrs	r3, r2
 8004492:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	031b      	lsls	r3, r3, #12
 80044a0:	4313      	orrs	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a0f      	ldr	r2, [pc, #60]	; (80044e4 <OC4Config+0xa0>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d107      	bne.n	80044bc <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	019b      	lsls	r3, r3, #6
 80044b8:	4313      	orrs	r3, r2
 80044ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	4619      	mov	r1, r3
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7ff fda3 	bl	800401a <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40010000 	.word	0x40010000

080044e8 <LL_USART_IsEnabled>:
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80044f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044fc:	bf0c      	ite	eq
 80044fe:	2301      	moveq	r3, #1
 8004500:	2300      	movne	r3, #0
 8004502:	b2db      	uxtb	r3, r3
}
 8004504:	4618      	mov	r0, r3
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <LL_USART_SetStopBitsLength>:
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	431a      	orrs	r2, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	611a      	str	r2, [r3, #16]
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr

08004536 <LL_USART_SetHWFlowCtrl>:
{
 8004536:	b480      	push	{r7}
 8004538:	b083      	sub	sp, #12
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
 800453e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	615a      	str	r2, [r3, #20]
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <LL_USART_SetBaudRate>:
{
 800455c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004560:	b0c0      	sub	sp, #256	; 0x100
 8004562:	af00      	add	r7, sp, #0
 8004564:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004568:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800456c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004570:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800457c:	f040 810c 	bne.w	8004798 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004580:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004584:	2200      	movs	r2, #0
 8004586:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800458a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800458e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004592:	4622      	mov	r2, r4
 8004594:	462b      	mov	r3, r5
 8004596:	1891      	adds	r1, r2, r2
 8004598:	6639      	str	r1, [r7, #96]	; 0x60
 800459a:	415b      	adcs	r3, r3
 800459c:	667b      	str	r3, [r7, #100]	; 0x64
 800459e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80045a2:	4621      	mov	r1, r4
 80045a4:	eb12 0801 	adds.w	r8, r2, r1
 80045a8:	4629      	mov	r1, r5
 80045aa:	eb43 0901 	adc.w	r9, r3, r1
 80045ae:	f04f 0200 	mov.w	r2, #0
 80045b2:	f04f 0300 	mov.w	r3, #0
 80045b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045c2:	4690      	mov	r8, r2
 80045c4:	4699      	mov	r9, r3
 80045c6:	4623      	mov	r3, r4
 80045c8:	eb18 0303 	adds.w	r3, r8, r3
 80045cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80045d0:	462b      	mov	r3, r5
 80045d2:	eb49 0303 	adc.w	r3, r9, r3
 80045d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80045da:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80045de:	2200      	movs	r2, #0
 80045e0:	469a      	mov	sl, r3
 80045e2:	4693      	mov	fp, r2
 80045e4:	eb1a 030a 	adds.w	r3, sl, sl
 80045e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80045ea:	eb4b 030b 	adc.w	r3, fp, fp
 80045ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045f0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80045f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80045f8:	f7fc fade 	bl	8000bb8 <__aeabi_uldivmod>
 80045fc:	4602      	mov	r2, r0
 80045fe:	460b      	mov	r3, r1
 8004600:	4b64      	ldr	r3, [pc, #400]	; (8004794 <LL_USART_SetBaudRate+0x238>)
 8004602:	fba3 2302 	umull	r2, r3, r3, r2
 8004606:	095b      	lsrs	r3, r3, #5
 8004608:	b29b      	uxth	r3, r3
 800460a:	011b      	lsls	r3, r3, #4
 800460c:	b29c      	uxth	r4, r3
 800460e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004612:	2200      	movs	r2, #0
 8004614:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004618:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800461c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8004620:	4642      	mov	r2, r8
 8004622:	464b      	mov	r3, r9
 8004624:	1891      	adds	r1, r2, r2
 8004626:	6539      	str	r1, [r7, #80]	; 0x50
 8004628:	415b      	adcs	r3, r3
 800462a:	657b      	str	r3, [r7, #84]	; 0x54
 800462c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004630:	4641      	mov	r1, r8
 8004632:	1851      	adds	r1, r2, r1
 8004634:	64b9      	str	r1, [r7, #72]	; 0x48
 8004636:	4649      	mov	r1, r9
 8004638:	414b      	adcs	r3, r1
 800463a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800463c:	f04f 0200 	mov.w	r2, #0
 8004640:	f04f 0300 	mov.w	r3, #0
 8004644:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8004648:	4659      	mov	r1, fp
 800464a:	00cb      	lsls	r3, r1, #3
 800464c:	4651      	mov	r1, sl
 800464e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004652:	4651      	mov	r1, sl
 8004654:	00ca      	lsls	r2, r1, #3
 8004656:	4610      	mov	r0, r2
 8004658:	4619      	mov	r1, r3
 800465a:	4603      	mov	r3, r0
 800465c:	4642      	mov	r2, r8
 800465e:	189b      	adds	r3, r3, r2
 8004660:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004664:	464b      	mov	r3, r9
 8004666:	460a      	mov	r2, r1
 8004668:	eb42 0303 	adc.w	r3, r2, r3
 800466c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004670:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004674:	2200      	movs	r2, #0
 8004676:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800467a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800467e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004682:	460b      	mov	r3, r1
 8004684:	18db      	adds	r3, r3, r3
 8004686:	643b      	str	r3, [r7, #64]	; 0x40
 8004688:	4613      	mov	r3, r2
 800468a:	eb42 0303 	adc.w	r3, r2, r3
 800468e:	647b      	str	r3, [r7, #68]	; 0x44
 8004690:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004694:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8004698:	f7fc fa8e 	bl	8000bb8 <__aeabi_uldivmod>
 800469c:	4602      	mov	r2, r0
 800469e:	460b      	mov	r3, r1
 80046a0:	4611      	mov	r1, r2
 80046a2:	4b3c      	ldr	r3, [pc, #240]	; (8004794 <LL_USART_SetBaudRate+0x238>)
 80046a4:	fba3 2301 	umull	r2, r3, r3, r1
 80046a8:	095b      	lsrs	r3, r3, #5
 80046aa:	2264      	movs	r2, #100	; 0x64
 80046ac:	fb02 f303 	mul.w	r3, r2, r3
 80046b0:	1acb      	subs	r3, r1, r3
 80046b2:	00db      	lsls	r3, r3, #3
 80046b4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80046b8:	4b36      	ldr	r3, [pc, #216]	; (8004794 <LL_USART_SetBaudRate+0x238>)
 80046ba:	fba3 2302 	umull	r2, r3, r3, r2
 80046be:	095b      	lsrs	r3, r3, #5
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	4423      	add	r3, r4
 80046ce:	b29c      	uxth	r4, r3
 80046d0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80046d4:	2200      	movs	r2, #0
 80046d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80046da:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80046de:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 80046e2:	4642      	mov	r2, r8
 80046e4:	464b      	mov	r3, r9
 80046e6:	1891      	adds	r1, r2, r2
 80046e8:	63b9      	str	r1, [r7, #56]	; 0x38
 80046ea:	415b      	adcs	r3, r3
 80046ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046ee:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80046f2:	4641      	mov	r1, r8
 80046f4:	1851      	adds	r1, r2, r1
 80046f6:	6339      	str	r1, [r7, #48]	; 0x30
 80046f8:	4649      	mov	r1, r9
 80046fa:	414b      	adcs	r3, r1
 80046fc:	637b      	str	r3, [r7, #52]	; 0x34
 80046fe:	f04f 0200 	mov.w	r2, #0
 8004702:	f04f 0300 	mov.w	r3, #0
 8004706:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800470a:	4659      	mov	r1, fp
 800470c:	00cb      	lsls	r3, r1, #3
 800470e:	4651      	mov	r1, sl
 8004710:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004714:	4651      	mov	r1, sl
 8004716:	00ca      	lsls	r2, r1, #3
 8004718:	4610      	mov	r0, r2
 800471a:	4619      	mov	r1, r3
 800471c:	4603      	mov	r3, r0
 800471e:	4642      	mov	r2, r8
 8004720:	189b      	adds	r3, r3, r2
 8004722:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004726:	464b      	mov	r3, r9
 8004728:	460a      	mov	r2, r1
 800472a:	eb42 0303 	adc.w	r3, r2, r3
 800472e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004732:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004736:	2200      	movs	r2, #0
 8004738:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800473c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8004740:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004744:	460b      	mov	r3, r1
 8004746:	18db      	adds	r3, r3, r3
 8004748:	62bb      	str	r3, [r7, #40]	; 0x28
 800474a:	4613      	mov	r3, r2
 800474c:	eb42 0303 	adc.w	r3, r2, r3
 8004750:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004752:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004756:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800475a:	f7fc fa2d 	bl	8000bb8 <__aeabi_uldivmod>
 800475e:	4602      	mov	r2, r0
 8004760:	460b      	mov	r3, r1
 8004762:	4b0c      	ldr	r3, [pc, #48]	; (8004794 <LL_USART_SetBaudRate+0x238>)
 8004764:	fba3 1302 	umull	r1, r3, r3, r2
 8004768:	095b      	lsrs	r3, r3, #5
 800476a:	2164      	movs	r1, #100	; 0x64
 800476c:	fb01 f303 	mul.w	r3, r1, r3
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	3332      	adds	r3, #50	; 0x32
 8004776:	4a07      	ldr	r2, [pc, #28]	; (8004794 <LL_USART_SetBaudRate+0x238>)
 8004778:	fba2 2303 	umull	r2, r3, r2, r3
 800477c:	095b      	lsrs	r3, r3, #5
 800477e:	b29b      	uxth	r3, r3
 8004780:	f003 0307 	and.w	r3, r3, #7
 8004784:	b29b      	uxth	r3, r3
 8004786:	4423      	add	r3, r4
 8004788:	b29b      	uxth	r3, r3
 800478a:	461a      	mov	r2, r3
 800478c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004790:	609a      	str	r2, [r3, #8]
}
 8004792:	e108      	b.n	80049a6 <LL_USART_SetBaudRate+0x44a>
 8004794:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004798:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800479c:	2200      	movs	r2, #0
 800479e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80047a2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80047a6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 80047aa:	4642      	mov	r2, r8
 80047ac:	464b      	mov	r3, r9
 80047ae:	1891      	adds	r1, r2, r2
 80047b0:	6239      	str	r1, [r7, #32]
 80047b2:	415b      	adcs	r3, r3
 80047b4:	627b      	str	r3, [r7, #36]	; 0x24
 80047b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80047ba:	4641      	mov	r1, r8
 80047bc:	1854      	adds	r4, r2, r1
 80047be:	4649      	mov	r1, r9
 80047c0:	eb43 0501 	adc.w	r5, r3, r1
 80047c4:	f04f 0200 	mov.w	r2, #0
 80047c8:	f04f 0300 	mov.w	r3, #0
 80047cc:	00eb      	lsls	r3, r5, #3
 80047ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047d2:	00e2      	lsls	r2, r4, #3
 80047d4:	4614      	mov	r4, r2
 80047d6:	461d      	mov	r5, r3
 80047d8:	4643      	mov	r3, r8
 80047da:	18e3      	adds	r3, r4, r3
 80047dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80047e0:	464b      	mov	r3, r9
 80047e2:	eb45 0303 	adc.w	r3, r5, r3
 80047e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80047ea:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80047ee:	2200      	movs	r2, #0
 80047f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80047f4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	f04f 0300 	mov.w	r3, #0
 8004800:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8004804:	4629      	mov	r1, r5
 8004806:	008b      	lsls	r3, r1, #2
 8004808:	4621      	mov	r1, r4
 800480a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800480e:	4621      	mov	r1, r4
 8004810:	008a      	lsls	r2, r1, #2
 8004812:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8004816:	f7fc f9cf 	bl	8000bb8 <__aeabi_uldivmod>
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	4b65      	ldr	r3, [pc, #404]	; (80049b4 <LL_USART_SetBaudRate+0x458>)
 8004820:	fba3 2302 	umull	r2, r3, r3, r2
 8004824:	095b      	lsrs	r3, r3, #5
 8004826:	b29b      	uxth	r3, r3
 8004828:	011b      	lsls	r3, r3, #4
 800482a:	b29c      	uxth	r4, r3
 800482c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004830:	2200      	movs	r2, #0
 8004832:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004836:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800483a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800483e:	4642      	mov	r2, r8
 8004840:	464b      	mov	r3, r9
 8004842:	1891      	adds	r1, r2, r2
 8004844:	61b9      	str	r1, [r7, #24]
 8004846:	415b      	adcs	r3, r3
 8004848:	61fb      	str	r3, [r7, #28]
 800484a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800484e:	4641      	mov	r1, r8
 8004850:	1851      	adds	r1, r2, r1
 8004852:	6139      	str	r1, [r7, #16]
 8004854:	4649      	mov	r1, r9
 8004856:	414b      	adcs	r3, r1
 8004858:	617b      	str	r3, [r7, #20]
 800485a:	f04f 0200 	mov.w	r2, #0
 800485e:	f04f 0300 	mov.w	r3, #0
 8004862:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004866:	4659      	mov	r1, fp
 8004868:	00cb      	lsls	r3, r1, #3
 800486a:	4651      	mov	r1, sl
 800486c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004870:	4651      	mov	r1, sl
 8004872:	00ca      	lsls	r2, r1, #3
 8004874:	4610      	mov	r0, r2
 8004876:	4619      	mov	r1, r3
 8004878:	4603      	mov	r3, r0
 800487a:	4642      	mov	r2, r8
 800487c:	189b      	adds	r3, r3, r2
 800487e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004882:	464b      	mov	r3, r9
 8004884:	460a      	mov	r2, r1
 8004886:	eb42 0303 	adc.w	r3, r2, r3
 800488a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800488e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004892:	2200      	movs	r2, #0
 8004894:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004898:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800489c:	f04f 0200 	mov.w	r2, #0
 80048a0:	f04f 0300 	mov.w	r3, #0
 80048a4:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 80048a8:	4649      	mov	r1, r9
 80048aa:	008b      	lsls	r3, r1, #2
 80048ac:	4641      	mov	r1, r8
 80048ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048b2:	4641      	mov	r1, r8
 80048b4:	008a      	lsls	r2, r1, #2
 80048b6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80048ba:	f7fc f97d 	bl	8000bb8 <__aeabi_uldivmod>
 80048be:	4602      	mov	r2, r0
 80048c0:	460b      	mov	r3, r1
 80048c2:	4611      	mov	r1, r2
 80048c4:	4b3b      	ldr	r3, [pc, #236]	; (80049b4 <LL_USART_SetBaudRate+0x458>)
 80048c6:	fba3 2301 	umull	r2, r3, r3, r1
 80048ca:	095b      	lsrs	r3, r3, #5
 80048cc:	2264      	movs	r2, #100	; 0x64
 80048ce:	fb02 f303 	mul.w	r3, r2, r3
 80048d2:	1acb      	subs	r3, r1, r3
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	3332      	adds	r3, #50	; 0x32
 80048d8:	4a36      	ldr	r2, [pc, #216]	; (80049b4 <LL_USART_SetBaudRate+0x458>)
 80048da:	fba2 2303 	umull	r2, r3, r2, r3
 80048de:	095b      	lsrs	r3, r3, #5
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	4423      	add	r3, r4
 80048ea:	b29c      	uxth	r4, r3
 80048ec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80048f0:	2200      	movs	r2, #0
 80048f2:	67bb      	str	r3, [r7, #120]	; 0x78
 80048f4:	67fa      	str	r2, [r7, #124]	; 0x7c
 80048f6:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80048fa:	4642      	mov	r2, r8
 80048fc:	464b      	mov	r3, r9
 80048fe:	1891      	adds	r1, r2, r2
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	415b      	adcs	r3, r3
 8004904:	60fb      	str	r3, [r7, #12]
 8004906:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800490a:	4641      	mov	r1, r8
 800490c:	1851      	adds	r1, r2, r1
 800490e:	6039      	str	r1, [r7, #0]
 8004910:	4649      	mov	r1, r9
 8004912:	414b      	adcs	r3, r1
 8004914:	607b      	str	r3, [r7, #4]
 8004916:	f04f 0200 	mov.w	r2, #0
 800491a:	f04f 0300 	mov.w	r3, #0
 800491e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004922:	4659      	mov	r1, fp
 8004924:	00cb      	lsls	r3, r1, #3
 8004926:	4651      	mov	r1, sl
 8004928:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800492c:	4651      	mov	r1, sl
 800492e:	00ca      	lsls	r2, r1, #3
 8004930:	4610      	mov	r0, r2
 8004932:	4619      	mov	r1, r3
 8004934:	4603      	mov	r3, r0
 8004936:	4642      	mov	r2, r8
 8004938:	189b      	adds	r3, r3, r2
 800493a:	673b      	str	r3, [r7, #112]	; 0x70
 800493c:	464b      	mov	r3, r9
 800493e:	460a      	mov	r2, r1
 8004940:	eb42 0303 	adc.w	r3, r2, r3
 8004944:	677b      	str	r3, [r7, #116]	; 0x74
 8004946:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800494a:	2200      	movs	r2, #0
 800494c:	66bb      	str	r3, [r7, #104]	; 0x68
 800494e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004950:	f04f 0200 	mov.w	r2, #0
 8004954:	f04f 0300 	mov.w	r3, #0
 8004958:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 800495c:	4649      	mov	r1, r9
 800495e:	008b      	lsls	r3, r1, #2
 8004960:	4641      	mov	r1, r8
 8004962:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004966:	4641      	mov	r1, r8
 8004968:	008a      	lsls	r2, r1, #2
 800496a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800496e:	f7fc f923 	bl	8000bb8 <__aeabi_uldivmod>
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	4b0f      	ldr	r3, [pc, #60]	; (80049b4 <LL_USART_SetBaudRate+0x458>)
 8004978:	fba3 1302 	umull	r1, r3, r3, r2
 800497c:	095b      	lsrs	r3, r3, #5
 800497e:	2164      	movs	r1, #100	; 0x64
 8004980:	fb01 f303 	mul.w	r3, r1, r3
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	011b      	lsls	r3, r3, #4
 8004988:	3332      	adds	r3, #50	; 0x32
 800498a:	4a0a      	ldr	r2, [pc, #40]	; (80049b4 <LL_USART_SetBaudRate+0x458>)
 800498c:	fba2 2303 	umull	r2, r3, r2, r3
 8004990:	095b      	lsrs	r3, r3, #5
 8004992:	b29b      	uxth	r3, r3
 8004994:	f003 030f 	and.w	r3, r3, #15
 8004998:	b29b      	uxth	r3, r3
 800499a:	4423      	add	r3, r4
 800499c:	b29b      	uxth	r3, r3
 800499e:	461a      	mov	r2, r3
 80049a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049a4:	609a      	str	r2, [r3, #8]
}
 80049a6:	bf00      	nop
 80049a8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80049ac:	46bd      	mov	sp, r7
 80049ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049b2:	bf00      	nop
 80049b4:	51eb851f 	.word	0x51eb851f

080049b8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b088      	sub	sp, #32
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80049c6:	2300      	movs	r3, #0
 80049c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7ff fd8c 	bl	80044e8 <LL_USART_IsEnabled>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d149      	bne.n	8004a6a <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80049de:	f023 030c 	bic.w	r3, r3, #12
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	6851      	ldr	r1, [r2, #4]
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	68d2      	ldr	r2, [r2, #12]
 80049ea:	4311      	orrs	r1, r2
 80049ec:	683a      	ldr	r2, [r7, #0]
 80049ee:	6912      	ldr	r2, [r2, #16]
 80049f0:	4311      	orrs	r1, r2
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	6992      	ldr	r2, [r2, #24]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	431a      	orrs	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	4619      	mov	r1, r3
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f7ff fd83 	bl	8004510 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	4619      	mov	r1, r3
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f7ff fd90 	bl	8004536 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004a16:	f107 0308 	add.w	r3, r7, #8
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7ff f96a 	bl	8003cf4 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a14      	ldr	r2, [pc, #80]	; (8004a74 <LL_USART_Init+0xbc>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d102      	bne.n	8004a2e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	61bb      	str	r3, [r7, #24]
 8004a2c:	e00c      	b.n	8004a48 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a11      	ldr	r2, [pc, #68]	; (8004a78 <LL_USART_Init+0xc0>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d102      	bne.n	8004a3c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	61bb      	str	r3, [r7, #24]
 8004a3a:	e005      	b.n	8004a48 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a0f      	ldr	r2, [pc, #60]	; (8004a7c <LL_USART_Init+0xc4>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d101      	bne.n	8004a48 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00d      	beq.n	8004a6a <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d009      	beq.n	8004a6a <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8004a56:	2300      	movs	r3, #0
 8004a58:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	699a      	ldr	r2, [r3, #24]
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	69b9      	ldr	r1, [r7, #24]
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f7ff fd79 	bl	800455c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8004a6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3720      	adds	r7, #32
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	40011000 	.word	0x40011000
 8004a78:	40004400 	.word	0x40004400
 8004a7c:	40011400 	.word	0x40011400

08004a80 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a92:	4a07      	ldr	r2, [pc, #28]	; (8004ab0 <LL_InitTick+0x30>)
 8004a94:	3b01      	subs	r3, #1
 8004a96:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004a98:	4b05      	ldr	r3, [pc, #20]	; (8004ab0 <LL_InitTick+0x30>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a9e:	4b04      	ldr	r3, [pc, #16]	; (8004ab0 <LL_InitTick+0x30>)
 8004aa0:	2205      	movs	r2, #5
 8004aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	e000e010 	.word	0xe000e010

08004ab4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8004abc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7ff ffdd 	bl	8004a80 <LL_InitTick>
}
 8004ac6:	bf00      	nop
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
	...

08004ad0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8004ad8:	4a04      	ldr	r2, [pc, #16]	; (8004aec <LL_SetSystemCoreClock+0x1c>)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6013      	str	r3, [r2, #0]
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	20000000 	.word	0x20000000

08004af0 <__Custom_Exception_Set_Message>:

void Custom_Exception_Reset() {
	_message = CUSTOM_EXCEPTION_MSG_NONE;
}

void __Custom_Exception_Set_Message(char *file, int line, char *message) {
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
	_file = file;
 8004afc:	4a07      	ldr	r2, [pc, #28]	; (8004b1c <__Custom_Exception_Set_Message+0x2c>)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6013      	str	r3, [r2, #0]
	_line = line;
 8004b02:	4a07      	ldr	r2, [pc, #28]	; (8004b20 <__Custom_Exception_Set_Message+0x30>)
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	6013      	str	r3, [r2, #0]
	_message = message;
 8004b08:	4a06      	ldr	r2, [pc, #24]	; (8004b24 <__Custom_Exception_Set_Message+0x34>)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6013      	str	r3, [r2, #0]
}
 8004b0e:	bf00      	nop
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	200002bc 	.word	0x200002bc
 8004b20:	200002c0 	.word	0x200002c0
 8004b24:	200002c4 	.word	0x200002c4

08004b28 <Custom_FileSystem_Load>:
typedef union {
	FileInfo_t fileInfo;
	uint8_t bytes[FILEINFO_SIZE];
} FileInfo_u;

void Custom_FileSystem_Load() {
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	af00      	add	r7, sp, #0
	Custom_Flash_Read(filesystem, FILESYSTEM_SIZE);
 8004b2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b30:	4803      	ldr	r0, [pc, #12]	; (8004b40 <Custom_FileSystem_Load+0x18>)
 8004b32:	f000 f851 	bl	8004bd8 <Custom_Flash_Read>
	filesystemLoaded = true;
 8004b36:	4b03      	ldr	r3, [pc, #12]	; (8004b44 <Custom_FileSystem_Load+0x1c>)
 8004b38:	2201      	movs	r2, #1
 8004b3a:	701a      	strb	r2, [r3, #0]
}
 8004b3c:	bf00      	nop
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	200002c8 	.word	0x200002c8
 8004b44:	200012c9 	.word	0x200012c9

08004b48 <Custom_Flash_Check_Error>:
 * Flash Sector 3    .
 * ,   1byte.
 *   ,    CUSTOM_FLASH_SUCCESS ,      .
 */

bool Custom_Flash_Check_Error() {
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
	uint32_t fsr = FLASH->SR;
 8004b4e:	4b1c      	ldr	r3, [pc, #112]	; (8004bc0 <Custom_Flash_Check_Error+0x78>)
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	607b      	str	r3, [r7, #4]
	ASSERT_MSG(!(fsr & FLASH_SR_PGAERR), "Programming sequence error.");
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f003 0320 	and.w	r3, r3, #32
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d006      	beq.n	8004b6c <Custom_Flash_Check_Error+0x24>
 8004b5e:	4a19      	ldr	r2, [pc, #100]	; (8004bc4 <Custom_Flash_Check_Error+0x7c>)
 8004b60:	2113      	movs	r1, #19
 8004b62:	4819      	ldr	r0, [pc, #100]	; (8004bc8 <Custom_Flash_Check_Error+0x80>)
 8004b64:	f7ff ffc4 	bl	8004af0 <__Custom_Exception_Set_Message>
 8004b68:	2300      	movs	r3, #0
 8004b6a:	e024      	b.n	8004bb6 <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_PGPERR), "Programming parallelism error.");
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d006      	beq.n	8004b84 <Custom_Flash_Check_Error+0x3c>
 8004b76:	4a15      	ldr	r2, [pc, #84]	; (8004bcc <Custom_Flash_Check_Error+0x84>)
 8004b78:	2114      	movs	r1, #20
 8004b7a:	4813      	ldr	r0, [pc, #76]	; (8004bc8 <Custom_Flash_Check_Error+0x80>)
 8004b7c:	f7ff ffb8 	bl	8004af0 <__Custom_Exception_Set_Message>
 8004b80:	2300      	movs	r3, #0
 8004b82:	e018      	b.n	8004bb6 <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_PGAERR), "Programming alignment error.");
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f003 0320 	and.w	r3, r3, #32
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d006      	beq.n	8004b9c <Custom_Flash_Check_Error+0x54>
 8004b8e:	4a10      	ldr	r2, [pc, #64]	; (8004bd0 <Custom_Flash_Check_Error+0x88>)
 8004b90:	2115      	movs	r1, #21
 8004b92:	480d      	ldr	r0, [pc, #52]	; (8004bc8 <Custom_Flash_Check_Error+0x80>)
 8004b94:	f7ff ffac 	bl	8004af0 <__Custom_Exception_Set_Message>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	e00c      	b.n	8004bb6 <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_WRPERR), "Write protection error.");
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d006      	beq.n	8004bb4 <Custom_Flash_Check_Error+0x6c>
 8004ba6:	4a0b      	ldr	r2, [pc, #44]	; (8004bd4 <Custom_Flash_Check_Error+0x8c>)
 8004ba8:	2116      	movs	r1, #22
 8004baa:	4807      	ldr	r0, [pc, #28]	; (8004bc8 <Custom_Flash_Check_Error+0x80>)
 8004bac:	f7ff ffa0 	bl	8004af0 <__Custom_Exception_Set_Message>
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	e000      	b.n	8004bb6 <Custom_Flash_Check_Error+0x6e>

	return true;
 8004bb4:	2301      	movs	r3, #1
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40023c00 	.word	0x40023c00
 8004bc4:	0800c800 	.word	0x0800c800
 8004bc8:	0800c81c 	.word	0x0800c81c
 8004bcc:	0800c844 	.word	0x0800c844
 8004bd0:	0800c864 	.word	0x0800c864
 8004bd4:	0800c884 	.word	0x0800c884

08004bd8 <Custom_Flash_Read>:

bool Custom_Flash_Read(uint8_t *data, uint32_t length)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
	ASSERT_MSG(length < CUSTOM_FLASH_SIZE, "Data is too large.");
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004be8:	d306      	bcc.n	8004bf8 <Custom_Flash_Read+0x20>
 8004bea:	4a12      	ldr	r2, [pc, #72]	; (8004c34 <Custom_Flash_Read+0x5c>)
 8004bec:	211d      	movs	r1, #29
 8004bee:	4812      	ldr	r0, [pc, #72]	; (8004c38 <Custom_Flash_Read+0x60>)
 8004bf0:	f7ff ff7e 	bl	8004af0 <__Custom_Exception_Set_Message>
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	e019      	b.n	8004c2c <Custom_Flash_Read+0x54>
	for (int i = 0; i < length; i++) {
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	60fb      	str	r3, [r7, #12]
 8004bfc:	e00f      	b.n	8004c1e <Custom_Flash_Read+0x46>
		uint32_t address = CUSTOM_FLASH_BASE + i;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8004c04:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8004c08:	60bb      	str	r3, [r7, #8]
		data[i] = *(__IO uint8_t*) (address);
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6879      	ldr	r1, [r7, #4]
 8004c10:	440b      	add	r3, r1
 8004c12:	7812      	ldrb	r2, [r2, #0]
 8004c14:	b2d2      	uxtb	r2, r2
 8004c16:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	60fb      	str	r3, [r7, #12]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d8eb      	bhi.n	8004bfe <Custom_Flash_Read+0x26>
	}
	return Custom_Flash_Check_Error();
 8004c26:	f7ff ff8f 	bl	8004b48 <Custom_Flash_Check_Error>
 8004c2a:	4603      	mov	r3, r0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	0800c89c 	.word	0x0800c89c
 8004c38:	0800c81c 	.word	0x0800c81c

08004c3c <LL_SPI_Enable>:
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	601a      	str	r2, [r3, #0]
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <LL_SPI_SetTransferDirection>:
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f423 4244 	bic.w	r2, r3, #50176	; 0xc400
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	431a      	orrs	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	601a      	str	r2, [r3, #0]
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b083      	sub	sp, #12
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d101      	bne.n	8004c9a <LL_SPI_IsActiveFlag_TXE+0x18>
 8004c96:	2301      	movs	r3, #1
 8004c98:	e000      	b.n	8004c9c <LL_SPI_IsActiveFlag_TXE+0x1a>
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cb8:	2b80      	cmp	r3, #128	; 0x80
 8004cba:	d101      	bne.n	8004cc0 <LL_SPI_IsActiveFlag_BSY+0x18>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e000      	b.n	8004cc2 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	370c      	adds	r7, #12
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b085      	sub	sp, #20
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	330c      	adds	r3, #12
 8004cde:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	78fa      	ldrb	r2, [r7, #3]
 8004ce4:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8004ce6:	bf00      	nop
 8004ce8:	3714      	adds	r7, #20
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr

08004cf2 <Custom_GPIO_Set>:
		uint32_t value) {
 8004cf2:	b480      	push	{r7}
 8004cf4:	b085      	sub	sp, #20
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	607a      	str	r2, [r7, #4]
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	695a      	ldr	r2, [r3, #20]
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	43db      	mvns	r3, r3
 8004d06:	401a      	ands	r2, r3
			| (PinMask & (((!!value) << 31) >> 31));
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d002      	beq.n	8004d14 <Custom_GPIO_Set+0x22>
 8004d0e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004d12:	e000      	b.n	8004d16 <Custom_GPIO_Set+0x24>
 8004d14:	2100      	movs	r1, #0
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	400b      	ands	r3, r1
 8004d1a:	431a      	orrs	r2, r3
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	615a      	str	r2, [r3, #20]
}
 8004d20:	bf00      	nop
 8004d22:	3714      	adds	r7, #20
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <Custom_OLED_SPI_Tramsnit_Blocking>:
 *               . , (synchronous) .
 *
 * @param cmd   
 * @param length    
 */
static inline void Custom_OLED_SPI_Tramsnit_Blocking(const uint8_t data) {
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	4603      	mov	r3, r0
 8004d34:	71fb      	strb	r3, [r7, #7]
	while (!LL_SPI_IsActiveFlag_TXE(OLED_SPI));
 8004d36:	bf00      	nop
 8004d38:	480b      	ldr	r0, [pc, #44]	; (8004d68 <Custom_OLED_SPI_Tramsnit_Blocking+0x3c>)
 8004d3a:	f7ff ffa2 	bl	8004c82 <LL_SPI_IsActiveFlag_TXE>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0f9      	beq.n	8004d38 <Custom_OLED_SPI_Tramsnit_Blocking+0xc>
	LL_SPI_TransmitData8(OLED_SPI, data);
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	4619      	mov	r1, r3
 8004d48:	4807      	ldr	r0, [pc, #28]	; (8004d68 <Custom_OLED_SPI_Tramsnit_Blocking+0x3c>)
 8004d4a:	f7ff ffc0 	bl	8004cce <LL_SPI_TransmitData8>
	while (LL_SPI_IsActiveFlag_BSY(OLED_SPI));
 8004d4e:	bf00      	nop
 8004d50:	4805      	ldr	r0, [pc, #20]	; (8004d68 <Custom_OLED_SPI_Tramsnit_Blocking+0x3c>)
 8004d52:	f7ff ffa9 	bl	8004ca8 <LL_SPI_IsActiveFlag_BSY>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1f9      	bne.n	8004d50 <Custom_OLED_SPI_Tramsnit_Blocking+0x24>
}
 8004d5c:	bf00      	nop
 8004d5e:	bf00      	nop
 8004d60:	3708      	adds	r7, #8
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	40003800 	.word	0x40003800

08004d6c <Custom_OLED_Write_Command>:
 * @brief OLED   .
 * 
 * @param cmd   
 * @param length    
 */
static inline void Custom_OLED_Write_Command(const uint8_t *cmd, size_t length) {
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
	Custom_GPIO_Set(OLED_DC_GPIO_Port, OLED_DC_Pin, 0); // 0 is command mode
 8004d76:	2200      	movs	r2, #0
 8004d78:	2110      	movs	r1, #16
 8004d7a:	4811      	ldr	r0, [pc, #68]	; (8004dc0 <Custom_OLED_Write_Command+0x54>)
 8004d7c:	f7ff ffb9 	bl	8004cf2 <Custom_GPIO_Set>
	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 0);
 8004d80:	2200      	movs	r2, #0
 8004d82:	2104      	movs	r1, #4
 8004d84:	480f      	ldr	r0, [pc, #60]	; (8004dc4 <Custom_OLED_Write_Command+0x58>)
 8004d86:	f7ff ffb4 	bl	8004cf2 <Custom_GPIO_Set>

	for (int i = 0; i < length; i++) {
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60fb      	str	r3, [r7, #12]
 8004d8e:	e009      	b.n	8004da4 <Custom_OLED_Write_Command+0x38>
		Custom_OLED_SPI_Tramsnit_Blocking(cmd[i]);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	4413      	add	r3, r2
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7ff ffc7 	bl	8004d2c <Custom_OLED_SPI_Tramsnit_Blocking>
	for (int i = 0; i < length; i++) {
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	3301      	adds	r3, #1
 8004da2:	60fb      	str	r3, [r7, #12]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	683a      	ldr	r2, [r7, #0]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d8f1      	bhi.n	8004d90 <Custom_OLED_Write_Command+0x24>
	}

	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 1);
 8004dac:	2201      	movs	r2, #1
 8004dae:	2104      	movs	r1, #4
 8004db0:	4804      	ldr	r0, [pc, #16]	; (8004dc4 <Custom_OLED_Write_Command+0x58>)
 8004db2:	f7ff ff9e 	bl	8004cf2 <Custom_GPIO_Set>
}
 8004db6:	bf00      	nop
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40020000 	.word	0x40020000
 8004dc4:	40020400 	.word	0x40020400

08004dc8 <Custom_OLED_Write_Data>:
 *               (synchronous) .
 *
 * @param data 16   
 * @param length    (   )
 */
static inline void Custom_OLED_Write_Data(const uint16_t *data, size_t length){
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
	Custom_GPIO_Set(OLED_DC_GPIO_Port, OLED_DC_Pin, 1); // 1 is data mode
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	2110      	movs	r1, #16
 8004dd6:	4817      	ldr	r0, [pc, #92]	; (8004e34 <Custom_OLED_Write_Data+0x6c>)
 8004dd8:	f7ff ff8b 	bl	8004cf2 <Custom_GPIO_Set>
	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 0);
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2104      	movs	r1, #4
 8004de0:	4815      	ldr	r0, [pc, #84]	; (8004e38 <Custom_OLED_Write_Data+0x70>)
 8004de2:	f7ff ff86 	bl	8004cf2 <Custom_GPIO_Set>
	 * , SPI   8   0     0x1F  0x00    .
	 * SSD1331 C1 C0 B5 B4 B3  1     ,
	 *  8 0x00    8 0x1F    .
	 *         8   .
	 */
	for (int i = 0; i < length; i++) {
 8004de6:	2300      	movs	r3, #0
 8004de8:	60fb      	str	r3, [r7, #12]
 8004dea:	e016      	b.n	8004e1a <Custom_OLED_Write_Data+0x52>
		Custom_OLED_SPI_Tramsnit_Blocking(data[i] >> 8);   //  8 
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	005b      	lsls	r3, r3, #1
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	4413      	add	r3, r2
 8004df4:	881b      	ldrh	r3, [r3, #0]
 8004df6:	0a1b      	lsrs	r3, r3, #8
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f7ff ff95 	bl	8004d2c <Custom_OLED_SPI_Tramsnit_Blocking>
		Custom_OLED_SPI_Tramsnit_Blocking(data[i] & 0xFF); //  8 
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	4413      	add	r3, r2
 8004e0a:	881b      	ldrh	r3, [r3, #0]
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7ff ff8c 	bl	8004d2c <Custom_OLED_SPI_Tramsnit_Blocking>
	for (int i = 0; i < length; i++) {
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	3301      	adds	r3, #1
 8004e18:	60fb      	str	r3, [r7, #12]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d8e4      	bhi.n	8004dec <Custom_OLED_Write_Data+0x24>
	}

	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 1);
 8004e22:	2201      	movs	r2, #1
 8004e24:	2104      	movs	r1, #4
 8004e26:	4804      	ldr	r0, [pc, #16]	; (8004e38 <Custom_OLED_Write_Data+0x70>)
 8004e28:	f7ff ff63 	bl	8004cf2 <Custom_GPIO_Set>
}
 8004e2c:	bf00      	nop
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	40020000 	.word	0x40020000
 8004e38:	40020400 	.word	0x40020400

08004e3c <Custom_OLED_Set_Window>:
 * @param x1 GDDRAM  
 * @param y1 GDDRAM  
 * @param x2 GDDRAM  
 * @param y2 GDDRAM  
 */
static inline void Custom_OLED_Set_Window(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
 8004e3c:	b590      	push	{r4, r7, lr}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	4604      	mov	r4, r0
 8004e44:	4608      	mov	r0, r1
 8004e46:	4611      	mov	r1, r2
 8004e48:	461a      	mov	r2, r3
 8004e4a:	4623      	mov	r3, r4
 8004e4c:	71fb      	strb	r3, [r7, #7]
 8004e4e:	4603      	mov	r3, r0
 8004e50:	71bb      	strb	r3, [r7, #6]
 8004e52:	460b      	mov	r3, r1
 8004e54:	717b      	strb	r3, [r7, #5]
 8004e56:	4613      	mov	r3, r2
 8004e58:	713b      	strb	r3, [r7, #4]
	const uint8_t cmd[] = {
 8004e5a:	2315      	movs	r3, #21
 8004e5c:	723b      	strb	r3, [r7, #8]
 8004e5e:	79fb      	ldrb	r3, [r7, #7]
 8004e60:	727b      	strb	r3, [r7, #9]
 8004e62:	797b      	ldrb	r3, [r7, #5]
 8004e64:	72bb      	strb	r3, [r7, #10]
 8004e66:	2375      	movs	r3, #117	; 0x75
 8004e68:	72fb      	strb	r3, [r7, #11]
 8004e6a:	79bb      	ldrb	r3, [r7, #6]
 8004e6c:	733b      	strb	r3, [r7, #12]
 8004e6e:	793b      	ldrb	r3, [r7, #4]
 8004e70:	737b      	strb	r3, [r7, #13]
		x1, x2,
		OLED_CMD_SETROW,
		y1, y2,
	};

	Custom_OLED_Write_Command(cmd, sizeof(cmd));
 8004e72:	f107 0308 	add.w	r3, r7, #8
 8004e76:	2106      	movs	r1, #6
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7ff ff77 	bl	8004d6c <Custom_OLED_Write_Command>
}
 8004e7e:	bf00      	nop
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd90      	pop	{r4, r7, pc}

08004e86 <Custom_OLED_Clear>:

void Custom_OLED_Clear() {
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b082      	sub	sp, #8
 8004e8a:	af00      	add	r7, sp, #0
	uint16_t data = 0x0000;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	807b      	strh	r3, [r7, #2]

	Custom_OLED_Set_Window(0, 0, OLED_WIDTH - 1, OLED_HEIGHT - 1);
 8004e90:	233f      	movs	r3, #63	; 0x3f
 8004e92:	225f      	movs	r2, #95	; 0x5f
 8004e94:	2100      	movs	r1, #0
 8004e96:	2000      	movs	r0, #0
 8004e98:	f7ff ffd0 	bl	8004e3c <Custom_OLED_Set_Window>

    for (int i = 0; i < OLED_WIDTH * OLED_HEIGHT; i++) {
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	607b      	str	r3, [r7, #4]
 8004ea0:	e007      	b.n	8004eb2 <Custom_OLED_Clear+0x2c>
        Custom_OLED_Write_Data(&data, 1);
 8004ea2:	1cbb      	adds	r3, r7, #2
 8004ea4:	2101      	movs	r1, #1
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f7ff ff8e 	bl	8004dc8 <Custom_OLED_Write_Data>
    for (int i = 0; i < OLED_WIDTH * OLED_HEIGHT; i++) {
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	3301      	adds	r3, #1
 8004eb0:	607b      	str	r3, [r7, #4]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004eb8:	dbf3      	blt.n	8004ea2 <Custom_OLED_Clear+0x1c>
    }
}
 8004eba:	bf00      	nop
 8004ebc:	bf00      	nop
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <Custom_OLED_Init>:

void Custom_OLED_Init() {
 8004ec4:	b5b0      	push	{r4, r5, r7, lr}
 8004ec6:	b08a      	sub	sp, #40	; 0x28
 8004ec8:	af00      	add	r7, sp, #0
	// SPI 
	LL_SPI_SetTransferDirection(OLED_SPI, LL_SPI_HALF_DUPLEX_TX);
 8004eca:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8004ece:	480e      	ldr	r0, [pc, #56]	; (8004f08 <Custom_OLED_Init+0x44>)
 8004ed0:	f7ff fec4 	bl	8004c5c <LL_SPI_SetTransferDirection>
	LL_SPI_Enable(OLED_SPI);
 8004ed4:	480c      	ldr	r0, [pc, #48]	; (8004f08 <Custom_OLED_Init+0x44>)
 8004ed6:	f7ff feb1 	bl	8004c3c <LL_SPI_Enable>
	/*
	 *   SSD1331 OLED   .
	 *     , SSD1331  8 9       .
	 * https://github.com/adafruit/Adafruit-SSD1331-OLED-Driver-Library-for-Arduino
	 */
	const uint8_t init_cmd[] = {
 8004eda:	4b0c      	ldr	r3, [pc, #48]	; (8004f0c <Custom_OLED_Init+0x48>)
 8004edc:	463c      	mov	r4, r7
 8004ede:	461d      	mov	r5, r3
 8004ee0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ee2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ee4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ee6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ee8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004eec:	6020      	str	r0, [r4, #0]
 8004eee:	3404      	adds	r4, #4
 8004ef0:	7021      	strb	r1, [r4, #0]
		OLED_CMD_CONTRASTB, 0x50,
		OLED_CMD_CONTRASTC, 0x7D,
		OLED_CMD_DISPLAYON
	};

	Custom_OLED_Write_Command(init_cmd, sizeof(init_cmd));
 8004ef2:	463b      	mov	r3, r7
 8004ef4:	2125      	movs	r1, #37	; 0x25
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7ff ff38 	bl	8004d6c <Custom_OLED_Write_Command>
	Custom_OLED_Clear();
 8004efc:	f7ff ffc3 	bl	8004e86 <Custom_OLED_Clear>
}
 8004f00:	bf00      	nop
 8004f02:	3728      	adds	r7, #40	; 0x28
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bdb0      	pop	{r4, r5, r7, pc}
 8004f08:	40003800 	.word	0x40003800
 8004f0c:	0800c8e4 	.word	0x0800c8e4

08004f10 <Custom_OLED_Putchar>:

int Custom_OLED_Putchar(char c, uint16_t color, uint8_t x, uint8_t y, uint8_t size) {
 8004f10:	b590      	push	{r4, r7, lr}
 8004f12:	b089      	sub	sp, #36	; 0x24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	4604      	mov	r4, r0
 8004f18:	4608      	mov	r0, r1
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4623      	mov	r3, r4
 8004f20:	71fb      	strb	r3, [r7, #7]
 8004f22:	4603      	mov	r3, r0
 8004f24:	80bb      	strh	r3, [r7, #4]
 8004f26:	460b      	mov	r3, r1
 8004f28:	71bb      	strb	r3, [r7, #6]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	70fb      	strb	r3, [r7, #3]
	uint8_t xe = x + FONT_WIDTH * size - 1;
 8004f2e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004f32:	461a      	mov	r2, r3
 8004f34:	0092      	lsls	r2, r2, #2
 8004f36:	4413      	add	r3, r2
 8004f38:	b2da      	uxtb	r2, r3
 8004f3a:	79bb      	ldrb	r3, [r7, #6]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	3b01      	subs	r3, #1
 8004f42:	73fb      	strb	r3, [r7, #15]
	uint8_t ye = y + FONT_HEIGHT * size - 1;
 8004f44:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004f48:	00db      	lsls	r3, r3, #3
 8004f4a:	b2da      	uxtb	r2, r3
 8004f4c:	78fb      	ldrb	r3, [r7, #3]
 8004f4e:	4413      	add	r3, r2
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	3b01      	subs	r3, #1
 8004f54:	73bb      	strb	r3, [r7, #14]

	if (xe >= OLED_WIDTH || ye >= OLED_HEIGHT) {
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
 8004f58:	2b5f      	cmp	r3, #95	; 0x5f
 8004f5a:	d802      	bhi.n	8004f62 <Custom_OLED_Putchar+0x52>
 8004f5c:	7bbb      	ldrb	r3, [r7, #14]
 8004f5e:	2b3f      	cmp	r3, #63	; 0x3f
 8004f60:	d902      	bls.n	8004f68 <Custom_OLED_Putchar+0x58>
		// OLED     .
		return -1;
 8004f62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f66:	e06a      	b.n	800503e <Custom_OLED_Putchar+0x12e>
	}
	// OLED GDDRAM    (x, y)  (xe, ye) .
	Custom_OLED_Set_Window(x, y, xe, ye);
 8004f68:	7bbb      	ldrb	r3, [r7, #14]
 8004f6a:	7bfa      	ldrb	r2, [r7, #15]
 8004f6c:	78f9      	ldrb	r1, [r7, #3]
 8004f6e:	79b8      	ldrb	r0, [r7, #6]
 8004f70:	f7ff ff64 	bl	8004e3c <Custom_OLED_Set_Window>

	const char *font = FONT[(int)c];
 8004f74:	79fa      	ldrb	r2, [r7, #7]
 8004f76:	4613      	mov	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4413      	add	r3, r2
 8004f7c:	4a32      	ldr	r2, [pc, #200]	; (8005048 <Custom_OLED_Putchar+0x138>)
 8004f7e:	4413      	add	r3, r2
 8004f80:	60bb      	str	r3, [r7, #8]
	static uint16_t data[FONT_WIDTH * FONT_HEIGHT * 4];

	for (int i = 0; i < FONT_WIDTH; i++) {
 8004f82:	2300      	movs	r3, #0
 8004f84:	61fb      	str	r3, [r7, #28]
 8004f86:	e048      	b.n	800501a <Custom_OLED_Putchar+0x10a>
		for (int j = 0; j < FONT_HEIGHT; j++) {
 8004f88:	2300      	movs	r3, #0
 8004f8a:	61bb      	str	r3, [r7, #24]
 8004f8c:	e03f      	b.n	800500e <Custom_OLED_Putchar+0xfe>
			for(int x = 0; x < size; x++){
 8004f8e:	2300      	movs	r3, #0
 8004f90:	617b      	str	r3, [r7, #20]
 8004f92:	e034      	b.n	8004ffe <Custom_OLED_Putchar+0xee>
				for(int y = 0; y < size; y++){
 8004f94:	2300      	movs	r3, #0
 8004f96:	613b      	str	r3, [r7, #16]
 8004f98:	e029      	b.n	8004fee <Custom_OLED_Putchar+0xde>
			    	data[FONT_HEIGHT * size * (i*size+ x) + j*size + y] = font[i] & (1 << j) ? color : 0x0000;
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	fa42 f303 	asr.w	r3, r2, r3
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <Custom_OLED_Putchar+0xa6>
 8004fb2:	88b8      	ldrh	r0, [r7, #4]
 8004fb4:	e000      	b.n	8004fb8 <Custom_OLED_Putchar+0xa8>
 8004fb6:	2000      	movs	r0, #0
 8004fb8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004fbc:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8004fc0:	69f9      	ldr	r1, [r7, #28]
 8004fc2:	fb02 f101 	mul.w	r1, r2, r1
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	440a      	add	r2, r1
 8004fca:	fb02 f303 	mul.w	r3, r2, r3
 8004fce:	00da      	lsls	r2, r3, #3
 8004fd0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004fd4:	69b9      	ldr	r1, [r7, #24]
 8004fd6:	fb01 f303 	mul.w	r3, r1, r3
 8004fda:	441a      	add	r2, r3
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	4413      	add	r3, r2
 8004fe0:	4a1a      	ldr	r2, [pc, #104]	; (800504c <Custom_OLED_Putchar+0x13c>)
 8004fe2:	4601      	mov	r1, r0
 8004fe4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(int y = 0; y < size; y++){
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	3301      	adds	r3, #1
 8004fec:	613b      	str	r3, [r7, #16]
 8004fee:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	dbd0      	blt.n	8004f9a <Custom_OLED_Putchar+0x8a>
			for(int x = 0; x < size; x++){
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	617b      	str	r3, [r7, #20]
 8004ffe:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	429a      	cmp	r2, r3
 8005006:	dbc5      	blt.n	8004f94 <Custom_OLED_Putchar+0x84>
		for (int j = 0; j < FONT_HEIGHT; j++) {
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	3301      	adds	r3, #1
 800500c:	61bb      	str	r3, [r7, #24]
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	2b07      	cmp	r3, #7
 8005012:	ddbc      	ble.n	8004f8e <Custom_OLED_Putchar+0x7e>
	for (int i = 0; i < FONT_WIDTH; i++) {
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	3301      	adds	r3, #1
 8005018:	61fb      	str	r3, [r7, #28]
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	2b04      	cmp	r3, #4
 800501e:	ddb3      	ble.n	8004f88 <Custom_OLED_Putchar+0x78>
			    }
			}
		}
	}

	Custom_OLED_Write_Data(data, sizeof(data) / sizeof(uint16_t) / 4 * size * size);
 8005020:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005024:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8005028:	fb03 f202 	mul.w	r2, r3, r2
 800502c:	4613      	mov	r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	4413      	add	r3, r2
 8005032:	00db      	lsls	r3, r3, #3
 8005034:	4619      	mov	r1, r3
 8005036:	4805      	ldr	r0, [pc, #20]	; (800504c <Custom_OLED_Putchar+0x13c>)
 8005038:	f7ff fec6 	bl	8004dc8 <Custom_OLED_Write_Data>
	return 0;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3724      	adds	r7, #36	; 0x24
 8005042:	46bd      	mov	sp, r7
 8005044:	bd90      	pop	{r4, r7, pc}
 8005046:	bf00      	nop
 8005048:	0800d0fc 	.word	0x0800d0fc
 800504c:	200012cc 	.word	0x200012cc

08005050 <Custom_OLED_Printf>:

void Custom_OLED_Printf(const char *format, ...) {
 8005050:	b40f      	push	{r0, r1, r2, r3}
 8005052:	b590      	push	{r4, r7, lr}
 8005054:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 8005058:	af02      	add	r7, sp, #8
	char buffer[OLED_BUFFER_SIZE];
	uint8_t posX = 0;
 800505a:	2300      	movs	r3, #0
 800505c:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
	uint8_t posY = 0;
 8005060:	2300      	movs	r3, #0
 8005062:	f887 321e 	strb.w	r3, [r7, #542]	; 0x21e
	
	/*
	 * printf     vsprintf   buffer     .
	 */
	va_list args;
	va_start(args, format);
 8005066:	f507 720d 	add.w	r2, r7, #564	; 0x234
 800506a:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800506e:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8005072:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, format, args);
 8005074:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8005078:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 800507c:	f107 0008 	add.w	r0, r7, #8
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	f8d7 1230 	ldr.w	r1, [r7, #560]	; 0x230
 8005086:	f005 fa67 	bl	800a558 <vsiprintf>
	va_end(args);

	/*
	 * Pierre de Starlit(P. J. Kim) OLED     .
	 */
	int cursor = 0;
 800508a:	2300      	movs	r3, #0
 800508c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint16_t color = OLED_COLOR_WHITE;
 8005090:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005094:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
	uint8_t size = 1;
 8005098:	2301      	movs	r3, #1
 800509a:	f887 3215 	strb.w	r3, [r7, #533]	; 0x215

	while (buffer[cursor]) {
 800509e:	e226      	b.n	80054ee <Custom_OLED_Printf+0x49e>

		//     
		if (buffer[cursor] == '/') {
 80050a0:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80050a4:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 80050a8:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80050ac:	4413      	add	r3, r2
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	2b2f      	cmp	r3, #47	; 0x2f
 80050b2:	f040 81f7 	bne.w	80054a4 <Custom_OLED_Printf+0x454>
			char nextChar = buffer[cursor + 1];
 80050b6:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80050ba:	3301      	adds	r3, #1
 80050bc:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80050c0:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80050c4:	5cd3      	ldrb	r3, [r2, r3]
 80050c6:	f887 320b 	strb.w	r3, [r7, #523]	; 0x20b

			if (nextChar == '/') {
 80050ca:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 80050ce:	2b2f      	cmp	r3, #47	; 0x2f
 80050d0:	d105      	bne.n	80050de <Custom_OLED_Printf+0x8e>
				cursor += 1;
 80050d2:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80050d6:	3301      	adds	r3, #1
 80050d8:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 80050dc:	e1e2      	b.n	80054a4 <Custom_OLED_Printf+0x454>

			} else {
				switch (nextChar) {
 80050de:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 80050e2:	3b23      	subs	r3, #35	; 0x23
 80050e4:	2b56      	cmp	r3, #86	; 0x56
 80050e6:	f200 81d7 	bhi.w	8005498 <Custom_OLED_Printf+0x448>
 80050ea:	a201      	add	r2, pc, #4	; (adr r2, 80050f0 <Custom_OLED_Printf+0xa0>)
 80050ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f0:	08005309 	.word	0x08005309
 80050f4:	08005499 	.word	0x08005499
 80050f8:	08005499 	.word	0x08005499
 80050fc:	08005499 	.word	0x08005499
 8005100:	08005499 	.word	0x08005499
 8005104:	08005499 	.word	0x08005499
 8005108:	08005499 	.word	0x08005499
 800510c:	08005499 	.word	0x08005499
 8005110:	08005499 	.word	0x08005499
 8005114:	08005499 	.word	0x08005499
 8005118:	08005499 	.word	0x08005499
 800511c:	08005499 	.word	0x08005499
 8005120:	08005499 	.word	0x08005499
 8005124:	0800524d 	.word	0x0800524d
 8005128:	0800524d 	.word	0x0800524d
 800512c:	0800524d 	.word	0x0800524d
 8005130:	0800524d 	.word	0x0800524d
 8005134:	0800524d 	.word	0x0800524d
 8005138:	0800524d 	.word	0x0800524d
 800513c:	0800524d 	.word	0x0800524d
 8005140:	08005499 	.word	0x08005499
 8005144:	08005499 	.word	0x08005499
 8005148:	08005499 	.word	0x08005499
 800514c:	08005499 	.word	0x08005499
 8005150:	08005499 	.word	0x08005499
 8005154:	08005499 	.word	0x08005499
 8005158:	08005499 	.word	0x08005499
 800515c:	08005499 	.word	0x08005499
 8005160:	08005499 	.word	0x08005499
 8005164:	08005499 	.word	0x08005499
 8005168:	080052f9 	.word	0x080052f9
 800516c:	08005499 	.word	0x08005499
 8005170:	08005499 	.word	0x08005499
 8005174:	08005499 	.word	0x08005499
 8005178:	08005499 	.word	0x08005499
 800517c:	08005499 	.word	0x08005499
 8005180:	08005499 	.word	0x08005499
 8005184:	08005499 	.word	0x08005499
 8005188:	08005499 	.word	0x08005499
 800518c:	08005499 	.word	0x08005499
 8005190:	080052e7 	.word	0x080052e7
 8005194:	08005499 	.word	0x08005499
 8005198:	08005499 	.word	0x08005499
 800519c:	08005499 	.word	0x08005499
 80051a0:	08005499 	.word	0x08005499
 80051a4:	08005499 	.word	0x08005499
 80051a8:	08005499 	.word	0x08005499
 80051ac:	08005499 	.word	0x08005499
 80051b0:	08005499 	.word	0x08005499
 80051b4:	08005499 	.word	0x08005499
 80051b8:	08005499 	.word	0x08005499
 80051bc:	08005499 	.word	0x08005499
 80051c0:	08005499 	.word	0x08005499
 80051c4:	08005499 	.word	0x08005499
 80051c8:	08005499 	.word	0x08005499
 80051cc:	08005499 	.word	0x08005499
 80051d0:	08005499 	.word	0x08005499
 80051d4:	08005499 	.word	0x08005499
 80051d8:	08005499 	.word	0x08005499
 80051dc:	08005499 	.word	0x08005499
 80051e0:	08005499 	.word	0x08005499
 80051e4:	08005499 	.word	0x08005499
 80051e8:	08005301 	.word	0x08005301
 80051ec:	08005285 	.word	0x08005285
 80051f0:	08005297 	.word	0x08005297
 80051f4:	08005499 	.word	0x08005499
 80051f8:	08005499 	.word	0x08005499
 80051fc:	08005499 	.word	0x08005499
 8005200:	0800527b 	.word	0x0800527b
 8005204:	08005499 	.word	0x08005499
 8005208:	08005499 	.word	0x08005499
 800520c:	08005499 	.word	0x08005499
 8005210:	080052f1 	.word	0x080052f1
 8005214:	080052b5 	.word	0x080052b5
 8005218:	080052a1 	.word	0x080052a1
 800521c:	08005499 	.word	0x08005499
 8005220:	080052ab 	.word	0x080052ab
 8005224:	080052dd 	.word	0x080052dd
 8005228:	08005499 	.word	0x08005499
 800522c:	08005271 	.word	0x08005271
 8005230:	080052c9 	.word	0x080052c9
 8005234:	080052bf 	.word	0x080052bf
 8005238:	08005499 	.word	0x08005499
 800523c:	080052d3 	.word	0x080052d3
 8005240:	08005267 	.word	0x08005267
 8005244:	08005499 	.word	0x08005499
 8005248:	0800528d 	.word	0x0800528d
				//      
				case '0': case '1': case '2': case '3': case '4': case '5': case '6':
					posX = 0;
 800524c:	2300      	movs	r3, #0
 800524e:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
					posY = (FONT_HEIGHT + 1) * (nextChar - '0'); // FONT_HEIGHT + 1  ,       .
 8005252:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 8005256:	3b30      	subs	r3, #48	; 0x30
 8005258:	b2db      	uxtb	r3, r3
 800525a:	461a      	mov	r2, r3
 800525c:	00d2      	lsls	r2, r2, #3
 800525e:	4413      	add	r3, r2
 8005260:	f887 321e 	strb.w	r3, [r7, #542]	; 0x21e
					break;
 8005264:	e118      	b.n	8005498 <Custom_OLED_Printf+0x448>
				//    
				case 'w': color = OLED_COLOR_WHITE;   break;
 8005266:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800526a:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800526e:	e113      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'r': color = OLED_COLOR_RED;     break;
 8005270:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8005274:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005278:	e10e      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'g': color = OLED_COLOR_GREEN;   break;
 800527a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800527e:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005282:	e109      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'b': color = OLED_COLOR_BLUE;    break;
 8005284:	231f      	movs	r3, #31
 8005286:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800528a:	e105      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'y': color = OLED_COLOR_YELLOW;  break;
 800528c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8005290:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005294:	e100      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'c': color = OLED_COLOR_CYAN;    break;
 8005296:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800529a:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800529e:	e0fb      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'm': color = OLED_COLOR_MAGENTA; break;
 80052a0:	f64f 031f 	movw	r3, #63519	; 0xf81f
 80052a4:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80052a8:	e0f6      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'o': color = OLED_COLOR_ORANGE;  break;
 80052aa:	f64f 33e0 	movw	r3, #64480	; 0xfbe0
 80052ae:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80052b2:	e0f1      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'l': color = OLED_COLOR_LIME;    break;
 80052b4:	f647 73e0 	movw	r3, #32736	; 0x7fe0
 80052b8:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80052bc:	e0ec      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 't': color = OLED_COLOR_MINT;    break;
 80052be:	f240 73ef 	movw	r3, #2031	; 0x7ef
 80052c2:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80052c6:	e0e7      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 's': color = OLED_COLOR_SEA;     break;
 80052c8:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80052cc:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80052d0:	e0e2      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'v': color = OLED_COLOR_VIOLET;  break;
 80052d2:	f647 031f 	movw	r3, #30751	; 0x781f
 80052d6:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80052da:	e0dd      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'p': color = OLED_COLOR_ROSE;    break;
 80052dc:	f64f 030f 	movw	r3, #63503	; 0xf80f
 80052e0:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80052e4:	e0d8      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'K': color = OLED_COLOR_GRAY;    break;
 80052e6:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80052ea:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80052ee:	e0d3      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'k': color = OLED_COLOR_BLACK;   break;
 80052f0:	2300      	movs	r3, #0
 80052f2:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80052f6:	e0cf      	b.n	8005498 <Custom_OLED_Printf+0x448>
				// TODO:    
				case 'A': size = 2;                   break;
 80052f8:	2302      	movs	r3, #2
 80052fa:	f887 3215 	strb.w	r3, [r7, #533]	; 0x215
 80052fe:	e0cb      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case 'a': size = 1;                   break;
 8005300:	2301      	movs	r3, #1
 8005302:	f887 3215 	strb.w	r3, [r7, #533]	; 0x215
 8005306:	e0c7      	b.n	8005498 <Custom_OLED_Printf+0x448>
				case '#':
                    {
                        uint32_t colordata = 0;
 8005308:	2300      	movs	r3, #0
 800530a:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                        for(uint32_t i = 0; i < 6; i++){
 800530e:	2300      	movs	r3, #0
 8005310:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8005314:	e099      	b.n	800544a <Custom_OLED_Printf+0x3fa>
                            if(buffer[cursor + i + 2] >= 'A' && buffer[cursor + i + 2] <= 'F'){
 8005316:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 800531a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800531e:	4413      	add	r3, r2
 8005320:	3302      	adds	r3, #2
 8005322:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005326:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 800532a:	5cd3      	ldrb	r3, [r2, r3]
 800532c:	2b40      	cmp	r3, #64	; 0x40
 800532e:	d924      	bls.n	800537a <Custom_OLED_Printf+0x32a>
 8005330:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005334:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005338:	4413      	add	r3, r2
 800533a:	3302      	adds	r3, #2
 800533c:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005340:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005344:	5cd3      	ldrb	r3, [r2, r3]
 8005346:	2b46      	cmp	r3, #70	; 0x46
 8005348:	d817      	bhi.n	800537a <Custom_OLED_Printf+0x32a>
                            	colordata *= 16;
 800534a:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                            	colordata += buffer[cursor + i + 2] - 'A' + 10;
 8005354:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005358:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800535c:	4413      	add	r3, r2
 800535e:	3302      	adds	r3, #2
 8005360:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005364:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005368:	5cd3      	ldrb	r3, [r2, r3]
 800536a:	461a      	mov	r2, r3
 800536c:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005370:	4413      	add	r3, r2
 8005372:	3b37      	subs	r3, #55	; 0x37
 8005374:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8005378:	e062      	b.n	8005440 <Custom_OLED_Printf+0x3f0>
                            }
                            else if(buffer[cursor + i + 2] >= 'a' && buffer[cursor + i + 2] <= 'f'){
 800537a:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 800537e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005382:	4413      	add	r3, r2
 8005384:	3302      	adds	r3, #2
 8005386:	f507 7208 	add.w	r2, r7, #544	; 0x220
 800538a:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 800538e:	5cd3      	ldrb	r3, [r2, r3]
 8005390:	2b60      	cmp	r3, #96	; 0x60
 8005392:	d924      	bls.n	80053de <Custom_OLED_Printf+0x38e>
 8005394:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005398:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800539c:	4413      	add	r3, r2
 800539e:	3302      	adds	r3, #2
 80053a0:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80053a4:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80053a8:	5cd3      	ldrb	r3, [r2, r3]
 80053aa:	2b66      	cmp	r3, #102	; 0x66
 80053ac:	d817      	bhi.n	80053de <Custom_OLED_Printf+0x38e>
                            	colordata *= 16;
 80053ae:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                            	colordata += buffer[cursor + i + 2] - 'a' + 10;
 80053b8:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80053bc:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80053c0:	4413      	add	r3, r2
 80053c2:	3302      	adds	r3, #2
 80053c4:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80053c8:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80053cc:	5cd3      	ldrb	r3, [r2, r3]
 80053ce:	461a      	mov	r2, r3
 80053d0:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80053d4:	4413      	add	r3, r2
 80053d6:	3b57      	subs	r3, #87	; 0x57
 80053d8:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 80053dc:	e030      	b.n	8005440 <Custom_OLED_Printf+0x3f0>
                            }
                            else if(buffer[cursor + i + 2] >= '0' && buffer[cursor + i + 2] <= '9'){
 80053de:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80053e2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80053e6:	4413      	add	r3, r2
 80053e8:	3302      	adds	r3, #2
 80053ea:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80053ee:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80053f2:	5cd3      	ldrb	r3, [r2, r3]
 80053f4:	2b2f      	cmp	r3, #47	; 0x2f
 80053f6:	d923      	bls.n	8005440 <Custom_OLED_Printf+0x3f0>
 80053f8:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80053fc:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005400:	4413      	add	r3, r2
 8005402:	3302      	adds	r3, #2
 8005404:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005408:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 800540c:	5cd3      	ldrb	r3, [r2, r3]
 800540e:	2b39      	cmp	r3, #57	; 0x39
 8005410:	d816      	bhi.n	8005440 <Custom_OLED_Printf+0x3f0>
                            	colordata *= 16;
 8005412:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005416:	011b      	lsls	r3, r3, #4
 8005418:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                            	colordata += buffer[cursor + i + 2] - '0';
 800541c:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005420:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005424:	4413      	add	r3, r2
 8005426:	3302      	adds	r3, #2
 8005428:	f507 7208 	add.w	r2, r7, #544	; 0x220
 800542c:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005430:	5cd3      	ldrb	r3, [r2, r3]
 8005432:	461a      	mov	r2, r3
 8005434:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005438:	4413      	add	r3, r2
 800543a:	3b30      	subs	r3, #48	; 0x30
 800543c:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                        for(uint32_t i = 0; i < 6; i++){
 8005440:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005444:	3301      	adds	r3, #1
 8005446:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 800544a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800544e:	2b05      	cmp	r3, #5
 8005450:	f67f af61 	bls.w	8005316 <Custom_OLED_Printf+0x2c6>
                            }
                        }
                        color = ((colordata >> 8) & 0xF800) | ((colordata >> 5) & 0x07F0) | ((colordata >> 3) & 0x001F);
 8005454:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005458:	0a1b      	lsrs	r3, r3, #8
 800545a:	b29b      	uxth	r3, r3
 800545c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005460:	f023 0307 	bic.w	r3, r3, #7
 8005464:	b29a      	uxth	r2, r3
 8005466:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800546a:	095b      	lsrs	r3, r3, #5
 800546c:	b29b      	uxth	r3, r3
 800546e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005472:	b29b      	uxth	r3, r3
 8005474:	4313      	orrs	r3, r2
 8005476:	b29a      	uxth	r2, r3
 8005478:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800547c:	08db      	lsrs	r3, r3, #3
 800547e:	b29b      	uxth	r3, r3
 8005480:	f003 031f 	and.w	r3, r3, #31
 8005484:	b29b      	uxth	r3, r3
 8005486:	4313      	orrs	r3, r2
 8005488:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216

                    }
                cursor += 6;
 800548c:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8005490:	3306      	adds	r3, #6
 8005492:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
                break;
 8005496:	bf00      	nop
				}

				cursor += 2;
 8005498:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800549c:	3302      	adds	r3, #2
 800549e:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
				continue;
 80054a2:	e024      	b.n	80054ee <Custom_OLED_Printf+0x49e>
			}
		}

		Custom_OLED_Putchar(buffer[cursor], color, posX, posY, size); //   .
 80054a4:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80054a8:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 80054ac:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80054b0:	4413      	add	r3, r2
 80054b2:	7818      	ldrb	r0, [r3, #0]
 80054b4:	f897 421e 	ldrb.w	r4, [r7, #542]	; 0x21e
 80054b8:	f897 221f 	ldrb.w	r2, [r7, #543]	; 0x21f
 80054bc:	f8b7 1216 	ldrh.w	r1, [r7, #534]	; 0x216
 80054c0:	f897 3215 	ldrb.w	r3, [r7, #533]	; 0x215
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	4623      	mov	r3, r4
 80054c8:	f7ff fd22 	bl	8004f10 <Custom_OLED_Putchar>
		posX += (FONT_WIDTH + 1) * size; // FONT_WIDTH + 1  ,       .
 80054cc:	f897 3215 	ldrb.w	r3, [r7, #533]	; 0x215
 80054d0:	461a      	mov	r2, r3
 80054d2:	0052      	lsls	r2, r2, #1
 80054d4:	4413      	add	r3, r2
 80054d6:	005b      	lsls	r3, r3, #1
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 80054de:	4413      	add	r3, r2
 80054e0:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
		cursor++;
 80054e4:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80054e8:	3301      	adds	r3, #1
 80054ea:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	while (buffer[cursor]) {
 80054ee:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80054f2:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 80054f6:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80054fa:	4413      	add	r3, r2
 80054fc:	781b      	ldrb	r3, [r3, #0]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	f47f adce 	bne.w	80050a0 <Custom_OLED_Printf+0x50>
	}
}
 8005504:	bf00      	nop
 8005506:	bf00      	nop
 8005508:	f507 7709 	add.w	r7, r7, #548	; 0x224
 800550c:	46bd      	mov	sp, r7
 800550e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005512:	b004      	add	sp, #16
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop

08005518 <LL_GPIO_ReadInputPort>:
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->IDR));
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	691b      	ldr	r3, [r3, #16]
}
 8005524:	4618      	mov	r0, r3
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <Custom_Delay_Get_SysTick>:
}

/**
 * @brief SysTick     .
 */
__STATIC_INLINE uint32_t Custom_Delay_Get_SysTick() {
 8005530:	b480      	push	{r7}
 8005532:	af00      	add	r7, sp, #0
	return uwTick;
 8005534:	4b03      	ldr	r3, [pc, #12]	; (8005544 <Custom_Delay_Get_SysTick+0x14>)
 8005536:	681b      	ldr	r3, [r3, #0]
}
 8005538:	4618      	mov	r0, r3
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	200002a4 	.word	0x200002a4

08005548 <Custom_Switch_Init_ButtonState>:
	uint32_t prevTick;
	uint8_t state;
} ButtonState_t;

static void Custom_Switch_Init_ButtonState(ButtonState_t *State,
		GPIO_TypeDef *GPIOx, uint32_t PinMask) {
 8005548:	b580      	push	{r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	607a      	str	r2, [r7, #4]
	State->port = GPIOx;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	601a      	str	r2, [r3, #0]
	State->pinMask = PinMask;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	605a      	str	r2, [r3, #4]
	State->timer = 0;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	609a      	str	r2, [r3, #8]
	State->prevTick = Custom_Delay_Get_SysTick();
 8005566:	f7ff ffe3 	bl	8005530 <Custom_Delay_Get_SysTick>
 800556a:	4602      	mov	r2, r0
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	60da      	str	r2, [r3, #12]
	State->state = LONG_OFF;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2201      	movs	r2, #1
 8005574:	741a      	strb	r2, [r3, #16]
}
 8005576:	bf00      	nop
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
	...

08005580 <Custom_Switch_State_Machine>:

static uint8_t Custom_Switch_State_Machine(ButtonState_t *State) {
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
	 *   State        state machine .
	 *  1ms    OLED          
	 * 1ms         .
	 *                  .
	 */
	bool currentPushed = !(LL_GPIO_ReadInputPort(State->port) & State->pinMask);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4618      	mov	r0, r3
 800558e:	f7ff ffc3 	bl	8005518 <LL_GPIO_ReadInputPort>
 8005592:	4602      	mov	r2, r0
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	4013      	ands	r3, r2
 800559a:	2b00      	cmp	r3, #0
 800559c:	bf0c      	ite	eq
 800559e:	2301      	moveq	r3, #1
 80055a0:	2300      	movne	r3, #0
 80055a2:	73bb      	strb	r3, [r7, #14]
	bool pushEvent = false;
 80055a4:	2300      	movs	r3, #0
 80055a6:	73fb      	strb	r3, [r7, #15]

	uint32_t currTick = Custom_Delay_Get_SysTick();
 80055a8:	f7ff ffc2 	bl	8005530 <Custom_Delay_Get_SysTick>
 80055ac:	60b8      	str	r0, [r7, #8]

	switch (State->state) {
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	7c1b      	ldrb	r3, [r3, #16]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	2b07      	cmp	r3, #7
 80055b6:	d873      	bhi.n	80056a0 <Custom_Switch_State_Machine+0x120>
 80055b8:	a201      	add	r2, pc, #4	; (adr r2, 80055c0 <Custom_Switch_State_Machine+0x40>)
 80055ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055be:	bf00      	nop
 80055c0:	080055e1 	.word	0x080055e1
 80055c4:	080055f5 	.word	0x080055f5
 80055c8:	080056a1 	.word	0x080056a1
 80055cc:	0800562b 	.word	0x0800562b
 80055d0:	080056a1 	.word	0x080056a1
 80055d4:	080056a1 	.word	0x080056a1
 80055d8:	080056a1 	.word	0x080056a1
 80055dc:	08005675 	.word	0x08005675

		case LONG_OFF:
			if (currentPushed) {
 80055e0:	7bbb      	ldrb	r3, [r7, #14]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d05b      	beq.n	800569e <Custom_Switch_State_Machine+0x11e>
				State->state = SHORT_ON;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2202      	movs	r2, #2
 80055ea:	741a      	strb	r2, [r3, #16]
				State->timer = TIME_SHROT;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2250      	movs	r2, #80	; 0x50
 80055f0:	609a      	str	r2, [r3, #8]
			}
			break;
 80055f2:	e054      	b.n	800569e <Custom_Switch_State_Machine+0x11e>

		case SHORT_ON:
			if (State->timer <= currTick - State->prevTick) {
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	689a      	ldr	r2, [r3, #8]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	68b9      	ldr	r1, [r7, #8]
 80055fe:	1acb      	subs	r3, r1, r3
 8005600:	429a      	cmp	r2, r3
 8005602:	d808      	bhi.n	8005616 <Custom_Switch_State_Machine+0x96>
				pushEvent = true;
 8005604:	2301      	movs	r3, #1
 8005606:	73fb      	strb	r3, [r7, #15]
				State->state = LONG_ON;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2204      	movs	r2, #4
 800560c:	741a      	strb	r2, [r3, #16]
				State->timer = TIME_LONG;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005614:	609a      	str	r2, [r3, #8]
			}
			State->timer -= currTick - State->prevTick;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	689a      	ldr	r2, [r3, #8]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68d9      	ldr	r1, [r3, #12]
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	1acb      	subs	r3, r1, r3
 8005622:	441a      	add	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	609a      	str	r2, [r3, #8]
			break;
 8005628:	e03a      	b.n	80056a0 <Custom_Switch_State_Machine+0x120>

		case LONG_ON:
			if (!currentPushed) {
 800562a:	7bbb      	ldrb	r3, [r7, #14]
 800562c:	f083 0301 	eor.w	r3, r3, #1
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d006      	beq.n	8005644 <Custom_Switch_State_Machine+0xc4>
				State->state = SHORT_OFF;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2208      	movs	r2, #8
 800563a:	741a      	strb	r2, [r3, #16]
				State->timer = TIME_SHROT;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2250      	movs	r2, #80	; 0x50
 8005640:	609a      	str	r2, [r3, #8]
				break;
 8005642:	e02d      	b.n	80056a0 <Custom_Switch_State_Machine+0x120>
			}
			if (State->timer <= currTick - State->prevTick) {
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	68b9      	ldr	r1, [r7, #8]
 800564e:	1acb      	subs	r3, r1, r3
 8005650:	429a      	cmp	r2, r3
 8005652:	d805      	bhi.n	8005660 <Custom_Switch_State_Machine+0xe0>
				pushEvent = true;
 8005654:	2301      	movs	r3, #1
 8005656:	73fb      	strb	r3, [r7, #15]
				State->timer = TIME_LONG;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800565e:	609a      	str	r2, [r3, #8]
			}
			State->timer -= currTick - State->prevTick;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	68d9      	ldr	r1, [r3, #12]
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	1acb      	subs	r3, r1, r3
 800566c:	441a      	add	r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	609a      	str	r2, [r3, #8]
			break;
 8005672:	e015      	b.n	80056a0 <Custom_Switch_State_Machine+0x120>

		case SHORT_OFF:
			if (State->timer <= currTick - State->prevTick) {
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689a      	ldr	r2, [r3, #8]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	68b9      	ldr	r1, [r7, #8]
 800567e:	1acb      	subs	r3, r1, r3
 8005680:	429a      	cmp	r2, r3
 8005682:	d802      	bhi.n	800568a <Custom_Switch_State_Machine+0x10a>
				State->state = LONG_OFF;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	741a      	strb	r2, [r3, #16]
			}
			State->timer -= currTick - State->prevTick;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68d9      	ldr	r1, [r3, #12]
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	1acb      	subs	r3, r1, r3
 8005696:	441a      	add	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	609a      	str	r2, [r3, #8]
			break;
 800569c:	e000      	b.n	80056a0 <Custom_Switch_State_Machine+0x120>
			break;
 800569e:	bf00      	nop
	}

	//          prevTick .
	State->prevTick = currTick;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	60da      	str	r2, [r3, #12]

	return pushEvent;
 80056a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3710      	adds	r7, #16
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <Custom_Switch_Read>:

uint8_t Custom_Switch_Read(void) {
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
	 *  C       .      .
	 *       if     .         .
	 */
	static bool isInitialized = false;
	static ButtonState_t sw1, sw2, sw3;
	if (!isInitialized) {
 80056b6:	4b59      	ldr	r3, [pc, #356]	; (800581c <Custom_Switch_Read+0x16c>)
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	f083 0301 	eor.w	r3, r3, #1
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d014      	beq.n	80056ee <Custom_Switch_Read+0x3e>
		isInitialized = true;
 80056c4:	4b55      	ldr	r3, [pc, #340]	; (800581c <Custom_Switch_Read+0x16c>)
 80056c6:	2201      	movs	r2, #1
 80056c8:	701a      	strb	r2, [r3, #0]
		Custom_Switch_Init_ButtonState(&sw1, SW1_PORT, SW1_PIN);
 80056ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056ce:	4954      	ldr	r1, [pc, #336]	; (8005820 <Custom_Switch_Read+0x170>)
 80056d0:	4854      	ldr	r0, [pc, #336]	; (8005824 <Custom_Switch_Read+0x174>)
 80056d2:	f7ff ff39 	bl	8005548 <Custom_Switch_Init_ButtonState>
		Custom_Switch_Init_ButtonState(&sw2, SW2_PORT, SW2_PIN);
 80056d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056da:	4951      	ldr	r1, [pc, #324]	; (8005820 <Custom_Switch_Read+0x170>)
 80056dc:	4852      	ldr	r0, [pc, #328]	; (8005828 <Custom_Switch_Read+0x178>)
 80056de:	f7ff ff33 	bl	8005548 <Custom_Switch_Init_ButtonState>
		Custom_Switch_Init_ButtonState(&sw3, SW3_PORT, SW3_PIN);
 80056e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80056e6:	494e      	ldr	r1, [pc, #312]	; (8005820 <Custom_Switch_Read+0x170>)
 80056e8:	4850      	ldr	r0, [pc, #320]	; (800582c <Custom_Switch_Read+0x17c>)
 80056ea:	f7ff ff2d 	bl	8005548 <Custom_Switch_Init_ButtonState>
	}

	uint8_t sw1PushEvent = Custom_Switch_State_Machine(&sw1);
 80056ee:	484d      	ldr	r0, [pc, #308]	; (8005824 <Custom_Switch_Read+0x174>)
 80056f0:	f7ff ff46 	bl	8005580 <Custom_Switch_State_Machine>
 80056f4:	4603      	mov	r3, r0
 80056f6:	71fb      	strb	r3, [r7, #7]
	uint8_t sw2PushEvent = Custom_Switch_State_Machine(&sw2);
 80056f8:	484b      	ldr	r0, [pc, #300]	; (8005828 <Custom_Switch_Read+0x178>)
 80056fa:	f7ff ff41 	bl	8005580 <Custom_Switch_State_Machine>
 80056fe:	4603      	mov	r3, r0
 8005700:	71bb      	strb	r3, [r7, #6]
	uint8_t sw3PushEvent = Custom_Switch_State_Machine(&sw3);
 8005702:	484a      	ldr	r0, [pc, #296]	; (800582c <Custom_Switch_Read+0x17c>)
 8005704:	f7ff ff3c 	bl	8005580 <Custom_Switch_State_Machine>
 8005708:	4603      	mov	r3, r0
 800570a:	717b      	strb	r3, [r7, #5]

	/*
	 *       ,        Short-On        .
	 */
	if(sw1PushEvent) {
 800570c:	79fb      	ldrb	r3, [r7, #7]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d020      	beq.n	8005754 <Custom_Switch_Read+0xa4>
		if (sw2.state & SHORT_ON){
 8005712:	4b45      	ldr	r3, [pc, #276]	; (8005828 <Custom_Switch_Read+0x178>)
 8005714:	7c1b      	ldrb	r3, [r3, #16]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d009      	beq.n	8005732 <Custom_Switch_Read+0x82>
			sw2PushEvent = true;
 800571e:	2301      	movs	r3, #1
 8005720:	71bb      	strb	r3, [r7, #6]
			sw2.state = sw1.state;
 8005722:	4b40      	ldr	r3, [pc, #256]	; (8005824 <Custom_Switch_Read+0x174>)
 8005724:	7c1a      	ldrb	r2, [r3, #16]
 8005726:	4b40      	ldr	r3, [pc, #256]	; (8005828 <Custom_Switch_Read+0x178>)
 8005728:	741a      	strb	r2, [r3, #16]
			sw2.timer = sw1.timer;
 800572a:	4b3e      	ldr	r3, [pc, #248]	; (8005824 <Custom_Switch_Read+0x174>)
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	4a3e      	ldr	r2, [pc, #248]	; (8005828 <Custom_Switch_Read+0x178>)
 8005730:	6093      	str	r3, [r2, #8]
		}
		if (sw3.state & SHORT_ON) {
 8005732:	4b3e      	ldr	r3, [pc, #248]	; (800582c <Custom_Switch_Read+0x17c>)
 8005734:	7c1b      	ldrb	r3, [r3, #16]
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d051      	beq.n	80057e2 <Custom_Switch_Read+0x132>
			sw3PushEvent = true;
 800573e:	2301      	movs	r3, #1
 8005740:	717b      	strb	r3, [r7, #5]
			sw3.state = sw1.state;
 8005742:	4b38      	ldr	r3, [pc, #224]	; (8005824 <Custom_Switch_Read+0x174>)
 8005744:	7c1a      	ldrb	r2, [r3, #16]
 8005746:	4b39      	ldr	r3, [pc, #228]	; (800582c <Custom_Switch_Read+0x17c>)
 8005748:	741a      	strb	r2, [r3, #16]
			sw3.timer = sw1.timer;
 800574a:	4b36      	ldr	r3, [pc, #216]	; (8005824 <Custom_Switch_Read+0x174>)
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	4a37      	ldr	r2, [pc, #220]	; (800582c <Custom_Switch_Read+0x17c>)
 8005750:	6093      	str	r3, [r2, #8]
 8005752:	e046      	b.n	80057e2 <Custom_Switch_Read+0x132>
		}
	}
	else if(sw2PushEvent) {
 8005754:	79bb      	ldrb	r3, [r7, #6]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d020      	beq.n	800579c <Custom_Switch_Read+0xec>
		if (sw1.state & SHORT_ON){
 800575a:	4b32      	ldr	r3, [pc, #200]	; (8005824 <Custom_Switch_Read+0x174>)
 800575c:	7c1b      	ldrb	r3, [r3, #16]
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d009      	beq.n	800577a <Custom_Switch_Read+0xca>
			sw1PushEvent = true;
 8005766:	2301      	movs	r3, #1
 8005768:	71fb      	strb	r3, [r7, #7]
			sw1.state = sw2.state;
 800576a:	4b2f      	ldr	r3, [pc, #188]	; (8005828 <Custom_Switch_Read+0x178>)
 800576c:	7c1a      	ldrb	r2, [r3, #16]
 800576e:	4b2d      	ldr	r3, [pc, #180]	; (8005824 <Custom_Switch_Read+0x174>)
 8005770:	741a      	strb	r2, [r3, #16]
			sw1.timer = sw2.timer;
 8005772:	4b2d      	ldr	r3, [pc, #180]	; (8005828 <Custom_Switch_Read+0x178>)
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	4a2b      	ldr	r2, [pc, #172]	; (8005824 <Custom_Switch_Read+0x174>)
 8005778:	6093      	str	r3, [r2, #8]
		}
		if (sw3.state & SHORT_ON) {
 800577a:	4b2c      	ldr	r3, [pc, #176]	; (800582c <Custom_Switch_Read+0x17c>)
 800577c:	7c1b      	ldrb	r3, [r3, #16]
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b00      	cmp	r3, #0
 8005784:	d02d      	beq.n	80057e2 <Custom_Switch_Read+0x132>
			sw3PushEvent = true;
 8005786:	2301      	movs	r3, #1
 8005788:	717b      	strb	r3, [r7, #5]
			sw3.state = sw2.state;
 800578a:	4b27      	ldr	r3, [pc, #156]	; (8005828 <Custom_Switch_Read+0x178>)
 800578c:	7c1a      	ldrb	r2, [r3, #16]
 800578e:	4b27      	ldr	r3, [pc, #156]	; (800582c <Custom_Switch_Read+0x17c>)
 8005790:	741a      	strb	r2, [r3, #16]
			sw3.timer = sw2.timer;
 8005792:	4b25      	ldr	r3, [pc, #148]	; (8005828 <Custom_Switch_Read+0x178>)
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	4a25      	ldr	r2, [pc, #148]	; (800582c <Custom_Switch_Read+0x17c>)
 8005798:	6093      	str	r3, [r2, #8]
 800579a:	e022      	b.n	80057e2 <Custom_Switch_Read+0x132>
		}
	}
	else if(sw3PushEvent) {
 800579c:	797b      	ldrb	r3, [r7, #5]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d01f      	beq.n	80057e2 <Custom_Switch_Read+0x132>
		if (sw1.state & SHORT_ON){
 80057a2:	4b20      	ldr	r3, [pc, #128]	; (8005824 <Custom_Switch_Read+0x174>)
 80057a4:	7c1b      	ldrb	r3, [r3, #16]
 80057a6:	f003 0302 	and.w	r3, r3, #2
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d009      	beq.n	80057c2 <Custom_Switch_Read+0x112>
			sw1PushEvent = true;
 80057ae:	2301      	movs	r3, #1
 80057b0:	71fb      	strb	r3, [r7, #7]
			sw1.state = sw3.state;
 80057b2:	4b1e      	ldr	r3, [pc, #120]	; (800582c <Custom_Switch_Read+0x17c>)
 80057b4:	7c1a      	ldrb	r2, [r3, #16]
 80057b6:	4b1b      	ldr	r3, [pc, #108]	; (8005824 <Custom_Switch_Read+0x174>)
 80057b8:	741a      	strb	r2, [r3, #16]
			sw1.timer = sw3.timer;
 80057ba:	4b1c      	ldr	r3, [pc, #112]	; (800582c <Custom_Switch_Read+0x17c>)
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	4a19      	ldr	r2, [pc, #100]	; (8005824 <Custom_Switch_Read+0x174>)
 80057c0:	6093      	str	r3, [r2, #8]
		}
		if (sw2.state & SHORT_ON) {
 80057c2:	4b19      	ldr	r3, [pc, #100]	; (8005828 <Custom_Switch_Read+0x178>)
 80057c4:	7c1b      	ldrb	r3, [r3, #16]
 80057c6:	f003 0302 	and.w	r3, r3, #2
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d009      	beq.n	80057e2 <Custom_Switch_Read+0x132>
			sw2PushEvent = true;
 80057ce:	2301      	movs	r3, #1
 80057d0:	71bb      	strb	r3, [r7, #6]
			sw2.state = sw3.state;
 80057d2:	4b16      	ldr	r3, [pc, #88]	; (800582c <Custom_Switch_Read+0x17c>)
 80057d4:	7c1a      	ldrb	r2, [r3, #16]
 80057d6:	4b14      	ldr	r3, [pc, #80]	; (8005828 <Custom_Switch_Read+0x178>)
 80057d8:	741a      	strb	r2, [r3, #16]
			sw2.timer = sw3.timer;
 80057da:	4b14      	ldr	r3, [pc, #80]	; (800582c <Custom_Switch_Read+0x17c>)
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	4a12      	ldr	r2, [pc, #72]	; (8005828 <Custom_Switch_Read+0x178>)
 80057e0:	6093      	str	r3, [r2, #8]
		}
	}


	uint8_t buttonPushEvent = 0;
 80057e2:	2300      	movs	r3, #0
 80057e4:	713b      	strb	r3, [r7, #4]
	if (sw1PushEvent) buttonPushEvent |= CUSTOM_SW_1;
 80057e6:	79fb      	ldrb	r3, [r7, #7]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d003      	beq.n	80057f4 <Custom_Switch_Read+0x144>
 80057ec:	793b      	ldrb	r3, [r7, #4]
 80057ee:	f043 0301 	orr.w	r3, r3, #1
 80057f2:	713b      	strb	r3, [r7, #4]
	if (sw2PushEvent) buttonPushEvent |= CUSTOM_SW_2;
 80057f4:	79bb      	ldrb	r3, [r7, #6]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <Custom_Switch_Read+0x152>
 80057fa:	793b      	ldrb	r3, [r7, #4]
 80057fc:	f043 0302 	orr.w	r3, r3, #2
 8005800:	713b      	strb	r3, [r7, #4]
	if (sw3PushEvent) buttonPushEvent |= CUSTOM_SW_3;
 8005802:	797b      	ldrb	r3, [r7, #5]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <Custom_Switch_Read+0x160>
 8005808:	793b      	ldrb	r3, [r7, #4]
 800580a:	f043 0304 	orr.w	r3, r3, #4
 800580e:	713b      	strb	r3, [r7, #4]

	return buttonPushEvent;
 8005810:	793b      	ldrb	r3, [r7, #4]
}
 8005812:	4618      	mov	r0, r3
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	2000140c 	.word	0x2000140c
 8005820:	40020800 	.word	0x40020800
 8005824:	20001410 	.word	0x20001410
 8005828:	20001424 	.word	0x20001424
 800582c:	20001438 	.word	0x20001438

08005830 <Print_Drive_Data>:


#include "header_init.h"


void Print_Drive_Data() {
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
	uint32_t i = 1;
 8005836:	2301      	movs	r3, #1
 8005838:	60fb      	str	r3, [r7, #12]
	uint8_t sw = 0;
 800583a:	2300      	movs	r3, #0
 800583c:	717b      	strb	r3, [r7, #5]
	uint16_t markCnt_L = 0;
 800583e:	2300      	movs	r3, #0
 8005840:	817b      	strh	r3, [r7, #10]
	uint16_t markCnt_R = 0;
 8005842:	2300      	movs	r3, #0
 8005844:	813b      	strh	r3, [r7, #8]
	uint16_t crossCnt = 0;
 8005846:	2300      	movs	r3, #0
 8005848:	80fb      	strh	r3, [r7, #6]

	//   
	for (i = 1; driveData[i].markState != MARK_NONE; i += 1) {
 800584a:	2301      	movs	r3, #1
 800584c:	60fb      	str	r3, [r7, #12]
 800584e:	e04a      	b.n	80058e6 <Print_Drive_Data+0xb6>

		//    
		if (driveData[i].markState == MARK_CURVE_L) {
 8005850:	498c      	ldr	r1, [pc, #560]	; (8005a84 <Print_Drive_Data+0x254>)
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	4613      	mov	r3, r2
 8005856:	005b      	lsls	r3, r3, #1
 8005858:	4413      	add	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	440b      	add	r3, r1
 800585e:	3308      	adds	r3, #8
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	2b03      	cmp	r3, #3
 8005864:	d103      	bne.n	800586e <Print_Drive_Data+0x3e>

			markCnt_L += 1;
 8005866:	897b      	ldrh	r3, [r7, #10]
 8005868:	3301      	adds	r3, #1
 800586a:	817b      	strh	r3, [r7, #10]
 800586c:	e038      	b.n	80058e0 <Print_Drive_Data+0xb0>
		}

		//    
		else if (driveData[i].markState == MARK_CURVE_R) {
 800586e:	4985      	ldr	r1, [pc, #532]	; (8005a84 <Print_Drive_Data+0x254>)
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	4613      	mov	r3, r2
 8005874:	005b      	lsls	r3, r3, #1
 8005876:	4413      	add	r3, r2
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	440b      	add	r3, r1
 800587c:	3308      	adds	r3, #8
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	2b02      	cmp	r3, #2
 8005882:	d103      	bne.n	800588c <Print_Drive_Data+0x5c>

			markCnt_R += 1;
 8005884:	893b      	ldrh	r3, [r7, #8]
 8005886:	3301      	adds	r3, #1
 8005888:	813b      	strh	r3, [r7, #8]
 800588a:	e029      	b.n	80058e0 <Print_Drive_Data+0xb0>
		}

		//  ( 1       )
		else if (driveData[i].markState == MARK_STRAIGHT) {
 800588c:	497d      	ldr	r1, [pc, #500]	; (8005a84 <Print_Drive_Data+0x254>)
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4613      	mov	r3, r2
 8005892:	005b      	lsls	r3, r3, #1
 8005894:	4413      	add	r3, r2
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	440b      	add	r3, r1
 800589a:	3308      	adds	r3, #8
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d11e      	bne.n	80058e0 <Print_Drive_Data+0xb0>

			//     
			if (driveData[i-1].markState == MARK_CURVE_L) {
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	1e5a      	subs	r2, r3, #1
 80058a6:	4977      	ldr	r1, [pc, #476]	; (8005a84 <Print_Drive_Data+0x254>)
 80058a8:	4613      	mov	r3, r2
 80058aa:	005b      	lsls	r3, r3, #1
 80058ac:	4413      	add	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	440b      	add	r3, r1
 80058b2:	3308      	adds	r3, #8
 80058b4:	781b      	ldrb	r3, [r3, #0]
 80058b6:	2b03      	cmp	r3, #3
 80058b8:	d103      	bne.n	80058c2 <Print_Drive_Data+0x92>
				markCnt_L += 1;
 80058ba:	897b      	ldrh	r3, [r7, #10]
 80058bc:	3301      	adds	r3, #1
 80058be:	817b      	strh	r3, [r7, #10]
 80058c0:	e00e      	b.n	80058e0 <Print_Drive_Data+0xb0>
			}
			//     
			else if (driveData[i-1].markState == MARK_CURVE_R) {
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	1e5a      	subs	r2, r3, #1
 80058c6:	496f      	ldr	r1, [pc, #444]	; (8005a84 <Print_Drive_Data+0x254>)
 80058c8:	4613      	mov	r3, r2
 80058ca:	005b      	lsls	r3, r3, #1
 80058cc:	4413      	add	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	440b      	add	r3, r1
 80058d2:	3308      	adds	r3, #8
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d102      	bne.n	80058e0 <Print_Drive_Data+0xb0>
				markCnt_R += 1;
 80058da:	893b      	ldrh	r3, [r7, #8]
 80058dc:	3301      	adds	r3, #1
 80058de:	813b      	strh	r3, [r7, #8]
	for (i = 1; driveData[i].markState != MARK_NONE; i += 1) {
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	3301      	adds	r3, #1
 80058e4:	60fb      	str	r3, [r7, #12]
 80058e6:	4967      	ldr	r1, [pc, #412]	; (8005a84 <Print_Drive_Data+0x254>)
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	4613      	mov	r3, r2
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	4413      	add	r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	440b      	add	r3, r1
 80058f4:	3308      	adds	r3, #8
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1a9      	bne.n	8005850 <Print_Drive_Data+0x20>
			}
		}
	}

	for (i = 0; crossCntTable[i] != 0 && i < MAX_CROSS_CNT; i++) {
 80058fc:	2300      	movs	r3, #0
 80058fe:	60fb      	str	r3, [r7, #12]
 8005900:	e005      	b.n	800590e <Print_Drive_Data+0xde>
		crossCnt++;
 8005902:	88fb      	ldrh	r3, [r7, #6]
 8005904:	3301      	adds	r3, #1
 8005906:	80fb      	strh	r3, [r7, #6]
	for (i = 0; crossCntTable[i] != 0 && i < MAX_CROSS_CNT; i++) {
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	3301      	adds	r3, #1
 800590c:	60fb      	str	r3, [r7, #12]
 800590e:	4a5e      	ldr	r2, [pc, #376]	; (8005a88 <Print_Drive_Data+0x258>)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d002      	beq.n	8005920 <Print_Drive_Data+0xf0>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2b7f      	cmp	r3, #127	; 0x7f
 800591e:	d9f0      	bls.n	8005902 <Print_Drive_Data+0xd2>
	}


	// OLED   
	Custom_OLED_Clear();
 8005920:	f7ff fab1 	bl	8004e86 <Custom_OLED_Clear>
	Custom_OLED_Printf("/0mark L:   %d", markCnt_L);
 8005924:	897b      	ldrh	r3, [r7, #10]
 8005926:	4619      	mov	r1, r3
 8005928:	4858      	ldr	r0, [pc, #352]	; (8005a8c <Print_Drive_Data+0x25c>)
 800592a:	f7ff fb91 	bl	8005050 <Custom_OLED_Printf>
	Custom_OLED_Printf("/1mark R:   %d", markCnt_R);
 800592e:	893b      	ldrh	r3, [r7, #8]
 8005930:	4619      	mov	r1, r3
 8005932:	4857      	ldr	r0, [pc, #348]	; (8005a90 <Print_Drive_Data+0x260>)
 8005934:	f7ff fb8c 	bl	8005050 <Custom_OLED_Printf>
	Custom_OLED_Printf("/2cross:    %d", crossCnt);
 8005938:	88fb      	ldrh	r3, [r7, #6]
 800593a:	4619      	mov	r1, r3
 800593c:	4855      	ldr	r0, [pc, #340]	; (8005a94 <Print_Drive_Data+0x264>)
 800593e:	f7ff fb87 	bl	8005050 <Custom_OLED_Printf>

	while (CUSTOM_SW_3 != Custom_Switch_Read());
 8005942:	bf00      	nop
 8005944:	f7ff feb4 	bl	80056b0 <Custom_Switch_Read>
 8005948:	4603      	mov	r3, r0
 800594a:	2b04      	cmp	r3, #4
 800594c:	d1fa      	bne.n	8005944 <Print_Drive_Data+0x114>



	Custom_OLED_Clear();
 800594e:	f7ff fa9a 	bl	8004e86 <Custom_OLED_Clear>

	i = 1;
 8005952:	2301      	movs	r3, #1
 8005954:	60fb      	str	r3, [r7, #12]

	while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005956:	e085      	b.n	8005a64 <Print_Drive_Data+0x234>

		if (driveData[i].markState == MARK_CURVE_L) {
 8005958:	494a      	ldr	r1, [pc, #296]	; (8005a84 <Print_Drive_Data+0x254>)
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	4613      	mov	r3, r2
 800595e:	005b      	lsls	r3, r3, #1
 8005960:	4413      	add	r3, r2
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	440b      	add	r3, r1
 8005966:	3308      	adds	r3, #8
 8005968:	781b      	ldrb	r3, [r3, #0]
 800596a:	2b03      	cmp	r3, #3
 800596c:	d103      	bne.n	8005976 <Print_Drive_Data+0x146>

			Custom_OLED_Printf("/0mark L");
 800596e:	484a      	ldr	r0, [pc, #296]	; (8005a98 <Print_Drive_Data+0x268>)
 8005970:	f7ff fb6e 	bl	8005050 <Custom_OLED_Printf>
 8005974:	e038      	b.n	80059e8 <Print_Drive_Data+0x1b8>
		}
		else if (driveData[i].markState == MARK_CURVE_R) {
 8005976:	4943      	ldr	r1, [pc, #268]	; (8005a84 <Print_Drive_Data+0x254>)
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	4613      	mov	r3, r2
 800597c:	005b      	lsls	r3, r3, #1
 800597e:	4413      	add	r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	440b      	add	r3, r1
 8005984:	3308      	adds	r3, #8
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	2b02      	cmp	r3, #2
 800598a:	d103      	bne.n	8005994 <Print_Drive_Data+0x164>

			Custom_OLED_Printf("/0mark R");
 800598c:	4843      	ldr	r0, [pc, #268]	; (8005a9c <Print_Drive_Data+0x26c>)
 800598e:	f7ff fb5f 	bl	8005050 <Custom_OLED_Printf>
 8005992:	e029      	b.n	80059e8 <Print_Drive_Data+0x1b8>
		}
		else if (driveData[i].markState == MARK_STRAIGHT) {
 8005994:	493b      	ldr	r1, [pc, #236]	; (8005a84 <Print_Drive_Data+0x254>)
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	4613      	mov	r3, r2
 800599a:	005b      	lsls	r3, r3, #1
 800599c:	4413      	add	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	440b      	add	r3, r1
 80059a2:	3308      	adds	r3, #8
 80059a4:	781b      	ldrb	r3, [r3, #0]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d11e      	bne.n	80059e8 <Print_Drive_Data+0x1b8>

			//     
			if (driveData[i-1].markState == MARK_CURVE_L) {
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	1e5a      	subs	r2, r3, #1
 80059ae:	4935      	ldr	r1, [pc, #212]	; (8005a84 <Print_Drive_Data+0x254>)
 80059b0:	4613      	mov	r3, r2
 80059b2:	005b      	lsls	r3, r3, #1
 80059b4:	4413      	add	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	440b      	add	r3, r1
 80059ba:	3308      	adds	r3, #8
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	2b03      	cmp	r3, #3
 80059c0:	d103      	bne.n	80059ca <Print_Drive_Data+0x19a>
				Custom_OLED_Printf("/0mark L");
 80059c2:	4835      	ldr	r0, [pc, #212]	; (8005a98 <Print_Drive_Data+0x268>)
 80059c4:	f7ff fb44 	bl	8005050 <Custom_OLED_Printf>
 80059c8:	e00e      	b.n	80059e8 <Print_Drive_Data+0x1b8>
			}
			//     
			else if (driveData[i-1].markState == MARK_CURVE_R) {
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	1e5a      	subs	r2, r3, #1
 80059ce:	492d      	ldr	r1, [pc, #180]	; (8005a84 <Print_Drive_Data+0x254>)
 80059d0:	4613      	mov	r3, r2
 80059d2:	005b      	lsls	r3, r3, #1
 80059d4:	4413      	add	r3, r2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	440b      	add	r3, r1
 80059da:	3308      	adds	r3, #8
 80059dc:	781b      	ldrb	r3, [r3, #0]
 80059de:	2b02      	cmp	r3, #2
 80059e0:	d102      	bne.n	80059e8 <Print_Drive_Data+0x1b8>
				Custom_OLED_Printf("/0mark R");
 80059e2:	482e      	ldr	r0, [pc, #184]	; (8005a9c <Print_Drive_Data+0x26c>)
 80059e4:	f7ff fb34 	bl	8005050 <Custom_OLED_Printf>
			}
		}

		Custom_OLED_Printf("/1L: %9u", driveData[i].tickCnt_L);
 80059e8:	4926      	ldr	r1, [pc, #152]	; (8005a84 <Print_Drive_Data+0x254>)
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	4613      	mov	r3, r2
 80059ee:	005b      	lsls	r3, r3, #1
 80059f0:	4413      	add	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	440b      	add	r3, r1
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4619      	mov	r1, r3
 80059fa:	4829      	ldr	r0, [pc, #164]	; (8005aa0 <Print_Drive_Data+0x270>)
 80059fc:	f7ff fb28 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2R: %9u", driveData[i].tickCnt_R);
 8005a00:	4920      	ldr	r1, [pc, #128]	; (8005a84 <Print_Drive_Data+0x254>)
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	4613      	mov	r3, r2
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	4413      	add	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	440b      	add	r3, r1
 8005a0e:	3304      	adds	r3, #4
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4619      	mov	r1, r3
 8005a14:	4823      	ldr	r0, [pc, #140]	; (8005aa4 <Print_Drive_Data+0x274>)
 8005a16:	f7ff fb1b 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3C: %5u", driveData[i].crossCnt);
 8005a1a:	491a      	ldr	r1, [pc, #104]	; (8005a84 <Print_Drive_Data+0x254>)
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	4413      	add	r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	440b      	add	r3, r1
 8005a28:	3309      	adds	r3, #9
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	481e      	ldr	r0, [pc, #120]	; (8005aa8 <Print_Drive_Data+0x278>)
 8005a30:	f7ff fb0e 	bl	8005050 <Custom_OLED_Printf>

		if (sw == CUSTOM_SW_1) {
 8005a34:	797b      	ldrb	r3, [r7, #5]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d103      	bne.n	8005a42 <Print_Drive_Data+0x212>

			i -= 1;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	3b01      	subs	r3, #1
 8005a3e:	60fb      	str	r3, [r7, #12]
 8005a40:	e005      	b.n	8005a4e <Print_Drive_Data+0x21e>
		}
		else if (sw == CUSTOM_SW_2) {
 8005a42:	797b      	ldrb	r3, [r7, #5]
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d102      	bne.n	8005a4e <Print_Drive_Data+0x21e>

			i += 1;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	60fb      	str	r3, [r7, #12]
		}

		if (driveData[i].markState == MARK_NONE) {
 8005a4e:	490d      	ldr	r1, [pc, #52]	; (8005a84 <Print_Drive_Data+0x254>)
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	4613      	mov	r3, r2
 8005a54:	005b      	lsls	r3, r3, #1
 8005a56:	4413      	add	r3, r2
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	440b      	add	r3, r1
 8005a5c:	3308      	adds	r3, #8
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d008      	beq.n	8005a76 <Print_Drive_Data+0x246>
	while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005a64:	f7ff fe24 	bl	80056b0 <Custom_Switch_Read>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	717b      	strb	r3, [r7, #5]
 8005a6c:	797b      	ldrb	r3, [r7, #5]
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	f47f af72 	bne.w	8005958 <Print_Drive_Data+0x128>
 8005a74:	e000      	b.n	8005a78 <Print_Drive_Data+0x248>
			break ;
 8005a76:	bf00      	nop
		}
	}

	Custom_OLED_Clear();
 8005a78:	f7ff fa05 	bl	8004e86 <Custom_OLED_Clear>
}
 8005a7c:	bf00      	nop
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	20001484 	.word	0x20001484
 8005a88:	20004488 	.word	0x20004488
 8005a8c:	0800c90c 	.word	0x0800c90c
 8005a90:	0800c91c 	.word	0x0800c91c
 8005a94:	0800c92c 	.word	0x0800c92c
 8005a98:	0800c93c 	.word	0x0800c93c
 8005a9c:	0800c948 	.word	0x0800c948
 8005aa0:	0800c954 	.word	0x0800c954
 8005aa4:	0800c960 	.word	0x0800c960
 8005aa8:	0800c96c 	.word	0x0800c96c

08005aac <Pre_Drive_Setting>:




//    
void Pre_Drive_Setting() {
 8005aac:	b580      	push	{r7, lr}
 8005aae:	af00      	add	r7, sp, #0

	if (optimizeLevel >= OPTIMIZE_LEVEL_STRAIGHT) {
 8005ab0:	4b05      	ldr	r3, [pc, #20]	; (8005ac8 <Pre_Drive_Setting+0x1c>)
 8005ab2:	781b      	ldrb	r3, [r3, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d001      	beq.n	8005abc <Pre_Drive_Setting+0x10>
		Pre_Drive_Var_Adjust_Second_Drive();
 8005ab8:	f000 f836 	bl	8005b28 <Pre_Drive_Var_Adjust_Second_Drive>
	}

	if (optimizeLevel >= OPTIMIZE_LEVEL_NONE) {
		Pre_Drive_Var_Adjust_First_Drive();
 8005abc:	f000 f806 	bl	8005acc <Pre_Drive_Var_Adjust_First_Drive>
	}

	Pre_Drive_Var_Init();
 8005ac0:	f000 fa2c 	bl	8005f1c <Pre_Drive_Var_Init>

}
 8005ac4:	bf00      	nop
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	2000468a 	.word	0x2000468a

08005acc <Pre_Drive_Var_Adjust_First_Drive>:



//    
static void Pre_Drive_Var_Adjust_First_Drive() {
 8005acc:	b5b0      	push	{r4, r5, r7, lr}
 8005ace:	b0a2      	sub	sp, #136	; 0x88
 8005ad0:	af02      	add	r7, sp, #8

	t_driveMenu_Int		intValues[] = {
 8005ad2:	4b13      	ldr	r3, [pc, #76]	; (8005b20 <Pre_Drive_Var_Adjust_First_Drive+0x54>)
 8005ad4:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8005ad8:	461d      	mov	r5, r3
 8005ada:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005adc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ade:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005ae2:	e884 0003 	stmia.w	r4, {r0, r1}

			{ "Threshold",			&threshold,			10 },
	};
	uint8_t intValCnt = sizeof(intValues) / sizeof(t_driveMenu_Int);
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f


	t_driveMenu_Float	floatValues[] = {
 8005aec:	4a0d      	ldr	r2, [pc, #52]	; (8005b24 <Pre_Drive_Var_Adjust_First_Drive+0x58>)
 8005aee:	1d3b      	adds	r3, r7, #4
 8005af0:	4611      	mov	r1, r2
 8005af2:	2260      	movs	r2, #96	; 0x60
 8005af4:	4618      	mov	r0, r3
 8005af6:	f004 fd72 	bl	800a5de <memcpy>
			{ "Pit In Len",			&pitInLen,			0.01f },
			{ "Target Speed",		&targetSpeed_init,	0.05f },
			{ "CurveDecel Coef",	&curveDeceleCoef,	500 },
			{ "Position Coef",		&positionCoef,		0.000001f },
	};
	uint8_t floatValCnt = sizeof(floatValues) / sizeof(t_driveMenu_Float);
 8005afa:	2304      	movs	r3, #4
 8005afc:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e



	Pre_Drive_Var_Adjust_Switch_Cntl(intValues, floatValues, intValCnt, floatValCnt, CUSTOM_TRUE);
 8005b00:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8005b04:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8005b08:	1d39      	adds	r1, r7, #4
 8005b0a:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8005b0e:	2401      	movs	r4, #1
 8005b10:	9400      	str	r4, [sp, #0]
 8005b12:	f000 f8bb 	bl	8005c8c <Pre_Drive_Var_Adjust_Switch_Cntl>
}
 8005b16:	bf00      	nop
 8005b18:	3780      	adds	r7, #128	; 0x80
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bdb0      	pop	{r4, r5, r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	0800c978 	.word	0x0800c978
 8005b24:	0800c990 	.word	0x0800c990

08005b28 <Pre_Drive_Var_Adjust_Second_Drive>:



static void Pre_Drive_Var_Adjust_Second_Drive() {
 8005b28:	b5b0      	push	{r4, r5, r7, lr}
 8005b2a:	b0aa      	sub	sp, #168	; 0xa8
 8005b2c:	af02      	add	r7, sp, #8

	float acceleStartLen = acceleStartTick / TICK_PER_M;
 8005b2e:	4b49      	ldr	r3, [pc, #292]	; (8005c54 <Pre_Drive_Var_Adjust_Second_Drive+0x12c>)
 8005b30:	ed93 7a00 	vldr	s14, [r3]
 8005b34:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005c58 <Pre_Drive_Var_Adjust_Second_Drive+0x130>
 8005b38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b3c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	float deceleEndLen = deceleEndTick / TICK_PER_M;
 8005b40:	4b46      	ldr	r3, [pc, #280]	; (8005c5c <Pre_Drive_Var_Adjust_Second_Drive+0x134>)
 8005b42:	ed93 7a00 	vldr	s14, [r3]
 8005b46:	eddf 6a44 	vldr	s13, [pc, #272]	; 8005c58 <Pre_Drive_Var_Adjust_Second_Drive+0x130>
 8005b4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b4e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94

	t_driveMenu_Int		intValues[] = {
 8005b52:	4b43      	ldr	r3, [pc, #268]	; (8005c60 <Pre_Drive_Var_Adjust_Second_Drive+0x138>)
 8005b54:	f107 047c 	add.w	r4, r7, #124	; 0x7c
 8005b58:	461d      	mov	r5, r3
 8005b5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005b5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b5e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005b62:	e884 0003 	stmia.w	r4, {r0, r1}

			{ "optimize level",		&optimizeLevel,		1 },
	};
	uint8_t intValCnt = sizeof(intValues) / sizeof(t_driveMenu_Int);
 8005b66:	2301      	movs	r3, #1
 8005b68:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	t_driveMenu_Float	floatValues[] = {
 8005b6c:	4a3d      	ldr	r2, [pc, #244]	; (8005c64 <Pre_Drive_Var_Adjust_Second_Drive+0x13c>)
 8005b6e:	1d3b      	adds	r3, r7, #4
 8005b70:	ca07      	ldmia	r2, {r0, r1, r2}
 8005b72:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005b76:	f107 0310 	add.w	r3, r7, #16
 8005b7a:	2100      	movs	r1, #0
 8005b7c:	460a      	mov	r2, r1
 8005b7e:	801a      	strh	r2, [r3, #0]
 8005b80:	460a      	mov	r2, r1
 8005b82:	709a      	strb	r2, [r3, #2]
 8005b84:	4b38      	ldr	r3, [pc, #224]	; (8005c68 <Pre_Drive_Var_Adjust_Second_Drive+0x140>)
 8005b86:	617b      	str	r3, [r7, #20]
 8005b88:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8005b8c:	61bb      	str	r3, [r7, #24]
 8005b8e:	4a37      	ldr	r2, [pc, #220]	; (8005c6c <Pre_Drive_Var_Adjust_Second_Drive+0x144>)
 8005b90:	f107 031c 	add.w	r3, r7, #28
 8005b94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005b98:	6018      	str	r0, [r3, #0]
 8005b9a:	3304      	adds	r3, #4
 8005b9c:	8019      	strh	r1, [r3, #0]
 8005b9e:	3302      	adds	r3, #2
 8005ba0:	0c0a      	lsrs	r2, r1, #16
 8005ba2:	701a      	strb	r2, [r3, #0]
 8005ba4:	f107 0323 	add.w	r3, r7, #35	; 0x23
 8005ba8:	2200      	movs	r2, #0
 8005baa:	601a      	str	r2, [r3, #0]
 8005bac:	605a      	str	r2, [r3, #4]
 8005bae:	4b30      	ldr	r3, [pc, #192]	; (8005c70 <Pre_Drive_Var_Adjust_Second_Drive+0x148>)
 8005bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bb2:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8005bb6:	633b      	str	r3, [r7, #48]	; 0x30
 8005bb8:	4b2e      	ldr	r3, [pc, #184]	; (8005c74 <Pre_Drive_Var_Adjust_Second_Drive+0x14c>)
 8005bba:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8005bbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bc0:	c407      	stmia	r4!, {r0, r1, r2}
 8005bc2:	8023      	strh	r3, [r4, #0]
 8005bc4:	3402      	adds	r4, #2
 8005bc6:	0c1b      	lsrs	r3, r3, #16
 8005bc8:	7023      	strb	r3, [r4, #0]
 8005bca:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005bce:	647b      	str	r3, [r7, #68]	; 0x44
 8005bd0:	4b29      	ldr	r3, [pc, #164]	; (8005c78 <Pre_Drive_Var_Adjust_Second_Drive+0x150>)
 8005bd2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005bd4:	4b29      	ldr	r3, [pc, #164]	; (8005c7c <Pre_Drive_Var_Adjust_Second_Drive+0x154>)
 8005bd6:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8005bda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bdc:	c407      	stmia	r4!, {r0, r1, r2}
 8005bde:	7023      	strb	r3, [r4, #0]
 8005be0:	f107 0359 	add.w	r3, r7, #89	; 0x59
 8005be4:	2200      	movs	r2, #0
 8005be6:	801a      	strh	r2, [r3, #0]
 8005be8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005bec:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005bee:	4b24      	ldr	r3, [pc, #144]	; (8005c80 <Pre_Drive_Var_Adjust_Second_Drive+0x158>)
 8005bf0:	663b      	str	r3, [r7, #96]	; 0x60
 8005bf2:	4b24      	ldr	r3, [pc, #144]	; (8005c84 <Pre_Drive_Var_Adjust_Second_Drive+0x15c>)
 8005bf4:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8005bf8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bfa:	c407      	stmia	r4!, {r0, r1, r2}
 8005bfc:	8023      	strh	r3, [r4, #0]
 8005bfe:	3402      	adds	r4, #2
 8005c00:	0c1b      	lsrs	r3, r3, #16
 8005c02:	7023      	strb	r3, [r4, #0]
 8005c04:	4b20      	ldr	r3, [pc, #128]	; (8005c88 <Pre_Drive_Var_Adjust_Second_Drive+0x160>)
 8005c06:	677b      	str	r3, [r7, #116]	; 0x74
 8005c08:	4b1d      	ldr	r3, [pc, #116]	; (8005c80 <Pre_Drive_Var_Adjust_Second_Drive+0x158>)
 8005c0a:	67bb      	str	r3, [r7, #120]	; 0x78
			//{ "Decele",				&decele_init,		0.25f },
			{ "acceleStart len",	&acceleStartLen,	0.025f },
			{ "decelEnd len",		&deceleEndLen,		0.05f },
			{ "decelEnd ratio",		&deceleEndRatio,	0.05f },
	};
	uint8_t floatValCnt = sizeof(floatValues) / sizeof(t_driveMenu_Float);
 8005c0c:	2305      	movs	r3, #5
 8005c0e:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e



	Pre_Drive_Var_Adjust_Switch_Cntl(intValues, floatValues, intValCnt, floatValCnt, CUSTOM_FALSE);
 8005c12:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8005c16:	f897 209f 	ldrb.w	r2, [r7, #159]	; 0x9f
 8005c1a:	1d39      	adds	r1, r7, #4
 8005c1c:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 8005c20:	2400      	movs	r4, #0
 8005c22:	9400      	str	r4, [sp, #0]
 8005c24:	f000 f832 	bl	8005c8c <Pre_Drive_Var_Adjust_Switch_Cntl>

	acceleStartTick = acceleStartLen * TICK_PER_M;
 8005c28:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8005c2c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8005c58 <Pre_Drive_Var_Adjust_Second_Drive+0x130>
 8005c30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c34:	4b07      	ldr	r3, [pc, #28]	; (8005c54 <Pre_Drive_Var_Adjust_Second_Drive+0x12c>)
 8005c36:	edc3 7a00 	vstr	s15, [r3]
	deceleEndTick = deceleEndLen * TICK_PER_M;
 8005c3a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8005c3e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005c58 <Pre_Drive_Var_Adjust_Second_Drive+0x130>
 8005c42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c46:	4b05      	ldr	r3, [pc, #20]	; (8005c5c <Pre_Drive_Var_Adjust_Second_Drive+0x134>)
 8005c48:	edc3 7a00 	vstr	s15, [r3]

}
 8005c4c:	bf00      	nop
 8005c4e:	37a0      	adds	r7, #160	; 0xa0
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bdb0      	pop	{r4, r5, r7, pc}
 8005c54:	20000050 	.word	0x20000050
 8005c58:	478f8d33 	.word	0x478f8d33
 8005c5c:	20000054 	.word	0x20000054
 8005c60:	0800c9f0 	.word	0x0800c9f0
 8005c64:	0800ca08 	.word	0x0800ca08
 8005c68:	20000034 	.word	0x20000034
 8005c6c:	0800ca18 	.word	0x0800ca18
 8005c70:	20000010 	.word	0x20000010
 8005c74:	0800ca28 	.word	0x0800ca28
 8005c78:	3ccccccd 	.word	0x3ccccccd
 8005c7c:	0800ca38 	.word	0x0800ca38
 8005c80:	3d4ccccd 	.word	0x3d4ccccd
 8005c84:	0800ca48 	.word	0x0800ca48
 8005c88:	20000058 	.word	0x20000058

08005c8c <Pre_Drive_Var_Adjust_Switch_Cntl>:


static void Pre_Drive_Var_Adjust_Switch_Cntl(t_driveMenu_Int *intValues, t_driveMenu_Float *floatValues, \
											uint8_t intValCnt, uint8_t floatValCnt, uint8_t isEnd) {
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b088      	sub	sp, #32
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	4611      	mov	r1, r2
 8005c98:	461a      	mov	r2, r3
 8005c9a:	460b      	mov	r3, r1
 8005c9c:	71fb      	strb	r3, [r7, #7]
 8005c9e:	4613      	mov	r3, r2
 8005ca0:	71bb      	strb	r3, [r7, #6]

	uint8_t	sw = 0;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	777b      	strb	r3, [r7, #29]


	for (uint8_t i = 0; i < intValCnt; i++) {
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	77fb      	strb	r3, [r7, #31]
 8005caa:	e074      	b.n	8005d96 <Pre_Drive_Var_Adjust_Switch_Cntl+0x10a>

		Custom_OLED_Clear();
 8005cac:	f7ff f8eb 	bl	8004e86 <Custom_OLED_Clear>

		//   
		if (i < intValCnt) {
 8005cb0:	7ffa      	ldrb	r2, [r7, #31]
 8005cb2:	79fb      	ldrb	r3, [r7, #7]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d26b      	bcs.n	8005d90 <Pre_Drive_Var_Adjust_Switch_Cntl+0x104>

			while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005cb8:	e063      	b.n	8005d82 <Pre_Drive_Var_Adjust_Switch_Cntl+0xf6>

				// OLED   
				Custom_OLED_Printf("/2%s", intValues[i].valName);
 8005cba:	7ffa      	ldrb	r2, [r7, #31]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	005b      	lsls	r3, r3, #1
 8005cc0:	4413      	add	r3, r2
 8005cc2:	00db      	lsls	r3, r3, #3
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	4413      	add	r3, r2
 8005cca:	4619      	mov	r1, r3
 8005ccc:	488d      	ldr	r0, [pc, #564]	; (8005f04 <Pre_Drive_Var_Adjust_Switch_Cntl+0x278>)
 8005cce:	f7ff f9bf 	bl	8005050 <Custom_OLED_Printf>
				Custom_OLED_Printf("/A/4%5d", *(intValues[i].val));
 8005cd2:	7ffa      	ldrb	r2, [r7, #31]
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	4413      	add	r3, r2
 8005cda:	00db      	lsls	r3, r3, #3
 8005cdc:	461a      	mov	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	4619      	mov	r1, r3
 8005cea:	4887      	ldr	r0, [pc, #540]	; (8005f08 <Pre_Drive_Var_Adjust_Switch_Cntl+0x27c>)
 8005cec:	f7ff f9b0 	bl	8005050 <Custom_OLED_Printf>

				//   
				if (sw == CUSTOM_SW_1) {
 8005cf0:	7f7b      	ldrb	r3, [r7, #29]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d121      	bne.n	8005d3a <Pre_Drive_Var_Adjust_Switch_Cntl+0xae>
					*(intValues[i].val) -= intValues[i].changeVal;
 8005cf6:	7ffa      	ldrb	r2, [r7, #31]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	005b      	lsls	r3, r3, #1
 8005cfc:	4413      	add	r3, r2
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	461a      	mov	r2, r3
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4413      	add	r3, r2
 8005d06:	7d1b      	ldrb	r3, [r3, #20]
 8005d08:	b2d9      	uxtb	r1, r3
 8005d0a:	7ffa      	ldrb	r2, [r7, #31]
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	005b      	lsls	r3, r3, #1
 8005d10:	4413      	add	r3, r2
 8005d12:	00db      	lsls	r3, r3, #3
 8005d14:	461a      	mov	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4413      	add	r3, r2
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	b2d8      	uxtb	r0, r3
 8005d20:	7ffa      	ldrb	r2, [r7, #31]
 8005d22:	4613      	mov	r3, r2
 8005d24:	005b      	lsls	r3, r3, #1
 8005d26:	4413      	add	r3, r2
 8005d28:	00db      	lsls	r3, r3, #3
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	4413      	add	r3, r2
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	1a42      	subs	r2, r0, r1
 8005d34:	b2d2      	uxtb	r2, r2
 8005d36:	701a      	strb	r2, [r3, #0]
 8005d38:	e023      	b.n	8005d82 <Pre_Drive_Var_Adjust_Switch_Cntl+0xf6>
				}
				//  
				else if (sw == CUSTOM_SW_2) {
 8005d3a:	7f7b      	ldrb	r3, [r7, #29]
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d120      	bne.n	8005d82 <Pre_Drive_Var_Adjust_Switch_Cntl+0xf6>
					*(intValues[i].val) += intValues[i].changeVal;
 8005d40:	7ffa      	ldrb	r2, [r7, #31]
 8005d42:	4613      	mov	r3, r2
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	4413      	add	r3, r2
 8005d48:	00db      	lsls	r3, r3, #3
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	4413      	add	r3, r2
 8005d50:	7d1b      	ldrb	r3, [r3, #20]
 8005d52:	b2d8      	uxtb	r0, r3
 8005d54:	7ffa      	ldrb	r2, [r7, #31]
 8005d56:	4613      	mov	r3, r2
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	4413      	add	r3, r2
 8005d5c:	00db      	lsls	r3, r3, #3
 8005d5e:	461a      	mov	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	4413      	add	r3, r2
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	b2d9      	uxtb	r1, r3
 8005d6a:	7ffa      	ldrb	r2, [r7, #31]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	005b      	lsls	r3, r3, #1
 8005d70:	4413      	add	r3, r2
 8005d72:	00db      	lsls	r3, r3, #3
 8005d74:	461a      	mov	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4413      	add	r3, r2
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	1842      	adds	r2, r0, r1
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	701a      	strb	r2, [r3, #0]
			while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005d82:	f7ff fc95 	bl	80056b0 <Custom_Switch_Read>
 8005d86:	4603      	mov	r3, r0
 8005d88:	777b      	strb	r3, [r7, #29]
 8005d8a:	7f7b      	ldrb	r3, [r7, #29]
 8005d8c:	2b04      	cmp	r3, #4
 8005d8e:	d194      	bne.n	8005cba <Pre_Drive_Var_Adjust_Switch_Cntl+0x2e>
	for (uint8_t i = 0; i < intValCnt; i++) {
 8005d90:	7ffb      	ldrb	r3, [r7, #31]
 8005d92:	3301      	adds	r3, #1
 8005d94:	77fb      	strb	r3, [r7, #31]
 8005d96:	7ffa      	ldrb	r2, [r7, #31]
 8005d98:	79fb      	ldrb	r3, [r7, #7]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d386      	bcc.n	8005cac <Pre_Drive_Var_Adjust_Switch_Cntl+0x20>
			}
		}
	}


	for (uint8_t i = 0; i < floatValCnt; i++) {
 8005d9e:	2300      	movs	r3, #0
 8005da0:	77bb      	strb	r3, [r7, #30]
 8005da2:	e0a3      	b.n	8005eec <Pre_Drive_Var_Adjust_Switch_Cntl+0x260>

		Custom_OLED_Clear();
 8005da4:	f7ff f86f 	bl	8004e86 <Custom_OLED_Clear>

		while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005da8:	e095      	b.n	8005ed6 <Pre_Drive_Var_Adjust_Switch_Cntl+0x24a>

			uint32_t num1 = (uint32_t)(*(floatValues[i].val));
 8005daa:	7fba      	ldrb	r2, [r7, #30]
 8005dac:	4613      	mov	r3, r2
 8005dae:	005b      	lsls	r3, r3, #1
 8005db0:	4413      	add	r3, r2
 8005db2:	00db      	lsls	r3, r3, #3
 8005db4:	461a      	mov	r2, r3
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	4413      	add	r3, r2
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	edd3 7a00 	vldr	s15, [r3]
 8005dc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dc4:	ee17 3a90 	vmov	r3, s15
 8005dc8:	61bb      	str	r3, [r7, #24]
			uint32_t num2 = (uint32_t)( *(floatValues[i].val) * 100000 - num1 * 100000 );
 8005dca:	7fba      	ldrb	r2, [r7, #30]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	005b      	lsls	r3, r3, #1
 8005dd0:	4413      	add	r3, r2
 8005dd2:	00db      	lsls	r3, r3, #3
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	4413      	add	r3, r2
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	edd3 7a00 	vldr	s15, [r3]
 8005de0:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8005f0c <Pre_Drive_Var_Adjust_Switch_Cntl+0x280>
 8005de4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	4a49      	ldr	r2, [pc, #292]	; (8005f10 <Pre_Drive_Var_Adjust_Switch_Cntl+0x284>)
 8005dec:	fb02 f303 	mul.w	r3, r2, r3
 8005df0:	ee07 3a90 	vmov	s15, r3
 8005df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005df8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005dfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e00:	ee17 3a90 	vmov	r3, s15
 8005e04:	617b      	str	r3, [r7, #20]

			// OLED   
			Custom_OLED_Printf("/2%s", floatValues[i].valName);
 8005e06:	7fba      	ldrb	r2, [r7, #30]
 8005e08:	4613      	mov	r3, r2
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	4413      	add	r3, r2
 8005e0e:	00db      	lsls	r3, r3, #3
 8005e10:	461a      	mov	r2, r3
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	4413      	add	r3, r2
 8005e16:	4619      	mov	r1, r3
 8005e18:	483a      	ldr	r0, [pc, #232]	; (8005f04 <Pre_Drive_Var_Adjust_Switch_Cntl+0x278>)
 8005e1a:	f7ff f919 	bl	8005050 <Custom_OLED_Printf>
			Custom_OLED_Printf("/A/4%u.%05u", num1, num2);
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	69b9      	ldr	r1, [r7, #24]
 8005e22:	483c      	ldr	r0, [pc, #240]	; (8005f14 <Pre_Drive_Var_Adjust_Switch_Cntl+0x288>)
 8005e24:	f7ff f914 	bl	8005050 <Custom_OLED_Printf>

			if (isEnd == CUSTOM_TRUE && i == floatValCnt - 1) {
 8005e28:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d107      	bne.n	8005e40 <Pre_Drive_Var_Adjust_Switch_Cntl+0x1b4>
 8005e30:	7fba      	ldrb	r2, [r7, #30]
 8005e32:	79bb      	ldrb	r3, [r7, #6]
 8005e34:	3b01      	subs	r3, #1
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d102      	bne.n	8005e40 <Pre_Drive_Var_Adjust_Switch_Cntl+0x1b4>
				Custom_OLED_Printf("/g/0Ready to Drive");
 8005e3a:	4837      	ldr	r0, [pc, #220]	; (8005f18 <Pre_Drive_Var_Adjust_Switch_Cntl+0x28c>)
 8005e3c:	f7ff f908 	bl	8005050 <Custom_OLED_Printf>
			}

			//   
			if (sw == CUSTOM_SW_1) {
 8005e40:	7f7b      	ldrb	r3, [r7, #29]
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d122      	bne.n	8005e8c <Pre_Drive_Var_Adjust_Switch_Cntl+0x200>
				*(floatValues[i].val) -= floatValues[i].changeVal;
 8005e46:	7fba      	ldrb	r2, [r7, #30]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	005b      	lsls	r3, r3, #1
 8005e4c:	4413      	add	r3, r2
 8005e4e:	00db      	lsls	r3, r3, #3
 8005e50:	461a      	mov	r2, r3
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	4413      	add	r3, r2
 8005e56:	edd3 7a05 	vldr	s15, [r3, #20]
 8005e5a:	7fba      	ldrb	r2, [r7, #30]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	005b      	lsls	r3, r3, #1
 8005e60:	4413      	add	r3, r2
 8005e62:	00db      	lsls	r3, r3, #3
 8005e64:	461a      	mov	r2, r3
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	4413      	add	r3, r2
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	ed93 7a00 	vldr	s14, [r3]
 8005e70:	7fba      	ldrb	r2, [r7, #30]
 8005e72:	4613      	mov	r3, r2
 8005e74:	005b      	lsls	r3, r3, #1
 8005e76:	4413      	add	r3, r2
 8005e78:	00db      	lsls	r3, r3, #3
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4413      	add	r3, r2
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e86:	edc3 7a00 	vstr	s15, [r3]
 8005e8a:	e024      	b.n	8005ed6 <Pre_Drive_Var_Adjust_Switch_Cntl+0x24a>
			}
			//  
			else if (sw == CUSTOM_SW_2) {
 8005e8c:	7f7b      	ldrb	r3, [r7, #29]
 8005e8e:	2b02      	cmp	r3, #2
 8005e90:	d121      	bne.n	8005ed6 <Pre_Drive_Var_Adjust_Switch_Cntl+0x24a>
				*(floatValues[i].val) += floatValues[i].changeVal;
 8005e92:	7fba      	ldrb	r2, [r7, #30]
 8005e94:	4613      	mov	r3, r2
 8005e96:	005b      	lsls	r3, r3, #1
 8005e98:	4413      	add	r3, r2
 8005e9a:	00db      	lsls	r3, r3, #3
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	4413      	add	r3, r2
 8005ea2:	ed93 7a05 	vldr	s14, [r3, #20]
 8005ea6:	7fba      	ldrb	r2, [r7, #30]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	005b      	lsls	r3, r3, #1
 8005eac:	4413      	add	r3, r2
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	edd3 7a00 	vldr	s15, [r3]
 8005ebc:	7fba      	ldrb	r2, [r7, #30]
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	4413      	add	r3, r2
 8005ec4:	00db      	lsls	r3, r3, #3
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	4413      	add	r3, r2
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ed2:	edc3 7a00 	vstr	s15, [r3]
		while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005ed6:	f7ff fbeb 	bl	80056b0 <Custom_Switch_Read>
 8005eda:	4603      	mov	r3, r0
 8005edc:	777b      	strb	r3, [r7, #29]
 8005ede:	7f7b      	ldrb	r3, [r7, #29]
 8005ee0:	2b04      	cmp	r3, #4
 8005ee2:	f47f af62 	bne.w	8005daa <Pre_Drive_Var_Adjust_Switch_Cntl+0x11e>
	for (uint8_t i = 0; i < floatValCnt; i++) {
 8005ee6:	7fbb      	ldrb	r3, [r7, #30]
 8005ee8:	3301      	adds	r3, #1
 8005eea:	77bb      	strb	r3, [r7, #30]
 8005eec:	7fba      	ldrb	r2, [r7, #30]
 8005eee:	79bb      	ldrb	r3, [r7, #6]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	f4ff af57 	bcc.w	8005da4 <Pre_Drive_Var_Adjust_Switch_Cntl+0x118>
			}
		}
	}

	Custom_OLED_Clear();
 8005ef6:	f7fe ffc6 	bl	8004e86 <Custom_OLED_Clear>
}
 8005efa:	bf00      	nop
 8005efc:	3720      	adds	r7, #32
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	0800ca58 	.word	0x0800ca58
 8005f08:	0800ca60 	.word	0x0800ca60
 8005f0c:	47c35000 	.word	0x47c35000
 8005f10:	000186a0 	.word	0x000186a0
 8005f14:	0800ca68 	.word	0x0800ca68
 8005f18:	0800ca74 	.word	0x0800ca74

08005f1c <Pre_Drive_Var_Init>:



//    
void Pre_Drive_Var_Init() {
 8005f1c:	b490      	push	{r4, r7}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
	/*
	 *   
	 */

	// pd    
	levelMaxCCR = TIM10->ARR + 1;
 8005f22:	4b62      	ldr	r3, [pc, #392]	; (80060ac <Pre_Drive_Var_Init+0x190>)
 8005f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f26:	3301      	adds	r3, #1
 8005f28:	4a61      	ldr	r2, [pc, #388]	; (80060b0 <Pre_Drive_Var_Init+0x194>)
 8005f2a:	6013      	str	r3, [r2, #0]
	prevErrorL = 0;
 8005f2c:	4b61      	ldr	r3, [pc, #388]	; (80060b4 <Pre_Drive_Var_Init+0x198>)
 8005f2e:	2200      	movs	r2, #0
 8005f30:	601a      	str	r2, [r3, #0]
	prevErrorR = 0;
 8005f32:	4b61      	ldr	r3, [pc, #388]	; (80060b8 <Pre_Drive_Var_Init+0x19c>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	601a      	str	r2, [r3, #0]
	targetEncoderValueL_cntl = 10000;
 8005f38:	4b60      	ldr	r3, [pc, #384]	; (80060bc <Pre_Drive_Var_Init+0x1a0>)
 8005f3a:	f242 7210 	movw	r2, #10000	; 0x2710
 8005f3e:	801a      	strh	r2, [r3, #0]
	targetEncoderValueR_cntl = 10000;
 8005f40:	4b5f      	ldr	r3, [pc, #380]	; (80060c0 <Pre_Drive_Var_Init+0x1a4>)
 8005f42:	f242 7210 	movw	r2, #10000	; 0x2710
 8005f46:	801a      	strh	r2, [r3, #0]
	TIM3->CNT = targetEncoderValueL_cntl;
 8005f48:	4b5c      	ldr	r3, [pc, #368]	; (80060bc <Pre_Drive_Var_Init+0x1a0>)
 8005f4a:	881b      	ldrh	r3, [r3, #0]
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	4b5d      	ldr	r3, [pc, #372]	; (80060c4 <Pre_Drive_Var_Init+0x1a8>)
 8005f50:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CNT = targetEncoderValueR_cntl;
 8005f52:	4b5b      	ldr	r3, [pc, #364]	; (80060c0 <Pre_Drive_Var_Init+0x1a4>)
 8005f54:	881b      	ldrh	r3, [r3, #0]
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	4b5b      	ldr	r3, [pc, #364]	; (80060c8 <Pre_Drive_Var_Init+0x1ac>)
 8005f5a:	625a      	str	r2, [r3, #36]	; 0x24
	prevCurEncoderValueL = targetEncoderValueL_cntl;
 8005f5c:	4b57      	ldr	r3, [pc, #348]	; (80060bc <Pre_Drive_Var_Init+0x1a0>)
 8005f5e:	881b      	ldrh	r3, [r3, #0]
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	4b5a      	ldr	r3, [pc, #360]	; (80060cc <Pre_Drive_Var_Init+0x1b0>)
 8005f64:	801a      	strh	r2, [r3, #0]
	prevCurEncoderValueR = targetEncoderValueR_cntl;
 8005f66:	4b56      	ldr	r3, [pc, #344]	; (80060c0 <Pre_Drive_Var_Init+0x1a4>)
 8005f68:	881b      	ldrh	r3, [r3, #0]
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	4b58      	ldr	r3, [pc, #352]	; (80060d0 <Pre_Drive_Var_Init+0x1b4>)
 8005f6e:	801a      	strh	r2, [r3, #0]
	pCoef = P_COEF_INIT;
 8005f70:	4b58      	ldr	r3, [pc, #352]	; (80060d4 <Pre_Drive_Var_Init+0x1b8>)
 8005f72:	4a59      	ldr	r2, [pc, #356]	; (80060d8 <Pre_Drive_Var_Init+0x1bc>)
 8005f74:	601a      	str	r2, [r3, #0]
	dCoef = D_COEF_INIT;
 8005f76:	4b59      	ldr	r3, [pc, #356]	; (80060dc <Pre_Drive_Var_Init+0x1c0>)
 8005f78:	4a57      	ldr	r2, [pc, #348]	; (80060d8 <Pre_Drive_Var_Init+0x1bc>)
 8005f7a:	601a      	str	r2, [r3, #0]

	//   
	targetAccele = targetAccele_init;
 8005f7c:	4b58      	ldr	r3, [pc, #352]	; (80060e0 <Pre_Drive_Var_Init+0x1c4>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a58      	ldr	r2, [pc, #352]	; (80060e4 <Pre_Drive_Var_Init+0x1c8>)
 8005f82:	6013      	str	r3, [r2, #0]
	curAccele = 0;
 8005f84:	4b58      	ldr	r3, [pc, #352]	; (80060e8 <Pre_Drive_Var_Init+0x1cc>)
 8005f86:	f04f 0200 	mov.w	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]

	//    
	targetSpeed = targetSpeed_init;
 8005f8c:	4b57      	ldr	r3, [pc, #348]	; (80060ec <Pre_Drive_Var_Init+0x1d0>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a57      	ldr	r2, [pc, #348]	; (80060f0 <Pre_Drive_Var_Init+0x1d4>)
 8005f92:	6013      	str	r3, [r2, #0]
	decele = decele_init;
 8005f94:	4b57      	ldr	r3, [pc, #348]	; (80060f4 <Pre_Drive_Var_Init+0x1d8>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a57      	ldr	r2, [pc, #348]	; (80060f8 <Pre_Drive_Var_Init+0x1dc>)
 8005f9a:	6013      	str	r3, [r2, #0]
	curSpeed = MIN_SPEED;
 8005f9c:	4b57      	ldr	r3, [pc, #348]	; (80060fc <Pre_Drive_Var_Init+0x1e0>)
 8005f9e:	4a58      	ldr	r2, [pc, #352]	; (8006100 <Pre_Drive_Var_Init+0x1e4>)
 8005fa0:	601a      	str	r2, [r3, #0]

	//    0 
	positionVal = 0;
 8005fa2:	4b58      	ldr	r3, [pc, #352]	; (8006104 <Pre_Drive_Var_Init+0x1e8>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	601a      	str	r2, [r3, #0]
	limitedPositionVal = 0;
 8005fa8:	4b57      	ldr	r3, [pc, #348]	; (8006108 <Pre_Drive_Var_Init+0x1ec>)
 8005faa:	2200      	movs	r2, #0
 8005fac:	601a      	str	r2, [r3, #0]

	// positionVal windowing     
	positionSum = 0;
 8005fae:	4b57      	ldr	r3, [pc, #348]	; (800610c <Pre_Drive_Var_Init+0x1f0>)
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	601a      	str	r2, [r3, #0]
	sensorNormValsSum = 0;
 8005fb4:	4b56      	ldr	r3, [pc, #344]	; (8006110 <Pre_Drive_Var_Init+0x1f4>)
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	601a      	str	r2, [r3, #0]

	//      
	curTick_L = 0;
 8005fba:	4b56      	ldr	r3, [pc, #344]	; (8006114 <Pre_Drive_Var_Init+0x1f8>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	601a      	str	r2, [r3, #0]
	curTick_R = 0;
 8005fc0:	4b55      	ldr	r3, [pc, #340]	; (8006118 <Pre_Drive_Var_Init+0x1fc>)
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	601a      	str	r2, [r3, #0]

	// 2  inline   
	targetInlineVal = 0;
 8005fc6:	4b55      	ldr	r3, [pc, #340]	; (800611c <Pre_Drive_Var_Init+0x200>)
 8005fc8:	2200      	movs	r2, #0
 8005fca:	601a      	str	r2, [r3, #0]
	curInlineVal = 0;
 8005fcc:	4b54      	ldr	r3, [pc, #336]	; (8006120 <Pre_Drive_Var_Init+0x204>)
 8005fce:	2200      	movs	r2, #0
 8005fd0:	601a      	str	r2, [r3, #0]
	/*
	 *   
	 */

	//       
	markState = MARK_STRAIGHT;
 8005fd2:	4b54      	ldr	r3, [pc, #336]	; (8006124 <Pre_Drive_Var_Init+0x208>)
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	701a      	strb	r2, [r3, #0]

	// state machine   
	driveState = DRIVE_STATE_IDLE;
 8005fd8:	4b53      	ldr	r3, [pc, #332]	; (8006128 <Pre_Drive_Var_Init+0x20c>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	701a      	strb	r2, [r3, #0]

	//     
	crossCnt = 0;
 8005fde:	4b53      	ldr	r3, [pc, #332]	; (800612c <Pre_Drive_Var_Init+0x210>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	801a      	strh	r2, [r3, #0]

	//    
	endMarkCnt = 0;
 8005fe4:	4b52      	ldr	r3, [pc, #328]	; (8006130 <Pre_Drive_Var_Init+0x214>)
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	701a      	strb	r2, [r3, #0]

	// driveData  
	driveDataIdx = 0;
 8005fea:	4b52      	ldr	r3, [pc, #328]	; (8006134 <Pre_Drive_Var_Init+0x218>)
 8005fec:	2200      	movs	r2, #0
 8005fee:	801a      	strh	r2, [r3, #0]


	lineMasking = LINE_MASKING_INIT;
 8005ff0:	4b51      	ldr	r3, [pc, #324]	; (8006138 <Pre_Drive_Var_Init+0x21c>)
 8005ff2:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8005ff6:	801a      	strh	r2, [r3, #0]
	rightMarkMasking = RIGHT_MARK_MASKING_INIT;
 8005ff8:	4b50      	ldr	r3, [pc, #320]	; (800613c <Pre_Drive_Var_Init+0x220>)
 8005ffa:	220e      	movs	r2, #14
 8005ffc:	801a      	strh	r2, [r3, #0]
	leftMarkMasking = LEFT_MARK_MASKING_INIT;
 8005ffe:	4b50      	ldr	r3, [pc, #320]	; (8006140 <Pre_Drive_Var_Init+0x224>)
 8006000:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8006004:	801a      	strh	r2, [r3, #0]
	bothMarkMasking = RIGHT_MARK_MASKING_INIT | LEFT_MARK_MASKING_INIT;
 8006006:	4b4f      	ldr	r3, [pc, #316]	; (8006144 <Pre_Drive_Var_Init+0x228>)
 8006008:	f247 020e 	movw	r2, #28686	; 0x700e
 800600c:	801a      	strh	r2, [r3, #0]
	markAreaMasking = MARK_AREA_MASKING_INIT;
 800600e:	4b4e      	ldr	r3, [pc, #312]	; (8006148 <Pre_Drive_Var_Init+0x22c>)
 8006010:	f24f 020f 	movw	r2, #61455	; 0xf00f
 8006014:	801a      	strh	r2, [r3, #0]


	// 1   
	if (optimizeLevel == OPTIMIZE_LEVEL_NONE) {
 8006016:	4b4d      	ldr	r3, [pc, #308]	; (800614c <Pre_Drive_Var_Init+0x230>)
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d12f      	bne.n	800607e <Pre_Drive_Var_Init+0x162>

		optimizeLevel = OPTIMIZE_LEVEL_NONE;
 800601e:	4b4b      	ldr	r3, [pc, #300]	; (800614c <Pre_Drive_Var_Init+0x230>)
 8006020:	2200      	movs	r2, #0
 8006022:	701a      	strb	r2, [r3, #0]

		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 8006024:	2300      	movs	r3, #0
 8006026:	617b      	str	r3, [r7, #20]
 8006028:	e014      	b.n	8006054 <Pre_Drive_Var_Init+0x138>
			t_driveData temp = T_DRIVE_DATA_INIT;
 800602a:	1d3b      	adds	r3, r7, #4
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]
 8006030:	605a      	str	r2, [r3, #4]
 8006032:	609a      	str	r2, [r3, #8]

			driveDataBuffer[i] = temp;
 8006034:	4946      	ldr	r1, [pc, #280]	; (8006150 <Pre_Drive_Var_Init+0x234>)
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	4613      	mov	r3, r2
 800603a:	005b      	lsls	r3, r3, #1
 800603c:	4413      	add	r3, r2
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	440b      	add	r3, r1
 8006042:	461c      	mov	r4, r3
 8006044:	1d3b      	adds	r3, r7, #4
 8006046:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800604a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	3301      	adds	r3, #1
 8006052:	617b      	str	r3, [r7, #20]
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800605a:	d3e6      	bcc.n	800602a <Pre_Drive_Var_Init+0x10e>
		}

		// driveData 0, 1  
		// 0       
		//   1  
		driveDataBuffer[0].markState = MARK_STRAIGHT;
 800605c:	4b3c      	ldr	r3, [pc, #240]	; (8006150 <Pre_Drive_Var_Init+0x234>)
 800605e:	2201      	movs	r2, #1
 8006060:	721a      	strb	r2, [r3, #8]


		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8006062:	2300      	movs	r3, #0
 8006064:	613b      	str	r3, [r7, #16]
 8006066:	e007      	b.n	8006078 <Pre_Drive_Var_Init+0x15c>

			crossCntTableBuffer[i] = 0;
 8006068:	4a3a      	ldr	r2, [pc, #232]	; (8006154 <Pre_Drive_Var_Init+0x238>)
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	2100      	movs	r1, #0
 800606e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	3301      	adds	r3, #1
 8006076:	613b      	str	r3, [r7, #16]
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	2b7f      	cmp	r3, #127	; 0x7f
 800607c:	d9f4      	bls.n	8006068 <Pre_Drive_Var_Init+0x14c>
		}
	}

	// 2, 3   
	if (optimizeLevel >= OPTIMIZE_LEVEL_STRAIGHT) {
 800607e:	4b33      	ldr	r3, [pc, #204]	; (800614c <Pre_Drive_Var_Init+0x230>)
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d005      	beq.n	8006092 <Pre_Drive_Var_Init+0x176>

		// isReadAllMark   
		isReadAllMark = CUSTOM_TRUE;
 8006086:	4b34      	ldr	r3, [pc, #208]	; (8006158 <Pre_Drive_Var_Init+0x23c>)
 8006088:	2201      	movs	r2, #1
 800608a:	701a      	strb	r2, [r3, #0]

		//    
		starightBoostCntl = BOOST_CNTL_IDLE;
 800608c:	4b33      	ldr	r3, [pc, #204]	; (800615c <Pre_Drive_Var_Init+0x240>)
 800608e:	2200      	movs	r2, #0
 8006090:	701a      	strb	r2, [r3, #0]
	}

	// 3   
	if (optimizeLevel >= OPTIMIZE_LEVEL_CURVE){
 8006092:	4b2e      	ldr	r3, [pc, #184]	; (800614c <Pre_Drive_Var_Init+0x230>)
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d902      	bls.n	80060a0 <Pre_Drive_Var_Init+0x184>

		//    
		curveInlineCntl = INLINE_CNTL_IDLE;
 800609a:	4b31      	ldr	r3, [pc, #196]	; (8006160 <Pre_Drive_Var_Init+0x244>)
 800609c:	2200      	movs	r2, #0
 800609e:	701a      	strb	r2, [r3, #0]
	}
}
 80060a0:	bf00      	nop
 80060a2:	3718      	adds	r7, #24
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bc90      	pop	{r4, r7}
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	40014400 	.word	0x40014400
 80060b0:	2000144c 	.word	0x2000144c
 80060b4:	20001450 	.word	0x20001450
 80060b8:	20001454 	.word	0x20001454
 80060bc:	20001458 	.word	0x20001458
 80060c0:	2000145a 	.word	0x2000145a
 80060c4:	40000400 	.word	0x40000400
 80060c8:	40000800 	.word	0x40000800
 80060cc:	2000145c 	.word	0x2000145c
 80060d0:	2000145e 	.word	0x2000145e
 80060d4:	20000004 	.word	0x20000004
 80060d8:	3ecccccd 	.word	0x3ecccccd
 80060dc:	20000008 	.word	0x20000008
 80060e0:	20000010 	.word	0x20000010
 80060e4:	20000020 	.word	0x20000020
 80060e8:	20000024 	.word	0x20000024
 80060ec:	2000000c 	.word	0x2000000c
 80060f0:	2000002c 	.word	0x2000002c
 80060f4:	20000014 	.word	0x20000014
 80060f8:	20000028 	.word	0x20000028
 80060fc:	20000030 	.word	0x20000030
 8006100:	3c23d70a 	.word	0x3c23d70a
 8006104:	20001460 	.word	0x20001460
 8006108:	20001464 	.word	0x20001464
 800610c:	20001468 	.word	0x20001468
 8006110:	2000146c 	.word	0x2000146c
 8006114:	20001470 	.word	0x20001470
 8006118:	20001474 	.word	0x20001474
 800611c:	20001478 	.word	0x20001478
 8006120:	2000147c 	.word	0x2000147c
 8006124:	2000003c 	.word	0x2000003c
 8006128:	20001480 	.word	0x20001480
 800612c:	20004688 	.word	0x20004688
 8006130:	2000468b 	.word	0x2000468b
 8006134:	20004484 	.word	0x20004484
 8006138:	2000003e 	.word	0x2000003e
 800613c:	20000040 	.word	0x20000040
 8006140:	20000042 	.word	0x20000042
 8006144:	20000044 	.word	0x20000044
 8006148:	20000046 	.word	0x20000046
 800614c:	2000468a 	.word	0x2000468a
 8006150:	20002c84 	.word	0x20002c84
 8006154:	20004588 	.word	0x20004588
 8006158:	20000048 	.word	0x20000048
 800615c:	20001481 	.word	0x20001481
 8006160:	20001482 	.word	0x20001482

08006164 <Position_Windowing>:
#include "main.h"
#include "motor.h"



__STATIC_INLINE void	Position_Windowing() {
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0

	int		window = (positionVal + 30000) / 4000;
 800616a:	4b12      	ldr	r3, [pc, #72]	; (80061b4 <Position_Windowing+0x50>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8006172:	3330      	adds	r3, #48	; 0x30
 8006174:	4a10      	ldr	r2, [pc, #64]	; (80061b8 <Position_Windowing+0x54>)
 8006176:	fb82 1203 	smull	r1, r2, r2, r3
 800617a:	1212      	asrs	r2, r2, #8
 800617c:	17db      	asrs	r3, r3, #31
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	607b      	str	r3, [r7, #4]

	positionIdxMax = GET_MIN(window + WINDOW_SIZE_HALF, IR_SENSOR_LEN - 1);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2b0d      	cmp	r3, #13
 8006186:	bfa8      	it	ge
 8006188:	230d      	movge	r3, #13
 800618a:	b2db      	uxtb	r3, r3
 800618c:	3302      	adds	r3, #2
 800618e:	b2da      	uxtb	r2, r3
 8006190:	4b0a      	ldr	r3, [pc, #40]	; (80061bc <Position_Windowing+0x58>)
 8006192:	701a      	strb	r2, [r3, #0]
	positionIdxMin = GET_MAX(window - WINDOW_SIZE_HALF + 1, 0);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2b01      	cmp	r3, #1
 8006198:	bfb8      	it	lt
 800619a:	2301      	movlt	r3, #1
 800619c:	b2db      	uxtb	r3, r3
 800619e:	3b01      	subs	r3, #1
 80061a0:	b2da      	uxtb	r2, r3
 80061a2:	4b07      	ldr	r3, [pc, #28]	; (80061c0 <Position_Windowing+0x5c>)
 80061a4:	701a      	strb	r2, [r3, #0]
}
 80061a6:	bf00      	nop
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	20001460 	.word	0x20001460
 80061b8:	10624dd3 	.word	0x10624dd3
 80061bc:	2000001c 	.word	0x2000001c
 80061c0:	2000001d 	.word	0x2000001d

080061c4 <Sum_Position_Val>:





__STATIC_INLINE void	Sum_Position_Val(uint8_t idx) {
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	4603      	mov	r3, r0
 80061cc:	71fb      	strb	r3, [r7, #7]


	if (positionIdxMin <= idx && idx <= positionIdxMax) {
 80061ce:	4b15      	ldr	r3, [pc, #84]	; (8006224 <Sum_Position_Val+0x60>)
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	79fa      	ldrb	r2, [r7, #7]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d31e      	bcc.n	8006218 <Sum_Position_Val+0x54>
 80061da:	4b13      	ldr	r3, [pc, #76]	; (8006228 <Sum_Position_Val+0x64>)
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	79fa      	ldrb	r2, [r7, #7]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d818      	bhi.n	8006218 <Sum_Position_Val+0x54>

		positionSum += positionTable[idx] * sensorNormVals[idx];
 80061e6:	79fb      	ldrb	r3, [r7, #7]
 80061e8:	4a10      	ldr	r2, [pc, #64]	; (800622c <Sum_Position_Val+0x68>)
 80061ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061ee:	79fa      	ldrb	r2, [r7, #7]
 80061f0:	490f      	ldr	r1, [pc, #60]	; (8006230 <Sum_Position_Val+0x6c>)
 80061f2:	5c8a      	ldrb	r2, [r1, r2]
 80061f4:	b2d2      	uxtb	r2, r2
 80061f6:	fb03 f202 	mul.w	r2, r3, r2
 80061fa:	4b0e      	ldr	r3, [pc, #56]	; (8006234 <Sum_Position_Val+0x70>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4413      	add	r3, r2
 8006200:	4a0c      	ldr	r2, [pc, #48]	; (8006234 <Sum_Position_Val+0x70>)
 8006202:	6013      	str	r3, [r2, #0]
		sensorNormValsSum += sensorNormVals[idx];
 8006204:	79fb      	ldrb	r3, [r7, #7]
 8006206:	4a0a      	ldr	r2, [pc, #40]	; (8006230 <Sum_Position_Val+0x6c>)
 8006208:	5cd3      	ldrb	r3, [r2, r3]
 800620a:	b2db      	uxtb	r3, r3
 800620c:	461a      	mov	r2, r3
 800620e:	4b0a      	ldr	r3, [pc, #40]	; (8006238 <Sum_Position_Val+0x74>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4413      	add	r3, r2
 8006214:	4a08      	ldr	r2, [pc, #32]	; (8006238 <Sum_Position_Val+0x74>)
 8006216:	6013      	str	r3, [r2, #0]
	}
}
 8006218:	bf00      	nop
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	2000001d 	.word	0x2000001d
 8006228:	2000001c 	.word	0x2000001c
 800622c:	20000080 	.word	0x20000080
 8006230:	200046d0 	.word	0x200046d0
 8006234:	20001468 	.word	0x20001468
 8006238:	2000146c 	.word	0x2000146c

0800623c <Make_Position_Val>:



__STATIC_INLINE void	Make_Position_Val() {
 800623c:	b480      	push	{r7}
 800623e:	af00      	add	r7, sp, #0

		positionVal = positionSum / (sensorNormValsSum + 1);
 8006240:	4b09      	ldr	r3, [pc, #36]	; (8006268 <Make_Position_Val+0x2c>)
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	4b09      	ldr	r3, [pc, #36]	; (800626c <Make_Position_Val+0x30>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	3301      	adds	r3, #1
 800624a:	fb92 f3f3 	sdiv	r3, r2, r3
 800624e:	4a08      	ldr	r2, [pc, #32]	; (8006270 <Make_Position_Val+0x34>)
 8006250:	6013      	str	r3, [r2, #0]

		positionSum = 0;
 8006252:	4b05      	ldr	r3, [pc, #20]	; (8006268 <Make_Position_Val+0x2c>)
 8006254:	2200      	movs	r2, #0
 8006256:	601a      	str	r2, [r3, #0]
		sensorNormValsSum = 0;
 8006258:	4b04      	ldr	r3, [pc, #16]	; (800626c <Make_Position_Val+0x30>)
 800625a:	2200      	movs	r2, #0
 800625c:	601a      	str	r2, [r3, #0]
}
 800625e:	bf00      	nop
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	20001468 	.word	0x20001468
 800626c:	2000146c 	.word	0x2000146c
 8006270:	20001460 	.word	0x20001460

08006274 <Positioning>:


__STATIC_INLINE void	Positioning(uint8_t *idx) {
 8006274:	b580      	push	{r7, lr}
 8006276:	b082      	sub	sp, #8
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]

	switch(*idx) {
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	2b07      	cmp	r3, #7
 8006282:	dc02      	bgt.n	800628a <Positioning+0x16>
 8006284:	2b00      	cmp	r3, #0
 8006286:	da03      	bge.n	8006290 <Positioning+0x1c>
				Make_Position_Val();

				*idx = 0;
				break;
	}
}
 8006288:	e01d      	b.n	80062c6 <Positioning+0x52>
	switch(*idx) {
 800628a:	2b08      	cmp	r3, #8
 800628c:	d013      	beq.n	80062b6 <Positioning+0x42>
}
 800628e:	e01a      	b.n	80062c6 <Positioning+0x52>
				Sum_Position_Val(*idx);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	781b      	ldrb	r3, [r3, #0]
 8006294:	4618      	mov	r0, r3
 8006296:	f7ff ff95 	bl	80061c4 <Sum_Position_Val>
				Sum_Position_Val(*idx + 8);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	3308      	adds	r3, #8
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	4618      	mov	r0, r3
 80062a4:	f7ff ff8e 	bl	80061c4 <Sum_Position_Val>
				*idx += 1;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	3301      	adds	r3, #1
 80062ae:	b2da      	uxtb	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	701a      	strb	r2, [r3, #0]
				break;
 80062b4:	e007      	b.n	80062c6 <Positioning+0x52>
				Position_Windowing();
 80062b6:	f7ff ff55 	bl	8006164 <Position_Windowing>
				Make_Position_Val();
 80062ba:	f7ff ffbf 	bl	800623c <Make_Position_Val>
				*idx = 0;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	701a      	strb	r2, [r3, #0]
				break;
 80062c4:	bf00      	nop
}
 80062c6:	bf00      	nop
 80062c8:	3708      	adds	r7, #8
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}

080062ce <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 80062d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	3b01      	subs	r3, #1
 80062de:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 80062e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80062ea:	f023 0301 	bic.w	r3, r3, #1
 80062ee:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 80062f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80062fa:	f043 0301 	orr.w	r3, r3, #1
 80062fe:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 8006300:	bf00      	nop
 8006302:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	f003 0301 	and.w	r3, r3, #1
 800630c:	2b01      	cmp	r3, #1
 800630e:	d1f8      	bne.n	8006302 <Custom_Delay_us+0x34>
}
 8006310:	bf00      	nop
 8006312:	bf00      	nop
 8006314:	370c      	adds	r7, #12
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 800631e:	b580      	push	{r7, lr}
 8006320:	b082      	sub	sp, #8
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800632c:	fb02 f303 	mul.w	r3, r2, r3
 8006330:	4618      	mov	r0, r3
 8006332:	f7ff ffcc 	bl	80062ce <Custom_Delay_us>
}
 8006336:	bf00      	nop
 8006338:	3708      	adds	r7, #8
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}
	...

08006340 <Drive_Fit_In>:




//  
__STATIC_INLINE void	Drive_Fit_In(float s, float pinSpeed) {
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	ed87 0a01 	vstr	s0, [r7, #4]
 800634a:	edc7 0a00 	vstr	s1, [r7]

	targetSpeed = pinSpeed;
 800634e:	4a25      	ldr	r2, [pc, #148]	; (80063e4 <Drive_Fit_In+0xa4>)
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	6013      	str	r3, [r2, #0]
	decele = ABS( (pinSpeed - curSpeed) * (pinSpeed + curSpeed) ) / (2 * s);
 8006354:	4b24      	ldr	r3, [pc, #144]	; (80063e8 <Drive_Fit_In+0xa8>)
 8006356:	edd3 7a00 	vldr	s15, [r3]
 800635a:	ed97 7a00 	vldr	s14, [r7]
 800635e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006362:	4b21      	ldr	r3, [pc, #132]	; (80063e8 <Drive_Fit_In+0xa8>)
 8006364:	edd3 6a00 	vldr	s13, [r3]
 8006368:	edd7 7a00 	vldr	s15, [r7]
 800636c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006370:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006374:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800637c:	d512      	bpl.n	80063a4 <Drive_Fit_In+0x64>
 800637e:	4b1a      	ldr	r3, [pc, #104]	; (80063e8 <Drive_Fit_In+0xa8>)
 8006380:	edd3 7a00 	vldr	s15, [r3]
 8006384:	ed97 7a00 	vldr	s14, [r7]
 8006388:	ee37 7a67 	vsub.f32	s14, s14, s15
 800638c:	4b16      	ldr	r3, [pc, #88]	; (80063e8 <Drive_Fit_In+0xa8>)
 800638e:	edd3 6a00 	vldr	s13, [r3]
 8006392:	edd7 7a00 	vldr	s15, [r7]
 8006396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800639a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800639e:	eef1 7a67 	vneg.f32	s15, s15
 80063a2:	e00f      	b.n	80063c4 <Drive_Fit_In+0x84>
 80063a4:	4b10      	ldr	r3, [pc, #64]	; (80063e8 <Drive_Fit_In+0xa8>)
 80063a6:	edd3 7a00 	vldr	s15, [r3]
 80063aa:	ed97 7a00 	vldr	s14, [r7]
 80063ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80063b2:	4b0d      	ldr	r3, [pc, #52]	; (80063e8 <Drive_Fit_In+0xa8>)
 80063b4:	edd3 6a00 	vldr	s13, [r3]
 80063b8:	edd7 7a00 	vldr	s15, [r7]
 80063bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80063c8:	ee77 6a07 	vadd.f32	s13, s14, s14
 80063cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80063d0:	4b06      	ldr	r3, [pc, #24]	; (80063ec <Drive_Fit_In+0xac>)
 80063d2:	ed83 7a00 	vstr	s14, [r3]
}
 80063d6:	bf00      	nop
 80063d8:	370c      	adds	r7, #12
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	2000002c 	.word	0x2000002c
 80063e8:	20000030 	.word	0x20000030
 80063ec:	20000028 	.word	0x20000028

080063f0 <Is_Drive_End>:





__STATIC_INLINE uint8_t	Is_Drive_End(uint8_t exitEcho) {
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	4603      	mov	r3, r0
 80063f8:	71fb      	strb	r3, [r7, #7]

	// endMark || lineOut
	if (endMarkCnt >= 2 || markState == MARK_LINE_OUT) {
 80063fa:	4b1a      	ldr	r3, [pc, #104]	; (8006464 <Is_Drive_End+0x74>)
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d803      	bhi.n	800640a <Is_Drive_End+0x1a>
 8006402:	4b19      	ldr	r3, [pc, #100]	; (8006468 <Is_Drive_End+0x78>)
 8006404:	781b      	ldrb	r3, [r3, #0]
 8006406:	2b06      	cmp	r3, #6
 8006408:	d126      	bne.n	8006458 <Is_Drive_End+0x68>

		Drive_Fit_In(pitInLen, PIT_IN_TARGET_SPEED);
 800640a:	4b18      	ldr	r3, [pc, #96]	; (800646c <Is_Drive_End+0x7c>)
 800640c:	edd3 7a00 	vldr	s15, [r3]
 8006410:	eddf 0a17 	vldr	s1, [pc, #92]	; 8006470 <Is_Drive_End+0x80>
 8006414:	eeb0 0a67 	vmov.f32	s0, s15
 8006418:	f7ff ff92 	bl	8006340 <Drive_Fit_In>

		while (curSpeed > DRIVE_END_DELAY_SPEED) {
 800641c:	bf00      	nop
 800641e:	4b15      	ldr	r3, [pc, #84]	; (8006474 <Is_Drive_End+0x84>)
 8006420:	edd3 7a00 	vldr	s15, [r3]
 8006424:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8006478 <Is_Drive_End+0x88>
 8006428:	eef4 7ac7 	vcmpe.f32	s15, s14
 800642c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006430:	dcf5      	bgt.n	800641e <Is_Drive_End+0x2e>
			//Drive_Speed_Cntl();
		}

		Custom_Delay_ms(1000);
 8006432:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006436:	f7ff ff72 	bl	800631e <Custom_Delay_ms>


		if (endMarkCnt >= 2) {
 800643a:	4b0a      	ldr	r3, [pc, #40]	; (8006464 <Is_Drive_End+0x74>)
 800643c:	781b      	ldrb	r3, [r3, #0]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d908      	bls.n	8006454 <Is_Drive_End+0x64>

			optimizeLevel++;
 8006442:	4b0e      	ldr	r3, [pc, #56]	; (800647c <Is_Drive_End+0x8c>)
 8006444:	781b      	ldrb	r3, [r3, #0]
 8006446:	3301      	adds	r3, #1
 8006448:	b2da      	uxtb	r2, r3
 800644a:	4b0c      	ldr	r3, [pc, #48]	; (800647c <Is_Drive_End+0x8c>)
 800644c:	701a      	strb	r2, [r3, #0]

			exitEcho = EXIT_ECHO_END_MARK;
 800644e:	2301      	movs	r3, #1
 8006450:	71fb      	strb	r3, [r7, #7]
 8006452:	e001      	b.n	8006458 <Is_Drive_End+0x68>
		}
		else {

			exitEcho = EXIT_ECHO_LINE_OUT;
 8006454:	2302      	movs	r3, #2
 8006456:	71fb      	strb	r3, [r7, #7]
		}
	}

	return exitEcho;
 8006458:	79fb      	ldrb	r3, [r7, #7]
}
 800645a:	4618      	mov	r0, r3
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	2000468b 	.word	0x2000468b
 8006468:	2000003c 	.word	0x2000003c
 800646c:	2000004c 	.word	0x2000004c
 8006470:	3c23d70a 	.word	0x3c23d70a
 8006474:	20000030 	.word	0x20000030
 8006478:	3dcccccd 	.word	0x3dcccccd
 800647c:	2000468a 	.word	0x2000468a

08006480 <Mark_Masking>:

#define IR_SENSOR_MID		7



__STATIC_INLINE void	Mark_Masking(int8_t curIrSensorMid) {
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	4603      	mov	r3, r0
 8006488:	71fb      	strb	r3, [r7, #7]

	if (curIrSensorMid > IR_SENSOR_MID) {
 800648a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800648e:	2b07      	cmp	r3, #7
 8006490:	dd26      	ble.n	80064e0 <Mark_Masking+0x60>

		int8_t moveLen = curIrSensorMid - IR_SENSOR_MID;
 8006492:	79fb      	ldrb	r3, [r7, #7]
 8006494:	3b07      	subs	r3, #7
 8006496:	b2db      	uxtb	r3, r3
 8006498:	73bb      	strb	r3, [r7, #14]

		lineMasking = LINE_MASKING_INIT >> moveLen;
 800649a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800649e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80064a2:	fa42 f303 	asr.w	r3, r2, r3
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	4b2c      	ldr	r3, [pc, #176]	; (800655c <Mark_Masking+0xdc>)
 80064aa:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT >> moveLen;
 80064ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064b0:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 80064b4:	fa42 f303 	asr.w	r3, r2, r3
 80064b8:	b29a      	uxth	r2, r3
 80064ba:	4b29      	ldr	r3, [pc, #164]	; (8006560 <Mark_Masking+0xe0>)
 80064bc:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT >> moveLen;
 80064be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064c2:	220e      	movs	r2, #14
 80064c4:	fa42 f303 	asr.w	r3, r2, r3
 80064c8:	b29a      	uxth	r2, r3
 80064ca:	4b26      	ldr	r3, [pc, #152]	; (8006564 <Mark_Masking+0xe4>)
 80064cc:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 80064ce:	4b24      	ldr	r3, [pc, #144]	; (8006560 <Mark_Masking+0xe0>)
 80064d0:	881a      	ldrh	r2, [r3, #0]
 80064d2:	4b24      	ldr	r3, [pc, #144]	; (8006564 <Mark_Masking+0xe4>)
 80064d4:	881b      	ldrh	r3, [r3, #0]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	b29a      	uxth	r2, r3
 80064da:	4b23      	ldr	r3, [pc, #140]	; (8006568 <Mark_Masking+0xe8>)
 80064dc:	801a      	strh	r2, [r3, #0]
 80064de:	e026      	b.n	800652e <Mark_Masking+0xae>

	} else {

		int8_t moveLen = IR_SENSOR_MID - curIrSensorMid;
 80064e0:	79fb      	ldrb	r3, [r7, #7]
 80064e2:	f1c3 0307 	rsb	r3, r3, #7
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	73fb      	strb	r3, [r7, #15]

		lineMasking = LINE_MASKING_INIT << moveLen;
 80064ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064ee:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80064f2:	fa02 f303 	lsl.w	r3, r2, r3
 80064f6:	b29a      	uxth	r2, r3
 80064f8:	4b18      	ldr	r3, [pc, #96]	; (800655c <Mark_Masking+0xdc>)
 80064fa:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT << moveLen;
 80064fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006500:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8006504:	fa02 f303 	lsl.w	r3, r2, r3
 8006508:	b29a      	uxth	r2, r3
 800650a:	4b15      	ldr	r3, [pc, #84]	; (8006560 <Mark_Masking+0xe0>)
 800650c:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT << moveLen;
 800650e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006512:	220e      	movs	r2, #14
 8006514:	fa02 f303 	lsl.w	r3, r2, r3
 8006518:	b29a      	uxth	r2, r3
 800651a:	4b12      	ldr	r3, [pc, #72]	; (8006564 <Mark_Masking+0xe4>)
 800651c:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 800651e:	4b10      	ldr	r3, [pc, #64]	; (8006560 <Mark_Masking+0xe0>)
 8006520:	881a      	ldrh	r2, [r3, #0]
 8006522:	4b10      	ldr	r3, [pc, #64]	; (8006564 <Mark_Masking+0xe4>)
 8006524:	881b      	ldrh	r3, [r3, #0]
 8006526:	4313      	orrs	r3, r2
 8006528:	b29a      	uxth	r2, r3
 800652a:	4b0f      	ldr	r3, [pc, #60]	; (8006568 <Mark_Masking+0xe8>)
 800652c:	801a      	strh	r2, [r3, #0]

	}

	markAreaMasking = ~(lineMasking << 1 | lineMasking >> 1);
 800652e:	4b0b      	ldr	r3, [pc, #44]	; (800655c <Mark_Masking+0xdc>)
 8006530:	881b      	ldrh	r3, [r3, #0]
 8006532:	005b      	lsls	r3, r3, #1
 8006534:	b21a      	sxth	r2, r3
 8006536:	4b09      	ldr	r3, [pc, #36]	; (800655c <Mark_Masking+0xdc>)
 8006538:	881b      	ldrh	r3, [r3, #0]
 800653a:	085b      	lsrs	r3, r3, #1
 800653c:	b29b      	uxth	r3, r3
 800653e:	b21b      	sxth	r3, r3
 8006540:	4313      	orrs	r3, r2
 8006542:	b21b      	sxth	r3, r3
 8006544:	b29b      	uxth	r3, r3
 8006546:	43db      	mvns	r3, r3
 8006548:	b29a      	uxth	r2, r3
 800654a:	4b08      	ldr	r3, [pc, #32]	; (800656c <Mark_Masking+0xec>)
 800654c:	801a      	strh	r2, [r3, #0]
}
 800654e:	bf00      	nop
 8006550:	3714      	adds	r7, #20
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	2000003e 	.word	0x2000003e
 8006560:	20000042 	.word	0x20000042
 8006564:	20000040 	.word	0x20000040
 8006568:	20000044 	.word	0x20000044
 800656c:	20000046 	.word	0x20000046

08006570 <Mark_Accumming>:



__STATIC_INLINE void	Mark_Accumming(int8_t curIrSensorMid) {
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	4603      	mov	r3, r0
 8006578:	71fb      	strb	r3, [r7, #7]
	// 11 => 0
	// 12 <= 1
	// 13 <= 2
	// 14 <= 3
	// 15 <= 4
	if (curIrSensorMid < 11) {
 800657a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800657e:	2b0a      	cmp	r3, #10
 8006580:	dc17      	bgt.n	80065b2 <Mark_Accumming+0x42>

		irSensorStateSum |= irSensorState & lineMasking >> (11 - curIrSensorMid);
 8006582:	4b2a      	ldr	r3, [pc, #168]	; (800662c <Mark_Accumming+0xbc>)
 8006584:	881b      	ldrh	r3, [r3, #0]
 8006586:	b29b      	uxth	r3, r3
 8006588:	461a      	mov	r2, r3
 800658a:	4b29      	ldr	r3, [pc, #164]	; (8006630 <Mark_Accumming+0xc0>)
 800658c:	881b      	ldrh	r3, [r3, #0]
 800658e:	4619      	mov	r1, r3
 8006590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006594:	f1c3 030b 	rsb	r3, r3, #11
 8006598:	fa41 f303 	asr.w	r3, r1, r3
 800659c:	4013      	ands	r3, r2
 800659e:	b25a      	sxtb	r2, r3
 80065a0:	4b24      	ldr	r3, [pc, #144]	; (8006634 <Mark_Accumming+0xc4>)
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	b25b      	sxtb	r3, r3
 80065a6:	4313      	orrs	r3, r2
 80065a8:	b25b      	sxtb	r3, r3
 80065aa:	b2da      	uxtb	r2, r3
 80065ac:	4b21      	ldr	r3, [pc, #132]	; (8006634 <Mark_Accumming+0xc4>)
 80065ae:	701a      	strb	r2, [r3, #0]
 80065b0:	e015      	b.n	80065de <Mark_Accumming+0x6e>
	} else {

		irSensorStateSum |= irSensorState & lineMasking << (curIrSensorMid - 11);
 80065b2:	4b1e      	ldr	r3, [pc, #120]	; (800662c <Mark_Accumming+0xbc>)
 80065b4:	881b      	ldrh	r3, [r3, #0]
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	461a      	mov	r2, r3
 80065ba:	4b1d      	ldr	r3, [pc, #116]	; (8006630 <Mark_Accumming+0xc0>)
 80065bc:	881b      	ldrh	r3, [r3, #0]
 80065be:	4619      	mov	r1, r3
 80065c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065c4:	3b0b      	subs	r3, #11
 80065c6:	fa01 f303 	lsl.w	r3, r1, r3
 80065ca:	4013      	ands	r3, r2
 80065cc:	b25a      	sxtb	r2, r3
 80065ce:	4b19      	ldr	r3, [pc, #100]	; (8006634 <Mark_Accumming+0xc4>)
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	b25b      	sxtb	r3, r3
 80065d4:	4313      	orrs	r3, r2
 80065d6:	b25b      	sxtb	r3, r3
 80065d8:	b2da      	uxtb	r2, r3
 80065da:	4b16      	ldr	r3, [pc, #88]	; (8006634 <Mark_Accumming+0xc4>)
 80065dc:	701a      	strb	r2, [r3, #0]
	}



	if ( __builtin_popcount(irSensorState & leftMarkMasking) != 0) {
 80065de:	4b13      	ldr	r3, [pc, #76]	; (800662c <Mark_Accumming+0xbc>)
 80065e0:	881b      	ldrh	r3, [r3, #0]
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	4b14      	ldr	r3, [pc, #80]	; (8006638 <Mark_Accumming+0xc8>)
 80065e6:	881b      	ldrh	r3, [r3, #0]
 80065e8:	4013      	ands	r3, r2
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d006      	beq.n	80065fe <Mark_Accumming+0x8e>

		irSensorStateSum |= 0x80;
 80065f0:	4b10      	ldr	r3, [pc, #64]	; (8006634 <Mark_Accumming+0xc4>)
 80065f2:	781b      	ldrb	r3, [r3, #0]
 80065f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80065f8:	b2da      	uxtb	r2, r3
 80065fa:	4b0e      	ldr	r3, [pc, #56]	; (8006634 <Mark_Accumming+0xc4>)
 80065fc:	701a      	strb	r2, [r3, #0]
	}

	if ( __builtin_popcount(irSensorState & rightMarkMasking) != 0) {
 80065fe:	4b0b      	ldr	r3, [pc, #44]	; (800662c <Mark_Accumming+0xbc>)
 8006600:	881b      	ldrh	r3, [r3, #0]
 8006602:	b29a      	uxth	r2, r3
 8006604:	4b0d      	ldr	r3, [pc, #52]	; (800663c <Mark_Accumming+0xcc>)
 8006606:	881b      	ldrh	r3, [r3, #0]
 8006608:	4013      	ands	r3, r2
 800660a:	b29b      	uxth	r3, r3
 800660c:	2b00      	cmp	r3, #0
 800660e:	d006      	beq.n	800661e <Mark_Accumming+0xae>

		irSensorStateSum |= 0x01;
 8006610:	4b08      	ldr	r3, [pc, #32]	; (8006634 <Mark_Accumming+0xc4>)
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	f043 0301 	orr.w	r3, r3, #1
 8006618:	b2da      	uxtb	r2, r3
 800661a:	4b06      	ldr	r3, [pc, #24]	; (8006634 <Mark_Accumming+0xc4>)
 800661c:	701a      	strb	r2, [r3, #0]
	}

}
 800661e:	bf00      	nop
 8006620:	370c      	adds	r7, #12
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	200046f0 	.word	0x200046f0
 8006630:	2000003e 	.word	0x2000003e
 8006634:	2000468c 	.word	0x2000468c
 8006638:	20000042 	.word	0x20000042
 800663c:	20000040 	.word	0x20000040

08006640 <Mark_Accumming_Reset>:


__STATIC_INLINE void	Mark_Accumming_Reset() {
 8006640:	b480      	push	{r7}
 8006642:	af00      	add	r7, sp, #0

	irSensorStateSum = 0x00;
 8006644:	4b03      	ldr	r3, [pc, #12]	; (8006654 <Mark_Accumming_Reset+0x14>)
 8006646:	2200      	movs	r2, #0
 8006648:	701a      	strb	r2, [r3, #0]
}
 800664a:	bf00      	nop
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr
 8006654:	2000468c 	.word	0x2000468c

08006658 <Is_Line_Out>:





__STATIC_INLINE uint8_t	Is_Line_Out() {
 8006658:	b480      	push	{r7}
 800665a:	af00      	add	r7, sp, #0

	if (irSensorState == 0x00) {
 800665c:	4b06      	ldr	r3, [pc, #24]	; (8006678 <Is_Line_Out+0x20>)
 800665e:	881b      	ldrh	r3, [r3, #0]
 8006660:	b29b      	uxth	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <Is_Line_Out+0x12>
		return CUSTOM_TRUE;
 8006666:	2301      	movs	r3, #1
 8006668:	e000      	b.n	800666c <Is_Line_Out+0x14>
	}

	return CUSTOM_FALSE;
 800666a:	2300      	movs	r3, #0
}
 800666c:	4618      	mov	r0, r3
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr
 8006676:	bf00      	nop
 8006678:	200046f0 	.word	0x200046f0

0800667c <Is_Passed_Marker>:


__STATIC_INLINE uint8_t	Is_Passed_Marker() {
 800667c:	b480      	push	{r7}
 800667e:	af00      	add	r7, sp, #0

	if ( __builtin_popcount(irSensorState & markAreaMasking) == 0 ) {
 8006680:	4b08      	ldr	r3, [pc, #32]	; (80066a4 <Is_Passed_Marker+0x28>)
 8006682:	881b      	ldrh	r3, [r3, #0]
 8006684:	b29a      	uxth	r2, r3
 8006686:	4b08      	ldr	r3, [pc, #32]	; (80066a8 <Is_Passed_Marker+0x2c>)
 8006688:	881b      	ldrh	r3, [r3, #0]
 800668a:	4013      	ands	r3, r2
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	d101      	bne.n	8006696 <Is_Passed_Marker+0x1a>
		return CUSTOM_TRUE;
 8006692:	2301      	movs	r3, #1
 8006694:	e000      	b.n	8006698 <Is_Passed_Marker+0x1c>
	}

	return CUSTOM_FALSE;
 8006696:	2300      	movs	r3, #0
}
 8006698:	4618      	mov	r0, r3
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	200046f0 	.word	0x200046f0
 80066a8:	20000046 	.word	0x20000046

080066ac <Decision>:




// end line, right mark, left mark, straight     
__STATIC_INLINE void	Decision() {
 80066ac:	b480      	push	{r7}
 80066ae:	af00      	add	r7, sp, #0

	// cross
	if (irSensorStateSum == 0xff) {
 80066b0:	4b1f      	ldr	r3, [pc, #124]	; (8006730 <Decision+0x84>)
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	2bff      	cmp	r3, #255	; 0xff
 80066b6:	d103      	bne.n	80066c0 <Decision+0x14>

		markState = MARK_CROSS;
 80066b8:	4b1e      	ldr	r3, [pc, #120]	; (8006734 <Decision+0x88>)
 80066ba:	2205      	movs	r2, #5
 80066bc:	701a      	strb	r2, [r3, #0]
		//  
		else {
			markState = MARK_CURVE_R;
		}
	}
}
 80066be:	e031      	b.n	8006724 <Decision+0x78>
	else if ((irSensorStateSum & 0x81) == 0x81) {
 80066c0:	4b1b      	ldr	r3, [pc, #108]	; (8006730 <Decision+0x84>)
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	f003 0381 	and.w	r3, r3, #129	; 0x81
 80066c8:	2b81      	cmp	r3, #129	; 0x81
 80066ca:	d109      	bne.n	80066e0 <Decision+0x34>
		markState = MARK_END;
 80066cc:	4b19      	ldr	r3, [pc, #100]	; (8006734 <Decision+0x88>)
 80066ce:	2204      	movs	r2, #4
 80066d0:	701a      	strb	r2, [r3, #0]
		endMarkCnt++;
 80066d2:	4b19      	ldr	r3, [pc, #100]	; (8006738 <Decision+0x8c>)
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	3301      	adds	r3, #1
 80066d8:	b2da      	uxtb	r2, r3
 80066da:	4b17      	ldr	r3, [pc, #92]	; (8006738 <Decision+0x8c>)
 80066dc:	701a      	strb	r2, [r3, #0]
}
 80066de:	e021      	b.n	8006724 <Decision+0x78>
	else if ((irSensorStateSum & 0x80) == 0x80) {
 80066e0:	4b13      	ldr	r3, [pc, #76]	; (8006730 <Decision+0x84>)
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	b25b      	sxtb	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	da0b      	bge.n	8006702 <Decision+0x56>
		if (markState == MARK_CURVE_L) {
 80066ea:	4b12      	ldr	r3, [pc, #72]	; (8006734 <Decision+0x88>)
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	2b03      	cmp	r3, #3
 80066f0:	d103      	bne.n	80066fa <Decision+0x4e>
			markState = MARK_STRAIGHT;
 80066f2:	4b10      	ldr	r3, [pc, #64]	; (8006734 <Decision+0x88>)
 80066f4:	2201      	movs	r2, #1
 80066f6:	701a      	strb	r2, [r3, #0]
}
 80066f8:	e014      	b.n	8006724 <Decision+0x78>
			markState = MARK_CURVE_L;
 80066fa:	4b0e      	ldr	r3, [pc, #56]	; (8006734 <Decision+0x88>)
 80066fc:	2203      	movs	r2, #3
 80066fe:	701a      	strb	r2, [r3, #0]
}
 8006700:	e010      	b.n	8006724 <Decision+0x78>
	else if ((irSensorStateSum & 0x01) == 0x01) {
 8006702:	4b0b      	ldr	r3, [pc, #44]	; (8006730 <Decision+0x84>)
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00a      	beq.n	8006724 <Decision+0x78>
		if (markState == MARK_CURVE_R) {
 800670e:	4b09      	ldr	r3, [pc, #36]	; (8006734 <Decision+0x88>)
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	2b02      	cmp	r3, #2
 8006714:	d103      	bne.n	800671e <Decision+0x72>
			markState = MARK_STRAIGHT;
 8006716:	4b07      	ldr	r3, [pc, #28]	; (8006734 <Decision+0x88>)
 8006718:	2201      	movs	r2, #1
 800671a:	701a      	strb	r2, [r3, #0]
}
 800671c:	e002      	b.n	8006724 <Decision+0x78>
			markState = MARK_CURVE_R;
 800671e:	4b05      	ldr	r3, [pc, #20]	; (8006734 <Decision+0x88>)
 8006720:	2202      	movs	r2, #2
 8006722:	701a      	strb	r2, [r3, #0]
}
 8006724:	bf00      	nop
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	2000468c 	.word	0x2000468c
 8006734:	2000003c 	.word	0x2000003c
 8006738:	2000468b 	.word	0x2000468b

0800673c <Drive_State_Machine>:





__STATIC_INLINE void	Drive_State_Machine() {
 800673c:	b580      	push	{r7, lr}
 800673e:	b082      	sub	sp, #8
 8006740:	af00      	add	r7, sp, #0

	static uint32_t	lineOutStartTime = 0;

	int8_t	curIrSensorMid = positionIdxMax - WINDOW_SIZE_HALF;
 8006742:	4b4e      	ldr	r3, [pc, #312]	; (800687c <Drive_State_Machine+0x140>)
 8006744:	781b      	ldrb	r3, [r3, #0]
 8006746:	b2db      	uxtb	r3, r3
 8006748:	3b02      	subs	r3, #2
 800674a:	b2db      	uxtb	r3, r3
 800674c:	71fb      	strb	r3, [r7, #7]

	Mark_Masking(curIrSensorMid);
 800674e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006752:	4618      	mov	r0, r3
 8006754:	f7ff fe94 	bl	8006480 <Mark_Masking>


	switch (driveState) {
 8006758:	4b49      	ldr	r3, [pc, #292]	; (8006880 <Drive_State_Machine+0x144>)
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	2b04      	cmp	r3, #4
 800675e:	f200 8089 	bhi.w	8006874 <Drive_State_Machine+0x138>
 8006762:	a201      	add	r2, pc, #4	; (adr r2, 8006768 <Drive_State_Machine+0x2c>)
 8006764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006768:	0800677d 	.word	0x0800677d
 800676c:	080067db 	.word	0x080067db
 8006770:	08006809 	.word	0x08006809
 8006774:	0800682f 	.word	0x0800682f
 8006778:	0800683b 	.word	0x0800683b


		case DRIVE_STATE_IDLE :

				//   4  
				if (__builtin_popcount(irSensorState & lineMasking) >= 4) {
 800677c:	4b41      	ldr	r3, [pc, #260]	; (8006884 <Drive_State_Machine+0x148>)
 800677e:	881b      	ldrh	r3, [r3, #0]
 8006780:	b29a      	uxth	r2, r3
 8006782:	4b41      	ldr	r3, [pc, #260]	; (8006888 <Drive_State_Machine+0x14c>)
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	4013      	ands	r3, r2
 8006788:	b29b      	uxth	r3, r3
 800678a:	4618      	mov	r0, r3
 800678c:	f7fa fa2c 	bl	8000be8 <__popcountsi2>
 8006790:	4603      	mov	r3, r0
 8006792:	2b03      	cmp	r3, #3
 8006794:	dd05      	ble.n	80067a2 <Drive_State_Machine+0x66>

					Mark_Accumming_Reset();
 8006796:	f7ff ff53 	bl	8006640 <Mark_Accumming_Reset>
					driveState = DRIVE_STATE_CROSS;
 800679a:	4b39      	ldr	r3, [pc, #228]	; (8006880 <Drive_State_Machine+0x144>)
 800679c:	2201      	movs	r2, #1
 800679e:	701a      	strb	r2, [r3, #0]
					lineOutStartTime = uwTick;

					driveState = DRIVE_DECISION_LINE_OUT;
				}

				break;
 80067a0:	e061      	b.n	8006866 <Drive_State_Machine+0x12a>
				else if (__builtin_popcount(irSensorState & bothMarkMasking) != 0) {
 80067a2:	4b38      	ldr	r3, [pc, #224]	; (8006884 <Drive_State_Machine+0x148>)
 80067a4:	881b      	ldrh	r3, [r3, #0]
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	4b38      	ldr	r3, [pc, #224]	; (800688c <Drive_State_Machine+0x150>)
 80067aa:	881b      	ldrh	r3, [r3, #0]
 80067ac:	4013      	ands	r3, r2
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d005      	beq.n	80067c0 <Drive_State_Machine+0x84>
					Mark_Accumming_Reset();
 80067b4:	f7ff ff44 	bl	8006640 <Mark_Accumming_Reset>
					driveState = DRIVE_STATE_MARKER;
 80067b8:	4b31      	ldr	r3, [pc, #196]	; (8006880 <Drive_State_Machine+0x144>)
 80067ba:	2202      	movs	r2, #2
 80067bc:	701a      	strb	r2, [r3, #0]
				break;
 80067be:	e052      	b.n	8006866 <Drive_State_Machine+0x12a>
				else if (Is_Line_Out()) {
 80067c0:	f7ff ff4a 	bl	8006658 <Is_Line_Out>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d04d      	beq.n	8006866 <Drive_State_Machine+0x12a>
					lineOutStartTime = uwTick;
 80067ca:	4b31      	ldr	r3, [pc, #196]	; (8006890 <Drive_State_Machine+0x154>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a31      	ldr	r2, [pc, #196]	; (8006894 <Drive_State_Machine+0x158>)
 80067d0:	6013      	str	r3, [r2, #0]
					driveState = DRIVE_DECISION_LINE_OUT;
 80067d2:	4b2b      	ldr	r3, [pc, #172]	; (8006880 <Drive_State_Machine+0x144>)
 80067d4:	2204      	movs	r2, #4
 80067d6:	701a      	strb	r2, [r3, #0]
				break;
 80067d8:	e045      	b.n	8006866 <Drive_State_Machine+0x12a>


		case DRIVE_STATE_CROSS:

				// accum
				Mark_Accumming(curIrSensorMid);
 80067da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067de:	4618      	mov	r0, r3
 80067e0:	f7ff fec6 	bl	8006570 <Mark_Accumming>

				//         IDLE
				if ( (irSensorStateSum == 0xff && Is_Passed_Marker()) \
 80067e4:	4b2c      	ldr	r3, [pc, #176]	; (8006898 <Drive_State_Machine+0x15c>)
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	2bff      	cmp	r3, #255	; 0xff
 80067ea:	d104      	bne.n	80067f6 <Drive_State_Machine+0xba>
 80067ec:	f7ff ff46 	bl	800667c <Is_Passed_Marker>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d104      	bne.n	8006800 <Drive_State_Machine+0xc4>
					|| Is_Line_Out() ) {
 80067f6:	f7ff ff2f 	bl	8006658 <Is_Line_Out>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d034      	beq.n	800686a <Drive_State_Machine+0x12e>

					driveState = DRIVE_STATE_DECISION;
 8006800:	4b1f      	ldr	r3, [pc, #124]	; (8006880 <Drive_State_Machine+0x144>)
 8006802:	2203      	movs	r2, #3
 8006804:	701a      	strb	r2, [r3, #0]
				}

				break;
 8006806:	e030      	b.n	800686a <Drive_State_Machine+0x12e>


		case DRIVE_STATE_MARKER :

				// accum
				Mark_Accumming(curIrSensorMid);
 8006808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800680c:	4618      	mov	r0, r3
 800680e:	f7ff feaf 	bl	8006570 <Mark_Accumming>

				//   0  
				if (Is_Passed_Marker() || Is_Line_Out()) {
 8006812:	f7ff ff33 	bl	800667c <Is_Passed_Marker>
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d104      	bne.n	8006826 <Drive_State_Machine+0xea>
 800681c:	f7ff ff1c 	bl	8006658 <Is_Line_Out>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d023      	beq.n	800686e <Drive_State_Machine+0x132>

					driveState = DRIVE_STATE_DECISION;
 8006826:	4b16      	ldr	r3, [pc, #88]	; (8006880 <Drive_State_Machine+0x144>)
 8006828:	2203      	movs	r2, #3
 800682a:	701a      	strb	r2, [r3, #0]
				}

				break;
 800682c:	e01f      	b.n	800686e <Drive_State_Machine+0x132>



		case DRIVE_STATE_DECISION :

				Decision();
 800682e:	f7ff ff3d 	bl	80066ac <Decision>

				driveState = DRIVE_STATE_IDLE;
 8006832:	4b13      	ldr	r3, [pc, #76]	; (8006880 <Drive_State_Machine+0x144>)
 8006834:	2200      	movs	r2, #0
 8006836:	701a      	strb	r2, [r3, #0]

				break;
 8006838:	e01c      	b.n	8006874 <Drive_State_Machine+0x138>



		case DRIVE_DECISION_LINE_OUT :

				markState = MARK_LINE_OUT;
 800683a:	4b18      	ldr	r3, [pc, #96]	; (800689c <Drive_State_Machine+0x160>)
 800683c:	2206      	movs	r2, #6
 800683e:	701a      	strb	r2, [r3, #0]

				if (!Is_Line_Out()) {
 8006840:	f7ff ff0a 	bl	8006658 <Is_Line_Out>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d103      	bne.n	8006852 <Drive_State_Machine+0x116>

					driveState = DRIVE_STATE_IDLE;
 800684a:	4b0d      	ldr	r3, [pc, #52]	; (8006880 <Drive_State_Machine+0x144>)
 800684c:	2200      	movs	r2, #0
 800684e:	701a      	strb	r2, [r3, #0]
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {

					markState = MARK_LINE_OUT;
				}

				break ;
 8006850:	e00f      	b.n	8006872 <Drive_State_Machine+0x136>
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {
 8006852:	4b0f      	ldr	r3, [pc, #60]	; (8006890 <Drive_State_Machine+0x154>)
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	4b0f      	ldr	r3, [pc, #60]	; (8006894 <Drive_State_Machine+0x158>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	429a      	cmp	r2, r3
 800685c:	d909      	bls.n	8006872 <Drive_State_Machine+0x136>
					markState = MARK_LINE_OUT;
 800685e:	4b0f      	ldr	r3, [pc, #60]	; (800689c <Drive_State_Machine+0x160>)
 8006860:	2206      	movs	r2, #6
 8006862:	701a      	strb	r2, [r3, #0]
				break ;
 8006864:	e005      	b.n	8006872 <Drive_State_Machine+0x136>
				break;
 8006866:	bf00      	nop
 8006868:	e004      	b.n	8006874 <Drive_State_Machine+0x138>
				break;
 800686a:	bf00      	nop
 800686c:	e002      	b.n	8006874 <Drive_State_Machine+0x138>
				break;
 800686e:	bf00      	nop
 8006870:	e000      	b.n	8006874 <Drive_State_Machine+0x138>
				break ;
 8006872:	bf00      	nop

	}
}
 8006874:	bf00      	nop
 8006876:	3708      	adds	r7, #8
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	2000001c 	.word	0x2000001c
 8006880:	20001480 	.word	0x20001480
 8006884:	200046f0 	.word	0x200046f0
 8006888:	2000003e 	.word	0x2000003e
 800688c:	20000044 	.word	0x20000044
 8006890:	200002a4 	.word	0x200002a4
 8006894:	20004690 	.word	0x20004690
 8006898:	2000468c 	.word	0x2000468c
 800689c:	2000003c 	.word	0x2000003c

080068a0 <First_Drive>:




//1 
void First_Drive() {
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b082      	sub	sp, #8
 80068a4:	af00      	add	r7, sp, #0

	uint8_t positioningIdx = 0;
 80068a6:	2300      	movs	r3, #0
 80068a8:	71bb      	strb	r3, [r7, #6]

	uint8_t exitEcho = EXIT_ECHO_IDLE;
 80068aa:	2300      	movs	r3, #0
 80068ac:	71fb      	strb	r3, [r7, #7]


	Custom_OLED_Clear();
 80068ae:	f7fe faea 	bl	8004e86 <Custom_OLED_Clear>

	//   
	Pre_Drive_Setting();
 80068b2:	f7ff f8fb 	bl	8005aac <Pre_Drive_Setting>

	Sensor_Start();
 80068b6:	f002 ffa9 	bl	800980c <Sensor_Start>
	Motor_Start();
 80068ba:	f001 fe9d 	bl	80085f8 <Motor_Start>
	Speed_Control_Start();
 80068be:	f001 fef3 	bl	80086a8 <Speed_Control_Start>

	while (1) {

		//Drive_Test_Info_Oled();

		Positioning(&positioningIdx);
 80068c2:	1dbb      	adds	r3, r7, #6
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7ff fcd5 	bl	8006274 <Positioning>

		Drive_State_Machine();
 80068ca:	f7ff ff37 	bl	800673c <Drive_State_Machine>
		First_Drive_Cntl();
 80068ce:	f000 f819 	bl	8006904 <First_Drive_Cntl>

		//Drive_Speed_Cntl();
		if ( EXIT_ECHO_IDLE != (exitEcho = Is_Drive_End(exitEcho)) ) {
 80068d2:	79fb      	ldrb	r3, [r7, #7]
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7ff fd8b 	bl	80063f0 <Is_Drive_End>
 80068da:	4603      	mov	r3, r0
 80068dc:	71fb      	strb	r3, [r7, #7]
 80068de:	79fb      	ldrb	r3, [r7, #7]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d100      	bne.n	80068e6 <First_Drive+0x46>
		Positioning(&positioningIdx);
 80068e4:	e7ed      	b.n	80068c2 <First_Drive+0x22>

			break;
 80068e6:	bf00      	nop
		}
	}

	Motor_Stop();
 80068e8:	f001 fed6 	bl	8008698 <Motor_Stop>
	Speed_Control_Stop();
 80068ec:	f001 fee8 	bl	80086c0 <Speed_Control_Stop>
	Sensor_Stop();
 80068f0:	f002 ffa4 	bl	800983c <Sensor_Stop>

	First_Drive_Data_Cntl(exitEcho);
 80068f4:	79fb      	ldrb	r3, [r7, #7]
 80068f6:	4618      	mov	r0, r3
 80068f8:	f000 f8ec 	bl	8006ad4 <First_Drive_Data_Cntl>
}
 80068fc:	bf00      	nop
 80068fe:	3708      	adds	r7, #8
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <First_Drive_Cntl>:





__STATIC_INLINE void First_Drive_Cntl() {
 8006904:	b580      	push	{r7, lr}
 8006906:	af00      	add	r7, sp, #0



	switch (markState) {
 8006908:	4b38      	ldr	r3, [pc, #224]	; (80069ec <First_Drive_Cntl+0xe8>)
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	3b01      	subs	r3, #1
 800690e:	2b05      	cmp	r3, #5
 8006910:	d869      	bhi.n	80069e6 <First_Drive_Cntl+0xe2>
 8006912:	a201      	add	r2, pc, #4	; (adr r2, 8006918 <First_Drive_Cntl+0x14>)
 8006914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006918:	080069df 	.word	0x080069df
 800691c:	080069df 	.word	0x080069df
 8006920:	080069df 	.word	0x080069df
 8006924:	0800696b 	.word	0x0800696b
 8006928:	08006931 	.word	0x08006931
 800692c:	080069e5 	.word	0x080069e5
			 *    n (crossCnt)		0		1		...		50
			 *    m (driveDataIdx)		4(3)	6(5)	...		98
			 *
			 *    (0     1   , 0    )
			 */
			crossCntTableBuffer[crossCnt] = driveDataIdx + 1;
 8006930:	4b2f      	ldr	r3, [pc, #188]	; (80069f0 <First_Drive_Cntl+0xec>)
 8006932:	881b      	ldrh	r3, [r3, #0]
 8006934:	4a2f      	ldr	r2, [pc, #188]	; (80069f4 <First_Drive_Cntl+0xf0>)
 8006936:	8812      	ldrh	r2, [r2, #0]
 8006938:	3301      	adds	r3, #1
 800693a:	b299      	uxth	r1, r3
 800693c:	4b2e      	ldr	r3, [pc, #184]	; (80069f8 <First_Drive_Cntl+0xf4>)
 800693e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			crossCnt += 1;
 8006942:	4b2c      	ldr	r3, [pc, #176]	; (80069f4 <First_Drive_Cntl+0xf0>)
 8006944:	881b      	ldrh	r3, [r3, #0]
 8006946:	3301      	adds	r3, #1
 8006948:	b29a      	uxth	r2, r3
 800694a:	4b2a      	ldr	r3, [pc, #168]	; (80069f4 <First_Drive_Cntl+0xf0>)
 800694c:	801a      	strh	r2, [r3, #0]

			// ,      
			markState = driveDataBuffer[driveDataIdx].markState;
 800694e:	4b28      	ldr	r3, [pc, #160]	; (80069f0 <First_Drive_Cntl+0xec>)
 8006950:	881b      	ldrh	r3, [r3, #0]
 8006952:	4619      	mov	r1, r3
 8006954:	4a29      	ldr	r2, [pc, #164]	; (80069fc <First_Drive_Cntl+0xf8>)
 8006956:	460b      	mov	r3, r1
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	440b      	add	r3, r1
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	4413      	add	r3, r2
 8006960:	3308      	adds	r3, #8
 8006962:	781a      	ldrb	r2, [r3, #0]
 8006964:	4b21      	ldr	r3, [pc, #132]	; (80069ec <First_Drive_Cntl+0xe8>)
 8006966:	701a      	strb	r2, [r3, #0]

			break;
 8006968:	e03d      	b.n	80069e6 <First_Drive_Cntl+0xe2>



		case MARK_END:

			if (endMarkCnt >= 2) {
 800696a:	4b25      	ldr	r3, [pc, #148]	; (8006a00 <First_Drive_Cntl+0xfc>)
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	2b01      	cmp	r3, #1
 8006970:	d927      	bls.n	80069c2 <First_Drive_Cntl+0xbe>

				//   tick     
				driveDataBuffer[driveDataIdx].tickCnt_L = curTick_L;
 8006972:	4b1f      	ldr	r3, [pc, #124]	; (80069f0 <First_Drive_Cntl+0xec>)
 8006974:	881b      	ldrh	r3, [r3, #0]
 8006976:	4618      	mov	r0, r3
 8006978:	4b22      	ldr	r3, [pc, #136]	; (8006a04 <First_Drive_Cntl+0x100>)
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	491f      	ldr	r1, [pc, #124]	; (80069fc <First_Drive_Cntl+0xf8>)
 800697e:	4603      	mov	r3, r0
 8006980:	005b      	lsls	r3, r3, #1
 8006982:	4403      	add	r3, r0
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	440b      	add	r3, r1
 8006988:	601a      	str	r2, [r3, #0]
				driveDataBuffer[driveDataIdx].tickCnt_R = curTick_R;
 800698a:	4b19      	ldr	r3, [pc, #100]	; (80069f0 <First_Drive_Cntl+0xec>)
 800698c:	881b      	ldrh	r3, [r3, #0]
 800698e:	4618      	mov	r0, r3
 8006990:	4b1d      	ldr	r3, [pc, #116]	; (8006a08 <First_Drive_Cntl+0x104>)
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	4919      	ldr	r1, [pc, #100]	; (80069fc <First_Drive_Cntl+0xf8>)
 8006996:	4603      	mov	r3, r0
 8006998:	005b      	lsls	r3, r3, #1
 800699a:	4403      	add	r3, r0
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	440b      	add	r3, r1
 80069a0:	3304      	adds	r3, #4
 80069a2:	601a      	str	r2, [r3, #0]

				//     
				driveDataBuffer[driveDataIdx].crossCnt = crossCnt;
 80069a4:	4b13      	ldr	r3, [pc, #76]	; (80069f4 <First_Drive_Cntl+0xf0>)
 80069a6:	881a      	ldrh	r2, [r3, #0]
 80069a8:	4b11      	ldr	r3, [pc, #68]	; (80069f0 <First_Drive_Cntl+0xec>)
 80069aa:	881b      	ldrh	r3, [r3, #0]
 80069ac:	4619      	mov	r1, r3
 80069ae:	b2d0      	uxtb	r0, r2
 80069b0:	4a12      	ldr	r2, [pc, #72]	; (80069fc <First_Drive_Cntl+0xf8>)
 80069b2:	460b      	mov	r3, r1
 80069b4:	005b      	lsls	r3, r3, #1
 80069b6:	440b      	add	r3, r1
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	4413      	add	r3, r2
 80069bc:	3309      	adds	r3, #9
 80069be:	4602      	mov	r2, r0
 80069c0:	701a      	strb	r2, [r3, #0]
			}

			// ,      
			markState = driveDataBuffer[driveDataIdx].markState;
 80069c2:	4b0b      	ldr	r3, [pc, #44]	; (80069f0 <First_Drive_Cntl+0xec>)
 80069c4:	881b      	ldrh	r3, [r3, #0]
 80069c6:	4619      	mov	r1, r3
 80069c8:	4a0c      	ldr	r2, [pc, #48]	; (80069fc <First_Drive_Cntl+0xf8>)
 80069ca:	460b      	mov	r3, r1
 80069cc:	005b      	lsls	r3, r3, #1
 80069ce:	440b      	add	r3, r1
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	4413      	add	r3, r2
 80069d4:	3308      	adds	r3, #8
 80069d6:	781a      	ldrb	r2, [r3, #0]
 80069d8:	4b04      	ldr	r3, [pc, #16]	; (80069ec <First_Drive_Cntl+0xe8>)
 80069da:	701a      	strb	r2, [r3, #0]

			break;
 80069dc:	e003      	b.n	80069e6 <First_Drive_Cntl+0xe2>

		case MARK_STRAIGHT:
		case MARK_CURVE_L:
		case MARK_CURVE_R:

			Set_First_Drive_Data();
 80069de:	f000 f815 	bl	8006a0c <Set_First_Drive_Data>

			break;
 80069e2:	e000      	b.n	80069e6 <First_Drive_Cntl+0xe2>
			break;
 80069e4:	bf00      	nop
	}

}
 80069e6:	bf00      	nop
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	2000003c 	.word	0x2000003c
 80069f0:	20004484 	.word	0x20004484
 80069f4:	20004688 	.word	0x20004688
 80069f8:	20004588 	.word	0x20004588
 80069fc:	20002c84 	.word	0x20002c84
 8006a00:	2000468b 	.word	0x2000468b
 8006a04:	20001470 	.word	0x20001470
 8006a08:	20001474 	.word	0x20001474

08006a0c <Set_First_Drive_Data>:




__STATIC_INLINE void Set_First_Drive_Data() {
 8006a0c:	b480      	push	{r7}
 8006a0e:	af00      	add	r7, sp, #0

	// markState  
	if (markState != driveDataBuffer[driveDataIdx].markState) {
 8006a10:	4b2a      	ldr	r3, [pc, #168]	; (8006abc <Set_First_Drive_Data+0xb0>)
 8006a12:	881b      	ldrh	r3, [r3, #0]
 8006a14:	4619      	mov	r1, r3
 8006a16:	4a2a      	ldr	r2, [pc, #168]	; (8006ac0 <Set_First_Drive_Data+0xb4>)
 8006a18:	460b      	mov	r3, r1
 8006a1a:	005b      	lsls	r3, r3, #1
 8006a1c:	440b      	add	r3, r1
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	4413      	add	r3, r2
 8006a22:	3308      	adds	r3, #8
 8006a24:	781a      	ldrb	r2, [r3, #0]
 8006a26:	4b27      	ldr	r3, [pc, #156]	; (8006ac4 <Set_First_Drive_Data+0xb8>)
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d041      	beq.n	8006ab2 <Set_First_Drive_Data+0xa6>

		//   tick     
		driveDataBuffer[driveDataIdx].tickCnt_L = curTick_L;
 8006a2e:	4b23      	ldr	r3, [pc, #140]	; (8006abc <Set_First_Drive_Data+0xb0>)
 8006a30:	881b      	ldrh	r3, [r3, #0]
 8006a32:	4618      	mov	r0, r3
 8006a34:	4b24      	ldr	r3, [pc, #144]	; (8006ac8 <Set_First_Drive_Data+0xbc>)
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	4921      	ldr	r1, [pc, #132]	; (8006ac0 <Set_First_Drive_Data+0xb4>)
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	005b      	lsls	r3, r3, #1
 8006a3e:	4403      	add	r3, r0
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	440b      	add	r3, r1
 8006a44:	601a      	str	r2, [r3, #0]
		driveDataBuffer[driveDataIdx].tickCnt_R = curTick_R;
 8006a46:	4b1d      	ldr	r3, [pc, #116]	; (8006abc <Set_First_Drive_Data+0xb0>)
 8006a48:	881b      	ldrh	r3, [r3, #0]
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	4b1f      	ldr	r3, [pc, #124]	; (8006acc <Set_First_Drive_Data+0xc0>)
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	491b      	ldr	r1, [pc, #108]	; (8006ac0 <Set_First_Drive_Data+0xb4>)
 8006a52:	4603      	mov	r3, r0
 8006a54:	005b      	lsls	r3, r3, #1
 8006a56:	4403      	add	r3, r0
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	440b      	add	r3, r1
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	601a      	str	r2, [r3, #0]

		// curTick 
		curTick_L = 0;
 8006a60:	4b19      	ldr	r3, [pc, #100]	; (8006ac8 <Set_First_Drive_Data+0xbc>)
 8006a62:	2200      	movs	r2, #0
 8006a64:	601a      	str	r2, [r3, #0]
		curTick_R = 0;
 8006a66:	4b19      	ldr	r3, [pc, #100]	; (8006acc <Set_First_Drive_Data+0xc0>)
 8006a68:	2200      	movs	r2, #0
 8006a6a:	601a      	str	r2, [r3, #0]

		//     
		driveDataBuffer[driveDataIdx].crossCnt = crossCnt;
 8006a6c:	4b18      	ldr	r3, [pc, #96]	; (8006ad0 <Set_First_Drive_Data+0xc4>)
 8006a6e:	881a      	ldrh	r2, [r3, #0]
 8006a70:	4b12      	ldr	r3, [pc, #72]	; (8006abc <Set_First_Drive_Data+0xb0>)
 8006a72:	881b      	ldrh	r3, [r3, #0]
 8006a74:	4619      	mov	r1, r3
 8006a76:	b2d0      	uxtb	r0, r2
 8006a78:	4a11      	ldr	r2, [pc, #68]	; (8006ac0 <Set_First_Drive_Data+0xb4>)
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	005b      	lsls	r3, r3, #1
 8006a7e:	440b      	add	r3, r1
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	4413      	add	r3, r2
 8006a84:	3309      	adds	r3, #9
 8006a86:	4602      	mov	r2, r0
 8006a88:	701a      	strb	r2, [r3, #0]

		// drivePtr   
		driveDataIdx += 1;
 8006a8a:	4b0c      	ldr	r3, [pc, #48]	; (8006abc <Set_First_Drive_Data+0xb0>)
 8006a8c:	881b      	ldrh	r3, [r3, #0]
 8006a8e:	3301      	adds	r3, #1
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	4b0a      	ldr	r3, [pc, #40]	; (8006abc <Set_First_Drive_Data+0xb0>)
 8006a94:	801a      	strh	r2, [r3, #0]


		//    markState 
		driveDataBuffer[driveDataIdx].markState = markState;
 8006a96:	4b09      	ldr	r3, [pc, #36]	; (8006abc <Set_First_Drive_Data+0xb0>)
 8006a98:	881b      	ldrh	r3, [r3, #0]
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	4b09      	ldr	r3, [pc, #36]	; (8006ac4 <Set_First_Drive_Data+0xb8>)
 8006a9e:	7818      	ldrb	r0, [r3, #0]
 8006aa0:	4a07      	ldr	r2, [pc, #28]	; (8006ac0 <Set_First_Drive_Data+0xb4>)
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	005b      	lsls	r3, r3, #1
 8006aa6:	440b      	add	r3, r1
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	4413      	add	r3, r2
 8006aac:	3308      	adds	r3, #8
 8006aae:	4602      	mov	r2, r0
 8006ab0:	701a      	strb	r2, [r3, #0]
	}

}
 8006ab2:	bf00      	nop
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr
 8006abc:	20004484 	.word	0x20004484
 8006ac0:	20002c84 	.word	0x20002c84
 8006ac4:	2000003c 	.word	0x2000003c
 8006ac8:	20001470 	.word	0x20001470
 8006acc:	20001474 	.word	0x20001474
 8006ad0:	20004688 	.word	0x20004688

08006ad4 <First_Drive_Data_Cntl>:





static void First_Drive_Data_Cntl(uint8_t exitEcho) {
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	4603      	mov	r3, r0
 8006adc:	71fb      	strb	r3, [r7, #7]
	uint16_t i = 1;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	82fb      	strh	r3, [r7, #22]
	t_tick markCnt_L = 0;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	613b      	str	r3, [r7, #16]
	t_tick markCnt_R = 0;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	60fb      	str	r3, [r7, #12]
	uint8_t crossCnt = 0;
 8006aea:	2300      	movs	r3, #0
 8006aec:	72fb      	strb	r3, [r7, #11]

	if (exitEcho == EXIT_ECHO_END_MARK) {
 8006aee:	79fb      	ldrb	r3, [r7, #7]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	f040 808c 	bne.w	8006c0e <First_Drive_Data_Cntl+0x13a>

		//   
		for (i = 1; driveDataBuffer[i].markState != MARK_NONE && i < MAX_DRIVE_DATA_LEN; i++) {
 8006af6:	2301      	movs	r3, #1
 8006af8:	82fb      	strh	r3, [r7, #22]
 8006afa:	e04a      	b.n	8006b92 <First_Drive_Data_Cntl+0xbe>

			//    
			if (driveDataBuffer[i].markState == MARK_CURVE_L) {
 8006afc:	8afa      	ldrh	r2, [r7, #22]
 8006afe:	494d      	ldr	r1, [pc, #308]	; (8006c34 <First_Drive_Data_Cntl+0x160>)
 8006b00:	4613      	mov	r3, r2
 8006b02:	005b      	lsls	r3, r3, #1
 8006b04:	4413      	add	r3, r2
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	440b      	add	r3, r1
 8006b0a:	3308      	adds	r3, #8
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	2b03      	cmp	r3, #3
 8006b10:	d103      	bne.n	8006b1a <First_Drive_Data_Cntl+0x46>

				markCnt_L += 1;
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	3301      	adds	r3, #1
 8006b16:	613b      	str	r3, [r7, #16]
 8006b18:	e038      	b.n	8006b8c <First_Drive_Data_Cntl+0xb8>
			}

			//    
			else if (driveDataBuffer[i].markState == MARK_CURVE_R) {
 8006b1a:	8afa      	ldrh	r2, [r7, #22]
 8006b1c:	4945      	ldr	r1, [pc, #276]	; (8006c34 <First_Drive_Data_Cntl+0x160>)
 8006b1e:	4613      	mov	r3, r2
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	4413      	add	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	440b      	add	r3, r1
 8006b28:	3308      	adds	r3, #8
 8006b2a:	781b      	ldrb	r3, [r3, #0]
 8006b2c:	2b02      	cmp	r3, #2
 8006b2e:	d103      	bne.n	8006b38 <First_Drive_Data_Cntl+0x64>

				markCnt_R += 1;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	3301      	adds	r3, #1
 8006b34:	60fb      	str	r3, [r7, #12]
 8006b36:	e029      	b.n	8006b8c <First_Drive_Data_Cntl+0xb8>
			}

			//  ( 1       )
			else if (driveDataBuffer[i].markState == MARK_STRAIGHT) {
 8006b38:	8afa      	ldrh	r2, [r7, #22]
 8006b3a:	493e      	ldr	r1, [pc, #248]	; (8006c34 <First_Drive_Data_Cntl+0x160>)
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	005b      	lsls	r3, r3, #1
 8006b40:	4413      	add	r3, r2
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	440b      	add	r3, r1
 8006b46:	3308      	adds	r3, #8
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d11e      	bne.n	8006b8c <First_Drive_Data_Cntl+0xb8>

				//     
				if (driveDataBuffer[i-1].markState == MARK_CURVE_L) {
 8006b4e:	8afb      	ldrh	r3, [r7, #22]
 8006b50:	1e5a      	subs	r2, r3, #1
 8006b52:	4938      	ldr	r1, [pc, #224]	; (8006c34 <First_Drive_Data_Cntl+0x160>)
 8006b54:	4613      	mov	r3, r2
 8006b56:	005b      	lsls	r3, r3, #1
 8006b58:	4413      	add	r3, r2
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	440b      	add	r3, r1
 8006b5e:	3308      	adds	r3, #8
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	2b03      	cmp	r3, #3
 8006b64:	d103      	bne.n	8006b6e <First_Drive_Data_Cntl+0x9a>
					markCnt_L += 1;
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	3301      	adds	r3, #1
 8006b6a:	613b      	str	r3, [r7, #16]
 8006b6c:	e00e      	b.n	8006b8c <First_Drive_Data_Cntl+0xb8>
				}

				//     
				else if (driveDataBuffer[i-1].markState == MARK_CURVE_R) {
 8006b6e:	8afb      	ldrh	r3, [r7, #22]
 8006b70:	1e5a      	subs	r2, r3, #1
 8006b72:	4930      	ldr	r1, [pc, #192]	; (8006c34 <First_Drive_Data_Cntl+0x160>)
 8006b74:	4613      	mov	r3, r2
 8006b76:	005b      	lsls	r3, r3, #1
 8006b78:	4413      	add	r3, r2
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	440b      	add	r3, r1
 8006b7e:	3308      	adds	r3, #8
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d102      	bne.n	8006b8c <First_Drive_Data_Cntl+0xb8>
					markCnt_R += 1;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	60fb      	str	r3, [r7, #12]
		for (i = 1; driveDataBuffer[i].markState != MARK_NONE && i < MAX_DRIVE_DATA_LEN; i++) {
 8006b8c:	8afb      	ldrh	r3, [r7, #22]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	82fb      	strh	r3, [r7, #22]
 8006b92:	8afa      	ldrh	r2, [r7, #22]
 8006b94:	4927      	ldr	r1, [pc, #156]	; (8006c34 <First_Drive_Data_Cntl+0x160>)
 8006b96:	4613      	mov	r3, r2
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	4413      	add	r3, r2
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	440b      	add	r3, r1
 8006ba0:	3308      	adds	r3, #8
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d003      	beq.n	8006bb0 <First_Drive_Data_Cntl+0xdc>
 8006ba8:	8afb      	ldrh	r3, [r7, #22]
 8006baa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bae:	d3a5      	bcc.n	8006afc <First_Drive_Data_Cntl+0x28>
				}
			}
		}

		for (i = 0; crossCntTableBuffer[i] != 0 && i < MAX_CROSS_CNT; i++) {
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	82fb      	strh	r3, [r7, #22]
 8006bb4:	e005      	b.n	8006bc2 <First_Drive_Data_Cntl+0xee>

			crossCnt++;
 8006bb6:	7afb      	ldrb	r3, [r7, #11]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	72fb      	strb	r3, [r7, #11]
		for (i = 0; crossCntTableBuffer[i] != 0 && i < MAX_CROSS_CNT; i++) {
 8006bbc:	8afb      	ldrh	r3, [r7, #22]
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	82fb      	strh	r3, [r7, #22]
 8006bc2:	8afb      	ldrh	r3, [r7, #22]
 8006bc4:	4a1c      	ldr	r2, [pc, #112]	; (8006c38 <First_Drive_Data_Cntl+0x164>)
 8006bc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d002      	beq.n	8006bd4 <First_Drive_Data_Cntl+0x100>
 8006bce:	8afb      	ldrh	r3, [r7, #22]
 8006bd0:	2b7f      	cmp	r3, #127	; 0x7f
 8006bd2:	d9f0      	bls.n	8006bb6 <First_Drive_Data_Cntl+0xe2>
		}

		Custom_OLED_Clear();
 8006bd4:	f7fe f957 	bl	8004e86 <Custom_OLED_Clear>

		// OLED exitEcho     
		Custom_OLED_Printf("/0end mark");
 8006bd8:	4818      	ldr	r0, [pc, #96]	; (8006c3c <First_Drive_Data_Cntl+0x168>)
 8006bda:	f7fe fa39 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1mark L:   %d", markCnt_L);
 8006bde:	6939      	ldr	r1, [r7, #16]
 8006be0:	4817      	ldr	r0, [pc, #92]	; (8006c40 <First_Drive_Data_Cntl+0x16c>)
 8006be2:	f7fe fa35 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2mark R:   %d", markCnt_R);
 8006be6:	68f9      	ldr	r1, [r7, #12]
 8006be8:	4816      	ldr	r0, [pc, #88]	; (8006c44 <First_Drive_Data_Cntl+0x170>)
 8006bea:	f7fe fa31 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3cross:    %d", crossCnt);
 8006bee:	7afb      	ldrb	r3, [r7, #11]
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	4815      	ldr	r0, [pc, #84]	; (8006c48 <First_Drive_Data_Cntl+0x174>)
 8006bf4:	f7fe fa2c 	bl	8005050 <Custom_OLED_Printf>

		while (CUSTOM_SW_3 != Custom_Switch_Read()) ;
 8006bf8:	bf00      	nop
 8006bfa:	f7fe fd59 	bl	80056b0 <Custom_Switch_Read>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b04      	cmp	r3, #4
 8006c02:	d1fa      	bne.n	8006bfa <First_Drive_Data_Cntl+0x126>

		First_Drive_Data_Update_Cntl(exitEcho);
 8006c04:	79fb      	ldrb	r3, [r7, #7]
 8006c06:	4618      	mov	r0, r3
 8006c08:	f000 f822 	bl	8006c50 <First_Drive_Data_Update_Cntl>
 8006c0c:	e00b      	b.n	8006c26 <First_Drive_Data_Cntl+0x152>
	}

	else if (exitEcho == EXIT_ECHO_LINE_OUT){
 8006c0e:	79fb      	ldrb	r3, [r7, #7]
 8006c10:	2b02      	cmp	r3, #2
 8006c12:	d108      	bne.n	8006c26 <First_Drive_Data_Cntl+0x152>

		Custom_OLED_Printf("/0line out");
 8006c14:	480d      	ldr	r0, [pc, #52]	; (8006c4c <First_Drive_Data_Cntl+0x178>)
 8006c16:	f7fe fa1b 	bl	8005050 <Custom_OLED_Printf>

		while (CUSTOM_SW_3 != Custom_Switch_Read()) ;
 8006c1a:	bf00      	nop
 8006c1c:	f7fe fd48 	bl	80056b0 <Custom_Switch_Read>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b04      	cmp	r3, #4
 8006c24:	d1fa      	bne.n	8006c1c <First_Drive_Data_Cntl+0x148>
	}

	Custom_OLED_Clear();
 8006c26:	f7fe f92e 	bl	8004e86 <Custom_OLED_Clear>
}
 8006c2a:	bf00      	nop
 8006c2c:	3718      	adds	r7, #24
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	20002c84 	.word	0x20002c84
 8006c38:	20004588 	.word	0x20004588
 8006c3c:	0800cab8 	.word	0x0800cab8
 8006c40:	0800cac4 	.word	0x0800cac4
 8006c44:	0800cad4 	.word	0x0800cad4
 8006c48:	0800cae4 	.word	0x0800cae4
 8006c4c:	0800caf4 	.word	0x0800caf4

08006c50 <First_Drive_Data_Update_Cntl>:



static void First_Drive_Data_Update_Cntl(uint8_t exitEcho) {
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b086      	sub	sp, #24
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	4603      	mov	r3, r0
 8006c58:	71fb      	strb	r3, [r7, #7]

	uint8_t sw;
	uint8_t isUpdate = CUSTOM_FALSE;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	75fb      	strb	r3, [r7, #23]

	Custom_OLED_Printf("/5update: NO");
 8006c5e:	4846      	ldr	r0, [pc, #280]	; (8006d78 <First_Drive_Data_Update_Cntl+0x128>)
 8006c60:	f7fe f9f6 	bl	8005050 <Custom_OLED_Printf>

	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8006c64:	e010      	b.n	8006c88 <First_Drive_Data_Update_Cntl+0x38>

		// data  
		if (sw == CUSTOM_SW_1) {
 8006c66:	7afb      	ldrb	r3, [r7, #11]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d105      	bne.n	8006c78 <First_Drive_Data_Update_Cntl+0x28>
			Custom_OLED_Printf("/5update: YES");
 8006c6c:	4843      	ldr	r0, [pc, #268]	; (8006d7c <First_Drive_Data_Update_Cntl+0x12c>)
 8006c6e:	f7fe f9ef 	bl	8005050 <Custom_OLED_Printf>
			isUpdate = CUSTOM_TRUE;
 8006c72:	2301      	movs	r3, #1
 8006c74:	75fb      	strb	r3, [r7, #23]
 8006c76:	e007      	b.n	8006c88 <First_Drive_Data_Update_Cntl+0x38>
		}

		// data  
		else if (sw == CUSTOM_SW_2) {
 8006c78:	7afb      	ldrb	r3, [r7, #11]
 8006c7a:	2b02      	cmp	r3, #2
 8006c7c:	d104      	bne.n	8006c88 <First_Drive_Data_Update_Cntl+0x38>
			Custom_OLED_Printf("/5update: NO ");
 8006c7e:	4840      	ldr	r0, [pc, #256]	; (8006d80 <First_Drive_Data_Update_Cntl+0x130>)
 8006c80:	f7fe f9e6 	bl	8005050 <Custom_OLED_Printf>
			isUpdate = CUSTOM_FALSE;
 8006c84:	2300      	movs	r3, #0
 8006c86:	75fb      	strb	r3, [r7, #23]
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8006c88:	f7fe fd12 	bl	80056b0 <Custom_Switch_Read>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	72fb      	strb	r3, [r7, #11]
 8006c90:	7afb      	ldrb	r3, [r7, #11]
 8006c92:	2b04      	cmp	r3, #4
 8006c94:	d1e7      	bne.n	8006c66 <First_Drive_Data_Update_Cntl+0x16>
		}
	}
	Custom_OLED_Clear();
 8006c96:	f7fe f8f6 	bl	8004e86 <Custom_OLED_Clear>

	if (driveData[0].markState == MARK_NONE || isUpdate == CUSTOM_TRUE) {
 8006c9a:	4b3a      	ldr	r3, [pc, #232]	; (8006d84 <First_Drive_Data_Update_Cntl+0x134>)
 8006c9c:	7a1b      	ldrb	r3, [r3, #8]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d002      	beq.n	8006ca8 <First_Drive_Data_Update_Cntl+0x58>
 8006ca2:	7dfb      	ldrb	r3, [r7, #23]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d162      	bne.n	8006d6e <First_Drive_Data_Update_Cntl+0x11e>

		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 8006ca8:	2300      	movs	r3, #0
 8006caa:	613b      	str	r3, [r7, #16]
 8006cac:	e04a      	b.n	8006d44 <First_Drive_Data_Update_Cntl+0xf4>
			driveData[i].tickCnt_L = driveDataBuffer[i].tickCnt_L;
 8006cae:	4936      	ldr	r1, [pc, #216]	; (8006d88 <First_Drive_Data_Update_Cntl+0x138>)
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	005b      	lsls	r3, r3, #1
 8006cb6:	4413      	add	r3, r2
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	440b      	add	r3, r1
 8006cbc:	6819      	ldr	r1, [r3, #0]
 8006cbe:	4831      	ldr	r0, [pc, #196]	; (8006d84 <First_Drive_Data_Update_Cntl+0x134>)
 8006cc0:	693a      	ldr	r2, [r7, #16]
 8006cc2:	4613      	mov	r3, r2
 8006cc4:	005b      	lsls	r3, r3, #1
 8006cc6:	4413      	add	r3, r2
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	4403      	add	r3, r0
 8006ccc:	6019      	str	r1, [r3, #0]
			driveData[i].tickCnt_R = driveDataBuffer[i].tickCnt_R;
 8006cce:	492e      	ldr	r1, [pc, #184]	; (8006d88 <First_Drive_Data_Update_Cntl+0x138>)
 8006cd0:	693a      	ldr	r2, [r7, #16]
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	005b      	lsls	r3, r3, #1
 8006cd6:	4413      	add	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	440b      	add	r3, r1
 8006cdc:	3304      	adds	r3, #4
 8006cde:	6819      	ldr	r1, [r3, #0]
 8006ce0:	4828      	ldr	r0, [pc, #160]	; (8006d84 <First_Drive_Data_Update_Cntl+0x134>)
 8006ce2:	693a      	ldr	r2, [r7, #16]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	005b      	lsls	r3, r3, #1
 8006ce8:	4413      	add	r3, r2
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	4403      	add	r3, r0
 8006cee:	3304      	adds	r3, #4
 8006cf0:	6019      	str	r1, [r3, #0]
			driveData[i].markState = driveDataBuffer[i].markState;
 8006cf2:	4925      	ldr	r1, [pc, #148]	; (8006d88 <First_Drive_Data_Update_Cntl+0x138>)
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	005b      	lsls	r3, r3, #1
 8006cfa:	4413      	add	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	440b      	add	r3, r1
 8006d00:	3308      	adds	r3, #8
 8006d02:	7818      	ldrb	r0, [r3, #0]
 8006d04:	491f      	ldr	r1, [pc, #124]	; (8006d84 <First_Drive_Data_Update_Cntl+0x134>)
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	4613      	mov	r3, r2
 8006d0a:	005b      	lsls	r3, r3, #1
 8006d0c:	4413      	add	r3, r2
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	440b      	add	r3, r1
 8006d12:	3308      	adds	r3, #8
 8006d14:	4602      	mov	r2, r0
 8006d16:	701a      	strb	r2, [r3, #0]
			driveData[i].crossCnt = driveDataBuffer[i].crossCnt;
 8006d18:	491b      	ldr	r1, [pc, #108]	; (8006d88 <First_Drive_Data_Update_Cntl+0x138>)
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	005b      	lsls	r3, r3, #1
 8006d20:	4413      	add	r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	440b      	add	r3, r1
 8006d26:	3309      	adds	r3, #9
 8006d28:	7818      	ldrb	r0, [r3, #0]
 8006d2a:	4916      	ldr	r1, [pc, #88]	; (8006d84 <First_Drive_Data_Update_Cntl+0x134>)
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	4613      	mov	r3, r2
 8006d30:	005b      	lsls	r3, r3, #1
 8006d32:	4413      	add	r3, r2
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	440b      	add	r3, r1
 8006d38:	3309      	adds	r3, #9
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	701a      	strb	r2, [r3, #0]
		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	3301      	adds	r3, #1
 8006d42:	613b      	str	r3, [r7, #16]
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d4a:	d3b0      	bcc.n	8006cae <First_Drive_Data_Update_Cntl+0x5e>
		}

		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	60fb      	str	r3, [r7, #12]
 8006d50:	e00a      	b.n	8006d68 <First_Drive_Data_Update_Cntl+0x118>

			crossCntTable[i] = crossCntTableBuffer[i];
 8006d52:	4a0e      	ldr	r2, [pc, #56]	; (8006d8c <First_Drive_Data_Update_Cntl+0x13c>)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8006d5a:	4a0d      	ldr	r2, [pc, #52]	; (8006d90 <First_Drive_Data_Update_Cntl+0x140>)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	3301      	adds	r3, #1
 8006d66:	60fb      	str	r3, [r7, #12]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2b7f      	cmp	r3, #127	; 0x7f
 8006d6c:	d9f1      	bls.n	8006d52 <First_Drive_Data_Update_Cntl+0x102>
		}
	}
}
 8006d6e:	bf00      	nop
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	0800cb00 	.word	0x0800cb00
 8006d7c:	0800cb10 	.word	0x0800cb10
 8006d80:	0800cb20 	.word	0x0800cb20
 8006d84:	20001484 	.word	0x20001484
 8006d88:	20002c84 	.word	0x20002c84
 8006d8c:	20004588 	.word	0x20004588
 8006d90:	20004488 	.word	0x20004488

08006d94 <LL_USART_Enable>:
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	60da      	str	r2, [r3, #12]
}
 8006da8:	bf00      	nop
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dc4:	2b80      	cmp	r3, #128	; 0x80
 8006dc6:	bf0c      	ite	eq
 8006dc8:	2301      	moveq	r3, #1
 8006dca:	2300      	movne	r3, #0
 8006dcc:	b2db      	uxtb	r3, r3
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	370c      	adds	r7, #12
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr

08006dda <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8006dda:	b480      	push	{r7}
 8006ddc:	b083      	sub	sp, #12
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
 8006de2:	460b      	mov	r3, r1
 8006de4:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8006de6:	78fa      	ldrb	r2, [r7, #3]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	605a      	str	r2, [r3, #4]
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 8006e00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	3b01      	subs	r3, #1
 8006e08:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 8006e0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e0e:	691b      	ldr	r3, [r3, #16]
 8006e10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006e14:	f023 0301 	bic.w	r3, r3, #1
 8006e18:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 8006e1a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006e24:	f043 0301 	orr.w	r3, r3, #1
 8006e28:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 8006e2a:	bf00      	nop
 8006e2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	f003 0301 	and.w	r3, r3, #1
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d1f8      	bne.n	8006e2c <Custom_Delay_us+0x34>
}
 8006e3a:	bf00      	nop
 8006e3c:	bf00      	nop
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e56:	fb02 f303 	mul.w	r3, r2, r3
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7ff ffcc 	bl	8006df8 <Custom_Delay_us>
}
 8006e60:	bf00      	nop
 8006e62:	3708      	adds	r7, #8
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <Custom_Delay_Init_SysTick>:
__STATIC_INLINE void Custom_Delay_Init_SysTick() {
 8006e68:	b480      	push	{r7}
 8006e6a:	af00      	add	r7, sp, #0
	uwTick = 0;
 8006e6c:	4b06      	ldr	r3, [pc, #24]	; (8006e88 <Custom_Delay_Init_SysTick+0x20>)
 8006e6e:	2200      	movs	r2, #0
 8006e70:	601a      	str	r2, [r3, #0]
	SysTick->CTRL = (SysTick->CTRL & 0xFFFFFFF8) | 0x07;
 8006e72:	4b06      	ldr	r3, [pc, #24]	; (8006e8c <Custom_Delay_Init_SysTick+0x24>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a05      	ldr	r2, [pc, #20]	; (8006e8c <Custom_Delay_Init_SysTick+0x24>)
 8006e78:	f043 0307 	orr.w	r3, r3, #7
 8006e7c:	6013      	str	r3, [r2, #0]
}
 8006e7e:	bf00      	nop
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr
 8006e88:	200002a4 	.word	0x200002a4
 8006e8c:	e000e010 	.word	0xe000e010

08006e90 <__io_putchar>:

/*
 * syscalls.c  _io_putchar 
 */
int __io_putchar(int ch)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b082      	sub	sp, #8
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
	while (!LL_USART_IsActiveFlag_TXE(USART2));
 8006e98:	bf00      	nop
 8006e9a:	4808      	ldr	r0, [pc, #32]	; (8006ebc <__io_putchar+0x2c>)
 8006e9c:	f7ff ff8a 	bl	8006db4 <LL_USART_IsActiveFlag_TXE>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d0f9      	beq.n	8006e9a <__io_putchar+0xa>
	LL_USART_TransmitData8(USART2, (char)ch);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	4619      	mov	r1, r3
 8006eac:	4803      	ldr	r0, [pc, #12]	; (8006ebc <__io_putchar+0x2c>)
 8006eae:	f7ff ff94 	bl	8006dda <LL_USART_TransmitData8>
	return ch;
 8006eb2:	687b      	ldr	r3, [r7, #4]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3708      	adds	r7, #8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	40004400 	.word	0x40004400

08006ec0 <Init>:



void Init() {
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b0cc      	sub	sp, #304	; 0x130
 8006ec4:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8006ec6:	4b42      	ldr	r3, [pc, #264]	; (8006fd0 <Init+0x110>)
 8006ec8:	68db      	ldr	r3, [r3, #12]
 8006eca:	4a41      	ldr	r2, [pc, #260]	; (8006fd0 <Init+0x110>)
 8006ecc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006ed0:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8006ed2:	4b40      	ldr	r3, [pc, #256]	; (8006fd4 <Init+0x114>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a3f      	ldr	r2, [pc, #252]	; (8006fd4 <Init+0x114>)
 8006ed8:	f043 0301 	orr.w	r3, r3, #1
 8006edc:	6013      	str	r3, [r2, #0]
	/*
	 * STM    UART        USART2 .
	 */
	LL_USART_Enable(USART2);
 8006ede:	483e      	ldr	r0, [pc, #248]	; (8006fd8 <Init+0x118>)
 8006ee0:	f7ff ff58 	bl	8006d94 <LL_USART_Enable>

	/*
	* 1ms   SysTick . custom_delay.h  Custom_Delay_Get_SysTick
	*  SvsTick       .
	*/
	Custom_Delay_Init_SysTick();
 8006ee4:	f7ff ffc0 	bl	8006e68 <Custom_Delay_Init_SysTick>

	/*
	 * OLED   Custom_OLED_Init      .
	 *   OLED        .
	 */
	Custom_OLED_Init();
 8006ee8:	f7fd ffec 	bl	8004ec4 <Custom_OLED_Init>

	/*
	 *    Custom_FileSystem_Load      .
	 *           .
	 */
	Custom_FileSystem_Load();
 8006eec:	f7fd fe1c 	bl	8004b28 <Custom_FileSystem_Load>
	 *    , /0         ,
	 * /1         .
	 *  /r, /g, /b     , ,  .
	 * ,      "Hello"  ,           "ZETIN!" .
	 */
	Custom_OLED_Init();
 8006ef0:	f7fd ffe8 	bl	8004ec4 <Custom_OLED_Init>
	Custom_OLED_Printf("/0Hello, /1/bZETIN!");
 8006ef4:	4839      	ldr	r0, [pc, #228]	; (8006fdc <Init+0x11c>)
 8006ef6:	f7fe f8ab 	bl	8005050 <Custom_OLED_Printf>
	Custom_Delay_ms(1000);
 8006efa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006efe:	f7ff ffa3 	bl	8006e48 <Custom_Delay_ms>

	/*
	 *    .
	 * Custom_Switch_Read   1ms   ,          .
	 */
	t_menuData menus[] = {
 8006f02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f06:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f0a:	4a35      	ldr	r2, [pc, #212]	; (8006fe0 <Init+0x120>)
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	4611      	mov	r1, r2
 8006f10:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8006f14:	461a      	mov	r2, r3
 8006f16:	f003 fb62 	bl	800a5de <memcpy>
			{ "Drive Data     ", Print_Drive_Data },
//			{ "Test Velocity  ", Motor_Test_Velocity },
//			{ "Switch Test    ", Switch_Test },
	};

	uint8_t sw = 0;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
	uint8_t count = 0;
 8006f20:	2300      	movs	r3, #0
 8006f22:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	uint8_t menuCnt = sizeof(menus) / sizeof(t_menuData);
 8006f26:	230f      	movs	r3, #15
 8006f28:	f887 312d 	strb.w	r3, [r7, #301]	; 0x12d

	Custom_OLED_Clear();
 8006f2c:	f7fd ffab 	bl	8004e86 <Custom_OLED_Clear>
	while(1) {
		Custom_OLED_Clear();
 8006f30:	f7fd ffa9 	bl	8004e86 <Custom_OLED_Clear>
		while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8006f34:	e033      	b.n	8006f9e <Init+0xde>
			Custom_OLED_Printf("%s", menus[count].menuName);
 8006f36:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8006f3a:	4639      	mov	r1, r7
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	4413      	add	r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	440b      	add	r3, r1
 8006f46:	4619      	mov	r1, r3
 8006f48:	4826      	ldr	r0, [pc, #152]	; (8006fe4 <Init+0x124>)
 8006f4a:	f7fe f881 	bl	8005050 <Custom_OLED_Printf>

			if (sw == CUSTOM_SW_1) {
 8006f4e:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d10f      	bne.n	8006f76 <Init+0xb6>
				if (count == 0)
 8006f56:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d105      	bne.n	8006f6a <Init+0xaa>
					count = menuCnt - 1;
 8006f5e:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8006f62:	3b01      	subs	r3, #1
 8006f64:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8006f68:	e019      	b.n	8006f9e <Init+0xde>
				else
					count--;
 8006f6a:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8006f74:	e013      	b.n	8006f9e <Init+0xde>
			}
			else if (sw == CUSTOM_SW_2) {
 8006f76:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d10f      	bne.n	8006f9e <Init+0xde>
				if (count == menuCnt - 1)
 8006f7e:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8006f82:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8006f86:	3b01      	subs	r3, #1
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d103      	bne.n	8006f94 <Init+0xd4>
					count = 0;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8006f92:	e004      	b.n	8006f9e <Init+0xde>
				else
					count++;
 8006f94:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006f98:	3301      	adds	r3, #1
 8006f9a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
		while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8006f9e:	f7fe fb87 	bl	80056b0 <Custom_Switch_Read>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
 8006fa8:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8006fac:	2b04      	cmp	r3, #4
 8006fae:	d1c2      	bne.n	8006f36 <Init+0x76>
			}
		}
		menus[count].func();
 8006fb0:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8006fb4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fb8:	f5a3 7198 	sub.w	r1, r3, #304	; 0x130
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	440b      	add	r3, r1
 8006fc6:	3310      	adds	r3, #16
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4798      	blx	r3
		Custom_OLED_Clear();
 8006fcc:	e7b0      	b.n	8006f30 <Init+0x70>
 8006fce:	bf00      	nop
 8006fd0:	e000edf0 	.word	0xe000edf0
 8006fd4:	e0001000 	.word	0xe0001000
 8006fd8:	40004400 	.word	0x40004400
 8006fdc:	0800cb30 	.word	0x0800cb30
 8006fe0:	0800cb48 	.word	0x0800cb48
 8006fe4:	0800cb44 	.word	0x0800cb44

08006fe8 <LL_TIM_EnableCounter>:
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f043 0201 	orr.w	r2, r3, #1
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	601a      	str	r2, [r3, #0]
}
 8006ffc:	bf00      	nop
 8006ffe:	370c      	adds	r7, #12
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <LL_TIM_DisableCounter>:
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f023 0201 	bic.w	r2, r3, #1
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	601a      	str	r2, [r3, #0]
}
 800701c:	bf00      	nop
 800701e:	370c      	adds	r7, #12
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <LL_TIM_CC_EnableChannel>:
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a1a      	ldr	r2, [r3, #32]
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	431a      	orrs	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	621a      	str	r2, [r3, #32]
}
 800703e:	bf00      	nop
 8007040:	370c      	adds	r7, #12
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr

0800704a <LL_TIM_CC_DisableChannel>:
{
 800704a:	b480      	push	{r7}
 800704c:	b083      	sub	sp, #12
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
 8007052:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a1a      	ldr	r2, [r3, #32]
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	43db      	mvns	r3, r3
 800705c:	401a      	ands	r2, r3
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	621a      	str	r2, [r3, #32]
}
 8007062:	bf00      	nop
 8007064:	370c      	adds	r7, #12
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr

0800706e <LL_TIM_OC_SetCompareCH2>:
{
 800706e:	b480      	push	{r7}
 8007070:	b083      	sub	sp, #12
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
 8007076:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	683a      	ldr	r2, [r7, #0]
 800707c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800707e:	bf00      	nop
 8007080:	370c      	adds	r7, #12
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr

0800708a <Custom_GPIO_Set>:
		uint32_t value) {
 800708a:	b480      	push	{r7}
 800708c:	b085      	sub	sp, #20
 800708e:	af00      	add	r7, sp, #0
 8007090:	60f8      	str	r0, [r7, #12]
 8007092:	60b9      	str	r1, [r7, #8]
 8007094:	607a      	str	r2, [r7, #4]
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	695a      	ldr	r2, [r3, #20]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	43db      	mvns	r3, r3
 800709e:	401a      	ands	r2, r3
			| (PinMask & (((!!value) << 31) >> 31));
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d002      	beq.n	80070ac <Custom_GPIO_Set+0x22>
 80070a6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80070aa:	e000      	b.n	80070ae <Custom_GPIO_Set+0x24>
 80070ac:	2100      	movs	r1, #0
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	400b      	ands	r3, r1
 80070b2:	431a      	orrs	r2, r3
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	615a      	str	r2, [r3, #20]
}
 80070b8:	bf00      	nop
 80070ba:	3714      	adds	r7, #20
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <Position_Windowing>:
__STATIC_INLINE void	Position_Windowing() {
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
	int		window = (positionVal + 30000) / 4000;
 80070ca:	4b12      	ldr	r3, [pc, #72]	; (8007114 <Position_Windowing+0x50>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80070d2:	3330      	adds	r3, #48	; 0x30
 80070d4:	4a10      	ldr	r2, [pc, #64]	; (8007118 <Position_Windowing+0x54>)
 80070d6:	fb82 1203 	smull	r1, r2, r2, r3
 80070da:	1212      	asrs	r2, r2, #8
 80070dc:	17db      	asrs	r3, r3, #31
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	607b      	str	r3, [r7, #4]
	positionIdxMax = GET_MIN(window + WINDOW_SIZE_HALF, IR_SENSOR_LEN - 1);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b0d      	cmp	r3, #13
 80070e6:	bfa8      	it	ge
 80070e8:	230d      	movge	r3, #13
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	3302      	adds	r3, #2
 80070ee:	b2da      	uxtb	r2, r3
 80070f0:	4b0a      	ldr	r3, [pc, #40]	; (800711c <Position_Windowing+0x58>)
 80070f2:	701a      	strb	r2, [r3, #0]
	positionIdxMin = GET_MAX(window - WINDOW_SIZE_HALF + 1, 0);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	bfb8      	it	lt
 80070fa:	2301      	movlt	r3, #1
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	3b01      	subs	r3, #1
 8007100:	b2da      	uxtb	r2, r3
 8007102:	4b07      	ldr	r3, [pc, #28]	; (8007120 <Position_Windowing+0x5c>)
 8007104:	701a      	strb	r2, [r3, #0]
}
 8007106:	bf00      	nop
 8007108:	370c      	adds	r7, #12
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	20001460 	.word	0x20001460
 8007118:	10624dd3 	.word	0x10624dd3
 800711c:	2000001c 	.word	0x2000001c
 8007120:	2000001d 	.word	0x2000001d

08007124 <Sum_Position_Val>:
__STATIC_INLINE void	Sum_Position_Val(uint8_t idx) {
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	4603      	mov	r3, r0
 800712c:	71fb      	strb	r3, [r7, #7]
	if (positionIdxMin <= idx && idx <= positionIdxMax) {
 800712e:	4b15      	ldr	r3, [pc, #84]	; (8007184 <Sum_Position_Val+0x60>)
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	b2db      	uxtb	r3, r3
 8007134:	79fa      	ldrb	r2, [r7, #7]
 8007136:	429a      	cmp	r2, r3
 8007138:	d31e      	bcc.n	8007178 <Sum_Position_Val+0x54>
 800713a:	4b13      	ldr	r3, [pc, #76]	; (8007188 <Sum_Position_Val+0x64>)
 800713c:	781b      	ldrb	r3, [r3, #0]
 800713e:	b2db      	uxtb	r3, r3
 8007140:	79fa      	ldrb	r2, [r7, #7]
 8007142:	429a      	cmp	r2, r3
 8007144:	d818      	bhi.n	8007178 <Sum_Position_Val+0x54>
		positionSum += positionTable[idx] * sensorNormVals[idx];
 8007146:	79fb      	ldrb	r3, [r7, #7]
 8007148:	4a10      	ldr	r2, [pc, #64]	; (800718c <Sum_Position_Val+0x68>)
 800714a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800714e:	79fa      	ldrb	r2, [r7, #7]
 8007150:	490f      	ldr	r1, [pc, #60]	; (8007190 <Sum_Position_Val+0x6c>)
 8007152:	5c8a      	ldrb	r2, [r1, r2]
 8007154:	b2d2      	uxtb	r2, r2
 8007156:	fb03 f202 	mul.w	r2, r3, r2
 800715a:	4b0e      	ldr	r3, [pc, #56]	; (8007194 <Sum_Position_Val+0x70>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4413      	add	r3, r2
 8007160:	4a0c      	ldr	r2, [pc, #48]	; (8007194 <Sum_Position_Val+0x70>)
 8007162:	6013      	str	r3, [r2, #0]
		sensorNormValsSum += sensorNormVals[idx];
 8007164:	79fb      	ldrb	r3, [r7, #7]
 8007166:	4a0a      	ldr	r2, [pc, #40]	; (8007190 <Sum_Position_Val+0x6c>)
 8007168:	5cd3      	ldrb	r3, [r2, r3]
 800716a:	b2db      	uxtb	r3, r3
 800716c:	461a      	mov	r2, r3
 800716e:	4b0a      	ldr	r3, [pc, #40]	; (8007198 <Sum_Position_Val+0x74>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4413      	add	r3, r2
 8007174:	4a08      	ldr	r2, [pc, #32]	; (8007198 <Sum_Position_Val+0x74>)
 8007176:	6013      	str	r3, [r2, #0]
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr
 8007184:	2000001d 	.word	0x2000001d
 8007188:	2000001c 	.word	0x2000001c
 800718c:	20000080 	.word	0x20000080
 8007190:	200046d0 	.word	0x200046d0
 8007194:	20001468 	.word	0x20001468
 8007198:	2000146c 	.word	0x2000146c

0800719c <Make_Position_Val>:
__STATIC_INLINE void	Make_Position_Val() {
 800719c:	b480      	push	{r7}
 800719e:	af00      	add	r7, sp, #0
		positionVal = positionSum / (sensorNormValsSum + 1);
 80071a0:	4b09      	ldr	r3, [pc, #36]	; (80071c8 <Make_Position_Val+0x2c>)
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	4b09      	ldr	r3, [pc, #36]	; (80071cc <Make_Position_Val+0x30>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	3301      	adds	r3, #1
 80071aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80071ae:	4a08      	ldr	r2, [pc, #32]	; (80071d0 <Make_Position_Val+0x34>)
 80071b0:	6013      	str	r3, [r2, #0]
		positionSum = 0;
 80071b2:	4b05      	ldr	r3, [pc, #20]	; (80071c8 <Make_Position_Val+0x2c>)
 80071b4:	2200      	movs	r2, #0
 80071b6:	601a      	str	r2, [r3, #0]
		sensorNormValsSum = 0;
 80071b8:	4b04      	ldr	r3, [pc, #16]	; (80071cc <Make_Position_Val+0x30>)
 80071ba:	2200      	movs	r2, #0
 80071bc:	601a      	str	r2, [r3, #0]
}
 80071be:	bf00      	nop
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr
 80071c8:	20001468 	.word	0x20001468
 80071cc:	2000146c 	.word	0x2000146c
 80071d0:	20001460 	.word	0x20001460

080071d4 <Positioning>:
__STATIC_INLINE void	Positioning(uint8_t *idx) {
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
	switch(*idx) {
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	2b07      	cmp	r3, #7
 80071e2:	dc02      	bgt.n	80071ea <Positioning+0x16>
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	da03      	bge.n	80071f0 <Positioning+0x1c>
}
 80071e8:	e01d      	b.n	8007226 <Positioning+0x52>
	switch(*idx) {
 80071ea:	2b08      	cmp	r3, #8
 80071ec:	d013      	beq.n	8007216 <Positioning+0x42>
}
 80071ee:	e01a      	b.n	8007226 <Positioning+0x52>
				Sum_Position_Val(*idx);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	4618      	mov	r0, r3
 80071f6:	f7ff ff95 	bl	8007124 <Sum_Position_Val>
				Sum_Position_Val(*idx + 8);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	3308      	adds	r3, #8
 8007200:	b2db      	uxtb	r3, r3
 8007202:	4618      	mov	r0, r3
 8007204:	f7ff ff8e 	bl	8007124 <Sum_Position_Val>
				*idx += 1;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	3301      	adds	r3, #1
 800720e:	b2da      	uxtb	r2, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	701a      	strb	r2, [r3, #0]
				break;
 8007214:	e007      	b.n	8007226 <Positioning+0x52>
				Position_Windowing();
 8007216:	f7ff ff55 	bl	80070c4 <Position_Windowing>
				Make_Position_Val();
 800721a:	f7ff ffbf 	bl	800719c <Make_Position_Val>
				*idx = 0;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	701a      	strb	r2, [r3, #0]
				break;
 8007224:	bf00      	nop
}
 8007226:	bf00      	nop
 8007228:	3708      	adds	r7, #8
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
	...

08007230 <Mark_Masking>:
__STATIC_INLINE void	Mark_Masking(int8_t curIrSensorMid) {
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	4603      	mov	r3, r0
 8007238:	71fb      	strb	r3, [r7, #7]
	if (curIrSensorMid > IR_SENSOR_MID) {
 800723a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800723e:	2b07      	cmp	r3, #7
 8007240:	dd26      	ble.n	8007290 <Mark_Masking+0x60>
		int8_t moveLen = curIrSensorMid - IR_SENSOR_MID;
 8007242:	79fb      	ldrb	r3, [r7, #7]
 8007244:	3b07      	subs	r3, #7
 8007246:	b2db      	uxtb	r3, r3
 8007248:	73bb      	strb	r3, [r7, #14]
		lineMasking = LINE_MASKING_INIT >> moveLen;
 800724a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800724e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8007252:	fa42 f303 	asr.w	r3, r2, r3
 8007256:	b29a      	uxth	r2, r3
 8007258:	4b2c      	ldr	r3, [pc, #176]	; (800730c <Mark_Masking+0xdc>)
 800725a:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT >> moveLen;
 800725c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007260:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8007264:	fa42 f303 	asr.w	r3, r2, r3
 8007268:	b29a      	uxth	r2, r3
 800726a:	4b29      	ldr	r3, [pc, #164]	; (8007310 <Mark_Masking+0xe0>)
 800726c:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT >> moveLen;
 800726e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007272:	220e      	movs	r2, #14
 8007274:	fa42 f303 	asr.w	r3, r2, r3
 8007278:	b29a      	uxth	r2, r3
 800727a:	4b26      	ldr	r3, [pc, #152]	; (8007314 <Mark_Masking+0xe4>)
 800727c:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 800727e:	4b24      	ldr	r3, [pc, #144]	; (8007310 <Mark_Masking+0xe0>)
 8007280:	881a      	ldrh	r2, [r3, #0]
 8007282:	4b24      	ldr	r3, [pc, #144]	; (8007314 <Mark_Masking+0xe4>)
 8007284:	881b      	ldrh	r3, [r3, #0]
 8007286:	4313      	orrs	r3, r2
 8007288:	b29a      	uxth	r2, r3
 800728a:	4b23      	ldr	r3, [pc, #140]	; (8007318 <Mark_Masking+0xe8>)
 800728c:	801a      	strh	r2, [r3, #0]
 800728e:	e026      	b.n	80072de <Mark_Masking+0xae>
		int8_t moveLen = IR_SENSOR_MID - curIrSensorMid;
 8007290:	79fb      	ldrb	r3, [r7, #7]
 8007292:	f1c3 0307 	rsb	r3, r3, #7
 8007296:	b2db      	uxtb	r3, r3
 8007298:	73fb      	strb	r3, [r7, #15]
		lineMasking = LINE_MASKING_INIT << moveLen;
 800729a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800729e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80072a2:	fa02 f303 	lsl.w	r3, r2, r3
 80072a6:	b29a      	uxth	r2, r3
 80072a8:	4b18      	ldr	r3, [pc, #96]	; (800730c <Mark_Masking+0xdc>)
 80072aa:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT << moveLen;
 80072ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072b0:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 80072b4:	fa02 f303 	lsl.w	r3, r2, r3
 80072b8:	b29a      	uxth	r2, r3
 80072ba:	4b15      	ldr	r3, [pc, #84]	; (8007310 <Mark_Masking+0xe0>)
 80072bc:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT << moveLen;
 80072be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072c2:	220e      	movs	r2, #14
 80072c4:	fa02 f303 	lsl.w	r3, r2, r3
 80072c8:	b29a      	uxth	r2, r3
 80072ca:	4b12      	ldr	r3, [pc, #72]	; (8007314 <Mark_Masking+0xe4>)
 80072cc:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 80072ce:	4b10      	ldr	r3, [pc, #64]	; (8007310 <Mark_Masking+0xe0>)
 80072d0:	881a      	ldrh	r2, [r3, #0]
 80072d2:	4b10      	ldr	r3, [pc, #64]	; (8007314 <Mark_Masking+0xe4>)
 80072d4:	881b      	ldrh	r3, [r3, #0]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	b29a      	uxth	r2, r3
 80072da:	4b0f      	ldr	r3, [pc, #60]	; (8007318 <Mark_Masking+0xe8>)
 80072dc:	801a      	strh	r2, [r3, #0]
	markAreaMasking = ~(lineMasking << 1 | lineMasking >> 1);
 80072de:	4b0b      	ldr	r3, [pc, #44]	; (800730c <Mark_Masking+0xdc>)
 80072e0:	881b      	ldrh	r3, [r3, #0]
 80072e2:	005b      	lsls	r3, r3, #1
 80072e4:	b21a      	sxth	r2, r3
 80072e6:	4b09      	ldr	r3, [pc, #36]	; (800730c <Mark_Masking+0xdc>)
 80072e8:	881b      	ldrh	r3, [r3, #0]
 80072ea:	085b      	lsrs	r3, r3, #1
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	b21b      	sxth	r3, r3
 80072f0:	4313      	orrs	r3, r2
 80072f2:	b21b      	sxth	r3, r3
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	43db      	mvns	r3, r3
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	4b08      	ldr	r3, [pc, #32]	; (800731c <Mark_Masking+0xec>)
 80072fc:	801a      	strh	r2, [r3, #0]
}
 80072fe:	bf00      	nop
 8007300:	3714      	adds	r7, #20
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	2000003e 	.word	0x2000003e
 8007310:	20000042 	.word	0x20000042
 8007314:	20000040 	.word	0x20000040
 8007318:	20000044 	.word	0x20000044
 800731c:	20000046 	.word	0x20000046

08007320 <Mark_Accumming>:
__STATIC_INLINE void	Mark_Accumming(int8_t curIrSensorMid) {
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	4603      	mov	r3, r0
 8007328:	71fb      	strb	r3, [r7, #7]
	if (curIrSensorMid < 11) {
 800732a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800732e:	2b0a      	cmp	r3, #10
 8007330:	dc17      	bgt.n	8007362 <Mark_Accumming+0x42>
		irSensorStateSum |= irSensorState & lineMasking >> (11 - curIrSensorMid);
 8007332:	4b2a      	ldr	r3, [pc, #168]	; (80073dc <Mark_Accumming+0xbc>)
 8007334:	881b      	ldrh	r3, [r3, #0]
 8007336:	b29b      	uxth	r3, r3
 8007338:	461a      	mov	r2, r3
 800733a:	4b29      	ldr	r3, [pc, #164]	; (80073e0 <Mark_Accumming+0xc0>)
 800733c:	881b      	ldrh	r3, [r3, #0]
 800733e:	4619      	mov	r1, r3
 8007340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007344:	f1c3 030b 	rsb	r3, r3, #11
 8007348:	fa41 f303 	asr.w	r3, r1, r3
 800734c:	4013      	ands	r3, r2
 800734e:	b25a      	sxtb	r2, r3
 8007350:	4b24      	ldr	r3, [pc, #144]	; (80073e4 <Mark_Accumming+0xc4>)
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	b25b      	sxtb	r3, r3
 8007356:	4313      	orrs	r3, r2
 8007358:	b25b      	sxtb	r3, r3
 800735a:	b2da      	uxtb	r2, r3
 800735c:	4b21      	ldr	r3, [pc, #132]	; (80073e4 <Mark_Accumming+0xc4>)
 800735e:	701a      	strb	r2, [r3, #0]
 8007360:	e015      	b.n	800738e <Mark_Accumming+0x6e>
		irSensorStateSum |= irSensorState & lineMasking << (curIrSensorMid - 11);
 8007362:	4b1e      	ldr	r3, [pc, #120]	; (80073dc <Mark_Accumming+0xbc>)
 8007364:	881b      	ldrh	r3, [r3, #0]
 8007366:	b29b      	uxth	r3, r3
 8007368:	461a      	mov	r2, r3
 800736a:	4b1d      	ldr	r3, [pc, #116]	; (80073e0 <Mark_Accumming+0xc0>)
 800736c:	881b      	ldrh	r3, [r3, #0]
 800736e:	4619      	mov	r1, r3
 8007370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007374:	3b0b      	subs	r3, #11
 8007376:	fa01 f303 	lsl.w	r3, r1, r3
 800737a:	4013      	ands	r3, r2
 800737c:	b25a      	sxtb	r2, r3
 800737e:	4b19      	ldr	r3, [pc, #100]	; (80073e4 <Mark_Accumming+0xc4>)
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	b25b      	sxtb	r3, r3
 8007384:	4313      	orrs	r3, r2
 8007386:	b25b      	sxtb	r3, r3
 8007388:	b2da      	uxtb	r2, r3
 800738a:	4b16      	ldr	r3, [pc, #88]	; (80073e4 <Mark_Accumming+0xc4>)
 800738c:	701a      	strb	r2, [r3, #0]
	if ( __builtin_popcount(irSensorState & leftMarkMasking) != 0) {
 800738e:	4b13      	ldr	r3, [pc, #76]	; (80073dc <Mark_Accumming+0xbc>)
 8007390:	881b      	ldrh	r3, [r3, #0]
 8007392:	b29a      	uxth	r2, r3
 8007394:	4b14      	ldr	r3, [pc, #80]	; (80073e8 <Mark_Accumming+0xc8>)
 8007396:	881b      	ldrh	r3, [r3, #0]
 8007398:	4013      	ands	r3, r2
 800739a:	b29b      	uxth	r3, r3
 800739c:	2b00      	cmp	r3, #0
 800739e:	d006      	beq.n	80073ae <Mark_Accumming+0x8e>
		irSensorStateSum |= 0x80;
 80073a0:	4b10      	ldr	r3, [pc, #64]	; (80073e4 <Mark_Accumming+0xc4>)
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80073a8:	b2da      	uxtb	r2, r3
 80073aa:	4b0e      	ldr	r3, [pc, #56]	; (80073e4 <Mark_Accumming+0xc4>)
 80073ac:	701a      	strb	r2, [r3, #0]
	if ( __builtin_popcount(irSensorState & rightMarkMasking) != 0) {
 80073ae:	4b0b      	ldr	r3, [pc, #44]	; (80073dc <Mark_Accumming+0xbc>)
 80073b0:	881b      	ldrh	r3, [r3, #0]
 80073b2:	b29a      	uxth	r2, r3
 80073b4:	4b0d      	ldr	r3, [pc, #52]	; (80073ec <Mark_Accumming+0xcc>)
 80073b6:	881b      	ldrh	r3, [r3, #0]
 80073b8:	4013      	ands	r3, r2
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d006      	beq.n	80073ce <Mark_Accumming+0xae>
		irSensorStateSum |= 0x01;
 80073c0:	4b08      	ldr	r3, [pc, #32]	; (80073e4 <Mark_Accumming+0xc4>)
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	f043 0301 	orr.w	r3, r3, #1
 80073c8:	b2da      	uxtb	r2, r3
 80073ca:	4b06      	ldr	r3, [pc, #24]	; (80073e4 <Mark_Accumming+0xc4>)
 80073cc:	701a      	strb	r2, [r3, #0]
}
 80073ce:	bf00      	nop
 80073d0:	370c      	adds	r7, #12
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	200046f0 	.word	0x200046f0
 80073e0:	2000003e 	.word	0x2000003e
 80073e4:	2000468c 	.word	0x2000468c
 80073e8:	20000042 	.word	0x20000042
 80073ec:	20000040 	.word	0x20000040

080073f0 <Mark_Accumming_Reset>:
__STATIC_INLINE void	Mark_Accumming_Reset() {
 80073f0:	b480      	push	{r7}
 80073f2:	af00      	add	r7, sp, #0
	irSensorStateSum = 0x00;
 80073f4:	4b03      	ldr	r3, [pc, #12]	; (8007404 <Mark_Accumming_Reset+0x14>)
 80073f6:	2200      	movs	r2, #0
 80073f8:	701a      	strb	r2, [r3, #0]
}
 80073fa:	bf00      	nop
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr
 8007404:	2000468c 	.word	0x2000468c

08007408 <Is_Line_Out>:
__STATIC_INLINE uint8_t	Is_Line_Out() {
 8007408:	b480      	push	{r7}
 800740a:	af00      	add	r7, sp, #0
	if (irSensorState == 0x00) {
 800740c:	4b06      	ldr	r3, [pc, #24]	; (8007428 <Is_Line_Out+0x20>)
 800740e:	881b      	ldrh	r3, [r3, #0]
 8007410:	b29b      	uxth	r3, r3
 8007412:	2b00      	cmp	r3, #0
 8007414:	d101      	bne.n	800741a <Is_Line_Out+0x12>
		return CUSTOM_TRUE;
 8007416:	2301      	movs	r3, #1
 8007418:	e000      	b.n	800741c <Is_Line_Out+0x14>
	return CUSTOM_FALSE;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr
 8007426:	bf00      	nop
 8007428:	200046f0 	.word	0x200046f0

0800742c <Is_Passed_Marker>:
__STATIC_INLINE uint8_t	Is_Passed_Marker() {
 800742c:	b480      	push	{r7}
 800742e:	af00      	add	r7, sp, #0
	if ( __builtin_popcount(irSensorState & markAreaMasking) == 0 ) {
 8007430:	4b08      	ldr	r3, [pc, #32]	; (8007454 <Is_Passed_Marker+0x28>)
 8007432:	881b      	ldrh	r3, [r3, #0]
 8007434:	b29a      	uxth	r2, r3
 8007436:	4b08      	ldr	r3, [pc, #32]	; (8007458 <Is_Passed_Marker+0x2c>)
 8007438:	881b      	ldrh	r3, [r3, #0]
 800743a:	4013      	ands	r3, r2
 800743c:	b29b      	uxth	r3, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <Is_Passed_Marker+0x1a>
		return CUSTOM_TRUE;
 8007442:	2301      	movs	r3, #1
 8007444:	e000      	b.n	8007448 <Is_Passed_Marker+0x1c>
	return CUSTOM_FALSE;
 8007446:	2300      	movs	r3, #0
}
 8007448:	4618      	mov	r0, r3
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	200046f0 	.word	0x200046f0
 8007458:	20000046 	.word	0x20000046

0800745c <Decision>:
__STATIC_INLINE void	Decision() {
 800745c:	b480      	push	{r7}
 800745e:	af00      	add	r7, sp, #0
	if (irSensorStateSum == 0xff) {
 8007460:	4b1f      	ldr	r3, [pc, #124]	; (80074e0 <Decision+0x84>)
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	2bff      	cmp	r3, #255	; 0xff
 8007466:	d103      	bne.n	8007470 <Decision+0x14>
		markState = MARK_CROSS;
 8007468:	4b1e      	ldr	r3, [pc, #120]	; (80074e4 <Decision+0x88>)
 800746a:	2205      	movs	r2, #5
 800746c:	701a      	strb	r2, [r3, #0]
}
 800746e:	e031      	b.n	80074d4 <Decision+0x78>
	else if ((irSensorStateSum & 0x81) == 0x81) {
 8007470:	4b1b      	ldr	r3, [pc, #108]	; (80074e0 <Decision+0x84>)
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	f003 0381 	and.w	r3, r3, #129	; 0x81
 8007478:	2b81      	cmp	r3, #129	; 0x81
 800747a:	d109      	bne.n	8007490 <Decision+0x34>
		markState = MARK_END;
 800747c:	4b19      	ldr	r3, [pc, #100]	; (80074e4 <Decision+0x88>)
 800747e:	2204      	movs	r2, #4
 8007480:	701a      	strb	r2, [r3, #0]
		endMarkCnt++;
 8007482:	4b19      	ldr	r3, [pc, #100]	; (80074e8 <Decision+0x8c>)
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	3301      	adds	r3, #1
 8007488:	b2da      	uxtb	r2, r3
 800748a:	4b17      	ldr	r3, [pc, #92]	; (80074e8 <Decision+0x8c>)
 800748c:	701a      	strb	r2, [r3, #0]
}
 800748e:	e021      	b.n	80074d4 <Decision+0x78>
	else if ((irSensorStateSum & 0x80) == 0x80) {
 8007490:	4b13      	ldr	r3, [pc, #76]	; (80074e0 <Decision+0x84>)
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	b25b      	sxtb	r3, r3
 8007496:	2b00      	cmp	r3, #0
 8007498:	da0b      	bge.n	80074b2 <Decision+0x56>
		if (markState == MARK_CURVE_L) {
 800749a:	4b12      	ldr	r3, [pc, #72]	; (80074e4 <Decision+0x88>)
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	2b03      	cmp	r3, #3
 80074a0:	d103      	bne.n	80074aa <Decision+0x4e>
			markState = MARK_STRAIGHT;
 80074a2:	4b10      	ldr	r3, [pc, #64]	; (80074e4 <Decision+0x88>)
 80074a4:	2201      	movs	r2, #1
 80074a6:	701a      	strb	r2, [r3, #0]
}
 80074a8:	e014      	b.n	80074d4 <Decision+0x78>
			markState = MARK_CURVE_L;
 80074aa:	4b0e      	ldr	r3, [pc, #56]	; (80074e4 <Decision+0x88>)
 80074ac:	2203      	movs	r2, #3
 80074ae:	701a      	strb	r2, [r3, #0]
}
 80074b0:	e010      	b.n	80074d4 <Decision+0x78>
	else if ((irSensorStateSum & 0x01) == 0x01) {
 80074b2:	4b0b      	ldr	r3, [pc, #44]	; (80074e0 <Decision+0x84>)
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00a      	beq.n	80074d4 <Decision+0x78>
		if (markState == MARK_CURVE_R) {
 80074be:	4b09      	ldr	r3, [pc, #36]	; (80074e4 <Decision+0x88>)
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	2b02      	cmp	r3, #2
 80074c4:	d103      	bne.n	80074ce <Decision+0x72>
			markState = MARK_STRAIGHT;
 80074c6:	4b07      	ldr	r3, [pc, #28]	; (80074e4 <Decision+0x88>)
 80074c8:	2201      	movs	r2, #1
 80074ca:	701a      	strb	r2, [r3, #0]
}
 80074cc:	e002      	b.n	80074d4 <Decision+0x78>
			markState = MARK_CURVE_R;
 80074ce:	4b05      	ldr	r3, [pc, #20]	; (80074e4 <Decision+0x88>)
 80074d0:	2202      	movs	r2, #2
 80074d2:	701a      	strb	r2, [r3, #0]
}
 80074d4:	bf00      	nop
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	2000468c 	.word	0x2000468c
 80074e4:	2000003c 	.word	0x2000003c
 80074e8:	2000468b 	.word	0x2000468b

080074ec <Drive_State_Machine>:
__STATIC_INLINE void	Drive_State_Machine() {
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
	int8_t	curIrSensorMid = positionIdxMax - WINDOW_SIZE_HALF;
 80074f2:	4b4e      	ldr	r3, [pc, #312]	; (800762c <Drive_State_Machine+0x140>)
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	3b02      	subs	r3, #2
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	71fb      	strb	r3, [r7, #7]
	Mark_Masking(curIrSensorMid);
 80074fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007502:	4618      	mov	r0, r3
 8007504:	f7ff fe94 	bl	8007230 <Mark_Masking>
	switch (driveState) {
 8007508:	4b49      	ldr	r3, [pc, #292]	; (8007630 <Drive_State_Machine+0x144>)
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	2b04      	cmp	r3, #4
 800750e:	f200 8089 	bhi.w	8007624 <Drive_State_Machine+0x138>
 8007512:	a201      	add	r2, pc, #4	; (adr r2, 8007518 <Drive_State_Machine+0x2c>)
 8007514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007518:	0800752d 	.word	0x0800752d
 800751c:	0800758b 	.word	0x0800758b
 8007520:	080075b9 	.word	0x080075b9
 8007524:	080075df 	.word	0x080075df
 8007528:	080075eb 	.word	0x080075eb
				if (__builtin_popcount(irSensorState & lineMasking) >= 4) {
 800752c:	4b41      	ldr	r3, [pc, #260]	; (8007634 <Drive_State_Machine+0x148>)
 800752e:	881b      	ldrh	r3, [r3, #0]
 8007530:	b29a      	uxth	r2, r3
 8007532:	4b41      	ldr	r3, [pc, #260]	; (8007638 <Drive_State_Machine+0x14c>)
 8007534:	881b      	ldrh	r3, [r3, #0]
 8007536:	4013      	ands	r3, r2
 8007538:	b29b      	uxth	r3, r3
 800753a:	4618      	mov	r0, r3
 800753c:	f7f9 fb54 	bl	8000be8 <__popcountsi2>
 8007540:	4603      	mov	r3, r0
 8007542:	2b03      	cmp	r3, #3
 8007544:	dd05      	ble.n	8007552 <Drive_State_Machine+0x66>
					Mark_Accumming_Reset();
 8007546:	f7ff ff53 	bl	80073f0 <Mark_Accumming_Reset>
					driveState = DRIVE_STATE_CROSS;
 800754a:	4b39      	ldr	r3, [pc, #228]	; (8007630 <Drive_State_Machine+0x144>)
 800754c:	2201      	movs	r2, #1
 800754e:	701a      	strb	r2, [r3, #0]
				break;
 8007550:	e061      	b.n	8007616 <Drive_State_Machine+0x12a>
				else if (__builtin_popcount(irSensorState & bothMarkMasking) != 0) {
 8007552:	4b38      	ldr	r3, [pc, #224]	; (8007634 <Drive_State_Machine+0x148>)
 8007554:	881b      	ldrh	r3, [r3, #0]
 8007556:	b29a      	uxth	r2, r3
 8007558:	4b38      	ldr	r3, [pc, #224]	; (800763c <Drive_State_Machine+0x150>)
 800755a:	881b      	ldrh	r3, [r3, #0]
 800755c:	4013      	ands	r3, r2
 800755e:	b29b      	uxth	r3, r3
 8007560:	2b00      	cmp	r3, #0
 8007562:	d005      	beq.n	8007570 <Drive_State_Machine+0x84>
					Mark_Accumming_Reset();
 8007564:	f7ff ff44 	bl	80073f0 <Mark_Accumming_Reset>
					driveState = DRIVE_STATE_MARKER;
 8007568:	4b31      	ldr	r3, [pc, #196]	; (8007630 <Drive_State_Machine+0x144>)
 800756a:	2202      	movs	r2, #2
 800756c:	701a      	strb	r2, [r3, #0]
				break;
 800756e:	e052      	b.n	8007616 <Drive_State_Machine+0x12a>
				else if (Is_Line_Out()) {
 8007570:	f7ff ff4a 	bl	8007408 <Is_Line_Out>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d04d      	beq.n	8007616 <Drive_State_Machine+0x12a>
					lineOutStartTime = uwTick;
 800757a:	4b31      	ldr	r3, [pc, #196]	; (8007640 <Drive_State_Machine+0x154>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a31      	ldr	r2, [pc, #196]	; (8007644 <Drive_State_Machine+0x158>)
 8007580:	6013      	str	r3, [r2, #0]
					driveState = DRIVE_DECISION_LINE_OUT;
 8007582:	4b2b      	ldr	r3, [pc, #172]	; (8007630 <Drive_State_Machine+0x144>)
 8007584:	2204      	movs	r2, #4
 8007586:	701a      	strb	r2, [r3, #0]
				break;
 8007588:	e045      	b.n	8007616 <Drive_State_Machine+0x12a>
				Mark_Accumming(curIrSensorMid);
 800758a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800758e:	4618      	mov	r0, r3
 8007590:	f7ff fec6 	bl	8007320 <Mark_Accumming>
				if ( (irSensorStateSum == 0xff && Is_Passed_Marker()) \
 8007594:	4b2c      	ldr	r3, [pc, #176]	; (8007648 <Drive_State_Machine+0x15c>)
 8007596:	781b      	ldrb	r3, [r3, #0]
 8007598:	2bff      	cmp	r3, #255	; 0xff
 800759a:	d104      	bne.n	80075a6 <Drive_State_Machine+0xba>
 800759c:	f7ff ff46 	bl	800742c <Is_Passed_Marker>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d104      	bne.n	80075b0 <Drive_State_Machine+0xc4>
					|| Is_Line_Out() ) {
 80075a6:	f7ff ff2f 	bl	8007408 <Is_Line_Out>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d034      	beq.n	800761a <Drive_State_Machine+0x12e>
					driveState = DRIVE_STATE_DECISION;
 80075b0:	4b1f      	ldr	r3, [pc, #124]	; (8007630 <Drive_State_Machine+0x144>)
 80075b2:	2203      	movs	r2, #3
 80075b4:	701a      	strb	r2, [r3, #0]
				break;
 80075b6:	e030      	b.n	800761a <Drive_State_Machine+0x12e>
				Mark_Accumming(curIrSensorMid);
 80075b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075bc:	4618      	mov	r0, r3
 80075be:	f7ff feaf 	bl	8007320 <Mark_Accumming>
				if (Is_Passed_Marker() || Is_Line_Out()) {
 80075c2:	f7ff ff33 	bl	800742c <Is_Passed_Marker>
 80075c6:	4603      	mov	r3, r0
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d104      	bne.n	80075d6 <Drive_State_Machine+0xea>
 80075cc:	f7ff ff1c 	bl	8007408 <Is_Line_Out>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d023      	beq.n	800761e <Drive_State_Machine+0x132>
					driveState = DRIVE_STATE_DECISION;
 80075d6:	4b16      	ldr	r3, [pc, #88]	; (8007630 <Drive_State_Machine+0x144>)
 80075d8:	2203      	movs	r2, #3
 80075da:	701a      	strb	r2, [r3, #0]
				break;
 80075dc:	e01f      	b.n	800761e <Drive_State_Machine+0x132>
				Decision();
 80075de:	f7ff ff3d 	bl	800745c <Decision>
				driveState = DRIVE_STATE_IDLE;
 80075e2:	4b13      	ldr	r3, [pc, #76]	; (8007630 <Drive_State_Machine+0x144>)
 80075e4:	2200      	movs	r2, #0
 80075e6:	701a      	strb	r2, [r3, #0]
				break;
 80075e8:	e01c      	b.n	8007624 <Drive_State_Machine+0x138>
				markState = MARK_LINE_OUT;
 80075ea:	4b18      	ldr	r3, [pc, #96]	; (800764c <Drive_State_Machine+0x160>)
 80075ec:	2206      	movs	r2, #6
 80075ee:	701a      	strb	r2, [r3, #0]
				if (!Is_Line_Out()) {
 80075f0:	f7ff ff0a 	bl	8007408 <Is_Line_Out>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d103      	bne.n	8007602 <Drive_State_Machine+0x116>
					driveState = DRIVE_STATE_IDLE;
 80075fa:	4b0d      	ldr	r3, [pc, #52]	; (8007630 <Drive_State_Machine+0x144>)
 80075fc:	2200      	movs	r2, #0
 80075fe:	701a      	strb	r2, [r3, #0]
				break ;
 8007600:	e00f      	b.n	8007622 <Drive_State_Machine+0x136>
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {
 8007602:	4b0f      	ldr	r3, [pc, #60]	; (8007640 <Drive_State_Machine+0x154>)
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	4b0f      	ldr	r3, [pc, #60]	; (8007644 <Drive_State_Machine+0x158>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	429a      	cmp	r2, r3
 800760c:	d909      	bls.n	8007622 <Drive_State_Machine+0x136>
					markState = MARK_LINE_OUT;
 800760e:	4b0f      	ldr	r3, [pc, #60]	; (800764c <Drive_State_Machine+0x160>)
 8007610:	2206      	movs	r2, #6
 8007612:	701a      	strb	r2, [r3, #0]
				break ;
 8007614:	e005      	b.n	8007622 <Drive_State_Machine+0x136>
				break;
 8007616:	bf00      	nop
 8007618:	e004      	b.n	8007624 <Drive_State_Machine+0x138>
				break;
 800761a:	bf00      	nop
 800761c:	e002      	b.n	8007624 <Drive_State_Machine+0x138>
				break;
 800761e:	bf00      	nop
 8007620:	e000      	b.n	8007624 <Drive_State_Machine+0x138>
				break ;
 8007622:	bf00      	nop
}
 8007624:	bf00      	nop
 8007626:	3708      	adds	r7, #8
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}
 800762c:	2000001c 	.word	0x2000001c
 8007630:	20001480 	.word	0x20001480
 8007634:	200046f0 	.word	0x200046f0
 8007638:	2000003e 	.word	0x2000003e
 800763c:	20000044 	.word	0x20000044
 8007640:	200002a4 	.word	0x200002a4
 8007644:	20004694 	.word	0x20004694
 8007648:	2000468c 	.word	0x2000468c
 800764c:	2000003c 	.word	0x2000003c

08007650 <Sensor_Test_Raw>:
}




void Sensor_Test_Raw() {
 8007650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007652:	b087      	sub	sp, #28
 8007654:	af06      	add	r7, sp, #24
	Sensor_Start();
 8007656:	f002 f8d9 	bl	800980c <Sensor_Start>
	Custom_OLED_Clear();
 800765a:	f7fd fc14 	bl	8004e86 <Custom_OLED_Clear>

	//  Raw    
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 800765e:	e053      	b.n	8007708 <Sensor_Test_Raw+0xb8>
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8007660:	4b30      	ldr	r3, [pc, #192]	; (8007724 <Sensor_Test_Raw+0xd4>)
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007666:	461d      	mov	r5, r3
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8007668:	4b2e      	ldr	r3, [pc, #184]	; (8007724 <Sensor_Test_Raw+0xd4>)
 800766a:	785b      	ldrb	r3, [r3, #1]
 800766c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800766e:	461e      	mov	r6, r3
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8007670:	4b2c      	ldr	r3, [pc, #176]	; (8007724 <Sensor_Test_Raw+0xd4>)
 8007672:	789b      	ldrb	r3, [r3, #2]
 8007674:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007676:	469c      	mov	ip, r3
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8007678:	4b2a      	ldr	r3, [pc, #168]	; (8007724 <Sensor_Test_Raw+0xd4>)
 800767a:	78db      	ldrb	r3, [r3, #3]
 800767c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800767e:	461a      	mov	r2, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8007680:	4b28      	ldr	r3, [pc, #160]	; (8007724 <Sensor_Test_Raw+0xd4>)
 8007682:	791b      	ldrb	r3, [r3, #4]
 8007684:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007686:	4619      	mov	r1, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8007688:	4b26      	ldr	r3, [pc, #152]	; (8007724 <Sensor_Test_Raw+0xd4>)
 800768a:	795b      	ldrb	r3, [r3, #5]
 800768c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800768e:	4618      	mov	r0, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8007690:	4b24      	ldr	r3, [pc, #144]	; (8007724 <Sensor_Test_Raw+0xd4>)
 8007692:	799b      	ldrb	r3, [r3, #6]
 8007694:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007696:	461c      	mov	r4, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8007698:	4b22      	ldr	r3, [pc, #136]	; (8007724 <Sensor_Test_Raw+0xd4>)
 800769a:	79db      	ldrb	r3, [r3, #7]
 800769c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800769e:	9304      	str	r3, [sp, #16]
 80076a0:	9403      	str	r4, [sp, #12]
 80076a2:	9002      	str	r0, [sp, #8]
 80076a4:	9101      	str	r1, [sp, #4]
 80076a6:	9200      	str	r2, [sp, #0]
 80076a8:	4663      	mov	r3, ip
 80076aa:	4632      	mov	r2, r6
 80076ac:	4629      	mov	r1, r5
 80076ae:	481e      	ldr	r0, [pc, #120]	; (8007728 <Sensor_Test_Raw+0xd8>)
 80076b0:	f7fd fcce 	bl	8005050 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 80076b4:	4b1b      	ldr	r3, [pc, #108]	; (8007724 <Sensor_Test_Raw+0xd4>)
 80076b6:	7a1b      	ldrb	r3, [r3, #8]
 80076b8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076ba:	461d      	mov	r5, r3
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 80076bc:	4b19      	ldr	r3, [pc, #100]	; (8007724 <Sensor_Test_Raw+0xd4>)
 80076be:	7a5b      	ldrb	r3, [r3, #9]
 80076c0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076c2:	461e      	mov	r6, r3
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 80076c4:	4b17      	ldr	r3, [pc, #92]	; (8007724 <Sensor_Test_Raw+0xd4>)
 80076c6:	7a9b      	ldrb	r3, [r3, #10]
 80076c8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076ca:	469c      	mov	ip, r3
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 80076cc:	4b15      	ldr	r3, [pc, #84]	; (8007724 <Sensor_Test_Raw+0xd4>)
 80076ce:	7adb      	ldrb	r3, [r3, #11]
 80076d0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076d2:	461a      	mov	r2, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 80076d4:	4b13      	ldr	r3, [pc, #76]	; (8007724 <Sensor_Test_Raw+0xd4>)
 80076d6:	7b1b      	ldrb	r3, [r3, #12]
 80076d8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076da:	4619      	mov	r1, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 80076dc:	4b11      	ldr	r3, [pc, #68]	; (8007724 <Sensor_Test_Raw+0xd4>)
 80076de:	7b5b      	ldrb	r3, [r3, #13]
 80076e0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076e2:	4618      	mov	r0, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 80076e4:	4b0f      	ldr	r3, [pc, #60]	; (8007724 <Sensor_Test_Raw+0xd4>)
 80076e6:	7b9b      	ldrb	r3, [r3, #14]
 80076e8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076ea:	461c      	mov	r4, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 80076ec:	4b0d      	ldr	r3, [pc, #52]	; (8007724 <Sensor_Test_Raw+0xd4>)
 80076ee:	7bdb      	ldrb	r3, [r3, #15]
 80076f0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076f2:	9304      	str	r3, [sp, #16]
 80076f4:	9403      	str	r4, [sp, #12]
 80076f6:	9002      	str	r0, [sp, #8]
 80076f8:	9101      	str	r1, [sp, #4]
 80076fa:	9200      	str	r2, [sp, #0]
 80076fc:	4663      	mov	r3, ip
 80076fe:	4632      	mov	r2, r6
 8007700:	4629      	mov	r1, r5
 8007702:	480a      	ldr	r0, [pc, #40]	; (800772c <Sensor_Test_Raw+0xdc>)
 8007704:	f7fd fca4 	bl	8005050 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8007708:	f7fd ffd2 	bl	80056b0 <Custom_Switch_Read>
 800770c:	4603      	mov	r3, r0
 800770e:	2b04      	cmp	r3, #4
 8007710:	d1a6      	bne.n	8007660 <Sensor_Test_Raw+0x10>
	}

	Custom_OLED_Clear();
 8007712:	f7fd fbb8 	bl	8004e86 <Custom_OLED_Clear>
	Sensor_Stop();
 8007716:	f002 f891 	bl	800983c <Sensor_Stop>
}
 800771a:	bf00      	nop
 800771c:	3704      	adds	r7, #4
 800771e:	46bd      	mov	sp, r7
 8007720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007722:	bf00      	nop
 8007724:	200046c0 	.word	0x200046c0
 8007728:	0800cd10 	.word	0x0800cd10
 800772c:	0800cd3c 	.word	0x0800cd3c

08007730 <Sensor_Test_Normalized>:





void Sensor_Test_Normalized() {
 8007730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007732:	b087      	sub	sp, #28
 8007734:	af06      	add	r7, sp, #24
	Sensor_Start();
 8007736:	f002 f869 	bl	800980c <Sensor_Start>
	Custom_OLED_Clear();
 800773a:	f7fd fba4 	bl	8004e86 <Custom_OLED_Clear>

	//  Normalized    
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 800773e:	e053      	b.n	80077e8 <Sensor_Test_Normalized+0xb8>
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8007740:	4b30      	ldr	r3, [pc, #192]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007746:	461d      	mov	r5, r3
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8007748:	4b2e      	ldr	r3, [pc, #184]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 800774a:	785b      	ldrb	r3, [r3, #1]
 800774c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800774e:	461e      	mov	r6, r3
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8007750:	4b2c      	ldr	r3, [pc, #176]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 8007752:	789b      	ldrb	r3, [r3, #2]
 8007754:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007756:	469c      	mov	ip, r3
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8007758:	4b2a      	ldr	r3, [pc, #168]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 800775a:	78db      	ldrb	r3, [r3, #3]
 800775c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800775e:	461a      	mov	r2, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8007760:	4b28      	ldr	r3, [pc, #160]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 8007762:	791b      	ldrb	r3, [r3, #4]
 8007764:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007766:	4619      	mov	r1, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8007768:	4b26      	ldr	r3, [pc, #152]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 800776a:	795b      	ldrb	r3, [r3, #5]
 800776c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800776e:	4618      	mov	r0, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8007770:	4b24      	ldr	r3, [pc, #144]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 8007772:	799b      	ldrb	r3, [r3, #6]
 8007774:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007776:	461c      	mov	r4, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8007778:	4b22      	ldr	r3, [pc, #136]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 800777a:	79db      	ldrb	r3, [r3, #7]
 800777c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800777e:	9304      	str	r3, [sp, #16]
 8007780:	9403      	str	r4, [sp, #12]
 8007782:	9002      	str	r0, [sp, #8]
 8007784:	9101      	str	r1, [sp, #4]
 8007786:	9200      	str	r2, [sp, #0]
 8007788:	4663      	mov	r3, ip
 800778a:	4632      	mov	r2, r6
 800778c:	4629      	mov	r1, r5
 800778e:	481e      	ldr	r0, [pc, #120]	; (8007808 <Sensor_Test_Normalized+0xd8>)
 8007790:	f7fd fc5e 	bl	8005050 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 8007794:	4b1b      	ldr	r3, [pc, #108]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 8007796:	7a1b      	ldrb	r3, [r3, #8]
 8007798:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800779a:	461d      	mov	r5, r3
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 800779c:	4b19      	ldr	r3, [pc, #100]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 800779e:	7a5b      	ldrb	r3, [r3, #9]
 80077a0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077a2:	461e      	mov	r6, r3
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 80077a4:	4b17      	ldr	r3, [pc, #92]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 80077a6:	7a9b      	ldrb	r3, [r3, #10]
 80077a8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077aa:	469c      	mov	ip, r3
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 80077ac:	4b15      	ldr	r3, [pc, #84]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 80077ae:	7adb      	ldrb	r3, [r3, #11]
 80077b0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077b2:	461a      	mov	r2, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 80077b4:	4b13      	ldr	r3, [pc, #76]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 80077b6:	7b1b      	ldrb	r3, [r3, #12]
 80077b8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077ba:	4619      	mov	r1, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 80077bc:	4b11      	ldr	r3, [pc, #68]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 80077be:	7b5b      	ldrb	r3, [r3, #13]
 80077c0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077c2:	4618      	mov	r0, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 80077c4:	4b0f      	ldr	r3, [pc, #60]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 80077c6:	7b9b      	ldrb	r3, [r3, #14]
 80077c8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077ca:	461c      	mov	r4, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 80077cc:	4b0d      	ldr	r3, [pc, #52]	; (8007804 <Sensor_Test_Normalized+0xd4>)
 80077ce:	7bdb      	ldrb	r3, [r3, #15]
 80077d0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077d2:	9304      	str	r3, [sp, #16]
 80077d4:	9403      	str	r4, [sp, #12]
 80077d6:	9002      	str	r0, [sp, #8]
 80077d8:	9101      	str	r1, [sp, #4]
 80077da:	9200      	str	r2, [sp, #0]
 80077dc:	4663      	mov	r3, ip
 80077de:	4632      	mov	r2, r6
 80077e0:	4629      	mov	r1, r5
 80077e2:	480a      	ldr	r0, [pc, #40]	; (800780c <Sensor_Test_Normalized+0xdc>)
 80077e4:	f7fd fc34 	bl	8005050 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 80077e8:	f7fd ff62 	bl	80056b0 <Custom_Switch_Read>
 80077ec:	4603      	mov	r3, r0
 80077ee:	2b04      	cmp	r3, #4
 80077f0:	d1a6      	bne.n	8007740 <Sensor_Test_Normalized+0x10>
	}

	Custom_OLED_Clear();
 80077f2:	f7fd fb48 	bl	8004e86 <Custom_OLED_Clear>
	Sensor_Stop();
 80077f6:	f002 f821 	bl	800983c <Sensor_Stop>
}
 80077fa:	bf00      	nop
 80077fc:	3704      	adds	r7, #4
 80077fe:	46bd      	mov	sp, r7
 8007800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007802:	bf00      	nop
 8007804:	200046d0 	.word	0x200046d0
 8007808:	0800cd10 	.word	0x0800cd10
 800780c:	0800cd3c 	.word	0x0800cd3c

08007810 <Sensor_Test_State>:





void Sensor_Test_State() {
 8007810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007812:	b089      	sub	sp, #36	; 0x24
 8007814:	af06      	add	r7, sp, #24
	uint8_t sw = 0;
 8007816:	2300      	movs	r3, #0
 8007818:	71fb      	strb	r3, [r7, #7]

	Sensor_Start();
 800781a:	f001 fff7 	bl	800980c <Sensor_Start>
	Custom_OLED_Clear();
 800781e:	f7fd fb32 	bl	8004e86 <Custom_OLED_Clear>

	//  State    
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8007822:	e0a9      	b.n	8007978 <Sensor_Test_State+0x168>
		Custom_OLED_Printf("/0threshold: %3d", threshold);
 8007824:	4b5c      	ldr	r3, [pc, #368]	; (8007998 <Sensor_Test_State+0x188>)
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	b2db      	uxtb	r3, r3
 800782a:	4619      	mov	r1, r3
 800782c:	485b      	ldr	r0, [pc, #364]	; (800799c <Sensor_Test_State+0x18c>)
 800782e:	f7fd fc0f 	bl	8005050 <Custom_OLED_Printf>

		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007832:	4b5b      	ldr	r3, [pc, #364]	; (80079a0 <Sensor_Test_State+0x190>)
 8007834:	881b      	ldrh	r3, [r3, #0]
 8007836:	b29b      	uxth	r3, r3
 8007838:	0bdb      	lsrs	r3, r3, #15
 800783a:	b29b      	uxth	r3, r3
 800783c:	f003 0501 	and.w	r5, r3, #1
 8007840:	4b57      	ldr	r3, [pc, #348]	; (80079a0 <Sensor_Test_State+0x190>)
 8007842:	881b      	ldrh	r3, [r3, #0]
 8007844:	b29b      	uxth	r3, r3
 8007846:	0b9b      	lsrs	r3, r3, #14
 8007848:	b29b      	uxth	r3, r3
 800784a:	f003 0601 	and.w	r6, r3, #1
 800784e:	4b54      	ldr	r3, [pc, #336]	; (80079a0 <Sensor_Test_State+0x190>)
 8007850:	881b      	ldrh	r3, [r3, #0]
 8007852:	b29b      	uxth	r3, r3
 8007854:	0b5b      	lsrs	r3, r3, #13
 8007856:	b29b      	uxth	r3, r3
 8007858:	f003 0c01 	and.w	ip, r3, #1
 800785c:	4b50      	ldr	r3, [pc, #320]	; (80079a0 <Sensor_Test_State+0x190>)
 800785e:	881b      	ldrh	r3, [r3, #0]
 8007860:	b29b      	uxth	r3, r3
 8007862:	0b1b      	lsrs	r3, r3, #12
 8007864:	b29b      	uxth	r3, r3
 8007866:	f003 0301 	and.w	r3, r3, #1
 800786a:	4a4d      	ldr	r2, [pc, #308]	; (80079a0 <Sensor_Test_State+0x190>)
 800786c:	8812      	ldrh	r2, [r2, #0]
 800786e:	b292      	uxth	r2, r2
 8007870:	0ad2      	lsrs	r2, r2, #11
 8007872:	b292      	uxth	r2, r2
 8007874:	f002 0201 	and.w	r2, r2, #1
 8007878:	4949      	ldr	r1, [pc, #292]	; (80079a0 <Sensor_Test_State+0x190>)
 800787a:	8809      	ldrh	r1, [r1, #0]
 800787c:	b289      	uxth	r1, r1
 800787e:	0a89      	lsrs	r1, r1, #10
 8007880:	b289      	uxth	r1, r1
 8007882:	f001 0101 	and.w	r1, r1, #1
 8007886:	4846      	ldr	r0, [pc, #280]	; (80079a0 <Sensor_Test_State+0x190>)
 8007888:	8800      	ldrh	r0, [r0, #0]
 800788a:	b280      	uxth	r0, r0
 800788c:	0a40      	lsrs	r0, r0, #9
 800788e:	b280      	uxth	r0, r0
 8007890:	f000 0001 	and.w	r0, r0, #1
 8007894:	4c42      	ldr	r4, [pc, #264]	; (80079a0 <Sensor_Test_State+0x190>)
 8007896:	8824      	ldrh	r4, [r4, #0]
 8007898:	b2a4      	uxth	r4, r4
 800789a:	0a24      	lsrs	r4, r4, #8
 800789c:	b2a4      	uxth	r4, r4
 800789e:	f004 0401 	and.w	r4, r4, #1
 80078a2:	9404      	str	r4, [sp, #16]
 80078a4:	9003      	str	r0, [sp, #12]
 80078a6:	9102      	str	r1, [sp, #8]
 80078a8:	9201      	str	r2, [sp, #4]
 80078aa:	9300      	str	r3, [sp, #0]
 80078ac:	4663      	mov	r3, ip
 80078ae:	4632      	mov	r2, r6
 80078b0:	4629      	mov	r1, r5
 80078b2:	483c      	ldr	r0, [pc, #240]	; (80079a4 <Sensor_Test_State+0x194>)
 80078b4:	f7fd fbcc 	bl	8005050 <Custom_OLED_Printf>
			(irSensorState >> 15) & 1, (irSensorState >> 14) & 1, (irSensorState >> 13) & 1, (irSensorState >> 12) & 1, \
			(irSensorState >> 11) & 1, (irSensorState >> 10) & 1, (irSensorState >> 9) & 1, (irSensorState >> 8) & 1);

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80078b8:	4b39      	ldr	r3, [pc, #228]	; (80079a0 <Sensor_Test_State+0x190>)
 80078ba:	881b      	ldrh	r3, [r3, #0]
 80078bc:	b29b      	uxth	r3, r3
 80078be:	09db      	lsrs	r3, r3, #7
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	f003 0501 	and.w	r5, r3, #1
 80078c6:	4b36      	ldr	r3, [pc, #216]	; (80079a0 <Sensor_Test_State+0x190>)
 80078c8:	881b      	ldrh	r3, [r3, #0]
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	099b      	lsrs	r3, r3, #6
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	f003 0601 	and.w	r6, r3, #1
 80078d4:	4b32      	ldr	r3, [pc, #200]	; (80079a0 <Sensor_Test_State+0x190>)
 80078d6:	881b      	ldrh	r3, [r3, #0]
 80078d8:	b29b      	uxth	r3, r3
 80078da:	095b      	lsrs	r3, r3, #5
 80078dc:	b29b      	uxth	r3, r3
 80078de:	f003 0c01 	and.w	ip, r3, #1
 80078e2:	4b2f      	ldr	r3, [pc, #188]	; (80079a0 <Sensor_Test_State+0x190>)
 80078e4:	881b      	ldrh	r3, [r3, #0]
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	091b      	lsrs	r3, r3, #4
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	f003 0301 	and.w	r3, r3, #1
 80078f0:	4a2b      	ldr	r2, [pc, #172]	; (80079a0 <Sensor_Test_State+0x190>)
 80078f2:	8812      	ldrh	r2, [r2, #0]
 80078f4:	b292      	uxth	r2, r2
 80078f6:	08d2      	lsrs	r2, r2, #3
 80078f8:	b292      	uxth	r2, r2
 80078fa:	f002 0201 	and.w	r2, r2, #1
 80078fe:	4928      	ldr	r1, [pc, #160]	; (80079a0 <Sensor_Test_State+0x190>)
 8007900:	8809      	ldrh	r1, [r1, #0]
 8007902:	b289      	uxth	r1, r1
 8007904:	0889      	lsrs	r1, r1, #2
 8007906:	b289      	uxth	r1, r1
 8007908:	f001 0101 	and.w	r1, r1, #1
 800790c:	4824      	ldr	r0, [pc, #144]	; (80079a0 <Sensor_Test_State+0x190>)
 800790e:	8800      	ldrh	r0, [r0, #0]
 8007910:	b280      	uxth	r0, r0
 8007912:	0840      	lsrs	r0, r0, #1
 8007914:	b280      	uxth	r0, r0
 8007916:	f000 0001 	and.w	r0, r0, #1
			(irSensorState >> 7) & 1, (irSensorState >> 6) & 1, (irSensorState >> 5) & 1, (irSensorState >> 4) & 1, \
			(irSensorState >> 3) & 1, (irSensorState >> 2) & 1, (irSensorState >> 1) & 1, (irSensorState >> 0) & 1);
 800791a:	4c21      	ldr	r4, [pc, #132]	; (80079a0 <Sensor_Test_State+0x190>)
 800791c:	8824      	ldrh	r4, [r4, #0]
 800791e:	b2a4      	uxth	r4, r4
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007920:	f004 0401 	and.w	r4, r4, #1
 8007924:	9404      	str	r4, [sp, #16]
 8007926:	9003      	str	r0, [sp, #12]
 8007928:	9102      	str	r1, [sp, #8]
 800792a:	9201      	str	r2, [sp, #4]
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	4663      	mov	r3, ip
 8007930:	4632      	mov	r2, r6
 8007932:	4629      	mov	r1, r5
 8007934:	481c      	ldr	r0, [pc, #112]	; (80079a8 <Sensor_Test_State+0x198>)
 8007936:	f7fd fb8b 	bl	8005050 <Custom_OLED_Printf>


		if (sw == CUSTOM_SW_1) {
 800793a:	79fb      	ldrb	r3, [r7, #7]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d10c      	bne.n	800795a <Sensor_Test_State+0x14a>
			if (threshold > THRESHOLD_MIN) {
 8007940:	4b15      	ldr	r3, [pc, #84]	; (8007998 <Sensor_Test_State+0x188>)
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	b2db      	uxtb	r3, r3
 8007946:	2b14      	cmp	r3, #20
 8007948:	d916      	bls.n	8007978 <Sensor_Test_State+0x168>
				threshold -= THRESHOLD_CHANGE_VAL;
 800794a:	4b13      	ldr	r3, [pc, #76]	; (8007998 <Sensor_Test_State+0x188>)
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	b2db      	uxtb	r3, r3
 8007950:	3b05      	subs	r3, #5
 8007952:	b2da      	uxtb	r2, r3
 8007954:	4b10      	ldr	r3, [pc, #64]	; (8007998 <Sensor_Test_State+0x188>)
 8007956:	701a      	strb	r2, [r3, #0]
 8007958:	e00e      	b.n	8007978 <Sensor_Test_State+0x168>
			}
		}
		else if (sw == CUSTOM_SW_2) {
 800795a:	79fb      	ldrb	r3, [r7, #7]
 800795c:	2b02      	cmp	r3, #2
 800795e:	d10b      	bne.n	8007978 <Sensor_Test_State+0x168>
			if (threshold < THRESHOLD_MAX) {
 8007960:	4b0d      	ldr	r3, [pc, #52]	; (8007998 <Sensor_Test_State+0x188>)
 8007962:	781b      	ldrb	r3, [r3, #0]
 8007964:	b2db      	uxtb	r3, r3
 8007966:	2bf9      	cmp	r3, #249	; 0xf9
 8007968:	d806      	bhi.n	8007978 <Sensor_Test_State+0x168>
				threshold += THRESHOLD_CHANGE_VAL;
 800796a:	4b0b      	ldr	r3, [pc, #44]	; (8007998 <Sensor_Test_State+0x188>)
 800796c:	781b      	ldrb	r3, [r3, #0]
 800796e:	b2db      	uxtb	r3, r3
 8007970:	3305      	adds	r3, #5
 8007972:	b2da      	uxtb	r2, r3
 8007974:	4b08      	ldr	r3, [pc, #32]	; (8007998 <Sensor_Test_State+0x188>)
 8007976:	701a      	strb	r2, [r3, #0]
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8007978:	f7fd fe9a 	bl	80056b0 <Custom_Switch_Read>
 800797c:	4603      	mov	r3, r0
 800797e:	71fb      	strb	r3, [r7, #7]
 8007980:	79fb      	ldrb	r3, [r7, #7]
 8007982:	2b04      	cmp	r3, #4
 8007984:	f47f af4e 	bne.w	8007824 <Sensor_Test_State+0x14>
			}
		}
	}

	Custom_OLED_Clear();
 8007988:	f7fd fa7d 	bl	8004e86 <Custom_OLED_Clear>
	Sensor_Stop();
 800798c:	f001 ff56 	bl	800983c <Sensor_Stop>
}
 8007990:	bf00      	nop
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007998:	2000007c 	.word	0x2000007c
 800799c:	0800cd68 	.word	0x0800cd68
 80079a0:	200046f0 	.word	0x200046f0
 80079a4:	0800cd10 	.word	0x0800cd10
 80079a8:	0800cd3c 	.word	0x0800cd3c

080079ac <Battery_Test_Voltage>:


void Battery_Test_Voltage() {
 80079ac:	b580      	push	{r7, lr}
 80079ae:	af00      	add	r7, sp, #0
	Sensor_Start();
 80079b0:	f001 ff2c 	bl	800980c <Sensor_Start>
	Custom_OLED_Clear();
 80079b4:	f7fd fa67 	bl	8004e86 <Custom_OLED_Clear>

	//  Normalized    
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 80079b8:	e009      	b.n	80079ce <Battery_Test_Voltage+0x22>

		Custom_OLED_Printf("/A%5f", sensingVoltage);
 80079ba:	4b0a      	ldr	r3, [pc, #40]	; (80079e4 <Battery_Test_Voltage+0x38>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4618      	mov	r0, r3
 80079c0:	f7f8 fdca 	bl	8000558 <__aeabi_f2d>
 80079c4:	4602      	mov	r2, r0
 80079c6:	460b      	mov	r3, r1
 80079c8:	4807      	ldr	r0, [pc, #28]	; (80079e8 <Battery_Test_Voltage+0x3c>)
 80079ca:	f7fd fb41 	bl	8005050 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 80079ce:	f7fd fe6f 	bl	80056b0 <Custom_Switch_Read>
 80079d2:	4603      	mov	r3, r0
 80079d4:	2b04      	cmp	r3, #4
 80079d6:	d1f0      	bne.n	80079ba <Battery_Test_Voltage+0xe>
	}

	Custom_OLED_Clear();
 80079d8:	f7fd fa55 	bl	8004e86 <Custom_OLED_Clear>
	Sensor_Stop();
 80079dc:	f001 ff2e 	bl	800983c <Sensor_Stop>
}
 80079e0:	bf00      	nop
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	200046f4 	.word	0x200046f4
 80079e8:	0800cd7c 	.word	0x0800cd7c

080079ec <MotorR_Test_Duty>:





void MotorR_Test_Duty() {
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM11);
 80079f2:	4859      	ldr	r0, [pc, #356]	; (8007b58 <MotorR_Test_Duty+0x16c>)
 80079f4:	f7ff faf8 	bl	8006fe8 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM11, LL_TIM_CHANNEL_CH1);
 80079f8:	2101      	movs	r1, #1
 80079fa:	4857      	ldr	r0, [pc, #348]	; (8007b58 <MotorR_Test_Duty+0x16c>)
 80079fc:	f7ff fb14 	bl	8007028 <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM11, 0);
 8007a00:	2100      	movs	r1, #0
 8007a02:	4855      	ldr	r0, [pc, #340]	; (8007b58 <MotorR_Test_Duty+0x16c>)
 8007a04:	f7ff fb33 	bl	800706e <LL_TIM_OC_SetCompareCH2>

	LL_TIM_EnableCounter(TIM3);
 8007a08:	4854      	ldr	r0, [pc, #336]	; (8007b5c <MotorR_Test_Duty+0x170>)
 8007a0a:	f7ff faed 	bl	8006fe8 <LL_TIM_EnableCounter>

	const uint16_t level_max = TIM11->ARR + 1;
 8007a0e:	4b52      	ldr	r3, [pc, #328]	; (8007b58 <MotorR_Test_Duty+0x16c>)
 8007a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	3301      	adds	r3, #1
 8007a16:	80fb      	strh	r3, [r7, #6]
	float duty_ratio = 0.0f;
 8007a18:	f04f 0300 	mov.w	r3, #0
 8007a1c:	60fb      	str	r3, [r7, #12]

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 8007a1e:	f7fd fe47 	bl	80056b0 <Custom_Switch_Read>
 8007a22:	4603      	mov	r3, r0
 8007a24:	717b      	strb	r3, [r7, #5]

		if (sw == CUSTOM_SW_3) {
 8007a26:	797b      	ldrb	r3, [r7, #5]
 8007a28:	2b04      	cmp	r3, #4
 8007a2a:	f000 8082 	beq.w	8007b32 <MotorR_Test_Duty+0x146>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 8007a2e:	797b      	ldrb	r3, [r7, #5]
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d108      	bne.n	8007a46 <MotorR_Test_Duty+0x5a>
		 duty_ratio -= 0.1f;
 8007a34:	edd7 7a03 	vldr	s15, [r7, #12]
 8007a38:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8007b60 <MotorR_Test_Duty+0x174>
 8007a3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007a40:	edc7 7a03 	vstr	s15, [r7, #12]
 8007a44:	e00a      	b.n	8007a5c <MotorR_Test_Duty+0x70>
		} else if (sw == CUSTOM_SW_2) {
 8007a46:	797b      	ldrb	r3, [r7, #5]
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	d107      	bne.n	8007a5c <MotorR_Test_Duty+0x70>
		 duty_ratio += 0.1f;
 8007a4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8007a50:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8007b60 <MotorR_Test_Duty+0x174>
 8007a54:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a58:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		// get level(CCR3)
		int level = ABS(duty_ratio * level_max);
 8007a5c:	88fb      	ldrh	r3, [r7, #6]
 8007a5e:	ee07 3a90 	vmov	s15, r3
 8007a62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007a66:	edd7 7a03 	vldr	s15, [r7, #12]
 8007a6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a76:	d50d      	bpl.n	8007a94 <MotorR_Test_Duty+0xa8>
 8007a78:	88fb      	ldrh	r3, [r7, #6]
 8007a7a:	ee07 3a90 	vmov	s15, r3
 8007a7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007a82:	edd7 7a03 	vldr	s15, [r7, #12]
 8007a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a8a:	eef1 7a67 	vneg.f32	s15, s15
 8007a8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007a92:	e00a      	b.n	8007aaa <MotorR_Test_Duty+0xbe>
 8007a94:	88fb      	ldrh	r3, [r7, #6]
 8007a96:	ee07 3a90 	vmov	s15, r3
 8007a9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007a9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8007aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007aaa:	edc7 7a02 	vstr	s15, [r7, #8]

		if (level > level_max) {
 8007aae:	88fb      	ldrh	r3, [r7, #6]
 8007ab0:	68ba      	ldr	r2, [r7, #8]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	dd02      	ble.n	8007abc <MotorR_Test_Duty+0xd0>
		 level = level_max;
 8007ab6:	88fb      	ldrh	r3, [r7, #6]
 8007ab8:	60bb      	str	r3, [r7, #8]
 8007aba:	e004      	b.n	8007ac6 <MotorR_Test_Duty+0xda>
		} else if (level < 0) {
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	da01      	bge.n	8007ac6 <MotorR_Test_Duty+0xda>
		 level = 0;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	60bb      	str	r3, [r7, #8]
		}

		// set level(CCR3) and direction
		TIM11->CCR1 = level;
 8007ac6:	4a24      	ldr	r2, [pc, #144]	; (8007b58 <MotorR_Test_Duty+0x16c>)
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	6353      	str	r3, [r2, #52]	; 0x34
		Custom_GPIO_Set(GPIOC, 1 << 4, duty_ratio < 0 ? 1 : 0); // PC4
 8007acc:	edd7 7a03 	vldr	s15, [r7, #12]
 8007ad0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ad8:	bf4c      	ite	mi
 8007ada:	2301      	movmi	r3, #1
 8007adc:	2300      	movpl	r3, #0
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	2110      	movs	r1, #16
 8007ae4:	481f      	ldr	r0, [pc, #124]	; (8007b64 <MotorR_Test_Duty+0x178>)
 8007ae6:	f7ff fad0 	bl	800708a <Custom_GPIO_Set>
		Custom_GPIO_Set(GPIOC, 1 << 5, duty_ratio > 0 ? 1 : 0); // PC5
 8007aea:	edd7 7a03 	vldr	s15, [r7, #12]
 8007aee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007af6:	bfcc      	ite	gt
 8007af8:	2301      	movgt	r3, #1
 8007afa:	2300      	movle	r3, #0
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	461a      	mov	r2, r3
 8007b00:	2120      	movs	r1, #32
 8007b02:	4818      	ldr	r0, [pc, #96]	; (8007b64 <MotorR_Test_Duty+0x178>)
 8007b04:	f7ff fac1 	bl	800708a <Custom_GPIO_Set>
		Custom_OLED_Printf("/0Duty : %3.2f", duty_ratio);
 8007b08:	68f8      	ldr	r0, [r7, #12]
 8007b0a:	f7f8 fd25 	bl	8000558 <__aeabi_f2d>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	460b      	mov	r3, r1
 8007b12:	4815      	ldr	r0, [pc, #84]	; (8007b68 <MotorR_Test_Duty+0x17c>)
 8007b14:	f7fd fa9c 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1CCR3 : %4d", TIM11->CCR1);
 8007b18:	4b0f      	ldr	r3, [pc, #60]	; (8007b58 <MotorR_Test_Duty+0x16c>)
 8007b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	4813      	ldr	r0, [pc, #76]	; (8007b6c <MotorR_Test_Duty+0x180>)
 8007b20:	f7fd fa96 	bl	8005050 <Custom_OLED_Printf>

		Custom_OLED_Printf("/2ECOD : %9d", TIM3->CNT);
 8007b24:	4b0d      	ldr	r3, [pc, #52]	; (8007b5c <MotorR_Test_Duty+0x170>)
 8007b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b28:	4619      	mov	r1, r3
 8007b2a:	4811      	ldr	r0, [pc, #68]	; (8007b70 <MotorR_Test_Duty+0x184>)
 8007b2c:	f7fd fa90 	bl	8005050 <Custom_OLED_Printf>
	for (;;) {
 8007b30:	e775      	b.n	8007a1e <MotorR_Test_Duty+0x32>
		 break;
 8007b32:	bf00      	nop
	}

	TIM11->CCR1 = 0;
 8007b34:	4b08      	ldr	r3, [pc, #32]	; (8007b58 <MotorR_Test_Duty+0x16c>)
 8007b36:	2200      	movs	r2, #0
 8007b38:	635a      	str	r2, [r3, #52]	; 0x34
	LL_TIM_DisableCounter(TIM11);
 8007b3a:	4807      	ldr	r0, [pc, #28]	; (8007b58 <MotorR_Test_Duty+0x16c>)
 8007b3c:	f7ff fa64 	bl	8007008 <LL_TIM_DisableCounter>
	LL_TIM_CC_DisableChannel(TIM11, LL_TIM_CHANNEL_CH1);
 8007b40:	2101      	movs	r1, #1
 8007b42:	4805      	ldr	r0, [pc, #20]	; (8007b58 <MotorR_Test_Duty+0x16c>)
 8007b44:	f7ff fa81 	bl	800704a <LL_TIM_CC_DisableChannel>

	LL_TIM_DisableCounter(TIM3);
 8007b48:	4804      	ldr	r0, [pc, #16]	; (8007b5c <MotorR_Test_Duty+0x170>)
 8007b4a:	f7ff fa5d 	bl	8007008 <LL_TIM_DisableCounter>
}
 8007b4e:	bf00      	nop
 8007b50:	3710      	adds	r7, #16
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	40014800 	.word	0x40014800
 8007b5c:	40000400 	.word	0x40000400
 8007b60:	3dcccccd 	.word	0x3dcccccd
 8007b64:	40020800 	.word	0x40020800
 8007b68:	0800cd84 	.word	0x0800cd84
 8007b6c:	0800cd94 	.word	0x0800cd94
 8007b70:	0800cda4 	.word	0x0800cda4

08007b74 <MotorL_Test_Duty>:


void MotorL_Test_Duty() {
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM10);
 8007b7a:	4859      	ldr	r0, [pc, #356]	; (8007ce0 <MotorL_Test_Duty+0x16c>)
 8007b7c:	f7ff fa34 	bl	8006fe8 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM10, LL_TIM_CHANNEL_CH1);
 8007b80:	2101      	movs	r1, #1
 8007b82:	4857      	ldr	r0, [pc, #348]	; (8007ce0 <MotorL_Test_Duty+0x16c>)
 8007b84:	f7ff fa50 	bl	8007028 <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM10, 0);
 8007b88:	2100      	movs	r1, #0
 8007b8a:	4855      	ldr	r0, [pc, #340]	; (8007ce0 <MotorL_Test_Duty+0x16c>)
 8007b8c:	f7ff fa6f 	bl	800706e <LL_TIM_OC_SetCompareCH2>

	LL_TIM_EnableCounter(TIM4);
 8007b90:	4854      	ldr	r0, [pc, #336]	; (8007ce4 <MotorL_Test_Duty+0x170>)
 8007b92:	f7ff fa29 	bl	8006fe8 <LL_TIM_EnableCounter>

	const uint16_t level_max = TIM10->ARR + 1;
 8007b96:	4b52      	ldr	r3, [pc, #328]	; (8007ce0 <MotorL_Test_Duty+0x16c>)
 8007b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	80fb      	strh	r3, [r7, #6]
	float duty_ratio = 0.0f;
 8007ba0:	f04f 0300 	mov.w	r3, #0
 8007ba4:	60fb      	str	r3, [r7, #12]


	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 8007ba6:	f7fd fd83 	bl	80056b0 <Custom_Switch_Read>
 8007baa:	4603      	mov	r3, r0
 8007bac:	717b      	strb	r3, [r7, #5]

		if (sw == CUSTOM_SW_3) {
 8007bae:	797b      	ldrb	r3, [r7, #5]
 8007bb0:	2b04      	cmp	r3, #4
 8007bb2:	f000 8082 	beq.w	8007cba <MotorL_Test_Duty+0x146>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 8007bb6:	797b      	ldrb	r3, [r7, #5]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d108      	bne.n	8007bce <MotorL_Test_Duty+0x5a>
		 duty_ratio -= 0.1f;
 8007bbc:	edd7 7a03 	vldr	s15, [r7, #12]
 8007bc0:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8007ce8 <MotorL_Test_Duty+0x174>
 8007bc4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007bc8:	edc7 7a03 	vstr	s15, [r7, #12]
 8007bcc:	e00a      	b.n	8007be4 <MotorL_Test_Duty+0x70>
		} else if (sw == CUSTOM_SW_2) {
 8007bce:	797b      	ldrb	r3, [r7, #5]
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	d107      	bne.n	8007be4 <MotorL_Test_Duty+0x70>
		 duty_ratio += 0.1f;
 8007bd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8007bd8:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8007ce8 <MotorL_Test_Duty+0x174>
 8007bdc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007be0:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		// get level(CCR3)
		int level = ABS(duty_ratio * level_max);
 8007be4:	88fb      	ldrh	r3, [r7, #6]
 8007be6:	ee07 3a90 	vmov	s15, r3
 8007bea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007bee:	edd7 7a03 	vldr	s15, [r7, #12]
 8007bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bf6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bfe:	d50d      	bpl.n	8007c1c <MotorL_Test_Duty+0xa8>
 8007c00:	88fb      	ldrh	r3, [r7, #6]
 8007c02:	ee07 3a90 	vmov	s15, r3
 8007c06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007c0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8007c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c12:	eef1 7a67 	vneg.f32	s15, s15
 8007c16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007c1a:	e00a      	b.n	8007c32 <MotorL_Test_Duty+0xbe>
 8007c1c:	88fb      	ldrh	r3, [r7, #6]
 8007c1e:	ee07 3a90 	vmov	s15, r3
 8007c22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007c26:	edd7 7a03 	vldr	s15, [r7, #12]
 8007c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007c32:	edc7 7a02 	vstr	s15, [r7, #8]

		if (level > level_max) {
 8007c36:	88fb      	ldrh	r3, [r7, #6]
 8007c38:	68ba      	ldr	r2, [r7, #8]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	dd02      	ble.n	8007c44 <MotorL_Test_Duty+0xd0>
		 level = level_max;
 8007c3e:	88fb      	ldrh	r3, [r7, #6]
 8007c40:	60bb      	str	r3, [r7, #8]
 8007c42:	e004      	b.n	8007c4e <MotorL_Test_Duty+0xda>
		} else if (level < 0) {
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	da01      	bge.n	8007c4e <MotorL_Test_Duty+0xda>
		 level = 0;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	60bb      	str	r3, [r7, #8]
		}

		// set level(CCR3) and direction
		TIM10->CCR1 = level;
 8007c4e:	4a24      	ldr	r2, [pc, #144]	; (8007ce0 <MotorL_Test_Duty+0x16c>)
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	6353      	str	r3, [r2, #52]	; 0x34
		Custom_GPIO_Set(GPIOB, 1 << 4, duty_ratio > 0 ? 1 : 0); // PB4
 8007c54:	edd7 7a03 	vldr	s15, [r7, #12]
 8007c58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c60:	bfcc      	ite	gt
 8007c62:	2301      	movgt	r3, #1
 8007c64:	2300      	movle	r3, #0
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	461a      	mov	r2, r3
 8007c6a:	2110      	movs	r1, #16
 8007c6c:	481f      	ldr	r0, [pc, #124]	; (8007cec <MotorL_Test_Duty+0x178>)
 8007c6e:	f7ff fa0c 	bl	800708a <Custom_GPIO_Set>
		Custom_GPIO_Set(GPIOB, 1 << 5, duty_ratio < 0 ? 1 : 0); // PB5
 8007c72:	edd7 7a03 	vldr	s15, [r7, #12]
 8007c76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c7e:	bf4c      	ite	mi
 8007c80:	2301      	movmi	r3, #1
 8007c82:	2300      	movpl	r3, #0
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	461a      	mov	r2, r3
 8007c88:	2120      	movs	r1, #32
 8007c8a:	4818      	ldr	r0, [pc, #96]	; (8007cec <MotorL_Test_Duty+0x178>)
 8007c8c:	f7ff f9fd 	bl	800708a <Custom_GPIO_Set>
		Custom_OLED_Printf("/0Duty : %3.2f", duty_ratio);
 8007c90:	68f8      	ldr	r0, [r7, #12]
 8007c92:	f7f8 fc61 	bl	8000558 <__aeabi_f2d>
 8007c96:	4602      	mov	r2, r0
 8007c98:	460b      	mov	r3, r1
 8007c9a:	4815      	ldr	r0, [pc, #84]	; (8007cf0 <MotorL_Test_Duty+0x17c>)
 8007c9c:	f7fd f9d8 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1CCR3 : %4d", TIM10->CCR1);
 8007ca0:	4b0f      	ldr	r3, [pc, #60]	; (8007ce0 <MotorL_Test_Duty+0x16c>)
 8007ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	4813      	ldr	r0, [pc, #76]	; (8007cf4 <MotorL_Test_Duty+0x180>)
 8007ca8:	f7fd f9d2 	bl	8005050 <Custom_OLED_Printf>

		Custom_OLED_Printf("/2ECOD : %9d", TIM4->CNT);
 8007cac:	4b0d      	ldr	r3, [pc, #52]	; (8007ce4 <MotorL_Test_Duty+0x170>)
 8007cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	4811      	ldr	r0, [pc, #68]	; (8007cf8 <MotorL_Test_Duty+0x184>)
 8007cb4:	f7fd f9cc 	bl	8005050 <Custom_OLED_Printf>
	for (;;) {
 8007cb8:	e775      	b.n	8007ba6 <MotorL_Test_Duty+0x32>
		 break;
 8007cba:	bf00      	nop
	}

	TIM10->CCR1 = 0;
 8007cbc:	4b08      	ldr	r3, [pc, #32]	; (8007ce0 <MotorL_Test_Duty+0x16c>)
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	635a      	str	r2, [r3, #52]	; 0x34
	LL_TIM_DisableCounter(TIM10);
 8007cc2:	4807      	ldr	r0, [pc, #28]	; (8007ce0 <MotorL_Test_Duty+0x16c>)
 8007cc4:	f7ff f9a0 	bl	8007008 <LL_TIM_DisableCounter>
	LL_TIM_CC_DisableChannel(TIM10, LL_TIM_CHANNEL_CH1);
 8007cc8:	2101      	movs	r1, #1
 8007cca:	4805      	ldr	r0, [pc, #20]	; (8007ce0 <MotorL_Test_Duty+0x16c>)
 8007ccc:	f7ff f9bd 	bl	800704a <LL_TIM_CC_DisableChannel>

	LL_TIM_DisableCounter(TIM4);
 8007cd0:	4804      	ldr	r0, [pc, #16]	; (8007ce4 <MotorL_Test_Duty+0x170>)
 8007cd2:	f7ff f999 	bl	8007008 <LL_TIM_DisableCounter>
}
 8007cd6:	bf00      	nop
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	40014400 	.word	0x40014400
 8007ce4:	40000800 	.word	0x40000800
 8007ce8:	3dcccccd 	.word	0x3dcccccd
 8007cec:	40020400 	.word	0x40020400
 8007cf0:	0800cd84 	.word	0x0800cd84
 8007cf4:	0800cd94 	.word	0x0800cd94
 8007cf8:	0800cda4 	.word	0x0800cda4

08007cfc <MotorL_Test_PD>:




void MotorL_Test_PD() {
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0

	float coefChangeVal = 0.05;
 8007d02:	4b4b      	ldr	r3, [pc, #300]	; (8007e30 <MotorL_Test_PD+0x134>)
 8007d04:	60fb      	str	r3, [r7, #12]
	float targetChangeVal = 400;
 8007d06:	4b4b      	ldr	r3, [pc, #300]	; (8007e34 <MotorL_Test_PD+0x138>)
 8007d08:	60bb      	str	r3, [r7, #8]

	Pre_Drive_Var_Init();
 8007d0a:	f7fe f907 	bl	8005f1c <Pre_Drive_Var_Init>

	targetSpeed = 0;
 8007d0e:	4b4a      	ldr	r3, [pc, #296]	; (8007e38 <MotorL_Test_PD+0x13c>)
 8007d10:	f04f 0200 	mov.w	r2, #0
 8007d14:	601a      	str	r2, [r3, #0]

	Sensor_Start();
 8007d16:	f001 fd79 	bl	800980c <Sensor_Start>
	Speed_Control_Start();
 8007d1a:	f000 fcc5 	bl	80086a8 <Speed_Control_Start>
	MotorL_Start();
 8007d1e:	f000 fc3f 	bl	80085a0 <MotorL_Start>

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 8007d22:	f7fd fcc5 	bl	80056b0 <Custom_Switch_Read>
 8007d26:	4603      	mov	r3, r0
 8007d28:	71fb      	strb	r3, [r7, #7]

		if (sw == CUSTOM_SW_ALL) {
 8007d2a:	79fb      	ldrb	r3, [r7, #7]
 8007d2c:	2b07      	cmp	r3, #7
 8007d2e:	d074      	beq.n	8007e1a <MotorL_Test_PD+0x11e>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 8007d30:	79fb      	ldrb	r3, [r7, #7]
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d10a      	bne.n	8007d4c <MotorL_Test_PD+0x50>
			pCoef -= coefChangeVal;
 8007d36:	4b41      	ldr	r3, [pc, #260]	; (8007e3c <MotorL_Test_PD+0x140>)
 8007d38:	ed93 7a00 	vldr	s14, [r3]
 8007d3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007d44:	4b3d      	ldr	r3, [pc, #244]	; (8007e3c <MotorL_Test_PD+0x140>)
 8007d46:	edc3 7a00 	vstr	s15, [r3]
 8007d4a:	e03e      	b.n	8007dca <MotorL_Test_PD+0xce>
		} else if (sw == CUSTOM_SW_2) {
 8007d4c:	79fb      	ldrb	r3, [r7, #7]
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	d10a      	bne.n	8007d68 <MotorL_Test_PD+0x6c>
			pCoef += coefChangeVal;
 8007d52:	4b3a      	ldr	r3, [pc, #232]	; (8007e3c <MotorL_Test_PD+0x140>)
 8007d54:	ed93 7a00 	vldr	s14, [r3]
 8007d58:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d60:	4b36      	ldr	r3, [pc, #216]	; (8007e3c <MotorL_Test_PD+0x140>)
 8007d62:	edc3 7a00 	vstr	s15, [r3]
 8007d66:	e030      	b.n	8007dca <MotorL_Test_PD+0xce>
		} else if (sw == CUSTOM_SW_1_2) {
 8007d68:	79fb      	ldrb	r3, [r7, #7]
 8007d6a:	2b03      	cmp	r3, #3
 8007d6c:	d10a      	bne.n	8007d84 <MotorL_Test_PD+0x88>
			dCoef -= coefChangeVal;
 8007d6e:	4b34      	ldr	r3, [pc, #208]	; (8007e40 <MotorL_Test_PD+0x144>)
 8007d70:	ed93 7a00 	vldr	s14, [r3]
 8007d74:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007d7c:	4b30      	ldr	r3, [pc, #192]	; (8007e40 <MotorL_Test_PD+0x144>)
 8007d7e:	edc3 7a00 	vstr	s15, [r3]
 8007d82:	e022      	b.n	8007dca <MotorL_Test_PD+0xce>
		} else if (sw == CUSTOM_SW_2_3) {
 8007d84:	79fb      	ldrb	r3, [r7, #7]
 8007d86:	2b06      	cmp	r3, #6
 8007d88:	d10a      	bne.n	8007da0 <MotorL_Test_PD+0xa4>
			dCoef += coefChangeVal;
 8007d8a:	4b2d      	ldr	r3, [pc, #180]	; (8007e40 <MotorL_Test_PD+0x144>)
 8007d8c:	ed93 7a00 	vldr	s14, [r3]
 8007d90:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d98:	4b29      	ldr	r3, [pc, #164]	; (8007e40 <MotorL_Test_PD+0x144>)
 8007d9a:	edc3 7a00 	vstr	s15, [r3]
 8007d9e:	e014      	b.n	8007dca <MotorL_Test_PD+0xce>
		} else if (sw == CUSTOM_SW_3) {
 8007da0:	79fb      	ldrb	r3, [r7, #7]
 8007da2:	2b04      	cmp	r3, #4
 8007da4:	d111      	bne.n	8007dca <MotorL_Test_PD+0xce>
			targetEncoderValueL_cntl += targetChangeVal;
 8007da6:	4b27      	ldr	r3, [pc, #156]	; (8007e44 <MotorL_Test_PD+0x148>)
 8007da8:	881b      	ldrh	r3, [r3, #0]
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	ee07 3a90 	vmov	s15, r3
 8007db0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007db4:	edd7 7a02 	vldr	s15, [r7, #8]
 8007db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007dbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dc0:	ee17 3a90 	vmov	r3, s15
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	4b1f      	ldr	r3, [pc, #124]	; (8007e44 <MotorL_Test_PD+0x148>)
 8007dc8:	801a      	strh	r2, [r3, #0]
		}

		Custom_OLED_Printf("/0CCR    : %5d", TIM10->CCR1);
 8007dca:	4b1f      	ldr	r3, [pc, #124]	; (8007e48 <MotorL_Test_PD+0x14c>)
 8007dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dce:	4619      	mov	r1, r3
 8007dd0:	481e      	ldr	r0, [pc, #120]	; (8007e4c <MotorL_Test_PD+0x150>)
 8007dd2:	f7fd f93d 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1curECOD: %5d", TIM4->CNT);
 8007dd6:	4b1e      	ldr	r3, [pc, #120]	; (8007e50 <MotorL_Test_PD+0x154>)
 8007dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dda:	4619      	mov	r1, r3
 8007ddc:	481d      	ldr	r0, [pc, #116]	; (8007e54 <MotorL_Test_PD+0x158>)
 8007dde:	f7fd f937 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2tarECOD: %5u", targetEncoderValueL_cntl);
 8007de2:	4b18      	ldr	r3, [pc, #96]	; (8007e44 <MotorL_Test_PD+0x148>)
 8007de4:	881b      	ldrh	r3, [r3, #0]
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	4619      	mov	r1, r3
 8007dea:	481b      	ldr	r0, [pc, #108]	; (8007e58 <MotorL_Test_PD+0x15c>)
 8007dec:	f7fd f930 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3pCoef  : %5f", pCoef);
 8007df0:	4b12      	ldr	r3, [pc, #72]	; (8007e3c <MotorL_Test_PD+0x140>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4618      	mov	r0, r3
 8007df6:	f7f8 fbaf 	bl	8000558 <__aeabi_f2d>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	4817      	ldr	r0, [pc, #92]	; (8007e5c <MotorL_Test_PD+0x160>)
 8007e00:	f7fd f926 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/4dCoef  : %5f", dCoef);
 8007e04:	4b0e      	ldr	r3, [pc, #56]	; (8007e40 <MotorL_Test_PD+0x144>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f7f8 fba5 	bl	8000558 <__aeabi_f2d>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	460b      	mov	r3, r1
 8007e12:	4813      	ldr	r0, [pc, #76]	; (8007e60 <MotorL_Test_PD+0x164>)
 8007e14:	f7fd f91c 	bl	8005050 <Custom_OLED_Printf>
	for (;;) {
 8007e18:	e783      	b.n	8007d22 <MotorL_Test_PD+0x26>
		 break;
 8007e1a:	bf00      	nop

	}

	MotorL_Stop();
 8007e1c:	f000 fc14 	bl	8008648 <MotorL_Stop>
	Speed_Control_Stop();
 8007e20:	f000 fc4e 	bl	80086c0 <Speed_Control_Stop>
	Sensor_Stop();
 8007e24:	f001 fd0a 	bl	800983c <Sensor_Stop>
}
 8007e28:	bf00      	nop
 8007e2a:	3710      	adds	r7, #16
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}
 8007e30:	3d4ccccd 	.word	0x3d4ccccd
 8007e34:	43c80000 	.word	0x43c80000
 8007e38:	2000002c 	.word	0x2000002c
 8007e3c:	20000004 	.word	0x20000004
 8007e40:	20000008 	.word	0x20000008
 8007e44:	20001458 	.word	0x20001458
 8007e48:	40014400 	.word	0x40014400
 8007e4c:	0800cdb4 	.word	0x0800cdb4
 8007e50:	40000800 	.word	0x40000800
 8007e54:	0800cdc4 	.word	0x0800cdc4
 8007e58:	0800cdd4 	.word	0x0800cdd4
 8007e5c:	0800cde4 	.word	0x0800cde4
 8007e60:	0800cdf4 	.word	0x0800cdf4

08007e64 <MotorR_Test_PD>:





void MotorR_Test_PD() {
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0

	float coefChangeVal = 0.05;
 8007e6a:	4b4b      	ldr	r3, [pc, #300]	; (8007f98 <MotorR_Test_PD+0x134>)
 8007e6c:	60fb      	str	r3, [r7, #12]
	float targetChangeVal = 50;
 8007e6e:	4b4b      	ldr	r3, [pc, #300]	; (8007f9c <MotorR_Test_PD+0x138>)
 8007e70:	60bb      	str	r3, [r7, #8]

	Pre_Drive_Var_Init();
 8007e72:	f7fe f853 	bl	8005f1c <Pre_Drive_Var_Init>

	targetSpeed = 0;
 8007e76:	4b4a      	ldr	r3, [pc, #296]	; (8007fa0 <MotorR_Test_PD+0x13c>)
 8007e78:	f04f 0200 	mov.w	r2, #0
 8007e7c:	601a      	str	r2, [r3, #0]

	Sensor_Start();
 8007e7e:	f001 fcc5 	bl	800980c <Sensor_Start>
	Speed_Control_Start();
 8007e82:	f000 fc11 	bl	80086a8 <Speed_Control_Start>
	MotorR_Start();
 8007e86:	f000 fba1 	bl	80085cc <MotorR_Start>

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 8007e8a:	f7fd fc11 	bl	80056b0 <Custom_Switch_Read>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	71fb      	strb	r3, [r7, #7]

		if (sw == CUSTOM_SW_ALL) {
 8007e92:	79fb      	ldrb	r3, [r7, #7]
 8007e94:	2b07      	cmp	r3, #7
 8007e96:	d074      	beq.n	8007f82 <MotorR_Test_PD+0x11e>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 8007e98:	79fb      	ldrb	r3, [r7, #7]
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d10a      	bne.n	8007eb4 <MotorR_Test_PD+0x50>
			pCoef -= coefChangeVal;
 8007e9e:	4b41      	ldr	r3, [pc, #260]	; (8007fa4 <MotorR_Test_PD+0x140>)
 8007ea0:	ed93 7a00 	vldr	s14, [r3]
 8007ea4:	edd7 7a03 	vldr	s15, [r7, #12]
 8007ea8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007eac:	4b3d      	ldr	r3, [pc, #244]	; (8007fa4 <MotorR_Test_PD+0x140>)
 8007eae:	edc3 7a00 	vstr	s15, [r3]
 8007eb2:	e03e      	b.n	8007f32 <MotorR_Test_PD+0xce>
		} else if (sw == CUSTOM_SW_2) {
 8007eb4:	79fb      	ldrb	r3, [r7, #7]
 8007eb6:	2b02      	cmp	r3, #2
 8007eb8:	d10a      	bne.n	8007ed0 <MotorR_Test_PD+0x6c>
			pCoef += coefChangeVal;
 8007eba:	4b3a      	ldr	r3, [pc, #232]	; (8007fa4 <MotorR_Test_PD+0x140>)
 8007ebc:	ed93 7a00 	vldr	s14, [r3]
 8007ec0:	edd7 7a03 	vldr	s15, [r7, #12]
 8007ec4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ec8:	4b36      	ldr	r3, [pc, #216]	; (8007fa4 <MotorR_Test_PD+0x140>)
 8007eca:	edc3 7a00 	vstr	s15, [r3]
 8007ece:	e030      	b.n	8007f32 <MotorR_Test_PD+0xce>
		} else if (sw == CUSTOM_SW_1_2) {
 8007ed0:	79fb      	ldrb	r3, [r7, #7]
 8007ed2:	2b03      	cmp	r3, #3
 8007ed4:	d10a      	bne.n	8007eec <MotorR_Test_PD+0x88>
			dCoef -= coefChangeVal;
 8007ed6:	4b34      	ldr	r3, [pc, #208]	; (8007fa8 <MotorR_Test_PD+0x144>)
 8007ed8:	ed93 7a00 	vldr	s14, [r3]
 8007edc:	edd7 7a03 	vldr	s15, [r7, #12]
 8007ee0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007ee4:	4b30      	ldr	r3, [pc, #192]	; (8007fa8 <MotorR_Test_PD+0x144>)
 8007ee6:	edc3 7a00 	vstr	s15, [r3]
 8007eea:	e022      	b.n	8007f32 <MotorR_Test_PD+0xce>
		} else if (sw == CUSTOM_SW_2_3) {
 8007eec:	79fb      	ldrb	r3, [r7, #7]
 8007eee:	2b06      	cmp	r3, #6
 8007ef0:	d10a      	bne.n	8007f08 <MotorR_Test_PD+0xa4>
			dCoef += coefChangeVal;
 8007ef2:	4b2d      	ldr	r3, [pc, #180]	; (8007fa8 <MotorR_Test_PD+0x144>)
 8007ef4:	ed93 7a00 	vldr	s14, [r3]
 8007ef8:	edd7 7a03 	vldr	s15, [r7, #12]
 8007efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f00:	4b29      	ldr	r3, [pc, #164]	; (8007fa8 <MotorR_Test_PD+0x144>)
 8007f02:	edc3 7a00 	vstr	s15, [r3]
 8007f06:	e014      	b.n	8007f32 <MotorR_Test_PD+0xce>
		} else if (sw == CUSTOM_SW_3) {
 8007f08:	79fb      	ldrb	r3, [r7, #7]
 8007f0a:	2b04      	cmp	r3, #4
 8007f0c:	d111      	bne.n	8007f32 <MotorR_Test_PD+0xce>
			targetEncoderValueR_cntl += targetChangeVal;
 8007f0e:	4b27      	ldr	r3, [pc, #156]	; (8007fac <MotorR_Test_PD+0x148>)
 8007f10:	881b      	ldrh	r3, [r3, #0]
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	ee07 3a90 	vmov	s15, r3
 8007f18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007f1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8007f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f28:	ee17 3a90 	vmov	r3, s15
 8007f2c:	b29a      	uxth	r2, r3
 8007f2e:	4b1f      	ldr	r3, [pc, #124]	; (8007fac <MotorR_Test_PD+0x148>)
 8007f30:	801a      	strh	r2, [r3, #0]
		}

		Custom_OLED_Printf("/0CCR    : %5d", TIM11->CCR1);
 8007f32:	4b1f      	ldr	r3, [pc, #124]	; (8007fb0 <MotorR_Test_PD+0x14c>)
 8007f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f36:	4619      	mov	r1, r3
 8007f38:	481e      	ldr	r0, [pc, #120]	; (8007fb4 <MotorR_Test_PD+0x150>)
 8007f3a:	f7fd f889 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1curECOD: %5d", TIM3->CNT);
 8007f3e:	4b1e      	ldr	r3, [pc, #120]	; (8007fb8 <MotorR_Test_PD+0x154>)
 8007f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f42:	4619      	mov	r1, r3
 8007f44:	481d      	ldr	r0, [pc, #116]	; (8007fbc <MotorR_Test_PD+0x158>)
 8007f46:	f7fd f883 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2tarECOD: %5d", targetEncoderValueR_cntl);
 8007f4a:	4b18      	ldr	r3, [pc, #96]	; (8007fac <MotorR_Test_PD+0x148>)
 8007f4c:	881b      	ldrh	r3, [r3, #0]
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	4619      	mov	r1, r3
 8007f52:	481b      	ldr	r0, [pc, #108]	; (8007fc0 <MotorR_Test_PD+0x15c>)
 8007f54:	f7fd f87c 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3pCoef  : %5f", pCoef);
 8007f58:	4b12      	ldr	r3, [pc, #72]	; (8007fa4 <MotorR_Test_PD+0x140>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f7f8 fafb 	bl	8000558 <__aeabi_f2d>
 8007f62:	4602      	mov	r2, r0
 8007f64:	460b      	mov	r3, r1
 8007f66:	4817      	ldr	r0, [pc, #92]	; (8007fc4 <MotorR_Test_PD+0x160>)
 8007f68:	f7fd f872 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/4dCoef  : %5f", dCoef);
 8007f6c:	4b0e      	ldr	r3, [pc, #56]	; (8007fa8 <MotorR_Test_PD+0x144>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4618      	mov	r0, r3
 8007f72:	f7f8 faf1 	bl	8000558 <__aeabi_f2d>
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	4813      	ldr	r0, [pc, #76]	; (8007fc8 <MotorR_Test_PD+0x164>)
 8007f7c:	f7fd f868 	bl	8005050 <Custom_OLED_Printf>
	for (;;) {
 8007f80:	e783      	b.n	8007e8a <MotorR_Test_PD+0x26>
		 break;
 8007f82:	bf00      	nop

	}
	MotorR_Stop();
 8007f84:	f000 fb74 	bl	8008670 <MotorR_Stop>
	Speed_Control_Stop();
 8007f88:	f000 fb9a 	bl	80086c0 <Speed_Control_Stop>
	Sensor_Stop();
 8007f8c:	f001 fc56 	bl	800983c <Sensor_Stop>
}
 8007f90:	bf00      	nop
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	3d4ccccd 	.word	0x3d4ccccd
 8007f9c:	42480000 	.word	0x42480000
 8007fa0:	2000002c 	.word	0x2000002c
 8007fa4:	20000004 	.word	0x20000004
 8007fa8:	20000008 	.word	0x20000008
 8007fac:	2000145a 	.word	0x2000145a
 8007fb0:	40014800 	.word	0x40014800
 8007fb4:	0800cdb4 	.word	0x0800cdb4
 8007fb8:	40000400 	.word	0x40000400
 8007fbc:	0800cdc4 	.word	0x0800cdc4
 8007fc0:	0800ce04 	.word	0x0800ce04
 8007fc4:	0800cde4 	.word	0x0800cde4
 8007fc8:	0800cdf4 	.word	0x0800cdf4

08007fcc <Motor_Test_Speed>:





void Motor_Test_Speed() {
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b082      	sub	sp, #8
 8007fd0:	af00      	add	r7, sp, #0

	Pre_Drive_Var_Init();
 8007fd2:	f7fd ffa3 	bl	8005f1c <Pre_Drive_Var_Init>


	//   
	targetAccele = 1;
 8007fd6:	4b32      	ldr	r3, [pc, #200]	; (80080a0 <Motor_Test_Speed+0xd4>)
 8007fd8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007fdc:	601a      	str	r2, [r3, #0]
	curAccele = 0;
 8007fde:	4b31      	ldr	r3, [pc, #196]	; (80080a4 <Motor_Test_Speed+0xd8>)
 8007fe0:	f04f 0200 	mov.w	r2, #0
 8007fe4:	601a      	str	r2, [r3, #0]

	//    
	targetSpeed = 0;
 8007fe6:	4b30      	ldr	r3, [pc, #192]	; (80080a8 <Motor_Test_Speed+0xdc>)
 8007fe8:	f04f 0200 	mov.w	r2, #0
 8007fec:	601a      	str	r2, [r3, #0]
	decele = 1;
 8007fee:	4b2f      	ldr	r3, [pc, #188]	; (80080ac <Motor_Test_Speed+0xe0>)
 8007ff0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007ff4:	601a      	str	r2, [r3, #0]
	curSpeed = 0;
 8007ff6:	4b2e      	ldr	r3, [pc, #184]	; (80080b0 <Motor_Test_Speed+0xe4>)
 8007ff8:	f04f 0200 	mov.w	r2, #0
 8007ffc:	601a      	str	r2, [r3, #0]


	Motor_Start();
 8007ffe:	f000 fafb 	bl	80085f8 <Motor_Start>
	Sensor_Start();
 8008002:	f001 fc03 	bl	800980c <Sensor_Start>
	Speed_Control_Start();
 8008006:	f000 fb4f 	bl	80086a8 <Speed_Control_Start>

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 800800a:	f7fd fb51 	bl	80056b0 <Custom_Switch_Read>
 800800e:	4603      	mov	r3, r0
 8008010:	71fb      	strb	r3, [r7, #7]

		if (sw == CUSTOM_SW_3) {
 8008012:	79fb      	ldrb	r3, [r7, #7]
 8008014:	2b04      	cmp	r3, #4
 8008016:	d038      	beq.n	800808a <Motor_Test_Speed+0xbe>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 8008018:	79fb      	ldrb	r3, [r7, #7]
 800801a:	2b01      	cmp	r3, #1
 800801c:	d10a      	bne.n	8008034 <Motor_Test_Speed+0x68>
			targetSpeed -= 0.1f;
 800801e:	4b22      	ldr	r3, [pc, #136]	; (80080a8 <Motor_Test_Speed+0xdc>)
 8008020:	edd3 7a00 	vldr	s15, [r3]
 8008024:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80080b4 <Motor_Test_Speed+0xe8>
 8008028:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800802c:	4b1e      	ldr	r3, [pc, #120]	; (80080a8 <Motor_Test_Speed+0xdc>)
 800802e:	edc3 7a00 	vstr	s15, [r3]
 8008032:	e00c      	b.n	800804e <Motor_Test_Speed+0x82>
		} else if (sw == CUSTOM_SW_2) {
 8008034:	79fb      	ldrb	r3, [r7, #7]
 8008036:	2b02      	cmp	r3, #2
 8008038:	d109      	bne.n	800804e <Motor_Test_Speed+0x82>
			targetSpeed += 0.1f;
 800803a:	4b1b      	ldr	r3, [pc, #108]	; (80080a8 <Motor_Test_Speed+0xdc>)
 800803c:	edd3 7a00 	vldr	s15, [r3]
 8008040:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80080b4 <Motor_Test_Speed+0xe8>
 8008044:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008048:	4b17      	ldr	r3, [pc, #92]	; (80080a8 <Motor_Test_Speed+0xdc>)
 800804a:	edc3 7a00 	vstr	s15, [r3]
		}

		Custom_OLED_Printf("/0speed  : %3.2f", curSpeed);
 800804e:	4b18      	ldr	r3, [pc, #96]	; (80080b0 <Motor_Test_Speed+0xe4>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4618      	mov	r0, r3
 8008054:	f7f8 fa80 	bl	8000558 <__aeabi_f2d>
 8008058:	4602      	mov	r2, r0
 800805a:	460b      	mov	r3, r1
 800805c:	4816      	ldr	r0, [pc, #88]	; (80080b8 <Motor_Test_Speed+0xec>)
 800805e:	f7fc fff7 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1CCR    : %5d", TIM10->CCR1);
 8008062:	4b16      	ldr	r3, [pc, #88]	; (80080bc <Motor_Test_Speed+0xf0>)
 8008064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008066:	4619      	mov	r1, r3
 8008068:	4815      	ldr	r0, [pc, #84]	; (80080c0 <Motor_Test_Speed+0xf4>)
 800806a:	f7fc fff1 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2curECOD: %5d", TIM4->CNT);
 800806e:	4b15      	ldr	r3, [pc, #84]	; (80080c4 <Motor_Test_Speed+0xf8>)
 8008070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008072:	4619      	mov	r1, r3
 8008074:	4814      	ldr	r0, [pc, #80]	; (80080c8 <Motor_Test_Speed+0xfc>)
 8008076:	f7fc ffeb 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3tarECOD: %5f", targetEncoderValueL_cntl);
 800807a:	4b14      	ldr	r3, [pc, #80]	; (80080cc <Motor_Test_Speed+0x100>)
 800807c:	881b      	ldrh	r3, [r3, #0]
 800807e:	b29b      	uxth	r3, r3
 8008080:	4619      	mov	r1, r3
 8008082:	4813      	ldr	r0, [pc, #76]	; (80080d0 <Motor_Test_Speed+0x104>)
 8008084:	f7fc ffe4 	bl	8005050 <Custom_OLED_Printf>
	for (;;) {
 8008088:	e7bf      	b.n	800800a <Motor_Test_Speed+0x3e>
		 break;
 800808a:	bf00      	nop

	}

	Speed_Control_Stop();
 800808c:	f000 fb18 	bl	80086c0 <Speed_Control_Stop>
	Sensor_Stop();
 8008090:	f001 fbd4 	bl	800983c <Sensor_Stop>
	Motor_Stop();
 8008094:	f000 fb00 	bl	8008698 <Motor_Stop>


}
 8008098:	bf00      	nop
 800809a:	3708      	adds	r7, #8
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	20000020 	.word	0x20000020
 80080a4:	20000024 	.word	0x20000024
 80080a8:	2000002c 	.word	0x2000002c
 80080ac:	20000028 	.word	0x20000028
 80080b0:	20000030 	.word	0x20000030
 80080b4:	3dcccccd 	.word	0x3dcccccd
 80080b8:	0800ce14 	.word	0x0800ce14
 80080bc:	40014400 	.word	0x40014400
 80080c0:	0800ce28 	.word	0x0800ce28
 80080c4:	40000800 	.word	0x40000800
 80080c8:	0800ce38 	.word	0x0800ce38
 80080cc:	20001458 	.word	0x20001458
 80080d0:	0800ce48 	.word	0x0800ce48

080080d4 <Drive_Test_Position>:





void Drive_Test_Position() {
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
	uint8_t	sw = 0;
 80080da:	2300      	movs	r3, #0
 80080dc:	71fb      	strb	r3, [r7, #7]

	uint8_t positioningIdx = 0;
 80080de:	2300      	movs	r3, #0
 80080e0:	71bb      	strb	r3, [r7, #6]

	Custom_OLED_Clear();
 80080e2:	f7fc fed0 	bl	8004e86 <Custom_OLED_Clear>
	Sensor_Start();
 80080e6:	f001 fb91 	bl	800980c <Sensor_Start>
	Speed_Control_Start();
 80080ea:	f000 fadd 	bl	80086a8 <Speed_Control_Start>

	//     
	positionVal = 0;
 80080ee:	4b2c      	ldr	r3, [pc, #176]	; (80081a0 <Drive_Test_Position+0xcc>)
 80080f0:	2200      	movs	r2, #0
 80080f2:	601a      	str	r2, [r3, #0]
	positionCoef = POSITION_COEF_INIT;
 80080f4:	4b2b      	ldr	r3, [pc, #172]	; (80081a4 <Drive_Test_Position+0xd0>)
 80080f6:	4a2c      	ldr	r2, [pc, #176]	; (80081a8 <Drive_Test_Position+0xd4>)
 80080f8:	601a      	str	r2, [r3, #0]

	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 80080fa:	e03f      	b.n	800817c <Drive_Test_Position+0xa8>

		Positioning(&positioningIdx);
 80080fc:	1dbb      	adds	r3, r7, #6
 80080fe:	4618      	mov	r0, r3
 8008100:	f7ff f868 	bl	80071d4 <Positioning>

		Custom_OLED_Printf("/0pos:     %7d", positionVal);
 8008104:	4b26      	ldr	r3, [pc, #152]	; (80081a0 <Drive_Test_Position+0xcc>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4619      	mov	r1, r3
 800810a:	4828      	ldr	r0, [pc, #160]	; (80081ac <Drive_Test_Position+0xd8>)
 800810c:	f7fc ffa0 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2speedL:  %f", (1 + positionVal * positionCoef));
 8008110:	4b23      	ldr	r3, [pc, #140]	; (80081a0 <Drive_Test_Position+0xcc>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	ee07 3a90 	vmov	s15, r3
 8008118:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800811c:	4b21      	ldr	r3, [pc, #132]	; (80081a4 <Drive_Test_Position+0xd0>)
 800811e:	edd3 7a00 	vldr	s15, [r3]
 8008122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008126:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800812a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800812e:	ee17 0a90 	vmov	r0, s15
 8008132:	f7f8 fa11 	bl	8000558 <__aeabi_f2d>
 8008136:	4602      	mov	r2, r0
 8008138:	460b      	mov	r3, r1
 800813a:	481d      	ldr	r0, [pc, #116]	; (80081b0 <Drive_Test_Position+0xdc>)
 800813c:	f7fc ff88 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3speedR:  %f", (1 - positionVal * positionCoef));
 8008140:	4b17      	ldr	r3, [pc, #92]	; (80081a0 <Drive_Test_Position+0xcc>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	ee07 3a90 	vmov	s15, r3
 8008148:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800814c:	4b15      	ldr	r3, [pc, #84]	; (80081a4 <Drive_Test_Position+0xd0>)
 800814e:	edd3 7a00 	vldr	s15, [r3]
 8008152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008156:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800815a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800815e:	ee17 0a90 	vmov	r0, s15
 8008162:	f7f8 f9f9 	bl	8000558 <__aeabi_f2d>
 8008166:	4602      	mov	r2, r0
 8008168:	460b      	mov	r3, r1
 800816a:	4812      	ldr	r0, [pc, #72]	; (80081b4 <Drive_Test_Position+0xe0>)
 800816c:	f7fc ff70 	bl	8005050 <Custom_OLED_Printf>
		Custom_OLED_Printf("/4pos:     %7d", limitedPositionVal);
 8008170:	4b11      	ldr	r3, [pc, #68]	; (80081b8 <Drive_Test_Position+0xe4>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4619      	mov	r1, r3
 8008176:	4811      	ldr	r0, [pc, #68]	; (80081bc <Drive_Test_Position+0xe8>)
 8008178:	f7fc ff6a 	bl	8005050 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800817c:	f7fd fa98 	bl	80056b0 <Custom_Switch_Read>
 8008180:	4603      	mov	r3, r0
 8008182:	71fb      	strb	r3, [r7, #7]
 8008184:	79fb      	ldrb	r3, [r7, #7]
 8008186:	2b04      	cmp	r3, #4
 8008188:	d1b8      	bne.n	80080fc <Drive_Test_Position+0x28>
	}
	Speed_Control_Stop();
 800818a:	f000 fa99 	bl	80086c0 <Speed_Control_Stop>
	Sensor_Stop();
 800818e:	f001 fb55 	bl	800983c <Sensor_Stop>
	Custom_OLED_Clear();
 8008192:	f7fc fe78 	bl	8004e86 <Custom_OLED_Clear>
}
 8008196:	bf00      	nop
 8008198:	3708      	adds	r7, #8
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	20001460 	.word	0x20001460
 80081a4:	20000018 	.word	0x20000018
 80081a8:	3851b717 	.word	0x3851b717
 80081ac:	0800ce58 	.word	0x0800ce58
 80081b0:	0800ce68 	.word	0x0800ce68
 80081b4:	0800ce78 	.word	0x0800ce78
 80081b8:	20001464 	.word	0x20001464
 80081bc:	0800ce88 	.word	0x0800ce88

080081c0 <Mark_Live_Test>:





void Mark_Live_Test() {
 80081c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081c2:	b089      	sub	sp, #36	; 0x24
 80081c4:	af06      	add	r7, sp, #24
	uint8_t	sw = 0;
 80081c6:	2300      	movs	r3, #0
 80081c8:	71fb      	strb	r3, [r7, #7]

	uint8_t positioningIdx = 0;
 80081ca:	2300      	movs	r3, #0
 80081cc:	70fb      	strb	r3, [r7, #3]

	Sensor_Start();
 80081ce:	f001 fb1d 	bl	800980c <Sensor_Start>

    Custom_OLED_Clear();
 80081d2:	f7fc fe58 	bl	8004e86 <Custom_OLED_Clear>

    Pre_Drive_Var_Init();
 80081d6:	f7fd fea1 	bl	8005f1c <Pre_Drive_Var_Init>

	positionIdxMax = 9;
 80081da:	4ba1      	ldr	r3, [pc, #644]	; (8008460 <Mark_Live_Test+0x2a0>)
 80081dc:	2209      	movs	r2, #9
 80081de:	701a      	strb	r2, [r3, #0]
	positionIdxMin = 6;
 80081e0:	4ba0      	ldr	r3, [pc, #640]	; (8008464 <Mark_Live_Test+0x2a4>)
 80081e2:	2206      	movs	r2, #6
 80081e4:	701a      	strb	r2, [r3, #0]

    while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 80081e6:	e12d      	b.n	8008444 <Mark_Live_Test+0x284>

    	Drive_State_Machine();
 80081e8:	f7ff f980 	bl	80074ec <Drive_State_Machine>

    	Positioning(&positioningIdx);
 80081ec:	1cfb      	adds	r3, r7, #3
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7fe fff0 	bl	80071d4 <Positioning>

        switch (driveState) {
 80081f4:	4b9c      	ldr	r3, [pc, #624]	; (8008468 <Mark_Live_Test+0x2a8>)
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	2b03      	cmp	r3, #3
 80081fa:	d81b      	bhi.n	8008234 <Mark_Live_Test+0x74>
 80081fc:	a201      	add	r2, pc, #4	; (adr r2, 8008204 <Mark_Live_Test+0x44>)
 80081fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008202:	bf00      	nop
 8008204:	08008215 	.word	0x08008215
 8008208:	0800821d 	.word	0x0800821d
 800820c:	08008225 	.word	0x08008225
 8008210:	0800822d 	.word	0x0800822d
        case DRIVE_STATE_IDLE:
        	Custom_OLED_Printf("/0STATE: IDLE     ");
 8008214:	4895      	ldr	r0, [pc, #596]	; (800846c <Mark_Live_Test+0x2ac>)
 8008216:	f7fc ff1b 	bl	8005050 <Custom_OLED_Printf>
            break;
 800821a:	e00f      	b.n	800823c <Mark_Live_Test+0x7c>
        case DRIVE_STATE_CROSS:
        	Custom_OLED_Printf("/0STATE: CROSS    ");
 800821c:	4894      	ldr	r0, [pc, #592]	; (8008470 <Mark_Live_Test+0x2b0>)
 800821e:	f7fc ff17 	bl	8005050 <Custom_OLED_Printf>
            break;
 8008222:	e00b      	b.n	800823c <Mark_Live_Test+0x7c>
        case DRIVE_STATE_MARKER:
        	Custom_OLED_Printf("/0STATE: MARK     ");
 8008224:	4893      	ldr	r0, [pc, #588]	; (8008474 <Mark_Live_Test+0x2b4>)
 8008226:	f7fc ff13 	bl	8005050 <Custom_OLED_Printf>
            break;
 800822a:	e007      	b.n	800823c <Mark_Live_Test+0x7c>
        case DRIVE_STATE_DECISION:
        	Custom_OLED_Printf("/0STATE: DECISION ");
 800822c:	4892      	ldr	r0, [pc, #584]	; (8008478 <Mark_Live_Test+0x2b8>)
 800822e:	f7fc ff0f 	bl	8005050 <Custom_OLED_Printf>
        	break;
 8008232:	e003      	b.n	800823c <Mark_Live_Test+0x7c>
        default:
        	Custom_OLED_Printf("/0STATE: ------   ");
 8008234:	4891      	ldr	r0, [pc, #580]	; (800847c <Mark_Live_Test+0x2bc>)
 8008236:	f7fc ff0b 	bl	8005050 <Custom_OLED_Printf>
            break;
 800823a:	bf00      	nop
        }

        switch (markState) {
 800823c:	4b90      	ldr	r3, [pc, #576]	; (8008480 <Mark_Live_Test+0x2c0>)
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	2b06      	cmp	r3, #6
 8008242:	d82d      	bhi.n	80082a0 <Mark_Live_Test+0xe0>
 8008244:	a201      	add	r2, pc, #4	; (adr r2, 800824c <Mark_Live_Test+0x8c>)
 8008246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800824a:	bf00      	nop
 800824c:	08008269 	.word	0x08008269
 8008250:	08008271 	.word	0x08008271
 8008254:	08008281 	.word	0x08008281
 8008258:	08008279 	.word	0x08008279
 800825c:	08008289 	.word	0x08008289
 8008260:	08008291 	.word	0x08008291
 8008264:	08008299 	.word	0x08008299
		case MARK_NONE:
			Custom_OLED_Printf("/1MARK: NONE      ");
 8008268:	4886      	ldr	r0, [pc, #536]	; (8008484 <Mark_Live_Test+0x2c4>)
 800826a:	f7fc fef1 	bl	8005050 <Custom_OLED_Printf>
			break;
 800826e:	e01b      	b.n	80082a8 <Mark_Live_Test+0xe8>
		case MARK_STRAIGHT:
			Custom_OLED_Printf("/1MARK: STRAIGHT  ");
 8008270:	4885      	ldr	r0, [pc, #532]	; (8008488 <Mark_Live_Test+0x2c8>)
 8008272:	f7fc feed 	bl	8005050 <Custom_OLED_Printf>
			break;
 8008276:	e017      	b.n	80082a8 <Mark_Live_Test+0xe8>
        case MARK_CURVE_L:
        	Custom_OLED_Printf("/1MARK: LEFT      ");
 8008278:	4884      	ldr	r0, [pc, #528]	; (800848c <Mark_Live_Test+0x2cc>)
 800827a:	f7fc fee9 	bl	8005050 <Custom_OLED_Printf>
            break;
 800827e:	e013      	b.n	80082a8 <Mark_Live_Test+0xe8>
        case MARK_CURVE_R:
        	Custom_OLED_Printf("/1MARK: RIGHT     ");
 8008280:	4883      	ldr	r0, [pc, #524]	; (8008490 <Mark_Live_Test+0x2d0>)
 8008282:	f7fc fee5 	bl	8005050 <Custom_OLED_Printf>
            break;
 8008286:	e00f      	b.n	80082a8 <Mark_Live_Test+0xe8>
        case MARK_END:
        	Custom_OLED_Printf("/1MARK: END       ");
 8008288:	4882      	ldr	r0, [pc, #520]	; (8008494 <Mark_Live_Test+0x2d4>)
 800828a:	f7fc fee1 	bl	8005050 <Custom_OLED_Printf>
            break;
 800828e:	e00b      	b.n	80082a8 <Mark_Live_Test+0xe8>
        case MARK_CROSS:
        	Custom_OLED_Printf("/1MARK: CROSS     ");
 8008290:	4881      	ldr	r0, [pc, #516]	; (8008498 <Mark_Live_Test+0x2d8>)
 8008292:	f7fc fedd 	bl	8005050 <Custom_OLED_Printf>
            break;
 8008296:	e007      	b.n	80082a8 <Mark_Live_Test+0xe8>
        case MARK_LINE_OUT:
            Custom_OLED_Printf("/1MARK: LINE OUT  ");
 8008298:	4880      	ldr	r0, [pc, #512]	; (800849c <Mark_Live_Test+0x2dc>)
 800829a:	f7fc fed9 	bl	8005050 <Custom_OLED_Printf>
            break;
 800829e:	e003      	b.n	80082a8 <Mark_Live_Test+0xe8>
        default:
        	Custom_OLED_Printf("/1MARK: ------    ");
 80082a0:	487f      	ldr	r0, [pc, #508]	; (80084a0 <Mark_Live_Test+0x2e0>)
 80082a2:	f7fc fed5 	bl	8005050 <Custom_OLED_Printf>
        	break;
 80082a6:	bf00      	nop
        }

    	uint16_t masking = lineMasking;
 80082a8:	4b7e      	ldr	r3, [pc, #504]	; (80084a4 <Mark_Live_Test+0x2e4>)
 80082aa:	881b      	ldrh	r3, [r3, #0]
 80082ac:	80bb      	strh	r3, [r7, #4]

    	Custom_OLED_Printf("/2%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w",  \
 80082ae:	88bb      	ldrh	r3, [r7, #4]
 80082b0:	0bdb      	lsrs	r3, r3, #15
 80082b2:	b29b      	uxth	r3, r3
 80082b4:	f003 0501 	and.w	r5, r3, #1
 80082b8:	88bb      	ldrh	r3, [r7, #4]
 80082ba:	0b9b      	lsrs	r3, r3, #14
 80082bc:	b29b      	uxth	r3, r3
 80082be:	f003 0601 	and.w	r6, r3, #1
 80082c2:	88bb      	ldrh	r3, [r7, #4]
 80082c4:	0b5b      	lsrs	r3, r3, #13
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	f003 0c01 	and.w	ip, r3, #1
 80082cc:	88bb      	ldrh	r3, [r7, #4]
 80082ce:	0b1b      	lsrs	r3, r3, #12
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	88ba      	ldrh	r2, [r7, #4]
 80082d8:	0ad2      	lsrs	r2, r2, #11
 80082da:	b292      	uxth	r2, r2
 80082dc:	f002 0201 	and.w	r2, r2, #1
 80082e0:	88b9      	ldrh	r1, [r7, #4]
 80082e2:	0a89      	lsrs	r1, r1, #10
 80082e4:	b289      	uxth	r1, r1
 80082e6:	f001 0101 	and.w	r1, r1, #1
 80082ea:	88b8      	ldrh	r0, [r7, #4]
 80082ec:	0a40      	lsrs	r0, r0, #9
 80082ee:	b280      	uxth	r0, r0
 80082f0:	f000 0001 	and.w	r0, r0, #1
 80082f4:	88bc      	ldrh	r4, [r7, #4]
 80082f6:	0a24      	lsrs	r4, r4, #8
 80082f8:	b2a4      	uxth	r4, r4
 80082fa:	f004 0401 	and.w	r4, r4, #1
 80082fe:	9404      	str	r4, [sp, #16]
 8008300:	9003      	str	r0, [sp, #12]
 8008302:	9102      	str	r1, [sp, #8]
 8008304:	9201      	str	r2, [sp, #4]
 8008306:	9300      	str	r3, [sp, #0]
 8008308:	4663      	mov	r3, ip
 800830a:	4632      	mov	r2, r6
 800830c:	4629      	mov	r1, r5
 800830e:	4866      	ldr	r0, [pc, #408]	; (80084a8 <Mark_Live_Test+0x2e8>)
 8008310:	f7fc fe9e 	bl	8005050 <Custom_OLED_Printf>
    				(masking >> 15) & 1, (masking >> 14) & 1, (masking >> 13) & 1, (masking >> 12) & 1, \
    				(masking >> 11) & 1, (masking >> 10) & 1, (masking >> 9) & 1, (masking >> 8) & 1);

    	Custom_OLED_Printf("/3%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w", \
 8008314:	88bb      	ldrh	r3, [r7, #4]
 8008316:	09db      	lsrs	r3, r3, #7
 8008318:	b29b      	uxth	r3, r3
 800831a:	f003 0501 	and.w	r5, r3, #1
 800831e:	88bb      	ldrh	r3, [r7, #4]
 8008320:	099b      	lsrs	r3, r3, #6
 8008322:	b29b      	uxth	r3, r3
 8008324:	f003 0601 	and.w	r6, r3, #1
 8008328:	88bb      	ldrh	r3, [r7, #4]
 800832a:	095b      	lsrs	r3, r3, #5
 800832c:	b29b      	uxth	r3, r3
 800832e:	f003 0c01 	and.w	ip, r3, #1
 8008332:	88bb      	ldrh	r3, [r7, #4]
 8008334:	091b      	lsrs	r3, r3, #4
 8008336:	b29b      	uxth	r3, r3
 8008338:	f003 0301 	and.w	r3, r3, #1
 800833c:	88ba      	ldrh	r2, [r7, #4]
 800833e:	08d2      	lsrs	r2, r2, #3
 8008340:	b292      	uxth	r2, r2
 8008342:	f002 0201 	and.w	r2, r2, #1
 8008346:	88b9      	ldrh	r1, [r7, #4]
 8008348:	0889      	lsrs	r1, r1, #2
 800834a:	b289      	uxth	r1, r1
 800834c:	f001 0101 	and.w	r1, r1, #1
 8008350:	88b8      	ldrh	r0, [r7, #4]
 8008352:	0840      	lsrs	r0, r0, #1
 8008354:	b280      	uxth	r0, r0
 8008356:	f000 0001 	and.w	r0, r0, #1
    				(masking >> 7) & 1, (masking >> 6) & 1, (masking >> 5) & 1, (masking >> 4) & 1, \
    				(masking >> 3) & 1, (masking >> 2) & 1, (masking >> 1) & 1, (masking >> 0) & 1);
 800835a:	88bc      	ldrh	r4, [r7, #4]
    	Custom_OLED_Printf("/3%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w", \
 800835c:	f004 0401 	and.w	r4, r4, #1
 8008360:	9404      	str	r4, [sp, #16]
 8008362:	9003      	str	r0, [sp, #12]
 8008364:	9102      	str	r1, [sp, #8]
 8008366:	9201      	str	r2, [sp, #4]
 8008368:	9300      	str	r3, [sp, #0]
 800836a:	4663      	mov	r3, ip
 800836c:	4632      	mov	r2, r6
 800836e:	4629      	mov	r1, r5
 8008370:	484e      	ldr	r0, [pc, #312]	; (80084ac <Mark_Live_Test+0x2ec>)
 8008372:	f7fc fe6d 	bl	8005050 <Custom_OLED_Printf>



    	masking = markAreaMasking;
 8008376:	4b4e      	ldr	r3, [pc, #312]	; (80084b0 <Mark_Live_Test+0x2f0>)
 8008378:	881b      	ldrh	r3, [r3, #0]
 800837a:	80bb      	strh	r3, [r7, #4]

    	Custom_OLED_Printf("/4%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w",  \
 800837c:	88bb      	ldrh	r3, [r7, #4]
 800837e:	0bdb      	lsrs	r3, r3, #15
 8008380:	b29b      	uxth	r3, r3
 8008382:	f003 0501 	and.w	r5, r3, #1
 8008386:	88bb      	ldrh	r3, [r7, #4]
 8008388:	0b9b      	lsrs	r3, r3, #14
 800838a:	b29b      	uxth	r3, r3
 800838c:	f003 0601 	and.w	r6, r3, #1
 8008390:	88bb      	ldrh	r3, [r7, #4]
 8008392:	0b5b      	lsrs	r3, r3, #13
 8008394:	b29b      	uxth	r3, r3
 8008396:	f003 0c01 	and.w	ip, r3, #1
 800839a:	88bb      	ldrh	r3, [r7, #4]
 800839c:	0b1b      	lsrs	r3, r3, #12
 800839e:	b29b      	uxth	r3, r3
 80083a0:	f003 0301 	and.w	r3, r3, #1
 80083a4:	88ba      	ldrh	r2, [r7, #4]
 80083a6:	0ad2      	lsrs	r2, r2, #11
 80083a8:	b292      	uxth	r2, r2
 80083aa:	f002 0201 	and.w	r2, r2, #1
 80083ae:	88b9      	ldrh	r1, [r7, #4]
 80083b0:	0a89      	lsrs	r1, r1, #10
 80083b2:	b289      	uxth	r1, r1
 80083b4:	f001 0101 	and.w	r1, r1, #1
 80083b8:	88b8      	ldrh	r0, [r7, #4]
 80083ba:	0a40      	lsrs	r0, r0, #9
 80083bc:	b280      	uxth	r0, r0
 80083be:	f000 0001 	and.w	r0, r0, #1
 80083c2:	88bc      	ldrh	r4, [r7, #4]
 80083c4:	0a24      	lsrs	r4, r4, #8
 80083c6:	b2a4      	uxth	r4, r4
 80083c8:	f004 0401 	and.w	r4, r4, #1
 80083cc:	9404      	str	r4, [sp, #16]
 80083ce:	9003      	str	r0, [sp, #12]
 80083d0:	9102      	str	r1, [sp, #8]
 80083d2:	9201      	str	r2, [sp, #4]
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	4663      	mov	r3, ip
 80083d8:	4632      	mov	r2, r6
 80083da:	4629      	mov	r1, r5
 80083dc:	4835      	ldr	r0, [pc, #212]	; (80084b4 <Mark_Live_Test+0x2f4>)
 80083de:	f7fc fe37 	bl	8005050 <Custom_OLED_Printf>
    				(masking >> 15) & 1, (masking >> 14) & 1, (masking >> 13) & 1, (masking >> 12) & 1, \
    				(masking >> 11) & 1, (masking >> 10) & 1, (masking >> 9) & 1, (masking >> 8) & 1);

    	Custom_OLED_Printf("/5%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w", \
 80083e2:	88bb      	ldrh	r3, [r7, #4]
 80083e4:	09db      	lsrs	r3, r3, #7
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	f003 0501 	and.w	r5, r3, #1
 80083ec:	88bb      	ldrh	r3, [r7, #4]
 80083ee:	099b      	lsrs	r3, r3, #6
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	f003 0601 	and.w	r6, r3, #1
 80083f6:	88bb      	ldrh	r3, [r7, #4]
 80083f8:	095b      	lsrs	r3, r3, #5
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	f003 0c01 	and.w	ip, r3, #1
 8008400:	88bb      	ldrh	r3, [r7, #4]
 8008402:	091b      	lsrs	r3, r3, #4
 8008404:	b29b      	uxth	r3, r3
 8008406:	f003 0301 	and.w	r3, r3, #1
 800840a:	88ba      	ldrh	r2, [r7, #4]
 800840c:	08d2      	lsrs	r2, r2, #3
 800840e:	b292      	uxth	r2, r2
 8008410:	f002 0201 	and.w	r2, r2, #1
 8008414:	88b9      	ldrh	r1, [r7, #4]
 8008416:	0889      	lsrs	r1, r1, #2
 8008418:	b289      	uxth	r1, r1
 800841a:	f001 0101 	and.w	r1, r1, #1
 800841e:	88b8      	ldrh	r0, [r7, #4]
 8008420:	0840      	lsrs	r0, r0, #1
 8008422:	b280      	uxth	r0, r0
 8008424:	f000 0001 	and.w	r0, r0, #1
    				(masking >> 7) & 1, (masking >> 6) & 1, (masking >> 5) & 1, (masking >> 4) & 1, \
    				(masking >> 3) & 1, (masking >> 2) & 1, (masking >> 1) & 1, (masking >> 0) & 1);
 8008428:	88bc      	ldrh	r4, [r7, #4]
    	Custom_OLED_Printf("/5%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w", \
 800842a:	f004 0401 	and.w	r4, r4, #1
 800842e:	9404      	str	r4, [sp, #16]
 8008430:	9003      	str	r0, [sp, #12]
 8008432:	9102      	str	r1, [sp, #8]
 8008434:	9201      	str	r2, [sp, #4]
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	4663      	mov	r3, ip
 800843a:	4632      	mov	r2, r6
 800843c:	4629      	mov	r1, r5
 800843e:	481e      	ldr	r0, [pc, #120]	; (80084b8 <Mark_Live_Test+0x2f8>)
 8008440:	f7fc fe06 	bl	8005050 <Custom_OLED_Printf>
    while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8008444:	f7fd f934 	bl	80056b0 <Custom_Switch_Read>
 8008448:	4603      	mov	r3, r0
 800844a:	71fb      	strb	r3, [r7, #7]
 800844c:	79fb      	ldrb	r3, [r7, #7]
 800844e:	2b04      	cmp	r3, #4
 8008450:	f47f aeca 	bne.w	80081e8 <Mark_Live_Test+0x28>
    }

    Sensor_Stop();
 8008454:	f001 f9f2 	bl	800983c <Sensor_Stop>
}
 8008458:	bf00      	nop
 800845a:	370c      	adds	r7, #12
 800845c:	46bd      	mov	sp, r7
 800845e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008460:	2000001c 	.word	0x2000001c
 8008464:	2000001d 	.word	0x2000001d
 8008468:	20001480 	.word	0x20001480
 800846c:	0800ce98 	.word	0x0800ce98
 8008470:	0800ceac 	.word	0x0800ceac
 8008474:	0800cec0 	.word	0x0800cec0
 8008478:	0800ced4 	.word	0x0800ced4
 800847c:	0800cee8 	.word	0x0800cee8
 8008480:	2000003c 	.word	0x2000003c
 8008484:	0800cefc 	.word	0x0800cefc
 8008488:	0800cf10 	.word	0x0800cf10
 800848c:	0800cf24 	.word	0x0800cf24
 8008490:	0800cf38 	.word	0x0800cf38
 8008494:	0800cf4c 	.word	0x0800cf4c
 8008498:	0800cf60 	.word	0x0800cf60
 800849c:	0800cf74 	.word	0x0800cf74
 80084a0:	0800cf88 	.word	0x0800cf88
 80084a4:	2000003e 	.word	0x2000003e
 80084a8:	0800cf9c 	.word	0x0800cf9c
 80084ac:	0800cfc0 	.word	0x0800cfc0
 80084b0:	20000046 	.word	0x20000046
 80084b4:	0800cfe4 	.word	0x0800cfe4
 80084b8:	0800d008 	.word	0x0800d008

080084bc <LL_TIM_EnableCounter>:
{
 80084bc:	b480      	push	{r7}
 80084be:	b083      	sub	sp, #12
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f043 0201 	orr.w	r2, r3, #1
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	601a      	str	r2, [r3, #0]
}
 80084d0:	bf00      	nop
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <LL_TIM_DisableCounter>:
{
 80084dc:	b480      	push	{r7}
 80084de:	b083      	sub	sp, #12
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f023 0201 	bic.w	r2, r3, #1
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	601a      	str	r2, [r3, #0]
}
 80084f0:	bf00      	nop
 80084f2:	370c      	adds	r7, #12
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr

080084fc <LL_TIM_CC_EnableChannel>:
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a1a      	ldr	r2, [r3, #32]
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	431a      	orrs	r2, r3
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	621a      	str	r2, [r3, #32]
}
 8008512:	bf00      	nop
 8008514:	370c      	adds	r7, #12
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr

0800851e <LL_TIM_CC_DisableChannel>:
{
 800851e:	b480      	push	{r7}
 8008520:	b083      	sub	sp, #12
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
 8008526:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6a1a      	ldr	r2, [r3, #32]
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	43db      	mvns	r3, r3
 8008530:	401a      	ands	r2, r3
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	621a      	str	r2, [r3, #32]
}
 8008536:	bf00      	nop
 8008538:	370c      	adds	r7, #12
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <LL_TIM_OC_SetCompareCH2>:
{
 8008542:	b480      	push	{r7}
 8008544:	b083      	sub	sp, #12
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
 800854a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	683a      	ldr	r2, [r7, #0]
 8008550:	639a      	str	r2, [r3, #56]	; 0x38
}
 8008552:	bf00      	nop
 8008554:	370c      	adds	r7, #12
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr

0800855e <LL_TIM_EnableIT_UPDATE>:
{
 800855e:	b480      	push	{r7}
 8008560:	b083      	sub	sp, #12
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	f043 0201 	orr.w	r2, r3, #1
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	60da      	str	r2, [r3, #12]
}
 8008572:	bf00      	nop
 8008574:	370c      	adds	r7, #12
 8008576:	46bd      	mov	sp, r7
 8008578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857c:	4770      	bx	lr

0800857e <LL_TIM_DisableIT_UPDATE>:
{
 800857e:	b480      	push	{r7}
 8008580:	b083      	sub	sp, #12
 8008582:	af00      	add	r7, sp, #0
 8008584:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	f023 0201 	bic.w	r2, r3, #1
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	60da      	str	r2, [r3, #12]
}
 8008592:	bf00      	nop
 8008594:	370c      	adds	r7, #12
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr
	...

080085a0 <MotorL_Start>:





void MotorL_Start() {
 80085a0:	b580      	push	{r7, lr}
 80085a2:	af00      	add	r7, sp, #0

	// motorL pwm start
	LL_TIM_EnableCounter(TIM10);
 80085a4:	4807      	ldr	r0, [pc, #28]	; (80085c4 <MotorL_Start+0x24>)
 80085a6:	f7ff ff89 	bl	80084bc <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM10, LL_TIM_CHANNEL_CH1);
 80085aa:	2101      	movs	r1, #1
 80085ac:	4805      	ldr	r0, [pc, #20]	; (80085c4 <MotorL_Start+0x24>)
 80085ae:	f7ff ffa5 	bl	80084fc <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM10, 0);
 80085b2:	2100      	movs	r1, #0
 80085b4:	4803      	ldr	r0, [pc, #12]	; (80085c4 <MotorL_Start+0x24>)
 80085b6:	f7ff ffc4 	bl	8008542 <LL_TIM_OC_SetCompareCH2>

	// motorL encoder start
	LL_TIM_EnableCounter(TIM4);
 80085ba:	4803      	ldr	r0, [pc, #12]	; (80085c8 <MotorL_Start+0x28>)
 80085bc:	f7ff ff7e 	bl	80084bc <LL_TIM_EnableCounter>
}
 80085c0:	bf00      	nop
 80085c2:	bd80      	pop	{r7, pc}
 80085c4:	40014400 	.word	0x40014400
 80085c8:	40000800 	.word	0x40000800

080085cc <MotorR_Start>:



void MotorR_Start() {
 80085cc:	b580      	push	{r7, lr}
 80085ce:	af00      	add	r7, sp, #0

	// motorR pwm start
	LL_TIM_EnableCounter(TIM11);
 80085d0:	4807      	ldr	r0, [pc, #28]	; (80085f0 <MotorR_Start+0x24>)
 80085d2:	f7ff ff73 	bl	80084bc <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM11, LL_TIM_CHANNEL_CH1);
 80085d6:	2101      	movs	r1, #1
 80085d8:	4805      	ldr	r0, [pc, #20]	; (80085f0 <MotorR_Start+0x24>)
 80085da:	f7ff ff8f 	bl	80084fc <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM11, 0);
 80085de:	2100      	movs	r1, #0
 80085e0:	4803      	ldr	r0, [pc, #12]	; (80085f0 <MotorR_Start+0x24>)
 80085e2:	f7ff ffae 	bl	8008542 <LL_TIM_OC_SetCompareCH2>

	// motorR encoder start
	LL_TIM_EnableCounter(TIM3);
 80085e6:	4803      	ldr	r0, [pc, #12]	; (80085f4 <MotorR_Start+0x28>)
 80085e8:	f7ff ff68 	bl	80084bc <LL_TIM_EnableCounter>
}
 80085ec:	bf00      	nop
 80085ee:	bd80      	pop	{r7, pc}
 80085f0:	40014800 	.word	0x40014800
 80085f4:	40000400 	.word	0x40000400

080085f8 <Motor_Start>:




void Motor_Start() {
 80085f8:	b580      	push	{r7, lr}
 80085fa:	af00      	add	r7, sp, #0

	MotorL_Start();
 80085fc:	f7ff ffd0 	bl	80085a0 <MotorL_Start>
	MotorR_Start();
 8008600:	f7ff ffe4 	bl	80085cc <MotorR_Start>
}
 8008604:	bf00      	nop
 8008606:	bd80      	pop	{r7, pc}

08008608 <MotorL_Power_Off>:





void MotorL_Power_Off() {
 8008608:	b480      	push	{r7}
 800860a:	af00      	add	r7, sp, #0

	TIM10->CCR1 = 0;
 800860c:	4b03      	ldr	r3, [pc, #12]	; (800861c <MotorL_Power_Off+0x14>)
 800860e:	2200      	movs	r2, #0
 8008610:	635a      	str	r2, [r3, #52]	; 0x34
}
 8008612:	bf00      	nop
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr
 800861c:	40014400 	.word	0x40014400

08008620 <MotorR_Power_Off>:


void MotorR_Power_Off() {
 8008620:	b480      	push	{r7}
 8008622:	af00      	add	r7, sp, #0

	TIM11->CCR1 = 0;
 8008624:	4b03      	ldr	r3, [pc, #12]	; (8008634 <MotorR_Power_Off+0x14>)
 8008626:	2200      	movs	r2, #0
 8008628:	635a      	str	r2, [r3, #52]	; 0x34
}
 800862a:	bf00      	nop
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr
 8008634:	40014800 	.word	0x40014800

08008638 <Motor_Power_Off>:



void Motor_Power_Off() {
 8008638:	b580      	push	{r7, lr}
 800863a:	af00      	add	r7, sp, #0

	MotorL_Power_Off();
 800863c:	f7ff ffe4 	bl	8008608 <MotorL_Power_Off>
	MotorR_Power_Off();
 8008640:	f7ff ffee 	bl	8008620 <MotorR_Power_Off>
}
 8008644:	bf00      	nop
 8008646:	bd80      	pop	{r7, pc}

08008648 <MotorL_Stop>:





void MotorL_Stop() {
 8008648:	b580      	push	{r7, lr}
 800864a:	af00      	add	r7, sp, #0

	MotorL_Power_Off();
 800864c:	f7ff ffdc 	bl	8008608 <MotorL_Power_Off>

	// motorL pwm end
	LL_TIM_DisableCounter(TIM10);
 8008650:	4805      	ldr	r0, [pc, #20]	; (8008668 <MotorL_Stop+0x20>)
 8008652:	f7ff ff43 	bl	80084dc <LL_TIM_DisableCounter>
	LL_TIM_CC_DisableChannel(TIM10, LL_TIM_CHANNEL_CH1);
 8008656:	2101      	movs	r1, #1
 8008658:	4803      	ldr	r0, [pc, #12]	; (8008668 <MotorL_Stop+0x20>)
 800865a:	f7ff ff60 	bl	800851e <LL_TIM_CC_DisableChannel>

	// motorL encoder end
	LL_TIM_DisableCounter(TIM4);
 800865e:	4803      	ldr	r0, [pc, #12]	; (800866c <MotorL_Stop+0x24>)
 8008660:	f7ff ff3c 	bl	80084dc <LL_TIM_DisableCounter>
}
 8008664:	bf00      	nop
 8008666:	bd80      	pop	{r7, pc}
 8008668:	40014400 	.word	0x40014400
 800866c:	40000800 	.word	0x40000800

08008670 <MotorR_Stop>:



void MotorR_Stop() {
 8008670:	b580      	push	{r7, lr}
 8008672:	af00      	add	r7, sp, #0

	MotorR_Power_Off();
 8008674:	f7ff ffd4 	bl	8008620 <MotorR_Power_Off>

	// motorR pwm end
	LL_TIM_DisableCounter(TIM11);
 8008678:	4805      	ldr	r0, [pc, #20]	; (8008690 <MotorR_Stop+0x20>)
 800867a:	f7ff ff2f 	bl	80084dc <LL_TIM_DisableCounter>
	LL_TIM_CC_DisableChannel(TIM11, LL_TIM_CHANNEL_CH1);
 800867e:	2101      	movs	r1, #1
 8008680:	4803      	ldr	r0, [pc, #12]	; (8008690 <MotorR_Stop+0x20>)
 8008682:	f7ff ff4c 	bl	800851e <LL_TIM_CC_DisableChannel>

	// motorR encoder end
	LL_TIM_DisableCounter(TIM3);
 8008686:	4803      	ldr	r0, [pc, #12]	; (8008694 <MotorR_Stop+0x24>)
 8008688:	f7ff ff28 	bl	80084dc <LL_TIM_DisableCounter>
}
 800868c:	bf00      	nop
 800868e:	bd80      	pop	{r7, pc}
 8008690:	40014800 	.word	0x40014800
 8008694:	40000400 	.word	0x40000400

08008698 <Motor_Stop>:



void Motor_Stop() {
 8008698:	b580      	push	{r7, lr}
 800869a:	af00      	add	r7, sp, #0

	MotorL_Stop();
 800869c:	f7ff ffd4 	bl	8008648 <MotorL_Stop>
	MotorR_Stop();
 80086a0:	f7ff ffe6 	bl	8008670 <MotorR_Stop>
}
 80086a4:	bf00      	nop
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <Speed_Control_Start>:





void Speed_Control_Start(){
 80086a8:	b580      	push	{r7, lr}
 80086aa:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM9);
 80086ac:	4803      	ldr	r0, [pc, #12]	; (80086bc <Speed_Control_Start+0x14>)
 80086ae:	f7ff ff05 	bl	80084bc <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM9);
 80086b2:	4802      	ldr	r0, [pc, #8]	; (80086bc <Speed_Control_Start+0x14>)
 80086b4:	f7ff ff53 	bl	800855e <LL_TIM_EnableIT_UPDATE>
}
 80086b8:	bf00      	nop
 80086ba:	bd80      	pop	{r7, pc}
 80086bc:	40014000 	.word	0x40014000

080086c0 <Speed_Control_Stop>:




void Speed_Control_Stop(){
 80086c0:	b580      	push	{r7, lr}
 80086c2:	af00      	add	r7, sp, #0
	LL_TIM_DisableIT_UPDATE(TIM9);
 80086c4:	4803      	ldr	r0, [pc, #12]	; (80086d4 <Speed_Control_Stop+0x14>)
 80086c6:	f7ff ff5a 	bl	800857e <LL_TIM_DisableIT_UPDATE>
	LL_TIM_DisableCounter(TIM9);
 80086ca:	4802      	ldr	r0, [pc, #8]	; (80086d4 <Speed_Control_Stop+0x14>)
 80086cc:	f7ff ff06 	bl	80084dc <LL_TIM_DisableCounter>
}
 80086d0:	bf00      	nop
 80086d2:	bd80      	pop	{r7, pc}
 80086d4:	40014000 	.word	0x40014000

080086d8 <Position_Windowing>:
__STATIC_INLINE void	Position_Windowing() {
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
	int		window = (positionVal + 30000) / 4000;
 80086de:	4b12      	ldr	r3, [pc, #72]	; (8008728 <Position_Windowing+0x50>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80086e6:	3330      	adds	r3, #48	; 0x30
 80086e8:	4a10      	ldr	r2, [pc, #64]	; (800872c <Position_Windowing+0x54>)
 80086ea:	fb82 1203 	smull	r1, r2, r2, r3
 80086ee:	1212      	asrs	r2, r2, #8
 80086f0:	17db      	asrs	r3, r3, #31
 80086f2:	1ad3      	subs	r3, r2, r3
 80086f4:	607b      	str	r3, [r7, #4]
	positionIdxMax = GET_MIN(window + WINDOW_SIZE_HALF, IR_SENSOR_LEN - 1);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2b0d      	cmp	r3, #13
 80086fa:	bfa8      	it	ge
 80086fc:	230d      	movge	r3, #13
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	3302      	adds	r3, #2
 8008702:	b2da      	uxtb	r2, r3
 8008704:	4b0a      	ldr	r3, [pc, #40]	; (8008730 <Position_Windowing+0x58>)
 8008706:	701a      	strb	r2, [r3, #0]
	positionIdxMin = GET_MAX(window - WINDOW_SIZE_HALF + 1, 0);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2b01      	cmp	r3, #1
 800870c:	bfb8      	it	lt
 800870e:	2301      	movlt	r3, #1
 8008710:	b2db      	uxtb	r3, r3
 8008712:	3b01      	subs	r3, #1
 8008714:	b2da      	uxtb	r2, r3
 8008716:	4b07      	ldr	r3, [pc, #28]	; (8008734 <Position_Windowing+0x5c>)
 8008718:	701a      	strb	r2, [r3, #0]
}
 800871a:	bf00      	nop
 800871c:	370c      	adds	r7, #12
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr
 8008726:	bf00      	nop
 8008728:	20001460 	.word	0x20001460
 800872c:	10624dd3 	.word	0x10624dd3
 8008730:	2000001c 	.word	0x2000001c
 8008734:	2000001d 	.word	0x2000001d

08008738 <Sum_Position_Val>:
__STATIC_INLINE void	Sum_Position_Val(uint8_t idx) {
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	4603      	mov	r3, r0
 8008740:	71fb      	strb	r3, [r7, #7]
	if (positionIdxMin <= idx && idx <= positionIdxMax) {
 8008742:	4b15      	ldr	r3, [pc, #84]	; (8008798 <Sum_Position_Val+0x60>)
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	b2db      	uxtb	r3, r3
 8008748:	79fa      	ldrb	r2, [r7, #7]
 800874a:	429a      	cmp	r2, r3
 800874c:	d31e      	bcc.n	800878c <Sum_Position_Val+0x54>
 800874e:	4b13      	ldr	r3, [pc, #76]	; (800879c <Sum_Position_Val+0x64>)
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	b2db      	uxtb	r3, r3
 8008754:	79fa      	ldrb	r2, [r7, #7]
 8008756:	429a      	cmp	r2, r3
 8008758:	d818      	bhi.n	800878c <Sum_Position_Val+0x54>
		positionSum += positionTable[idx] * sensorNormVals[idx];
 800875a:	79fb      	ldrb	r3, [r7, #7]
 800875c:	4a10      	ldr	r2, [pc, #64]	; (80087a0 <Sum_Position_Val+0x68>)
 800875e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008762:	79fa      	ldrb	r2, [r7, #7]
 8008764:	490f      	ldr	r1, [pc, #60]	; (80087a4 <Sum_Position_Val+0x6c>)
 8008766:	5c8a      	ldrb	r2, [r1, r2]
 8008768:	b2d2      	uxtb	r2, r2
 800876a:	fb03 f202 	mul.w	r2, r3, r2
 800876e:	4b0e      	ldr	r3, [pc, #56]	; (80087a8 <Sum_Position_Val+0x70>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4413      	add	r3, r2
 8008774:	4a0c      	ldr	r2, [pc, #48]	; (80087a8 <Sum_Position_Val+0x70>)
 8008776:	6013      	str	r3, [r2, #0]
		sensorNormValsSum += sensorNormVals[idx];
 8008778:	79fb      	ldrb	r3, [r7, #7]
 800877a:	4a0a      	ldr	r2, [pc, #40]	; (80087a4 <Sum_Position_Val+0x6c>)
 800877c:	5cd3      	ldrb	r3, [r2, r3]
 800877e:	b2db      	uxtb	r3, r3
 8008780:	461a      	mov	r2, r3
 8008782:	4b0a      	ldr	r3, [pc, #40]	; (80087ac <Sum_Position_Val+0x74>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4413      	add	r3, r2
 8008788:	4a08      	ldr	r2, [pc, #32]	; (80087ac <Sum_Position_Val+0x74>)
 800878a:	6013      	str	r3, [r2, #0]
}
 800878c:	bf00      	nop
 800878e:	370c      	adds	r7, #12
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr
 8008798:	2000001d 	.word	0x2000001d
 800879c:	2000001c 	.word	0x2000001c
 80087a0:	20000080 	.word	0x20000080
 80087a4:	200046d0 	.word	0x200046d0
 80087a8:	20001468 	.word	0x20001468
 80087ac:	2000146c 	.word	0x2000146c

080087b0 <Make_Position_Val>:
__STATIC_INLINE void	Make_Position_Val() {
 80087b0:	b480      	push	{r7}
 80087b2:	af00      	add	r7, sp, #0
		positionVal = positionSum / (sensorNormValsSum + 1);
 80087b4:	4b09      	ldr	r3, [pc, #36]	; (80087dc <Make_Position_Val+0x2c>)
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	4b09      	ldr	r3, [pc, #36]	; (80087e0 <Make_Position_Val+0x30>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	3301      	adds	r3, #1
 80087be:	fb92 f3f3 	sdiv	r3, r2, r3
 80087c2:	4a08      	ldr	r2, [pc, #32]	; (80087e4 <Make_Position_Val+0x34>)
 80087c4:	6013      	str	r3, [r2, #0]
		positionSum = 0;
 80087c6:	4b05      	ldr	r3, [pc, #20]	; (80087dc <Make_Position_Val+0x2c>)
 80087c8:	2200      	movs	r2, #0
 80087ca:	601a      	str	r2, [r3, #0]
		sensorNormValsSum = 0;
 80087cc:	4b04      	ldr	r3, [pc, #16]	; (80087e0 <Make_Position_Val+0x30>)
 80087ce:	2200      	movs	r2, #0
 80087d0:	601a      	str	r2, [r3, #0]
}
 80087d2:	bf00      	nop
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr
 80087dc:	20001468 	.word	0x20001468
 80087e0:	2000146c 	.word	0x2000146c
 80087e4:	20001460 	.word	0x20001460

080087e8 <Positioning>:
__STATIC_INLINE void	Positioning(uint8_t *idx) {
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b082      	sub	sp, #8
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
	switch(*idx) {
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	781b      	ldrb	r3, [r3, #0]
 80087f4:	2b07      	cmp	r3, #7
 80087f6:	dc02      	bgt.n	80087fe <Positioning+0x16>
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	da03      	bge.n	8008804 <Positioning+0x1c>
}
 80087fc:	e01d      	b.n	800883a <Positioning+0x52>
	switch(*idx) {
 80087fe:	2b08      	cmp	r3, #8
 8008800:	d013      	beq.n	800882a <Positioning+0x42>
}
 8008802:	e01a      	b.n	800883a <Positioning+0x52>
				Sum_Position_Val(*idx);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	4618      	mov	r0, r3
 800880a:	f7ff ff95 	bl	8008738 <Sum_Position_Val>
				Sum_Position_Val(*idx + 8);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	3308      	adds	r3, #8
 8008814:	b2db      	uxtb	r3, r3
 8008816:	4618      	mov	r0, r3
 8008818:	f7ff ff8e 	bl	8008738 <Sum_Position_Val>
				*idx += 1;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	3301      	adds	r3, #1
 8008822:	b2da      	uxtb	r2, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	701a      	strb	r2, [r3, #0]
				break;
 8008828:	e007      	b.n	800883a <Positioning+0x52>
				Position_Windowing();
 800882a:	f7ff ff55 	bl	80086d8 <Position_Windowing>
				Make_Position_Val();
 800882e:	f7ff ffbf 	bl	80087b0 <Make_Position_Val>
				*idx = 0;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	701a      	strb	r2, [r3, #0]
				break;
 8008838:	bf00      	nop
}
 800883a:	bf00      	nop
 800883c:	3708      	adds	r7, #8
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}

08008842 <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 8008842:	b480      	push	{r7}
 8008844:	b083      	sub	sp, #12
 8008846:	af00      	add	r7, sp, #0
 8008848:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 800884a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	3b01      	subs	r3, #1
 8008852:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 8008854:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008858:	691b      	ldr	r3, [r3, #16]
 800885a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800885e:	f023 0301 	bic.w	r3, r3, #1
 8008862:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 8008864:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800886e:	f043 0301 	orr.w	r3, r3, #1
 8008872:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 8008874:	bf00      	nop
 8008876:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800887a:	691b      	ldr	r3, [r3, #16]
 800887c:	f003 0301 	and.w	r3, r3, #1
 8008880:	2b01      	cmp	r3, #1
 8008882:	d1f8      	bne.n	8008876 <Custom_Delay_us+0x34>
}
 8008884:	bf00      	nop
 8008886:	bf00      	nop
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr

08008892 <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 8008892:	b580      	push	{r7, lr}
 8008894:	b082      	sub	sp, #8
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80088a0:	fb02 f303 	mul.w	r3, r2, r3
 80088a4:	4618      	mov	r0, r3
 80088a6:	f7ff ffcc 	bl	8008842 <Custom_Delay_us>
}
 80088aa:	bf00      	nop
 80088ac:	3708      	adds	r7, #8
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
	...

080088b4 <Drive_Fit_In>:
__STATIC_INLINE void	Drive_Fit_In(float s, float pinSpeed) {
 80088b4:	b480      	push	{r7}
 80088b6:	b083      	sub	sp, #12
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80088be:	edc7 0a00 	vstr	s1, [r7]
	targetSpeed = pinSpeed;
 80088c2:	4a25      	ldr	r2, [pc, #148]	; (8008958 <Drive_Fit_In+0xa4>)
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	6013      	str	r3, [r2, #0]
	decele = ABS( (pinSpeed - curSpeed) * (pinSpeed + curSpeed) ) / (2 * s);
 80088c8:	4b24      	ldr	r3, [pc, #144]	; (800895c <Drive_Fit_In+0xa8>)
 80088ca:	edd3 7a00 	vldr	s15, [r3]
 80088ce:	ed97 7a00 	vldr	s14, [r7]
 80088d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80088d6:	4b21      	ldr	r3, [pc, #132]	; (800895c <Drive_Fit_In+0xa8>)
 80088d8:	edd3 6a00 	vldr	s13, [r3]
 80088dc:	edd7 7a00 	vldr	s15, [r7]
 80088e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80088ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088f0:	d512      	bpl.n	8008918 <Drive_Fit_In+0x64>
 80088f2:	4b1a      	ldr	r3, [pc, #104]	; (800895c <Drive_Fit_In+0xa8>)
 80088f4:	edd3 7a00 	vldr	s15, [r3]
 80088f8:	ed97 7a00 	vldr	s14, [r7]
 80088fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008900:	4b16      	ldr	r3, [pc, #88]	; (800895c <Drive_Fit_In+0xa8>)
 8008902:	edd3 6a00 	vldr	s13, [r3]
 8008906:	edd7 7a00 	vldr	s15, [r7]
 800890a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800890e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008912:	eef1 7a67 	vneg.f32	s15, s15
 8008916:	e00f      	b.n	8008938 <Drive_Fit_In+0x84>
 8008918:	4b10      	ldr	r3, [pc, #64]	; (800895c <Drive_Fit_In+0xa8>)
 800891a:	edd3 7a00 	vldr	s15, [r3]
 800891e:	ed97 7a00 	vldr	s14, [r7]
 8008922:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008926:	4b0d      	ldr	r3, [pc, #52]	; (800895c <Drive_Fit_In+0xa8>)
 8008928:	edd3 6a00 	vldr	s13, [r3]
 800892c:	edd7 7a00 	vldr	s15, [r7]
 8008930:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008938:	ed97 7a01 	vldr	s14, [r7, #4]
 800893c:	ee77 6a07 	vadd.f32	s13, s14, s14
 8008940:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008944:	4b06      	ldr	r3, [pc, #24]	; (8008960 <Drive_Fit_In+0xac>)
 8008946:	ed83 7a00 	vstr	s14, [r3]
}
 800894a:	bf00      	nop
 800894c:	370c      	adds	r7, #12
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr
 8008956:	bf00      	nop
 8008958:	2000002c 	.word	0x2000002c
 800895c:	20000030 	.word	0x20000030
 8008960:	20000028 	.word	0x20000028

08008964 <Is_Drive_End>:
__STATIC_INLINE uint8_t	Is_Drive_End(uint8_t exitEcho) {
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af00      	add	r7, sp, #0
 800896a:	4603      	mov	r3, r0
 800896c:	71fb      	strb	r3, [r7, #7]
	if (endMarkCnt >= 2 || markState == MARK_LINE_OUT) {
 800896e:	4b1a      	ldr	r3, [pc, #104]	; (80089d8 <Is_Drive_End+0x74>)
 8008970:	781b      	ldrb	r3, [r3, #0]
 8008972:	2b01      	cmp	r3, #1
 8008974:	d803      	bhi.n	800897e <Is_Drive_End+0x1a>
 8008976:	4b19      	ldr	r3, [pc, #100]	; (80089dc <Is_Drive_End+0x78>)
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	2b06      	cmp	r3, #6
 800897c:	d126      	bne.n	80089cc <Is_Drive_End+0x68>
		Drive_Fit_In(pitInLen, PIT_IN_TARGET_SPEED);
 800897e:	4b18      	ldr	r3, [pc, #96]	; (80089e0 <Is_Drive_End+0x7c>)
 8008980:	edd3 7a00 	vldr	s15, [r3]
 8008984:	eddf 0a17 	vldr	s1, [pc, #92]	; 80089e4 <Is_Drive_End+0x80>
 8008988:	eeb0 0a67 	vmov.f32	s0, s15
 800898c:	f7ff ff92 	bl	80088b4 <Drive_Fit_In>
		while (curSpeed > DRIVE_END_DELAY_SPEED) {
 8008990:	bf00      	nop
 8008992:	4b15      	ldr	r3, [pc, #84]	; (80089e8 <Is_Drive_End+0x84>)
 8008994:	edd3 7a00 	vldr	s15, [r3]
 8008998:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80089ec <Is_Drive_End+0x88>
 800899c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80089a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089a4:	dcf5      	bgt.n	8008992 <Is_Drive_End+0x2e>
		Custom_Delay_ms(1000);
 80089a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80089aa:	f7ff ff72 	bl	8008892 <Custom_Delay_ms>
		if (endMarkCnt >= 2) {
 80089ae:	4b0a      	ldr	r3, [pc, #40]	; (80089d8 <Is_Drive_End+0x74>)
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d908      	bls.n	80089c8 <Is_Drive_End+0x64>
			optimizeLevel++;
 80089b6:	4b0e      	ldr	r3, [pc, #56]	; (80089f0 <Is_Drive_End+0x8c>)
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	3301      	adds	r3, #1
 80089bc:	b2da      	uxtb	r2, r3
 80089be:	4b0c      	ldr	r3, [pc, #48]	; (80089f0 <Is_Drive_End+0x8c>)
 80089c0:	701a      	strb	r2, [r3, #0]
			exitEcho = EXIT_ECHO_END_MARK;
 80089c2:	2301      	movs	r3, #1
 80089c4:	71fb      	strb	r3, [r7, #7]
 80089c6:	e001      	b.n	80089cc <Is_Drive_End+0x68>
			exitEcho = EXIT_ECHO_LINE_OUT;
 80089c8:	2302      	movs	r3, #2
 80089ca:	71fb      	strb	r3, [r7, #7]
	return exitEcho;
 80089cc:	79fb      	ldrb	r3, [r7, #7]
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3708      	adds	r7, #8
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	2000468b 	.word	0x2000468b
 80089dc:	2000003c 	.word	0x2000003c
 80089e0:	2000004c 	.word	0x2000004c
 80089e4:	3c23d70a 	.word	0x3c23d70a
 80089e8:	20000030 	.word	0x20000030
 80089ec:	3dcccccd 	.word	0x3dcccccd
 80089f0:	2000468a 	.word	0x2000468a

080089f4 <Mark_Masking>:
__STATIC_INLINE void	Mark_Masking(int8_t curIrSensorMid) {
 80089f4:	b480      	push	{r7}
 80089f6:	b085      	sub	sp, #20
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	4603      	mov	r3, r0
 80089fc:	71fb      	strb	r3, [r7, #7]
	if (curIrSensorMid > IR_SENSOR_MID) {
 80089fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a02:	2b07      	cmp	r3, #7
 8008a04:	dd26      	ble.n	8008a54 <Mark_Masking+0x60>
		int8_t moveLen = curIrSensorMid - IR_SENSOR_MID;
 8008a06:	79fb      	ldrb	r3, [r7, #7]
 8008a08:	3b07      	subs	r3, #7
 8008a0a:	b2db      	uxtb	r3, r3
 8008a0c:	73bb      	strb	r3, [r7, #14]
		lineMasking = LINE_MASKING_INIT >> moveLen;
 8008a0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a12:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8008a16:	fa42 f303 	asr.w	r3, r2, r3
 8008a1a:	b29a      	uxth	r2, r3
 8008a1c:	4b2c      	ldr	r3, [pc, #176]	; (8008ad0 <Mark_Masking+0xdc>)
 8008a1e:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT >> moveLen;
 8008a20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a24:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8008a28:	fa42 f303 	asr.w	r3, r2, r3
 8008a2c:	b29a      	uxth	r2, r3
 8008a2e:	4b29      	ldr	r3, [pc, #164]	; (8008ad4 <Mark_Masking+0xe0>)
 8008a30:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT >> moveLen;
 8008a32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a36:	220e      	movs	r2, #14
 8008a38:	fa42 f303 	asr.w	r3, r2, r3
 8008a3c:	b29a      	uxth	r2, r3
 8008a3e:	4b26      	ldr	r3, [pc, #152]	; (8008ad8 <Mark_Masking+0xe4>)
 8008a40:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 8008a42:	4b24      	ldr	r3, [pc, #144]	; (8008ad4 <Mark_Masking+0xe0>)
 8008a44:	881a      	ldrh	r2, [r3, #0]
 8008a46:	4b24      	ldr	r3, [pc, #144]	; (8008ad8 <Mark_Masking+0xe4>)
 8008a48:	881b      	ldrh	r3, [r3, #0]
 8008a4a:	4313      	orrs	r3, r2
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	4b23      	ldr	r3, [pc, #140]	; (8008adc <Mark_Masking+0xe8>)
 8008a50:	801a      	strh	r2, [r3, #0]
 8008a52:	e026      	b.n	8008aa2 <Mark_Masking+0xae>
		int8_t moveLen = IR_SENSOR_MID - curIrSensorMid;
 8008a54:	79fb      	ldrb	r3, [r7, #7]
 8008a56:	f1c3 0307 	rsb	r3, r3, #7
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	73fb      	strb	r3, [r7, #15]
		lineMasking = LINE_MASKING_INIT << moveLen;
 8008a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a62:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8008a66:	fa02 f303 	lsl.w	r3, r2, r3
 8008a6a:	b29a      	uxth	r2, r3
 8008a6c:	4b18      	ldr	r3, [pc, #96]	; (8008ad0 <Mark_Masking+0xdc>)
 8008a6e:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT << moveLen;
 8008a70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a74:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8008a78:	fa02 f303 	lsl.w	r3, r2, r3
 8008a7c:	b29a      	uxth	r2, r3
 8008a7e:	4b15      	ldr	r3, [pc, #84]	; (8008ad4 <Mark_Masking+0xe0>)
 8008a80:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT << moveLen;
 8008a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a86:	220e      	movs	r2, #14
 8008a88:	fa02 f303 	lsl.w	r3, r2, r3
 8008a8c:	b29a      	uxth	r2, r3
 8008a8e:	4b12      	ldr	r3, [pc, #72]	; (8008ad8 <Mark_Masking+0xe4>)
 8008a90:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 8008a92:	4b10      	ldr	r3, [pc, #64]	; (8008ad4 <Mark_Masking+0xe0>)
 8008a94:	881a      	ldrh	r2, [r3, #0]
 8008a96:	4b10      	ldr	r3, [pc, #64]	; (8008ad8 <Mark_Masking+0xe4>)
 8008a98:	881b      	ldrh	r3, [r3, #0]
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	4b0f      	ldr	r3, [pc, #60]	; (8008adc <Mark_Masking+0xe8>)
 8008aa0:	801a      	strh	r2, [r3, #0]
	markAreaMasking = ~(lineMasking << 1 | lineMasking >> 1);
 8008aa2:	4b0b      	ldr	r3, [pc, #44]	; (8008ad0 <Mark_Masking+0xdc>)
 8008aa4:	881b      	ldrh	r3, [r3, #0]
 8008aa6:	005b      	lsls	r3, r3, #1
 8008aa8:	b21a      	sxth	r2, r3
 8008aaa:	4b09      	ldr	r3, [pc, #36]	; (8008ad0 <Mark_Masking+0xdc>)
 8008aac:	881b      	ldrh	r3, [r3, #0]
 8008aae:	085b      	lsrs	r3, r3, #1
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	b21b      	sxth	r3, r3
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	b21b      	sxth	r3, r3
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	43db      	mvns	r3, r3
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	4b08      	ldr	r3, [pc, #32]	; (8008ae0 <Mark_Masking+0xec>)
 8008ac0:	801a      	strh	r2, [r3, #0]
}
 8008ac2:	bf00      	nop
 8008ac4:	3714      	adds	r7, #20
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop
 8008ad0:	2000003e 	.word	0x2000003e
 8008ad4:	20000042 	.word	0x20000042
 8008ad8:	20000040 	.word	0x20000040
 8008adc:	20000044 	.word	0x20000044
 8008ae0:	20000046 	.word	0x20000046

08008ae4 <Mark_Accumming>:
__STATIC_INLINE void	Mark_Accumming(int8_t curIrSensorMid) {
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	4603      	mov	r3, r0
 8008aec:	71fb      	strb	r3, [r7, #7]
	if (curIrSensorMid < 11) {
 8008aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008af2:	2b0a      	cmp	r3, #10
 8008af4:	dc17      	bgt.n	8008b26 <Mark_Accumming+0x42>
		irSensorStateSum |= irSensorState & lineMasking >> (11 - curIrSensorMid);
 8008af6:	4b2a      	ldr	r3, [pc, #168]	; (8008ba0 <Mark_Accumming+0xbc>)
 8008af8:	881b      	ldrh	r3, [r3, #0]
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	461a      	mov	r2, r3
 8008afe:	4b29      	ldr	r3, [pc, #164]	; (8008ba4 <Mark_Accumming+0xc0>)
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	4619      	mov	r1, r3
 8008b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b08:	f1c3 030b 	rsb	r3, r3, #11
 8008b0c:	fa41 f303 	asr.w	r3, r1, r3
 8008b10:	4013      	ands	r3, r2
 8008b12:	b25a      	sxtb	r2, r3
 8008b14:	4b24      	ldr	r3, [pc, #144]	; (8008ba8 <Mark_Accumming+0xc4>)
 8008b16:	781b      	ldrb	r3, [r3, #0]
 8008b18:	b25b      	sxtb	r3, r3
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	b25b      	sxtb	r3, r3
 8008b1e:	b2da      	uxtb	r2, r3
 8008b20:	4b21      	ldr	r3, [pc, #132]	; (8008ba8 <Mark_Accumming+0xc4>)
 8008b22:	701a      	strb	r2, [r3, #0]
 8008b24:	e015      	b.n	8008b52 <Mark_Accumming+0x6e>
		irSensorStateSum |= irSensorState & lineMasking << (curIrSensorMid - 11);
 8008b26:	4b1e      	ldr	r3, [pc, #120]	; (8008ba0 <Mark_Accumming+0xbc>)
 8008b28:	881b      	ldrh	r3, [r3, #0]
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	4b1d      	ldr	r3, [pc, #116]	; (8008ba4 <Mark_Accumming+0xc0>)
 8008b30:	881b      	ldrh	r3, [r3, #0]
 8008b32:	4619      	mov	r1, r3
 8008b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b38:	3b0b      	subs	r3, #11
 8008b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8008b3e:	4013      	ands	r3, r2
 8008b40:	b25a      	sxtb	r2, r3
 8008b42:	4b19      	ldr	r3, [pc, #100]	; (8008ba8 <Mark_Accumming+0xc4>)
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	b25b      	sxtb	r3, r3
 8008b48:	4313      	orrs	r3, r2
 8008b4a:	b25b      	sxtb	r3, r3
 8008b4c:	b2da      	uxtb	r2, r3
 8008b4e:	4b16      	ldr	r3, [pc, #88]	; (8008ba8 <Mark_Accumming+0xc4>)
 8008b50:	701a      	strb	r2, [r3, #0]
	if ( __builtin_popcount(irSensorState & leftMarkMasking) != 0) {
 8008b52:	4b13      	ldr	r3, [pc, #76]	; (8008ba0 <Mark_Accumming+0xbc>)
 8008b54:	881b      	ldrh	r3, [r3, #0]
 8008b56:	b29a      	uxth	r2, r3
 8008b58:	4b14      	ldr	r3, [pc, #80]	; (8008bac <Mark_Accumming+0xc8>)
 8008b5a:	881b      	ldrh	r3, [r3, #0]
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d006      	beq.n	8008b72 <Mark_Accumming+0x8e>
		irSensorStateSum |= 0x80;
 8008b64:	4b10      	ldr	r3, [pc, #64]	; (8008ba8 <Mark_Accumming+0xc4>)
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008b6c:	b2da      	uxtb	r2, r3
 8008b6e:	4b0e      	ldr	r3, [pc, #56]	; (8008ba8 <Mark_Accumming+0xc4>)
 8008b70:	701a      	strb	r2, [r3, #0]
	if ( __builtin_popcount(irSensorState & rightMarkMasking) != 0) {
 8008b72:	4b0b      	ldr	r3, [pc, #44]	; (8008ba0 <Mark_Accumming+0xbc>)
 8008b74:	881b      	ldrh	r3, [r3, #0]
 8008b76:	b29a      	uxth	r2, r3
 8008b78:	4b0d      	ldr	r3, [pc, #52]	; (8008bb0 <Mark_Accumming+0xcc>)
 8008b7a:	881b      	ldrh	r3, [r3, #0]
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d006      	beq.n	8008b92 <Mark_Accumming+0xae>
		irSensorStateSum |= 0x01;
 8008b84:	4b08      	ldr	r3, [pc, #32]	; (8008ba8 <Mark_Accumming+0xc4>)
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	f043 0301 	orr.w	r3, r3, #1
 8008b8c:	b2da      	uxtb	r2, r3
 8008b8e:	4b06      	ldr	r3, [pc, #24]	; (8008ba8 <Mark_Accumming+0xc4>)
 8008b90:	701a      	strb	r2, [r3, #0]
}
 8008b92:	bf00      	nop
 8008b94:	370c      	adds	r7, #12
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr
 8008b9e:	bf00      	nop
 8008ba0:	200046f0 	.word	0x200046f0
 8008ba4:	2000003e 	.word	0x2000003e
 8008ba8:	2000468c 	.word	0x2000468c
 8008bac:	20000042 	.word	0x20000042
 8008bb0:	20000040 	.word	0x20000040

08008bb4 <Mark_Accumming_Reset>:
__STATIC_INLINE void	Mark_Accumming_Reset() {
 8008bb4:	b480      	push	{r7}
 8008bb6:	af00      	add	r7, sp, #0
	irSensorStateSum = 0x00;
 8008bb8:	4b03      	ldr	r3, [pc, #12]	; (8008bc8 <Mark_Accumming_Reset+0x14>)
 8008bba:	2200      	movs	r2, #0
 8008bbc:	701a      	strb	r2, [r3, #0]
}
 8008bbe:	bf00      	nop
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr
 8008bc8:	2000468c 	.word	0x2000468c

08008bcc <Is_Line_Out>:
__STATIC_INLINE uint8_t	Is_Line_Out() {
 8008bcc:	b480      	push	{r7}
 8008bce:	af00      	add	r7, sp, #0
	if (irSensorState == 0x00) {
 8008bd0:	4b06      	ldr	r3, [pc, #24]	; (8008bec <Is_Line_Out+0x20>)
 8008bd2:	881b      	ldrh	r3, [r3, #0]
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d101      	bne.n	8008bde <Is_Line_Out+0x12>
		return CUSTOM_TRUE;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	e000      	b.n	8008be0 <Is_Line_Out+0x14>
	return CUSTOM_FALSE;
 8008bde:	2300      	movs	r3, #0
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	200046f0 	.word	0x200046f0

08008bf0 <Is_Passed_Marker>:
__STATIC_INLINE uint8_t	Is_Passed_Marker() {
 8008bf0:	b480      	push	{r7}
 8008bf2:	af00      	add	r7, sp, #0
	if ( __builtin_popcount(irSensorState & markAreaMasking) == 0 ) {
 8008bf4:	4b08      	ldr	r3, [pc, #32]	; (8008c18 <Is_Passed_Marker+0x28>)
 8008bf6:	881b      	ldrh	r3, [r3, #0]
 8008bf8:	b29a      	uxth	r2, r3
 8008bfa:	4b08      	ldr	r3, [pc, #32]	; (8008c1c <Is_Passed_Marker+0x2c>)
 8008bfc:	881b      	ldrh	r3, [r3, #0]
 8008bfe:	4013      	ands	r3, r2
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d101      	bne.n	8008c0a <Is_Passed_Marker+0x1a>
		return CUSTOM_TRUE;
 8008c06:	2301      	movs	r3, #1
 8008c08:	e000      	b.n	8008c0c <Is_Passed_Marker+0x1c>
	return CUSTOM_FALSE;
 8008c0a:	2300      	movs	r3, #0
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr
 8008c16:	bf00      	nop
 8008c18:	200046f0 	.word	0x200046f0
 8008c1c:	20000046 	.word	0x20000046

08008c20 <Decision>:
__STATIC_INLINE void	Decision() {
 8008c20:	b480      	push	{r7}
 8008c22:	af00      	add	r7, sp, #0
	if (irSensorStateSum == 0xff) {
 8008c24:	4b1f      	ldr	r3, [pc, #124]	; (8008ca4 <Decision+0x84>)
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	2bff      	cmp	r3, #255	; 0xff
 8008c2a:	d103      	bne.n	8008c34 <Decision+0x14>
		markState = MARK_CROSS;
 8008c2c:	4b1e      	ldr	r3, [pc, #120]	; (8008ca8 <Decision+0x88>)
 8008c2e:	2205      	movs	r2, #5
 8008c30:	701a      	strb	r2, [r3, #0]
}
 8008c32:	e031      	b.n	8008c98 <Decision+0x78>
	else if ((irSensorStateSum & 0x81) == 0x81) {
 8008c34:	4b1b      	ldr	r3, [pc, #108]	; (8008ca4 <Decision+0x84>)
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	f003 0381 	and.w	r3, r3, #129	; 0x81
 8008c3c:	2b81      	cmp	r3, #129	; 0x81
 8008c3e:	d109      	bne.n	8008c54 <Decision+0x34>
		markState = MARK_END;
 8008c40:	4b19      	ldr	r3, [pc, #100]	; (8008ca8 <Decision+0x88>)
 8008c42:	2204      	movs	r2, #4
 8008c44:	701a      	strb	r2, [r3, #0]
		endMarkCnt++;
 8008c46:	4b19      	ldr	r3, [pc, #100]	; (8008cac <Decision+0x8c>)
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	b2da      	uxtb	r2, r3
 8008c4e:	4b17      	ldr	r3, [pc, #92]	; (8008cac <Decision+0x8c>)
 8008c50:	701a      	strb	r2, [r3, #0]
}
 8008c52:	e021      	b.n	8008c98 <Decision+0x78>
	else if ((irSensorStateSum & 0x80) == 0x80) {
 8008c54:	4b13      	ldr	r3, [pc, #76]	; (8008ca4 <Decision+0x84>)
 8008c56:	781b      	ldrb	r3, [r3, #0]
 8008c58:	b25b      	sxtb	r3, r3
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	da0b      	bge.n	8008c76 <Decision+0x56>
		if (markState == MARK_CURVE_L) {
 8008c5e:	4b12      	ldr	r3, [pc, #72]	; (8008ca8 <Decision+0x88>)
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	2b03      	cmp	r3, #3
 8008c64:	d103      	bne.n	8008c6e <Decision+0x4e>
			markState = MARK_STRAIGHT;
 8008c66:	4b10      	ldr	r3, [pc, #64]	; (8008ca8 <Decision+0x88>)
 8008c68:	2201      	movs	r2, #1
 8008c6a:	701a      	strb	r2, [r3, #0]
}
 8008c6c:	e014      	b.n	8008c98 <Decision+0x78>
			markState = MARK_CURVE_L;
 8008c6e:	4b0e      	ldr	r3, [pc, #56]	; (8008ca8 <Decision+0x88>)
 8008c70:	2203      	movs	r2, #3
 8008c72:	701a      	strb	r2, [r3, #0]
}
 8008c74:	e010      	b.n	8008c98 <Decision+0x78>
	else if ((irSensorStateSum & 0x01) == 0x01) {
 8008c76:	4b0b      	ldr	r3, [pc, #44]	; (8008ca4 <Decision+0x84>)
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	f003 0301 	and.w	r3, r3, #1
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00a      	beq.n	8008c98 <Decision+0x78>
		if (markState == MARK_CURVE_R) {
 8008c82:	4b09      	ldr	r3, [pc, #36]	; (8008ca8 <Decision+0x88>)
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d103      	bne.n	8008c92 <Decision+0x72>
			markState = MARK_STRAIGHT;
 8008c8a:	4b07      	ldr	r3, [pc, #28]	; (8008ca8 <Decision+0x88>)
 8008c8c:	2201      	movs	r2, #1
 8008c8e:	701a      	strb	r2, [r3, #0]
}
 8008c90:	e002      	b.n	8008c98 <Decision+0x78>
			markState = MARK_CURVE_R;
 8008c92:	4b05      	ldr	r3, [pc, #20]	; (8008ca8 <Decision+0x88>)
 8008c94:	2202      	movs	r2, #2
 8008c96:	701a      	strb	r2, [r3, #0]
}
 8008c98:	bf00      	nop
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
 8008ca2:	bf00      	nop
 8008ca4:	2000468c 	.word	0x2000468c
 8008ca8:	2000003c 	.word	0x2000003c
 8008cac:	2000468b 	.word	0x2000468b

08008cb0 <Drive_State_Machine>:
__STATIC_INLINE void	Drive_State_Machine() {
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b082      	sub	sp, #8
 8008cb4:	af00      	add	r7, sp, #0
	int8_t	curIrSensorMid = positionIdxMax - WINDOW_SIZE_HALF;
 8008cb6:	4b4e      	ldr	r3, [pc, #312]	; (8008df0 <Drive_State_Machine+0x140>)
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	b2db      	uxtb	r3, r3
 8008cbc:	3b02      	subs	r3, #2
 8008cbe:	b2db      	uxtb	r3, r3
 8008cc0:	71fb      	strb	r3, [r7, #7]
	Mark_Masking(curIrSensorMid);
 8008cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f7ff fe94 	bl	80089f4 <Mark_Masking>
	switch (driveState) {
 8008ccc:	4b49      	ldr	r3, [pc, #292]	; (8008df4 <Drive_State_Machine+0x144>)
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	2b04      	cmp	r3, #4
 8008cd2:	f200 8089 	bhi.w	8008de8 <Drive_State_Machine+0x138>
 8008cd6:	a201      	add	r2, pc, #4	; (adr r2, 8008cdc <Drive_State_Machine+0x2c>)
 8008cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cdc:	08008cf1 	.word	0x08008cf1
 8008ce0:	08008d4f 	.word	0x08008d4f
 8008ce4:	08008d7d 	.word	0x08008d7d
 8008ce8:	08008da3 	.word	0x08008da3
 8008cec:	08008daf 	.word	0x08008daf
				if (__builtin_popcount(irSensorState & lineMasking) >= 4) {
 8008cf0:	4b41      	ldr	r3, [pc, #260]	; (8008df8 <Drive_State_Machine+0x148>)
 8008cf2:	881b      	ldrh	r3, [r3, #0]
 8008cf4:	b29a      	uxth	r2, r3
 8008cf6:	4b41      	ldr	r3, [pc, #260]	; (8008dfc <Drive_State_Machine+0x14c>)
 8008cf8:	881b      	ldrh	r3, [r3, #0]
 8008cfa:	4013      	ands	r3, r2
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f7f7 ff72 	bl	8000be8 <__popcountsi2>
 8008d04:	4603      	mov	r3, r0
 8008d06:	2b03      	cmp	r3, #3
 8008d08:	dd05      	ble.n	8008d16 <Drive_State_Machine+0x66>
					Mark_Accumming_Reset();
 8008d0a:	f7ff ff53 	bl	8008bb4 <Mark_Accumming_Reset>
					driveState = DRIVE_STATE_CROSS;
 8008d0e:	4b39      	ldr	r3, [pc, #228]	; (8008df4 <Drive_State_Machine+0x144>)
 8008d10:	2201      	movs	r2, #1
 8008d12:	701a      	strb	r2, [r3, #0]
				break;
 8008d14:	e061      	b.n	8008dda <Drive_State_Machine+0x12a>
				else if (__builtin_popcount(irSensorState & bothMarkMasking) != 0) {
 8008d16:	4b38      	ldr	r3, [pc, #224]	; (8008df8 <Drive_State_Machine+0x148>)
 8008d18:	881b      	ldrh	r3, [r3, #0]
 8008d1a:	b29a      	uxth	r2, r3
 8008d1c:	4b38      	ldr	r3, [pc, #224]	; (8008e00 <Drive_State_Machine+0x150>)
 8008d1e:	881b      	ldrh	r3, [r3, #0]
 8008d20:	4013      	ands	r3, r2
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d005      	beq.n	8008d34 <Drive_State_Machine+0x84>
					Mark_Accumming_Reset();
 8008d28:	f7ff ff44 	bl	8008bb4 <Mark_Accumming_Reset>
					driveState = DRIVE_STATE_MARKER;
 8008d2c:	4b31      	ldr	r3, [pc, #196]	; (8008df4 <Drive_State_Machine+0x144>)
 8008d2e:	2202      	movs	r2, #2
 8008d30:	701a      	strb	r2, [r3, #0]
				break;
 8008d32:	e052      	b.n	8008dda <Drive_State_Machine+0x12a>
				else if (Is_Line_Out()) {
 8008d34:	f7ff ff4a 	bl	8008bcc <Is_Line_Out>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d04d      	beq.n	8008dda <Drive_State_Machine+0x12a>
					lineOutStartTime = uwTick;
 8008d3e:	4b31      	ldr	r3, [pc, #196]	; (8008e04 <Drive_State_Machine+0x154>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a31      	ldr	r2, [pc, #196]	; (8008e08 <Drive_State_Machine+0x158>)
 8008d44:	6013      	str	r3, [r2, #0]
					driveState = DRIVE_DECISION_LINE_OUT;
 8008d46:	4b2b      	ldr	r3, [pc, #172]	; (8008df4 <Drive_State_Machine+0x144>)
 8008d48:	2204      	movs	r2, #4
 8008d4a:	701a      	strb	r2, [r3, #0]
				break;
 8008d4c:	e045      	b.n	8008dda <Drive_State_Machine+0x12a>
				Mark_Accumming(curIrSensorMid);
 8008d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7ff fec6 	bl	8008ae4 <Mark_Accumming>
				if ( (irSensorStateSum == 0xff && Is_Passed_Marker()) \
 8008d58:	4b2c      	ldr	r3, [pc, #176]	; (8008e0c <Drive_State_Machine+0x15c>)
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	2bff      	cmp	r3, #255	; 0xff
 8008d5e:	d104      	bne.n	8008d6a <Drive_State_Machine+0xba>
 8008d60:	f7ff ff46 	bl	8008bf0 <Is_Passed_Marker>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d104      	bne.n	8008d74 <Drive_State_Machine+0xc4>
					|| Is_Line_Out() ) {
 8008d6a:	f7ff ff2f 	bl	8008bcc <Is_Line_Out>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d034      	beq.n	8008dde <Drive_State_Machine+0x12e>
					driveState = DRIVE_STATE_DECISION;
 8008d74:	4b1f      	ldr	r3, [pc, #124]	; (8008df4 <Drive_State_Machine+0x144>)
 8008d76:	2203      	movs	r2, #3
 8008d78:	701a      	strb	r2, [r3, #0]
				break;
 8008d7a:	e030      	b.n	8008dde <Drive_State_Machine+0x12e>
				Mark_Accumming(curIrSensorMid);
 8008d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d80:	4618      	mov	r0, r3
 8008d82:	f7ff feaf 	bl	8008ae4 <Mark_Accumming>
				if (Is_Passed_Marker() || Is_Line_Out()) {
 8008d86:	f7ff ff33 	bl	8008bf0 <Is_Passed_Marker>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d104      	bne.n	8008d9a <Drive_State_Machine+0xea>
 8008d90:	f7ff ff1c 	bl	8008bcc <Is_Line_Out>
 8008d94:	4603      	mov	r3, r0
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d023      	beq.n	8008de2 <Drive_State_Machine+0x132>
					driveState = DRIVE_STATE_DECISION;
 8008d9a:	4b16      	ldr	r3, [pc, #88]	; (8008df4 <Drive_State_Machine+0x144>)
 8008d9c:	2203      	movs	r2, #3
 8008d9e:	701a      	strb	r2, [r3, #0]
				break;
 8008da0:	e01f      	b.n	8008de2 <Drive_State_Machine+0x132>
				Decision();
 8008da2:	f7ff ff3d 	bl	8008c20 <Decision>
				driveState = DRIVE_STATE_IDLE;
 8008da6:	4b13      	ldr	r3, [pc, #76]	; (8008df4 <Drive_State_Machine+0x144>)
 8008da8:	2200      	movs	r2, #0
 8008daa:	701a      	strb	r2, [r3, #0]
				break;
 8008dac:	e01c      	b.n	8008de8 <Drive_State_Machine+0x138>
				markState = MARK_LINE_OUT;
 8008dae:	4b18      	ldr	r3, [pc, #96]	; (8008e10 <Drive_State_Machine+0x160>)
 8008db0:	2206      	movs	r2, #6
 8008db2:	701a      	strb	r2, [r3, #0]
				if (!Is_Line_Out()) {
 8008db4:	f7ff ff0a 	bl	8008bcc <Is_Line_Out>
 8008db8:	4603      	mov	r3, r0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d103      	bne.n	8008dc6 <Drive_State_Machine+0x116>
					driveState = DRIVE_STATE_IDLE;
 8008dbe:	4b0d      	ldr	r3, [pc, #52]	; (8008df4 <Drive_State_Machine+0x144>)
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	701a      	strb	r2, [r3, #0]
				break ;
 8008dc4:	e00f      	b.n	8008de6 <Drive_State_Machine+0x136>
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {
 8008dc6:	4b0f      	ldr	r3, [pc, #60]	; (8008e04 <Drive_State_Machine+0x154>)
 8008dc8:	681a      	ldr	r2, [r3, #0]
 8008dca:	4b0f      	ldr	r3, [pc, #60]	; (8008e08 <Drive_State_Machine+0x158>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d909      	bls.n	8008de6 <Drive_State_Machine+0x136>
					markState = MARK_LINE_OUT;
 8008dd2:	4b0f      	ldr	r3, [pc, #60]	; (8008e10 <Drive_State_Machine+0x160>)
 8008dd4:	2206      	movs	r2, #6
 8008dd6:	701a      	strb	r2, [r3, #0]
				break ;
 8008dd8:	e005      	b.n	8008de6 <Drive_State_Machine+0x136>
				break;
 8008dda:	bf00      	nop
 8008ddc:	e004      	b.n	8008de8 <Drive_State_Machine+0x138>
				break;
 8008dde:	bf00      	nop
 8008de0:	e002      	b.n	8008de8 <Drive_State_Machine+0x138>
				break;
 8008de2:	bf00      	nop
 8008de4:	e000      	b.n	8008de8 <Drive_State_Machine+0x138>
				break ;
 8008de6:	bf00      	nop
}
 8008de8:	bf00      	nop
 8008dea:	3708      	adds	r7, #8
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}
 8008df0:	2000001c 	.word	0x2000001c
 8008df4:	20001480 	.word	0x20001480
 8008df8:	200046f0 	.word	0x200046f0
 8008dfc:	2000003e 	.word	0x2000003e
 8008e00:	20000044 	.word	0x20000044
 8008e04:	200002a4 	.word	0x200002a4
 8008e08:	20004698 	.word	0x20004698
 8008e0c:	2000468c 	.word	0x2000468c
 8008e10:	2000003c 	.word	0x2000003c

08008e14 <Second_Drive>:




//1 
void Second_Drive() {
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0

	uint8_t	exitEcho = EXIT_ECHO_IDLE;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	73fb      	strb	r3, [r7, #15]

	uint32_t startTime = 0;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	60bb      	str	r3, [r7, #8]
	uint32_t endTime = 0;
 8008e22:	2300      	movs	r3, #0
 8008e24:	607b      	str	r3, [r7, #4]

	uint8_t positioningIdx = 0;
 8008e26:	2300      	movs	r3, #0
 8008e28:	70fb      	strb	r3, [r7, #3]


	Custom_OLED_Clear();
 8008e2a:	f7fc f82c 	bl	8004e86 <Custom_OLED_Clear>

	//   
	Pre_Drive_Setting();
 8008e2e:	f7fc fe3d 	bl	8005aac <Pre_Drive_Setting>

	Sensor_Start();
 8008e32:	f000 fceb 	bl	800980c <Sensor_Start>
	Motor_Start();
 8008e36:	f7ff fbdf 	bl	80085f8 <Motor_Start>
	Speed_Control_Start();
 8008e3a:	f7ff fc35 	bl	80086a8 <Speed_Control_Start>

	while (1) {

		//Drive_Test_Info_Oled();

		Positioning(&positioningIdx);
 8008e3e:	1cfb      	adds	r3, r7, #3
 8008e40:	4618      	mov	r0, r3
 8008e42:	f7ff fcd1 	bl	80087e8 <Positioning>

		Drive_State_Machine();
 8008e46:	f7ff ff33 	bl	8008cb0 <Drive_State_Machine>
		Second_Drive_Cntl();
 8008e4a:	f000 f845 	bl	8008ed8 <Second_Drive_Cntl>

		//Drive_Speed_Cntl();
		if ( EXIT_ECHO_IDLE != (exitEcho = Is_Drive_End(exitEcho)) ) {
 8008e4e:	7bfb      	ldrb	r3, [r7, #15]
 8008e50:	4618      	mov	r0, r3
 8008e52:	f7ff fd87 	bl	8008964 <Is_Drive_End>
 8008e56:	4603      	mov	r3, r0
 8008e58:	73fb      	strb	r3, [r7, #15]
 8008e5a:	7bfb      	ldrb	r3, [r7, #15]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d0ee      	beq.n	8008e3e <Second_Drive+0x2a>

			endTime = uwTick;
 8008e60:	4b17      	ldr	r3, [pc, #92]	; (8008ec0 <Second_Drive+0xac>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	607b      	str	r3, [r7, #4]
			break;
 8008e66:	bf00      	nop
		}
	}

	Motor_Stop();
 8008e68:	f7ff fc16 	bl	8008698 <Motor_Stop>
	Speed_Control_Stop();
 8008e6c:	f7ff fc28 	bl	80086c0 <Speed_Control_Stop>
	Sensor_Stop();
 8008e70:	f000 fce4 	bl	800983c <Sensor_Stop>



	Custom_OLED_Clear();
 8008e74:	f7fc f807 	bl	8004e86 <Custom_OLED_Clear>

	if (exitEcho == EXIT_ECHO_END_MARK) {
 8008e78:	7bfb      	ldrb	r3, [r7, #15]
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d103      	bne.n	8008e86 <Second_Drive+0x72>
		Custom_OLED_Printf("/0end mark");
 8008e7e:	4811      	ldr	r0, [pc, #68]	; (8008ec4 <Second_Drive+0xb0>)
 8008e80:	f7fc f8e6 	bl	8005050 <Custom_OLED_Printf>
 8008e84:	e002      	b.n	8008e8c <Second_Drive+0x78>
	}
	else {
		Custom_OLED_Printf("/0line out");
 8008e86:	4810      	ldr	r0, [pc, #64]	; (8008ec8 <Second_Drive+0xb4>)
 8008e88:	f7fc f8e2 	bl	8005050 <Custom_OLED_Printf>
	}

	Custom_OLED_Printf("/1cross: %u", crossCnt);
 8008e8c:	4b0f      	ldr	r3, [pc, #60]	; (8008ecc <Second_Drive+0xb8>)
 8008e8e:	881b      	ldrh	r3, [r3, #0]
 8008e90:	4619      	mov	r1, r3
 8008e92:	480f      	ldr	r0, [pc, #60]	; (8008ed0 <Second_Drive+0xbc>)
 8008e94:	f7fc f8dc 	bl	8005050 <Custom_OLED_Printf>

	Custom_OLED_Printf("%u", endTime - startTime);
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	1ad3      	subs	r3, r2, r3
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	480c      	ldr	r0, [pc, #48]	; (8008ed4 <Second_Drive+0xc0>)
 8008ea2:	f7fc f8d5 	bl	8005050 <Custom_OLED_Printf>

	while (CUSTOM_SW_3 != Custom_Switch_Read());
 8008ea6:	bf00      	nop
 8008ea8:	f7fc fc02 	bl	80056b0 <Custom_Switch_Read>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b04      	cmp	r3, #4
 8008eb0:	d1fa      	bne.n	8008ea8 <Second_Drive+0x94>
	Custom_OLED_Clear();
 8008eb2:	f7fb ffe8 	bl	8004e86 <Custom_OLED_Clear>
}
 8008eb6:	bf00      	nop
 8008eb8:	3710      	adds	r7, #16
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
 8008ebe:	bf00      	nop
 8008ec0:	200002a4 	.word	0x200002a4
 8008ec4:	0800d02c 	.word	0x0800d02c
 8008ec8:	0800d038 	.word	0x0800d038
 8008ecc:	20004688 	.word	0x20004688
 8008ed0:	0800d044 	.word	0x0800d044
 8008ed4:	0800d050 	.word	0x0800d050

08008ed8 <Second_Drive_Cntl>:


__STATIC_INLINE void Second_Drive_Cntl() {
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	af00      	add	r7, sp, #0




	switch (markState) {
 8008edc:	4b36      	ldr	r3, [pc, #216]	; (8008fb8 <Second_Drive_Cntl+0xe0>)
 8008ede:	781b      	ldrb	r3, [r3, #0]
 8008ee0:	3b01      	subs	r3, #1
 8008ee2:	2b05      	cmp	r3, #5
 8008ee4:	d866      	bhi.n	8008fb4 <Second_Drive_Cntl+0xdc>
 8008ee6:	a201      	add	r2, pc, #4	; (adr r2, 8008eec <Second_Drive_Cntl+0x14>)
 8008ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eec:	08008f87 	.word	0x08008f87
 8008ef0:	08008f99 	.word	0x08008f99
 8008ef4:	08008f99 	.word	0x08008f99
 8008ef8:	08008f6b 	.word	0x08008f6b
 8008efc:	08008f05 	.word	0x08008f05
 8008f00:	08008fab 	.word	0x08008fab


		case MARK_CROSS:

			//  
			if (isReadAllMark == CUSTOM_FALSE) {
 8008f04:	4b2d      	ldr	r3, [pc, #180]	; (8008fbc <Second_Drive_Cntl+0xe4>)
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d11a      	bne.n	8008f42 <Second_Drive_Cntl+0x6a>

				// crossCntTable crossCnt     
				if (crossCntTable[crossCnt] != 0) {
 8008f0c:	4b2c      	ldr	r3, [pc, #176]	; (8008fc0 <Second_Drive_Cntl+0xe8>)
 8008f0e:	881b      	ldrh	r3, [r3, #0]
 8008f10:	461a      	mov	r2, r3
 8008f12:	4b2c      	ldr	r3, [pc, #176]	; (8008fc4 <Second_Drive_Cntl+0xec>)
 8008f14:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d012      	beq.n	8008f42 <Second_Drive_Cntl+0x6a>
					 *    n (crossCnt)		0		1		...		50
					 *    m (driveDataIdx)		4(3)	6(5)	...		98
					 *
					 *    (0     1   , 0    )
					 */
					driveDataIdx = crossCntTable[crossCnt] - 1;
 8008f1c:	4b28      	ldr	r3, [pc, #160]	; (8008fc0 <Second_Drive_Cntl+0xe8>)
 8008f1e:	881b      	ldrh	r3, [r3, #0]
 8008f20:	461a      	mov	r2, r3
 8008f22:	4b28      	ldr	r3, [pc, #160]	; (8008fc4 <Second_Drive_Cntl+0xec>)
 8008f24:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008f28:	3b01      	subs	r3, #1
 8008f2a:	b29a      	uxth	r2, r3
 8008f2c:	4b26      	ldr	r3, [pc, #152]	; (8008fc8 <Second_Drive_Cntl+0xf0>)
 8008f2e:	801a      	strh	r2, [r3, #0]

					// ,     
					starightBoostCntl = BOOST_CNTL_IDLE;
 8008f30:	4b26      	ldr	r3, [pc, #152]	; (8008fcc <Second_Drive_Cntl+0xf4>)
 8008f32:	2200      	movs	r2, #0
 8008f34:	701a      	strb	r2, [r3, #0]
					curveInlineCntl = INLINE_CNTL_IDLE;
 8008f36:	4b26      	ldr	r3, [pc, #152]	; (8008fd0 <Second_Drive_Cntl+0xf8>)
 8008f38:	2200      	movs	r2, #0
 8008f3a:	701a      	strb	r2, [r3, #0]

					// isReadAllMark update
					isReadAllMark = CUSTOM_TRUE;
 8008f3c:	4b1f      	ldr	r3, [pc, #124]	; (8008fbc <Second_Drive_Cntl+0xe4>)
 8008f3e:	2201      	movs	r2, #1
 8008f40:	701a      	strb	r2, [r3, #0]
				}
			}

			crossCnt += 1;
 8008f42:	4b1f      	ldr	r3, [pc, #124]	; (8008fc0 <Second_Drive_Cntl+0xe8>)
 8008f44:	881b      	ldrh	r3, [r3, #0]
 8008f46:	3301      	adds	r3, #1
 8008f48:	b29a      	uxth	r2, r3
 8008f4a:	4b1d      	ldr	r3, [pc, #116]	; (8008fc0 <Second_Drive_Cntl+0xe8>)
 8008f4c:	801a      	strh	r2, [r3, #0]

			// ,      
			markState = driveData[driveDataIdx].markState;
 8008f4e:	4b1e      	ldr	r3, [pc, #120]	; (8008fc8 <Second_Drive_Cntl+0xf0>)
 8008f50:	881b      	ldrh	r3, [r3, #0]
 8008f52:	4619      	mov	r1, r3
 8008f54:	4a1f      	ldr	r2, [pc, #124]	; (8008fd4 <Second_Drive_Cntl+0xfc>)
 8008f56:	460b      	mov	r3, r1
 8008f58:	005b      	lsls	r3, r3, #1
 8008f5a:	440b      	add	r3, r1
 8008f5c:	009b      	lsls	r3, r3, #2
 8008f5e:	4413      	add	r3, r2
 8008f60:	3308      	adds	r3, #8
 8008f62:	781a      	ldrb	r2, [r3, #0]
 8008f64:	4b14      	ldr	r3, [pc, #80]	; (8008fb8 <Second_Drive_Cntl+0xe0>)
 8008f66:	701a      	strb	r2, [r3, #0]

			break;
 8008f68:	e024      	b.n	8008fb4 <Second_Drive_Cntl+0xdc>


		case MARK_END:

			// ,      
			markState = driveData[driveDataIdx].markState;
 8008f6a:	4b17      	ldr	r3, [pc, #92]	; (8008fc8 <Second_Drive_Cntl+0xf0>)
 8008f6c:	881b      	ldrh	r3, [r3, #0]
 8008f6e:	4619      	mov	r1, r3
 8008f70:	4a18      	ldr	r2, [pc, #96]	; (8008fd4 <Second_Drive_Cntl+0xfc>)
 8008f72:	460b      	mov	r3, r1
 8008f74:	005b      	lsls	r3, r3, #1
 8008f76:	440b      	add	r3, r1
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	4413      	add	r3, r2
 8008f7c:	3308      	adds	r3, #8
 8008f7e:	781a      	ldrb	r2, [r3, #0]
 8008f80:	4b0d      	ldr	r3, [pc, #52]	; (8008fb8 <Second_Drive_Cntl+0xe0>)
 8008f82:	701a      	strb	r2, [r3, #0]

			break;
 8008f84:	e016      	b.n	8008fb4 <Second_Drive_Cntl+0xdc>



		case MARK_STRAIGHT:

			Set_Second_Drive_Data();
 8008f86:	f000 f827 	bl	8008fd8 <Set_Second_Drive_Data>

			if (isReadAllMark == CUSTOM_TRUE) {
 8008f8a:	4b0c      	ldr	r3, [pc, #48]	; (8008fbc <Second_Drive_Cntl+0xe4>)
 8008f8c:	781b      	ldrb	r3, [r3, #0]
 8008f8e:	2b01      	cmp	r3, #1
 8008f90:	d10d      	bne.n	8008fae <Second_Drive_Cntl+0xd6>

				// 
				Second_Drive_Straight_Boost_Cntl();
 8008f92:	f000 f87d 	bl	8009090 <Second_Drive_Straight_Boost_Cntl>
			}

			break;
 8008f96:	e00a      	b.n	8008fae <Second_Drive_Cntl+0xd6>


		case MARK_CURVE_L:
		case MARK_CURVE_R:

			Set_Second_Drive_Data();
 8008f98:	f000 f81e 	bl	8008fd8 <Set_Second_Drive_Data>

			if (isReadAllMark == CUSTOM_TRUE) {
 8008f9c:	4b07      	ldr	r3, [pc, #28]	; (8008fbc <Second_Drive_Cntl+0xe4>)
 8008f9e:	781b      	ldrb	r3, [r3, #0]
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d106      	bne.n	8008fb2 <Second_Drive_Cntl+0xda>
				//  
				Second_Drive_Curve_Inline_Cntl();
 8008fa4:	f000 fa78 	bl	8009498 <Second_Drive_Curve_Inline_Cntl>
			}
			break;
 8008fa8:	e003      	b.n	8008fb2 <Second_Drive_Cntl+0xda>
			break;
 8008faa:	bf00      	nop
 8008fac:	e002      	b.n	8008fb4 <Second_Drive_Cntl+0xdc>
			break;
 8008fae:	bf00      	nop
 8008fb0:	e000      	b.n	8008fb4 <Second_Drive_Cntl+0xdc>
			break;
 8008fb2:	bf00      	nop
	}
}
 8008fb4:	bf00      	nop
 8008fb6:	bd80      	pop	{r7, pc}
 8008fb8:	2000003c 	.word	0x2000003c
 8008fbc:	20000048 	.word	0x20000048
 8008fc0:	20004688 	.word	0x20004688
 8008fc4:	20004488 	.word	0x20004488
 8008fc8:	20004484 	.word	0x20004484
 8008fcc:	20001481 	.word	0x20001481
 8008fd0:	20001482 	.word	0x20001482
 8008fd4:	20001484 	.word	0x20001484

08008fd8 <Set_Second_Drive_Data>:




__STATIC_INLINE void Set_Second_Drive_Data() {
 8008fd8:	b480      	push	{r7}
 8008fda:	af00      	add	r7, sp, #0

	// markState  
	if (markState != driveDataBuffer[driveDataIdx].markState) {
 8008fdc:	4b1f      	ldr	r3, [pc, #124]	; (800905c <Set_Second_Drive_Data+0x84>)
 8008fde:	881b      	ldrh	r3, [r3, #0]
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	4a1f      	ldr	r2, [pc, #124]	; (8009060 <Set_Second_Drive_Data+0x88>)
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	005b      	lsls	r3, r3, #1
 8008fe8:	440b      	add	r3, r1
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	4413      	add	r3, r2
 8008fee:	3308      	adds	r3, #8
 8008ff0:	781a      	ldrb	r2, [r3, #0]
 8008ff2:	4b1c      	ldr	r3, [pc, #112]	; (8009064 <Set_Second_Drive_Data+0x8c>)
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d02a      	beq.n	8009050 <Set_Second_Drive_Data+0x78>

		//     
		curTick_L = 0;
 8008ffa:	4b1b      	ldr	r3, [pc, #108]	; (8009068 <Set_Second_Drive_Data+0x90>)
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	601a      	str	r2, [r3, #0]
		curTick_R = 0;
 8009000:	4b1a      	ldr	r3, [pc, #104]	; (800906c <Set_Second_Drive_Data+0x94>)
 8009002:	2200      	movs	r2, #0
 8009004:	601a      	str	r2, [r3, #0]

		// drivePtr   
		driveDataIdx += 1;
 8009006:	4b15      	ldr	r3, [pc, #84]	; (800905c <Set_Second_Drive_Data+0x84>)
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	3301      	adds	r3, #1
 800900c:	b29a      	uxth	r2, r3
 800900e:	4b13      	ldr	r3, [pc, #76]	; (800905c <Set_Second_Drive_Data+0x84>)
 8009010:	801a      	strh	r2, [r3, #0]


		//  markState 1   markState     
		if (markState != driveData[driveDataIdx].markState) {
 8009012:	4b12      	ldr	r3, [pc, #72]	; (800905c <Set_Second_Drive_Data+0x84>)
 8009014:	881b      	ldrh	r3, [r3, #0]
 8009016:	4619      	mov	r1, r3
 8009018:	4a15      	ldr	r2, [pc, #84]	; (8009070 <Set_Second_Drive_Data+0x98>)
 800901a:	460b      	mov	r3, r1
 800901c:	005b      	lsls	r3, r3, #1
 800901e:	440b      	add	r3, r1
 8009020:	009b      	lsls	r3, r3, #2
 8009022:	4413      	add	r3, r2
 8009024:	3308      	adds	r3, #8
 8009026:	781a      	ldrb	r2, [r3, #0]
 8009028:	4b0e      	ldr	r3, [pc, #56]	; (8009064 <Set_Second_Drive_Data+0x8c>)
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	429a      	cmp	r2, r3
 800902e:	d00f      	beq.n	8009050 <Set_Second_Drive_Data+0x78>

			//     
			isReadAllMark = CUSTOM_FALSE;
 8009030:	4b10      	ldr	r3, [pc, #64]	; (8009074 <Set_Second_Drive_Data+0x9c>)
 8009032:	2200      	movs	r2, #0
 8009034:	701a      	strb	r2, [r3, #0]

			starightBoostCntl = BOOST_CNTL_IDLE;
 8009036:	4b10      	ldr	r3, [pc, #64]	; (8009078 <Set_Second_Drive_Data+0xa0>)
 8009038:	2200      	movs	r2, #0
 800903a:	701a      	strb	r2, [r3, #0]

			targetSpeed = targetSpeed_init;
 800903c:	4b0f      	ldr	r3, [pc, #60]	; (800907c <Set_Second_Drive_Data+0xa4>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a0f      	ldr	r2, [pc, #60]	; (8009080 <Set_Second_Drive_Data+0xa8>)
 8009042:	6013      	str	r3, [r2, #0]

			curveInlineCntl = INLINE_CNTL_IDLE;
 8009044:	4b0f      	ldr	r3, [pc, #60]	; (8009084 <Set_Second_Drive_Data+0xac>)
 8009046:	2200      	movs	r2, #0
 8009048:	701a      	strb	r2, [r3, #0]

			targetInlineVal = 0;
 800904a:	4b0f      	ldr	r3, [pc, #60]	; (8009088 <Set_Second_Drive_Data+0xb0>)
 800904c:	2200      	movs	r2, #0
 800904e:	601a      	str	r2, [r3, #0]
		}
	}

}
 8009050:	bf00      	nop
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr
 800905a:	bf00      	nop
 800905c:	20004484 	.word	0x20004484
 8009060:	20002c84 	.word	0x20002c84
 8009064:	2000003c 	.word	0x2000003c
 8009068:	20001470 	.word	0x20001470
 800906c:	20001474 	.word	0x20001474
 8009070:	20001484 	.word	0x20001484
 8009074:	20000048 	.word	0x20000048
 8009078:	20001481 	.word	0x20001481
 800907c:	2000000c 	.word	0x2000000c
 8009080:	2000002c 	.word	0x2000002c
 8009084:	20001482 	.word	0x20001482
 8009088:	20001478 	.word	0x20001478
 800908c:	00000000 	.word	0x00000000

08009090 <Second_Drive_Straight_Boost_Cntl>:





__STATIC_INLINE void Second_Drive_Straight_Boost_Cntl() {
 8009090:	b5b0      	push	{r4, r5, r7, lr}
 8009092:	af00      	add	r7, sp, #0
	static float	finalDeceleEndTick_L;
	static float	finalDeceleEndTick_R;


	//  
	switch (starightBoostCntl) {
 8009094:	4bb6      	ldr	r3, [pc, #728]	; (8009370 <Second_Drive_Straight_Boost_Cntl+0x2e0>)
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	2b03      	cmp	r3, #3
 800909a:	f200 81ea 	bhi.w	8009472 <Second_Drive_Straight_Boost_Cntl+0x3e2>
 800909e:	a201      	add	r2, pc, #4	; (adr r2, 80090a4 <Second_Drive_Straight_Boost_Cntl+0x14>)
 80090a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a4:	080090b5 	.word	0x080090b5
 80090a8:	0800929d 	.word	0x0800929d
 80090ac:	080092e9 	.word	0x080092e9
 80090b0:	080093c1 	.word	0x080093c1

			//  
			case BOOST_CNTL_IDLE :

					//       
					if (optimizeLevel >= OPTIMIZE_LEVEL_STRAIGHT) {
 80090b4:	4baf      	ldr	r3, [pc, #700]	; (8009374 <Second_Drive_Straight_Boost_Cntl+0x2e4>)
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	f000 81d9 	beq.w	8009470 <Second_Drive_Straight_Boost_Cntl+0x3e0>


						finalDeceleEndTick_L =	driveData[driveDataIdx].tickCnt_L \
 80090be:	4bae      	ldr	r3, [pc, #696]	; (8009378 <Second_Drive_Straight_Boost_Cntl+0x2e8>)
 80090c0:	881b      	ldrh	r3, [r3, #0]
 80090c2:	4619      	mov	r1, r3
 80090c4:	4aad      	ldr	r2, [pc, #692]	; (800937c <Second_Drive_Straight_Boost_Cntl+0x2ec>)
 80090c6:	460b      	mov	r3, r1
 80090c8:	005b      	lsls	r3, r3, #1
 80090ca:	440b      	add	r3, r1
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	4413      	add	r3, r2
 80090d0:	681b      	ldr	r3, [r3, #0]
												- GET_MIN(deceleEndTick, deceleEndRatio * driveData[driveDataIdx].tickCnt_L);
 80090d2:	ee07 3a90 	vmov	s15, r3
 80090d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80090da:	4ba7      	ldr	r3, [pc, #668]	; (8009378 <Second_Drive_Straight_Boost_Cntl+0x2e8>)
 80090dc:	881b      	ldrh	r3, [r3, #0]
 80090de:	4619      	mov	r1, r3
 80090e0:	4aa6      	ldr	r2, [pc, #664]	; (800937c <Second_Drive_Straight_Boost_Cntl+0x2ec>)
 80090e2:	460b      	mov	r3, r1
 80090e4:	005b      	lsls	r3, r3, #1
 80090e6:	440b      	add	r3, r1
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	4413      	add	r3, r2
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	ee07 3a90 	vmov	s15, r3
 80090f2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80090f6:	4ba2      	ldr	r3, [pc, #648]	; (8009380 <Second_Drive_Straight_Boost_Cntl+0x2f0>)
 80090f8:	edd3 7a00 	vldr	s15, [r3]
 80090fc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009100:	4ba0      	ldr	r3, [pc, #640]	; (8009384 <Second_Drive_Straight_Boost_Cntl+0x2f4>)
 8009102:	edd3 7a00 	vldr	s15, [r3]
 8009106:	eef4 6ae7 	vcmpe.f32	s13, s15
 800910a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800910e:	dd03      	ble.n	8009118 <Second_Drive_Straight_Boost_Cntl+0x88>
 8009110:	4b9c      	ldr	r3, [pc, #624]	; (8009384 <Second_Drive_Straight_Boost_Cntl+0x2f4>)
 8009112:	edd3 7a00 	vldr	s15, [r3]
 8009116:	e012      	b.n	800913e <Second_Drive_Straight_Boost_Cntl+0xae>
 8009118:	4b97      	ldr	r3, [pc, #604]	; (8009378 <Second_Drive_Straight_Boost_Cntl+0x2e8>)
 800911a:	881b      	ldrh	r3, [r3, #0]
 800911c:	4619      	mov	r1, r3
 800911e:	4a97      	ldr	r2, [pc, #604]	; (800937c <Second_Drive_Straight_Boost_Cntl+0x2ec>)
 8009120:	460b      	mov	r3, r1
 8009122:	005b      	lsls	r3, r3, #1
 8009124:	440b      	add	r3, r1
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	4413      	add	r3, r2
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	ee07 3a90 	vmov	s15, r3
 8009130:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009134:	4b92      	ldr	r3, [pc, #584]	; (8009380 <Second_Drive_Straight_Boost_Cntl+0x2f0>)
 8009136:	edd3 7a00 	vldr	s15, [r3]
 800913a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800913e:	ee77 7a67 	vsub.f32	s15, s14, s15
						finalDeceleEndTick_L =	driveData[driveDataIdx].tickCnt_L \
 8009142:	4b91      	ldr	r3, [pc, #580]	; (8009388 <Second_Drive_Straight_Boost_Cntl+0x2f8>)
 8009144:	edc3 7a00 	vstr	s15, [r3]

						finalDeceleEndTick_R =	driveData[driveDataIdx].tickCnt_R \
 8009148:	4b8b      	ldr	r3, [pc, #556]	; (8009378 <Second_Drive_Straight_Boost_Cntl+0x2e8>)
 800914a:	881b      	ldrh	r3, [r3, #0]
 800914c:	4619      	mov	r1, r3
 800914e:	4a8b      	ldr	r2, [pc, #556]	; (800937c <Second_Drive_Straight_Boost_Cntl+0x2ec>)
 8009150:	460b      	mov	r3, r1
 8009152:	005b      	lsls	r3, r3, #1
 8009154:	440b      	add	r3, r1
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	4413      	add	r3, r2
 800915a:	3304      	adds	r3, #4
 800915c:	681b      	ldr	r3, [r3, #0]
												- GET_MIN(deceleEndTick, deceleEndRatio * driveData[driveDataIdx].tickCnt_R);
 800915e:	ee07 3a90 	vmov	s15, r3
 8009162:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009166:	4b84      	ldr	r3, [pc, #528]	; (8009378 <Second_Drive_Straight_Boost_Cntl+0x2e8>)
 8009168:	881b      	ldrh	r3, [r3, #0]
 800916a:	4619      	mov	r1, r3
 800916c:	4a83      	ldr	r2, [pc, #524]	; (800937c <Second_Drive_Straight_Boost_Cntl+0x2ec>)
 800916e:	460b      	mov	r3, r1
 8009170:	005b      	lsls	r3, r3, #1
 8009172:	440b      	add	r3, r1
 8009174:	009b      	lsls	r3, r3, #2
 8009176:	4413      	add	r3, r2
 8009178:	3304      	adds	r3, #4
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	ee07 3a90 	vmov	s15, r3
 8009180:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009184:	4b7e      	ldr	r3, [pc, #504]	; (8009380 <Second_Drive_Straight_Boost_Cntl+0x2f0>)
 8009186:	edd3 7a00 	vldr	s15, [r3]
 800918a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800918e:	4b7d      	ldr	r3, [pc, #500]	; (8009384 <Second_Drive_Straight_Boost_Cntl+0x2f4>)
 8009190:	edd3 7a00 	vldr	s15, [r3]
 8009194:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800919c:	dd03      	ble.n	80091a6 <Second_Drive_Straight_Boost_Cntl+0x116>
 800919e:	4b79      	ldr	r3, [pc, #484]	; (8009384 <Second_Drive_Straight_Boost_Cntl+0x2f4>)
 80091a0:	edd3 7a00 	vldr	s15, [r3]
 80091a4:	e013      	b.n	80091ce <Second_Drive_Straight_Boost_Cntl+0x13e>
 80091a6:	4b74      	ldr	r3, [pc, #464]	; (8009378 <Second_Drive_Straight_Boost_Cntl+0x2e8>)
 80091a8:	881b      	ldrh	r3, [r3, #0]
 80091aa:	4619      	mov	r1, r3
 80091ac:	4a73      	ldr	r2, [pc, #460]	; (800937c <Second_Drive_Straight_Boost_Cntl+0x2ec>)
 80091ae:	460b      	mov	r3, r1
 80091b0:	005b      	lsls	r3, r3, #1
 80091b2:	440b      	add	r3, r1
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	4413      	add	r3, r2
 80091b8:	3304      	adds	r3, #4
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	ee07 3a90 	vmov	s15, r3
 80091c0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80091c4:	4b6e      	ldr	r3, [pc, #440]	; (8009380 <Second_Drive_Straight_Boost_Cntl+0x2f0>)
 80091c6:	edd3 7a00 	vldr	s15, [r3]
 80091ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80091ce:	ee77 7a67 	vsub.f32	s15, s14, s15
						finalDeceleEndTick_R =	driveData[driveDataIdx].tickCnt_R \
 80091d2:	4b6e      	ldr	r3, [pc, #440]	; (800938c <Second_Drive_Straight_Boost_Cntl+0x2fc>)
 80091d4:	edc3 7a00 	vstr	s15, [r3]

						//     
						if (curTick_L < finalDeceleEndTick_L - acceleStartTick \
 80091d8:	4b6d      	ldr	r3, [pc, #436]	; (8009390 <Second_Drive_Straight_Boost_Cntl+0x300>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	ee07 3a90 	vmov	s15, r3
 80091e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80091e4:	4b68      	ldr	r3, [pc, #416]	; (8009388 <Second_Drive_Straight_Boost_Cntl+0x2f8>)
 80091e6:	edd3 6a00 	vldr	s13, [r3]
 80091ea:	4b6a      	ldr	r3, [pc, #424]	; (8009394 <Second_Drive_Straight_Boost_Cntl+0x304>)
 80091ec:	edd3 7a00 	vldr	s15, [r3]
 80091f0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80091f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80091f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091fc:	d400      	bmi.n	8009200 <Second_Drive_Straight_Boost_Cntl+0x170>

							starightBoostCntl = BOOST_CNTL_ACCELE;
						}
					}

					break ;
 80091fe:	e137      	b.n	8009470 <Second_Drive_Straight_Boost_Cntl+0x3e0>
						 && curTick_R < finalDeceleEndTick_R - acceleStartTick) {
 8009200:	4b65      	ldr	r3, [pc, #404]	; (8009398 <Second_Drive_Straight_Boost_Cntl+0x308>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	ee07 3a90 	vmov	s15, r3
 8009208:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800920c:	4b5f      	ldr	r3, [pc, #380]	; (800938c <Second_Drive_Straight_Boost_Cntl+0x2fc>)
 800920e:	edd3 6a00 	vldr	s13, [r3]
 8009212:	4b60      	ldr	r3, [pc, #384]	; (8009394 <Second_Drive_Straight_Boost_Cntl+0x304>)
 8009214:	edd3 7a00 	vldr	s15, [r3]
 8009218:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800921c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009224:	d400      	bmi.n	8009228 <Second_Drive_Straight_Boost_Cntl+0x198>
					break ;
 8009226:	e123      	b.n	8009470 <Second_Drive_Straight_Boost_Cntl+0x3e0>
							deceleEndTickCoef = 2 * decele / TICK_PER_M;
 8009228:	4b5c      	ldr	r3, [pc, #368]	; (800939c <Second_Drive_Straight_Boost_Cntl+0x30c>)
 800922a:	edd3 7a00 	vldr	s15, [r3]
 800922e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009232:	eddf 6a5b 	vldr	s13, [pc, #364]	; 80093a0 <Second_Drive_Straight_Boost_Cntl+0x310>
 8009236:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800923a:	4b5a      	ldr	r3, [pc, #360]	; (80093a4 <Second_Drive_Straight_Boost_Cntl+0x314>)
 800923c:	edc3 7a00 	vstr	s15, [r3]
							deceleEndTickCoef_L =	deceleEndTickCoef * finalDeceleEndTick_L \
 8009240:	4b58      	ldr	r3, [pc, #352]	; (80093a4 <Second_Drive_Straight_Boost_Cntl+0x314>)
 8009242:	ed93 7a00 	vldr	s14, [r3]
 8009246:	4b50      	ldr	r3, [pc, #320]	; (8009388 <Second_Drive_Straight_Boost_Cntl+0x2f8>)
 8009248:	edd3 7a00 	vldr	s15, [r3]
 800924c:	ee27 7a27 	vmul.f32	s14, s14, s15
													+ targetSpeed_init * targetSpeed_init;
 8009250:	4b55      	ldr	r3, [pc, #340]	; (80093a8 <Second_Drive_Straight_Boost_Cntl+0x318>)
 8009252:	edd3 6a00 	vldr	s13, [r3]
 8009256:	4b54      	ldr	r3, [pc, #336]	; (80093a8 <Second_Drive_Straight_Boost_Cntl+0x318>)
 8009258:	edd3 7a00 	vldr	s15, [r3]
 800925c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009260:	ee77 7a27 	vadd.f32	s15, s14, s15
							deceleEndTickCoef_L =	deceleEndTickCoef * finalDeceleEndTick_L \
 8009264:	4b51      	ldr	r3, [pc, #324]	; (80093ac <Second_Drive_Straight_Boost_Cntl+0x31c>)
 8009266:	edc3 7a00 	vstr	s15, [r3]
							deceleEndTickCoef_R =	deceleEndTickCoef * finalDeceleEndTick_R \
 800926a:	4b4e      	ldr	r3, [pc, #312]	; (80093a4 <Second_Drive_Straight_Boost_Cntl+0x314>)
 800926c:	ed93 7a00 	vldr	s14, [r3]
 8009270:	4b46      	ldr	r3, [pc, #280]	; (800938c <Second_Drive_Straight_Boost_Cntl+0x2fc>)
 8009272:	edd3 7a00 	vldr	s15, [r3]
 8009276:	ee27 7a27 	vmul.f32	s14, s14, s15
													+ targetSpeed_init * targetSpeed_init;
 800927a:	4b4b      	ldr	r3, [pc, #300]	; (80093a8 <Second_Drive_Straight_Boost_Cntl+0x318>)
 800927c:	edd3 6a00 	vldr	s13, [r3]
 8009280:	4b49      	ldr	r3, [pc, #292]	; (80093a8 <Second_Drive_Straight_Boost_Cntl+0x318>)
 8009282:	edd3 7a00 	vldr	s15, [r3]
 8009286:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800928a:	ee77 7a27 	vadd.f32	s15, s14, s15
							deceleEndTickCoef_R =	deceleEndTickCoef * finalDeceleEndTick_R \
 800928e:	4b48      	ldr	r3, [pc, #288]	; (80093b0 <Second_Drive_Straight_Boost_Cntl+0x320>)
 8009290:	edc3 7a00 	vstr	s15, [r3]
							starightBoostCntl = BOOST_CNTL_ACCELE;
 8009294:	4b36      	ldr	r3, [pc, #216]	; (8009370 <Second_Drive_Straight_Boost_Cntl+0x2e0>)
 8009296:	2201      	movs	r2, #1
 8009298:	701a      	strb	r2, [r3, #0]
					break ;
 800929a:	e0e9      	b.n	8009470 <Second_Drive_Straight_Boost_Cntl+0x3e0>

			//   
			case BOOST_CNTL_ACCELE :

					//     ACCELE_START_TICK   
					if (curTick_L > acceleStartTick \
 800929c:	4b3c      	ldr	r3, [pc, #240]	; (8009390 <Second_Drive_Straight_Boost_Cntl+0x300>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	ee07 3a90 	vmov	s15, r3
 80092a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80092a8:	4b3a      	ldr	r3, [pc, #232]	; (8009394 <Second_Drive_Straight_Boost_Cntl+0x304>)
 80092aa:	edd3 7a00 	vldr	s15, [r3]
 80092ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092b6:	dc00      	bgt.n	80092ba <Second_Drive_Straight_Boost_Cntl+0x22a>
						targetSpeed = boostSpeed;

						starightBoostCntl = BOOST_CNTL_DECELE;
					}

					break;
 80092b8:	e0db      	b.n	8009472 <Second_Drive_Straight_Boost_Cntl+0x3e2>
					 && curTick_R > acceleStartTick) {
 80092ba:	4b37      	ldr	r3, [pc, #220]	; (8009398 <Second_Drive_Straight_Boost_Cntl+0x308>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	ee07 3a90 	vmov	s15, r3
 80092c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80092c6:	4b33      	ldr	r3, [pc, #204]	; (8009394 <Second_Drive_Straight_Boost_Cntl+0x304>)
 80092c8:	edd3 7a00 	vldr	s15, [r3]
 80092cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092d4:	dc00      	bgt.n	80092d8 <Second_Drive_Straight_Boost_Cntl+0x248>
					break;
 80092d6:	e0cc      	b.n	8009472 <Second_Drive_Straight_Boost_Cntl+0x3e2>
						targetSpeed = boostSpeed;
 80092d8:	4b36      	ldr	r3, [pc, #216]	; (80093b4 <Second_Drive_Straight_Boost_Cntl+0x324>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a36      	ldr	r2, [pc, #216]	; (80093b8 <Second_Drive_Straight_Boost_Cntl+0x328>)
 80092de:	6013      	str	r3, [r2, #0]
						starightBoostCntl = BOOST_CNTL_DECELE;
 80092e0:	4b23      	ldr	r3, [pc, #140]	; (8009370 <Second_Drive_Straight_Boost_Cntl+0x2e0>)
 80092e2:	2202      	movs	r2, #2
 80092e4:	701a      	strb	r2, [r3, #0]
					break;
 80092e6:	e0c4      	b.n	8009472 <Second_Drive_Straight_Boost_Cntl+0x3e2>
					 * 	 <= (curSpeed * curSpeed - targetSpeed_init * targetSpeed_init) / (2 * decele) (    )
					 *
					 *        ,      
					 */

					if (deceleEndTickCoef_L < curSpeed * curSpeed + curTick_L * deceleEndTickCoef \
 80092e8:	4b34      	ldr	r3, [pc, #208]	; (80093bc <Second_Drive_Straight_Boost_Cntl+0x32c>)
 80092ea:	ed93 7a00 	vldr	s14, [r3]
 80092ee:	4b33      	ldr	r3, [pc, #204]	; (80093bc <Second_Drive_Straight_Boost_Cntl+0x32c>)
 80092f0:	edd3 7a00 	vldr	s15, [r3]
 80092f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80092f8:	4b25      	ldr	r3, [pc, #148]	; (8009390 <Second_Drive_Straight_Boost_Cntl+0x300>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	ee07 3a90 	vmov	s15, r3
 8009300:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009304:	4b27      	ldr	r3, [pc, #156]	; (80093a4 <Second_Drive_Straight_Boost_Cntl+0x314>)
 8009306:	edd3 7a00 	vldr	s15, [r3]
 800930a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800930e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009312:	4b26      	ldr	r3, [pc, #152]	; (80093ac <Second_Drive_Straight_Boost_Cntl+0x31c>)
 8009314:	edd3 7a00 	vldr	s15, [r3]
 8009318:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800931c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009320:	dc1d      	bgt.n	800935e <Second_Drive_Straight_Boost_Cntl+0x2ce>
					 || deceleEndTickCoef_R < curSpeed * curSpeed + curTick_R * deceleEndTickCoef) {
 8009322:	4b26      	ldr	r3, [pc, #152]	; (80093bc <Second_Drive_Straight_Boost_Cntl+0x32c>)
 8009324:	ed93 7a00 	vldr	s14, [r3]
 8009328:	4b24      	ldr	r3, [pc, #144]	; (80093bc <Second_Drive_Straight_Boost_Cntl+0x32c>)
 800932a:	edd3 7a00 	vldr	s15, [r3]
 800932e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009332:	4b19      	ldr	r3, [pc, #100]	; (8009398 <Second_Drive_Straight_Boost_Cntl+0x308>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	ee07 3a90 	vmov	s15, r3
 800933a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800933e:	4b19      	ldr	r3, [pc, #100]	; (80093a4 <Second_Drive_Straight_Boost_Cntl+0x314>)
 8009340:	edd3 7a00 	vldr	s15, [r3]
 8009344:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009348:	ee37 7a27 	vadd.f32	s14, s14, s15
 800934c:	4b18      	ldr	r3, [pc, #96]	; (80093b0 <Second_Drive_Straight_Boost_Cntl+0x320>)
 800934e:	edd3 7a00 	vldr	s15, [r3]
 8009352:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800935a:	dc00      	bgt.n	800935e <Second_Drive_Straight_Boost_Cntl+0x2ce>
						targetSpeed = targetSpeed_init;

						starightBoostCntl = BOOST_CNTL_END;
					}

					break ;
 800935c:	e089      	b.n	8009472 <Second_Drive_Straight_Boost_Cntl+0x3e2>
						targetSpeed = targetSpeed_init;
 800935e:	4b12      	ldr	r3, [pc, #72]	; (80093a8 <Second_Drive_Straight_Boost_Cntl+0x318>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	4a15      	ldr	r2, [pc, #84]	; (80093b8 <Second_Drive_Straight_Boost_Cntl+0x328>)
 8009364:	6013      	str	r3, [r2, #0]
						starightBoostCntl = BOOST_CNTL_END;
 8009366:	4b02      	ldr	r3, [pc, #8]	; (8009370 <Second_Drive_Straight_Boost_Cntl+0x2e0>)
 8009368:	2203      	movs	r2, #3
 800936a:	701a      	strb	r2, [r3, #0]
					break ;
 800936c:	e081      	b.n	8009472 <Second_Drive_Straight_Boost_Cntl+0x3e2>
 800936e:	bf00      	nop
 8009370:	20001481 	.word	0x20001481
 8009374:	2000468a 	.word	0x2000468a
 8009378:	20004484 	.word	0x20004484
 800937c:	20001484 	.word	0x20001484
 8009380:	20000058 	.word	0x20000058
 8009384:	20000054 	.word	0x20000054
 8009388:	2000469c 	.word	0x2000469c
 800938c:	200046a0 	.word	0x200046a0
 8009390:	20001470 	.word	0x20001470
 8009394:	20000050 	.word	0x20000050
 8009398:	20001474 	.word	0x20001474
 800939c:	20000028 	.word	0x20000028
 80093a0:	478f8d33 	.word	0x478f8d33
 80093a4:	200046a4 	.word	0x200046a4
 80093a8:	2000000c 	.word	0x2000000c
 80093ac:	200046a8 	.word	0x200046a8
 80093b0:	200046ac 	.word	0x200046ac
 80093b4:	20000034 	.word	0x20000034
 80093b8:	2000002c 	.word	0x2000002c
 80093bc:	20000030 	.word	0x20000030

			//   
			case BOOST_CNTL_END :

					//  10cm  
					if (curTick_L > driveData[driveDataIdx].tickCnt_L - 0.1 * TICK_PER_M \
 80093c0:	4b2f      	ldr	r3, [pc, #188]	; (8009480 <Second_Drive_Straight_Boost_Cntl+0x3f0>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4618      	mov	r0, r3
 80093c6:	f7f7 f8b5 	bl	8000534 <__aeabi_i2d>
 80093ca:	4604      	mov	r4, r0
 80093cc:	460d      	mov	r5, r1
 80093ce:	4b2d      	ldr	r3, [pc, #180]	; (8009484 <Second_Drive_Straight_Boost_Cntl+0x3f4>)
 80093d0:	881b      	ldrh	r3, [r3, #0]
 80093d2:	4619      	mov	r1, r3
 80093d4:	4a2c      	ldr	r2, [pc, #176]	; (8009488 <Second_Drive_Straight_Boost_Cntl+0x3f8>)
 80093d6:	460b      	mov	r3, r1
 80093d8:	005b      	lsls	r3, r3, #1
 80093da:	440b      	add	r3, r1
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4413      	add	r3, r2
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4618      	mov	r0, r3
 80093e4:	f7f7 f8a6 	bl	8000534 <__aeabi_i2d>
 80093e8:	a323      	add	r3, pc, #140	; (adr r3, 8009478 <Second_Drive_Straight_Boost_Cntl+0x3e8>)
 80093ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ee:	f7f6 ff53 	bl	8000298 <__aeabi_dsub>
 80093f2:	4602      	mov	r2, r0
 80093f4:	460b      	mov	r3, r1
 80093f6:	4620      	mov	r0, r4
 80093f8:	4629      	mov	r1, r5
 80093fa:	f7f7 fb95 	bl	8000b28 <__aeabi_dcmpgt>
 80093fe:	4603      	mov	r3, r0
 8009400:	2b00      	cmp	r3, #0
 8009402:	d123      	bne.n	800944c <Second_Drive_Straight_Boost_Cntl+0x3bc>
					 || curTick_R > driveData[driveDataIdx].tickCnt_R - 0.1 * TICK_PER_M) {
 8009404:	4b21      	ldr	r3, [pc, #132]	; (800948c <Second_Drive_Straight_Boost_Cntl+0x3fc>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4618      	mov	r0, r3
 800940a:	f7f7 f893 	bl	8000534 <__aeabi_i2d>
 800940e:	4604      	mov	r4, r0
 8009410:	460d      	mov	r5, r1
 8009412:	4b1c      	ldr	r3, [pc, #112]	; (8009484 <Second_Drive_Straight_Boost_Cntl+0x3f4>)
 8009414:	881b      	ldrh	r3, [r3, #0]
 8009416:	4619      	mov	r1, r3
 8009418:	4a1b      	ldr	r2, [pc, #108]	; (8009488 <Second_Drive_Straight_Boost_Cntl+0x3f8>)
 800941a:	460b      	mov	r3, r1
 800941c:	005b      	lsls	r3, r3, #1
 800941e:	440b      	add	r3, r1
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	4413      	add	r3, r2
 8009424:	3304      	adds	r3, #4
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4618      	mov	r0, r3
 800942a:	f7f7 f883 	bl	8000534 <__aeabi_i2d>
 800942e:	a312      	add	r3, pc, #72	; (adr r3, 8009478 <Second_Drive_Straight_Boost_Cntl+0x3e8>)
 8009430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009434:	f7f6 ff30 	bl	8000298 <__aeabi_dsub>
 8009438:	4602      	mov	r2, r0
 800943a:	460b      	mov	r3, r1
 800943c:	4620      	mov	r0, r4
 800943e:	4629      	mov	r1, r5
 8009440:	f7f7 fb72 	bl	8000b28 <__aeabi_dcmpgt>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d100      	bne.n	800944c <Second_Drive_Straight_Boost_Cntl+0x3bc>
						crossCnt = driveData[driveDataIdx].crossCnt;

						starightBoostCntl = BOOST_CNTL_IDLE;
					}

					break ;
 800944a:	e012      	b.n	8009472 <Second_Drive_Straight_Boost_Cntl+0x3e2>
						crossCnt = driveData[driveDataIdx].crossCnt;
 800944c:	4b0d      	ldr	r3, [pc, #52]	; (8009484 <Second_Drive_Straight_Boost_Cntl+0x3f4>)
 800944e:	881b      	ldrh	r3, [r3, #0]
 8009450:	4619      	mov	r1, r3
 8009452:	4a0d      	ldr	r2, [pc, #52]	; (8009488 <Second_Drive_Straight_Boost_Cntl+0x3f8>)
 8009454:	460b      	mov	r3, r1
 8009456:	005b      	lsls	r3, r3, #1
 8009458:	440b      	add	r3, r1
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	4413      	add	r3, r2
 800945e:	3309      	adds	r3, #9
 8009460:	781b      	ldrb	r3, [r3, #0]
 8009462:	b29a      	uxth	r2, r3
 8009464:	4b0a      	ldr	r3, [pc, #40]	; (8009490 <Second_Drive_Straight_Boost_Cntl+0x400>)
 8009466:	801a      	strh	r2, [r3, #0]
						starightBoostCntl = BOOST_CNTL_IDLE;
 8009468:	4b0a      	ldr	r3, [pc, #40]	; (8009494 <Second_Drive_Straight_Boost_Cntl+0x404>)
 800946a:	2200      	movs	r2, #0
 800946c:	701a      	strb	r2, [r3, #0]
					break ;
 800946e:	e000      	b.n	8009472 <Second_Drive_Straight_Boost_Cntl+0x3e2>
					break ;
 8009470:	bf00      	nop
	}
}
 8009472:	bf00      	nop
 8009474:	bdb0      	pop	{r4, r5, r7, pc}
 8009476:	bf00      	nop
 8009478:	00000000 	.word	0x00000000
 800947c:	40bcb5d7 	.word	0x40bcb5d7
 8009480:	20001470 	.word	0x20001470
 8009484:	20004484 	.word	0x20004484
 8009488:	20001484 	.word	0x20001484
 800948c:	20001474 	.word	0x20001474
 8009490:	20004688 	.word	0x20004688
 8009494:	20001481 	.word	0x20001481

08009498 <Second_Drive_Curve_Inline_Cntl>:





__STATIC_INLINE void Second_Drive_Curve_Inline_Cntl() {
 8009498:	b480      	push	{r7}
 800949a:	af00      	add	r7, sp, #0
	static float inlineEndTick_L;
	static float inlineEndTick_R;


	//  
	switch (curveInlineCntl) {
 800949c:	4b80      	ldr	r3, [pc, #512]	; (80096a0 <Second_Drive_Curve_Inline_Cntl+0x208>)
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	2b03      	cmp	r3, #3
 80094a2:	f200 80f7 	bhi.w	8009694 <Second_Drive_Curve_Inline_Cntl+0x1fc>
 80094a6:	a201      	add	r2, pc, #4	; (adr r2, 80094ac <Second_Drive_Curve_Inline_Cntl+0x14>)
 80094a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ac:	080094bd 	.word	0x080094bd
 80094b0:	08009581 	.word	0x08009581
 80094b4:	080095f1 	.word	0x080095f1
 80094b8:	0800964d 	.word	0x0800964d

			//  
			case INLINE_CNTL_IDLE :

				//       
				if (optimizeLevel >= OPTIMIZE_LEVEL_CURVE) {
 80094bc:	4b79      	ldr	r3, [pc, #484]	; (80096a4 <Second_Drive_Curve_Inline_Cntl+0x20c>)
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	f240 80e4 	bls.w	800968e <Second_Drive_Curve_Inline_Cntl+0x1f6>

						//  36cm   (90   )
						//if (driveData[driveDataIdx].tickCnt_L + driveData[driveDataIdx].tickCnt_R < 2 * 0.36 * TICK_PER_M) {

							inlineEndTick_L = (1 - INLINE_END_RATIO) * driveData[driveDataIdx].tickCnt_L;
 80094c6:	4b78      	ldr	r3, [pc, #480]	; (80096a8 <Second_Drive_Curve_Inline_Cntl+0x210>)
 80094c8:	881b      	ldrh	r3, [r3, #0]
 80094ca:	4619      	mov	r1, r3
 80094cc:	4a77      	ldr	r2, [pc, #476]	; (80096ac <Second_Drive_Curve_Inline_Cntl+0x214>)
 80094ce:	460b      	mov	r3, r1
 80094d0:	005b      	lsls	r3, r3, #1
 80094d2:	440b      	add	r3, r1
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	4413      	add	r3, r2
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	ee07 3a90 	vmov	s15, r3
 80094de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094e2:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80096b0 <Second_Drive_Curve_Inline_Cntl+0x218>
 80094e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80094ea:	4b72      	ldr	r3, [pc, #456]	; (80096b4 <Second_Drive_Curve_Inline_Cntl+0x21c>)
 80094ec:	edc3 7a00 	vstr	s15, [r3]
							inlineEndTick_R = (1 - INLINE_END_RATIO) * driveData[driveDataIdx].tickCnt_R;
 80094f0:	4b6d      	ldr	r3, [pc, #436]	; (80096a8 <Second_Drive_Curve_Inline_Cntl+0x210>)
 80094f2:	881b      	ldrh	r3, [r3, #0]
 80094f4:	4619      	mov	r1, r3
 80094f6:	4a6d      	ldr	r2, [pc, #436]	; (80096ac <Second_Drive_Curve_Inline_Cntl+0x214>)
 80094f8:	460b      	mov	r3, r1
 80094fa:	005b      	lsls	r3, r3, #1
 80094fc:	440b      	add	r3, r1
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4413      	add	r3, r2
 8009502:	3304      	adds	r3, #4
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	ee07 3a90 	vmov	s15, r3
 800950a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800950e:	ed9f 7a68 	vldr	s14, [pc, #416]	; 80096b0 <Second_Drive_Curve_Inline_Cntl+0x218>
 8009512:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009516:	4b68      	ldr	r3, [pc, #416]	; (80096b8 <Second_Drive_Curve_Inline_Cntl+0x220>)
 8009518:	edc3 7a00 	vstr	s15, [r3]

							//     
							if (curTick_L < inlineEndTick_L \
 800951c:	4b67      	ldr	r3, [pc, #412]	; (80096bc <Second_Drive_Curve_Inline_Cntl+0x224>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	ee07 3a90 	vmov	s15, r3
 8009524:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009528:	4b62      	ldr	r3, [pc, #392]	; (80096b4 <Second_Drive_Curve_Inline_Cntl+0x21c>)
 800952a:	edd3 7a00 	vldr	s15, [r3]
 800952e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009536:	d400      	bmi.n	800953a <Second_Drive_Curve_Inline_Cntl+0xa2>
							}
						//}
					}


					break ;
 8009538:	e0a9      	b.n	800968e <Second_Drive_Curve_Inline_Cntl+0x1f6>
							 && curTick_R < inlineEndTick_R) {
 800953a:	4b61      	ldr	r3, [pc, #388]	; (80096c0 <Second_Drive_Curve_Inline_Cntl+0x228>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	ee07 3a90 	vmov	s15, r3
 8009542:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009546:	4b5c      	ldr	r3, [pc, #368]	; (80096b8 <Second_Drive_Curve_Inline_Cntl+0x220>)
 8009548:	edd3 7a00 	vldr	s15, [r3]
 800954c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009554:	d400      	bmi.n	8009558 <Second_Drive_Curve_Inline_Cntl+0xc0>
					break ;
 8009556:	e09a      	b.n	800968e <Second_Drive_Curve_Inline_Cntl+0x1f6>
								if (markState == MARK_CURVE_R) {
 8009558:	4b5a      	ldr	r3, [pc, #360]	; (80096c4 <Second_Drive_Curve_Inline_Cntl+0x22c>)
 800955a:	781b      	ldrb	r3, [r3, #0]
 800955c:	2b02      	cmp	r3, #2
 800955e:	d103      	bne.n	8009568 <Second_Drive_Curve_Inline_Cntl+0xd0>
									targetInlineVal = -1 * ABS_INLINE_TARGET_POSITION;
 8009560:	4b59      	ldr	r3, [pc, #356]	; (80096c8 <Second_Drive_Curve_Inline_Cntl+0x230>)
 8009562:	4a5a      	ldr	r2, [pc, #360]	; (80096cc <Second_Drive_Curve_Inline_Cntl+0x234>)
 8009564:	601a      	str	r2, [r3, #0]
 8009566:	e007      	b.n	8009578 <Second_Drive_Curve_Inline_Cntl+0xe0>
								else if (markState == MARK_CURVE_L) {
 8009568:	4b56      	ldr	r3, [pc, #344]	; (80096c4 <Second_Drive_Curve_Inline_Cntl+0x22c>)
 800956a:	781b      	ldrb	r3, [r3, #0]
 800956c:	2b03      	cmp	r3, #3
 800956e:	d103      	bne.n	8009578 <Second_Drive_Curve_Inline_Cntl+0xe0>
									targetInlineVal = ABS_INLINE_TARGET_POSITION;
 8009570:	4b55      	ldr	r3, [pc, #340]	; (80096c8 <Second_Drive_Curve_Inline_Cntl+0x230>)
 8009572:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8009576:	601a      	str	r2, [r3, #0]
								curveInlineCntl = INLINE_CNTL_CURVE_IN;
 8009578:	4b49      	ldr	r3, [pc, #292]	; (80096a0 <Second_Drive_Curve_Inline_Cntl+0x208>)
 800957a:	2201      	movs	r2, #1
 800957c:	701a      	strb	r2, [r3, #0]
					break ;
 800957e:	e086      	b.n	800968e <Second_Drive_Curve_Inline_Cntl+0x1f6>

			//  
			case INLINE_CNTL_CURVE_IN :

					//     curInlineVal == targetInlineVal    
					if (curTick_L > inlineEndTick_L \
 8009580:	4b4e      	ldr	r3, [pc, #312]	; (80096bc <Second_Drive_Curve_Inline_Cntl+0x224>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	ee07 3a90 	vmov	s15, r3
 8009588:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800958c:	4b49      	ldr	r3, [pc, #292]	; (80096b4 <Second_Drive_Curve_Inline_Cntl+0x21c>)
 800958e:	edd3 7a00 	vldr	s15, [r3]
 8009592:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800959a:	dc13      	bgt.n	80095c4 <Second_Drive_Curve_Inline_Cntl+0x12c>
					 || curTick_R > inlineEndTick_R \
 800959c:	4b48      	ldr	r3, [pc, #288]	; (80096c0 <Second_Drive_Curve_Inline_Cntl+0x228>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	ee07 3a90 	vmov	s15, r3
 80095a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80095a8:	4b43      	ldr	r3, [pc, #268]	; (80096b8 <Second_Drive_Curve_Inline_Cntl+0x220>)
 80095aa:	edd3 7a00 	vldr	s15, [r3]
 80095ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80095b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095b6:	dc05      	bgt.n	80095c4 <Second_Drive_Curve_Inline_Cntl+0x12c>
					 || curInlineVal == targetInlineVal) {
 80095b8:	4b45      	ldr	r3, [pc, #276]	; (80096d0 <Second_Drive_Curve_Inline_Cntl+0x238>)
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	4b42      	ldr	r3, [pc, #264]	; (80096c8 <Second_Drive_Curve_Inline_Cntl+0x230>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d166      	bne.n	8009692 <Second_Drive_Curve_Inline_Cntl+0x1fa>

						inlinePositioningTick_L = curTick_L;
 80095c4:	4b3d      	ldr	r3, [pc, #244]	; (80096bc <Second_Drive_Curve_Inline_Cntl+0x224>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	ee07 3a90 	vmov	s15, r3
 80095cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80095d0:	4b40      	ldr	r3, [pc, #256]	; (80096d4 <Second_Drive_Curve_Inline_Cntl+0x23c>)
 80095d2:	edc3 7a00 	vstr	s15, [r3]
						inlinePositioningTick_R = curTick_R;
 80095d6:	4b3a      	ldr	r3, [pc, #232]	; (80096c0 <Second_Drive_Curve_Inline_Cntl+0x228>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	ee07 3a90 	vmov	s15, r3
 80095de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80095e2:	4b3d      	ldr	r3, [pc, #244]	; (80096d8 <Second_Drive_Curve_Inline_Cntl+0x240>)
 80095e4:	edc3 7a00 	vstr	s15, [r3]

						curveInlineCntl = INLINE_CNTL_CURVE_OUT;
 80095e8:	4b2d      	ldr	r3, [pc, #180]	; (80096a0 <Second_Drive_Curve_Inline_Cntl+0x208>)
 80095ea:	2202      	movs	r2, #2
 80095ec:	701a      	strb	r2, [r3, #0]
					}

					break;
 80095ee:	e050      	b.n	8009692 <Second_Drive_Curve_Inline_Cntl+0x1fa>

			//  
			case INLINE_CNTL_CURVE_OUT :

					//  (curveOutPointTick + )   
					if (curTick_L > inlineEndTick_L - inlinePositioningTick_L \
 80095f0:	4b32      	ldr	r3, [pc, #200]	; (80096bc <Second_Drive_Curve_Inline_Cntl+0x224>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	ee07 3a90 	vmov	s15, r3
 80095f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80095fc:	4b2d      	ldr	r3, [pc, #180]	; (80096b4 <Second_Drive_Curve_Inline_Cntl+0x21c>)
 80095fe:	edd3 6a00 	vldr	s13, [r3]
 8009602:	4b34      	ldr	r3, [pc, #208]	; (80096d4 <Second_Drive_Curve_Inline_Cntl+0x23c>)
 8009604:	edd3 7a00 	vldr	s15, [r3]
 8009608:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800960c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009614:	dc13      	bgt.n	800963e <Second_Drive_Curve_Inline_Cntl+0x1a6>
					 || curTick_R > inlineEndTick_R - inlinePositioningTick_R) {
 8009616:	4b2a      	ldr	r3, [pc, #168]	; (80096c0 <Second_Drive_Curve_Inline_Cntl+0x228>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	ee07 3a90 	vmov	s15, r3
 800961e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009622:	4b25      	ldr	r3, [pc, #148]	; (80096b8 <Second_Drive_Curve_Inline_Cntl+0x220>)
 8009624:	edd3 6a00 	vldr	s13, [r3]
 8009628:	4b2b      	ldr	r3, [pc, #172]	; (80096d8 <Second_Drive_Curve_Inline_Cntl+0x240>)
 800962a:	edd3 7a00 	vldr	s15, [r3]
 800962e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009632:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800963a:	dc00      	bgt.n	800963e <Second_Drive_Curve_Inline_Cntl+0x1a6>
						targetInlineVal = 0;

						curveInlineCntl = INLINE_CNTL_END;
					}

					break ;
 800963c:	e02a      	b.n	8009694 <Second_Drive_Curve_Inline_Cntl+0x1fc>
						targetInlineVal = 0;
 800963e:	4b22      	ldr	r3, [pc, #136]	; (80096c8 <Second_Drive_Curve_Inline_Cntl+0x230>)
 8009640:	2200      	movs	r2, #0
 8009642:	601a      	str	r2, [r3, #0]
						curveInlineCntl = INLINE_CNTL_END;
 8009644:	4b16      	ldr	r3, [pc, #88]	; (80096a0 <Second_Drive_Curve_Inline_Cntl+0x208>)
 8009646:	2203      	movs	r2, #3
 8009648:	701a      	strb	r2, [r3, #0]
					break ;
 800964a:	e023      	b.n	8009694 <Second_Drive_Curve_Inline_Cntl+0x1fc>

			//  
			case INLINE_CNTL_END :

					//     
					if (curTick_L > inlineEndTick_L \
 800964c:	4b1b      	ldr	r3, [pc, #108]	; (80096bc <Second_Drive_Curve_Inline_Cntl+0x224>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	ee07 3a90 	vmov	s15, r3
 8009654:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009658:	4b16      	ldr	r3, [pc, #88]	; (80096b4 <Second_Drive_Curve_Inline_Cntl+0x21c>)
 800965a:	edd3 7a00 	vldr	s15, [r3]
 800965e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009666:	dc0e      	bgt.n	8009686 <Second_Drive_Curve_Inline_Cntl+0x1ee>
					 || curTick_R > inlineEndTick_R) {
 8009668:	4b15      	ldr	r3, [pc, #84]	; (80096c0 <Second_Drive_Curve_Inline_Cntl+0x228>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	ee07 3a90 	vmov	s15, r3
 8009670:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009674:	4b10      	ldr	r3, [pc, #64]	; (80096b8 <Second_Drive_Curve_Inline_Cntl+0x220>)
 8009676:	edd3 7a00 	vldr	s15, [r3]
 800967a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800967e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009682:	dc00      	bgt.n	8009686 <Second_Drive_Curve_Inline_Cntl+0x1ee>

						curveInlineCntl = INLINE_CNTL_IDLE;
					}

					break ;
 8009684:	e006      	b.n	8009694 <Second_Drive_Curve_Inline_Cntl+0x1fc>
						curveInlineCntl = INLINE_CNTL_IDLE;
 8009686:	4b06      	ldr	r3, [pc, #24]	; (80096a0 <Second_Drive_Curve_Inline_Cntl+0x208>)
 8009688:	2200      	movs	r2, #0
 800968a:	701a      	strb	r2, [r3, #0]
					break ;
 800968c:	e002      	b.n	8009694 <Second_Drive_Curve_Inline_Cntl+0x1fc>
					break ;
 800968e:	bf00      	nop
 8009690:	e000      	b.n	8009694 <Second_Drive_Curve_Inline_Cntl+0x1fc>
					break;
 8009692:	bf00      	nop
	}
}
 8009694:	bf00      	nop
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	20001482 	.word	0x20001482
 80096a4:	2000468a 	.word	0x2000468a
 80096a8:	20004484 	.word	0x20004484
 80096ac:	20001484 	.word	0x20001484
 80096b0:	3f4ccccd 	.word	0x3f4ccccd
 80096b4:	200046b0 	.word	0x200046b0
 80096b8:	200046b4 	.word	0x200046b4
 80096bc:	20001470 	.word	0x20001470
 80096c0:	20001474 	.word	0x20001474
 80096c4:	2000003c 	.word	0x2000003c
 80096c8:	20001478 	.word	0x20001478
 80096cc:	fffff060 	.word	0xfffff060
 80096d0:	2000147c 	.word	0x2000147c
 80096d4:	200046b8 	.word	0x200046b8
 80096d8:	200046bc 	.word	0x200046bc

080096dc <LL_ADC_Enable>:
{
 80096dc:	b480      	push	{r7}
 80096de:	b083      	sub	sp, #12
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	f043 0201 	orr.w	r2, r3, #1
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	609a      	str	r2, [r3, #8]
}
 80096f0:	bf00      	nop
 80096f2:	370c      	adds	r7, #12
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr

080096fc <LL_ADC_Disable>:
{
 80096fc:	b480      	push	{r7}
 80096fe:	b083      	sub	sp, #12
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR2, ADC_CR2_ADON);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	689b      	ldr	r3, [r3, #8]
 8009708:	f023 0201 	bic.w	r2, r3, #1
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	609a      	str	r2, [r3, #8]
}
 8009710:	bf00      	nop
 8009712:	370c      	adds	r7, #12
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <LL_TIM_EnableCounter>:
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f043 0201 	orr.w	r2, r3, #1
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	601a      	str	r2, [r3, #0]
}
 8009730:	bf00      	nop
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <LL_TIM_DisableCounter>:
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f023 0201 	bic.w	r2, r3, #1
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	601a      	str	r2, [r3, #0]
}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <LL_TIM_EnableIT_UPDATE>:
{
 800975c:	b480      	push	{r7}
 800975e:	b083      	sub	sp, #12
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	f043 0201 	orr.w	r2, r3, #1
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	60da      	str	r2, [r3, #12]
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <LL_TIM_DisableIT_UPDATE>:
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	f023 0201 	bic.w	r2, r3, #1
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	60da      	str	r2, [r3, #12]
}
 8009790:	bf00      	nop
 8009792:	370c      	adds	r7, #12
 8009794:	46bd      	mov	sp, r7
 8009796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979a:	4770      	bx	lr

0800979c <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 800979c:	b480      	push	{r7}
 800979e:	b083      	sub	sp, #12
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 80097a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	3b01      	subs	r3, #1
 80097ac:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 80097ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80097b2:	691b      	ldr	r3, [r3, #16]
 80097b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80097b8:	f023 0301 	bic.w	r3, r3, #1
 80097bc:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 80097be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80097c8:	f043 0301 	orr.w	r3, r3, #1
 80097cc:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 80097ce:	bf00      	nop
 80097d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80097d4:	691b      	ldr	r3, [r3, #16]
 80097d6:	f003 0301 	and.w	r3, r3, #1
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d1f8      	bne.n	80097d0 <Custom_Delay_us+0x34>
}
 80097de:	bf00      	nop
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b082      	sub	sp, #8
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80097fa:	fb02 f303 	mul.w	r3, r2, r3
 80097fe:	4618      	mov	r0, r3
 8009800:	f7ff ffcc 	bl	800979c <Custom_Delay_us>
}
 8009804:	bf00      	nop
 8009806:	3708      	adds	r7, #8
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <Sensor_Start>:





void Sensor_Start() {
 800980c:	b580      	push	{r7, lr}
 800980e:	af00      	add	r7, sp, #0

	LL_ADC_Enable(ADC1);
 8009810:	4808      	ldr	r0, [pc, #32]	; (8009834 <Sensor_Start+0x28>)
 8009812:	f7ff ff63 	bl	80096dc <LL_ADC_Enable>
	Custom_Delay_ms(10); // ADC   , ADC          .
 8009816:	200a      	movs	r0, #10
 8009818:	f7ff ffe8 	bl	80097ec <Custom_Delay_ms>

	LL_TIM_EnableCounter(TIM5); // TIM5    .
 800981c:	4806      	ldr	r0, [pc, #24]	; (8009838 <Sensor_Start+0x2c>)
 800981e:	f7ff ff7d 	bl	800971c <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM5); // TIM5   .   Core/Src/stm32f4xx_it.c       .
 8009822:	4805      	ldr	r0, [pc, #20]	; (8009838 <Sensor_Start+0x2c>)
 8009824:	f7ff ff9a 	bl	800975c <LL_TIM_EnableIT_UPDATE>
	Custom_Delay_ms(10); //  raw    
 8009828:	200a      	movs	r0, #10
 800982a:	f7ff ffdf 	bl	80097ec <Custom_Delay_ms>
}
 800982e:	bf00      	nop
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	40012000 	.word	0x40012000
 8009838:	40000c00 	.word	0x40000c00

0800983c <Sensor_Stop>:




void Sensor_Stop() {
 800983c:	b580      	push	{r7, lr}
 800983e:	af00      	add	r7, sp, #0
	LL_ADC_Disable(ADC1);
 8009840:	4805      	ldr	r0, [pc, #20]	; (8009858 <Sensor_Stop+0x1c>)
 8009842:	f7ff ff5b 	bl	80096fc <LL_ADC_Disable>
	LL_TIM_DisableCounter(TIM5);
 8009846:	4805      	ldr	r0, [pc, #20]	; (800985c <Sensor_Stop+0x20>)
 8009848:	f7ff ff78 	bl	800973c <LL_TIM_DisableCounter>
	LL_TIM_DisableIT_UPDATE(TIM5);
 800984c:	4803      	ldr	r0, [pc, #12]	; (800985c <Sensor_Stop+0x20>)
 800984e:	f7ff ff95 	bl	800977c <LL_TIM_DisableIT_UPDATE>
}
 8009852:	bf00      	nop
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	40012000 	.word	0x40012000
 800985c:	40000c00 	.word	0x40000c00

08009860 <Sensor_Calibration>:





void Sensor_Calibration() {
 8009860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009862:	b089      	sub	sp, #36	; 0x24
 8009864:	af06      	add	r7, sp, #24
	uint8_t	tmp = 0;
 8009866:	2300      	movs	r3, #0
 8009868:	70fb      	strb	r3, [r7, #3]

	for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800986a:	2300      	movs	r3, #0
 800986c:	71fb      	strb	r3, [r7, #7]
 800986e:	e00a      	b.n	8009886 <Sensor_Calibration+0x26>
		whiteMaxs[i] = 0;
 8009870:	79fb      	ldrb	r3, [r7, #7]
 8009872:	4a92      	ldr	r2, [pc, #584]	; (8009abc <Sensor_Calibration+0x25c>)
 8009874:	2100      	movs	r1, #0
 8009876:	54d1      	strb	r1, [r2, r3]
		blackMaxs[i] = 0;
 8009878:	79fb      	ldrb	r3, [r7, #7]
 800987a:	4a91      	ldr	r2, [pc, #580]	; (8009ac0 <Sensor_Calibration+0x260>)
 800987c:	2100      	movs	r1, #0
 800987e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 8009880:	79fb      	ldrb	r3, [r7, #7]
 8009882:	3301      	adds	r3, #1
 8009884:	71fb      	strb	r3, [r7, #7]
 8009886:	79fb      	ldrb	r3, [r7, #7]
 8009888:	2b0f      	cmp	r3, #15
 800988a:	d9f1      	bls.n	8009870 <Sensor_Calibration+0x10>
	}

	Sensor_Start();
 800988c:	f7ff ffbe 	bl	800980c <Sensor_Start>

	// Get blackMax
	Custom_OLED_Clear();
 8009890:	f7fb faf9 	bl	8004e86 <Custom_OLED_Clear>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8009894:	e06e      	b.n	8009974 <Sensor_Calibration+0x114>
		Custom_OLED_Printf("/0Black Max");
 8009896:	488b      	ldr	r0, [pc, #556]	; (8009ac4 <Sensor_Calibration+0x264>)
 8009898:	f7fb fbda 	bl	8005050 <Custom_OLED_Printf>

		for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800989c:	2300      	movs	r3, #0
 800989e:	71bb      	strb	r3, [r7, #6]
 80098a0:	e011      	b.n	80098c6 <Sensor_Calibration+0x66>
			if (blackMaxs[i] < (tmp = sensorRawVals[i])) {
 80098a2:	79bb      	ldrb	r3, [r7, #6]
 80098a4:	4a86      	ldr	r2, [pc, #536]	; (8009ac0 <Sensor_Calibration+0x260>)
 80098a6:	5cd3      	ldrb	r3, [r2, r3]
 80098a8:	b2db      	uxtb	r3, r3
 80098aa:	79ba      	ldrb	r2, [r7, #6]
 80098ac:	4986      	ldr	r1, [pc, #536]	; (8009ac8 <Sensor_Calibration+0x268>)
 80098ae:	5c8a      	ldrb	r2, [r1, r2]
 80098b0:	70fa      	strb	r2, [r7, #3]
 80098b2:	78fa      	ldrb	r2, [r7, #3]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d903      	bls.n	80098c0 <Sensor_Calibration+0x60>
				blackMaxs[i] = tmp;
 80098b8:	79bb      	ldrb	r3, [r7, #6]
 80098ba:	4981      	ldr	r1, [pc, #516]	; (8009ac0 <Sensor_Calibration+0x260>)
 80098bc:	78fa      	ldrb	r2, [r7, #3]
 80098be:	54ca      	strb	r2, [r1, r3]
		for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 80098c0:	79bb      	ldrb	r3, [r7, #6]
 80098c2:	3301      	adds	r3, #1
 80098c4:	71bb      	strb	r3, [r7, #6]
 80098c6:	79bb      	ldrb	r3, [r7, #6]
 80098c8:	2b0f      	cmp	r3, #15
 80098ca:	d9ea      	bls.n	80098a2 <Sensor_Calibration+0x42>
			}
		}
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 80098cc:	4b7c      	ldr	r3, [pc, #496]	; (8009ac0 <Sensor_Calibration+0x260>)
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80098d2:	461d      	mov	r5, r3
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 80098d4:	4b7a      	ldr	r3, [pc, #488]	; (8009ac0 <Sensor_Calibration+0x260>)
 80098d6:	785b      	ldrb	r3, [r3, #1]
 80098d8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80098da:	461e      	mov	r6, r3
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 80098dc:	4b78      	ldr	r3, [pc, #480]	; (8009ac0 <Sensor_Calibration+0x260>)
 80098de:	789b      	ldrb	r3, [r3, #2]
 80098e0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80098e2:	469c      	mov	ip, r3
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 80098e4:	4b76      	ldr	r3, [pc, #472]	; (8009ac0 <Sensor_Calibration+0x260>)
 80098e6:	78db      	ldrb	r3, [r3, #3]
 80098e8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80098ea:	461a      	mov	r2, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 80098ec:	4b74      	ldr	r3, [pc, #464]	; (8009ac0 <Sensor_Calibration+0x260>)
 80098ee:	791b      	ldrb	r3, [r3, #4]
 80098f0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80098f2:	4619      	mov	r1, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 80098f4:	4b72      	ldr	r3, [pc, #456]	; (8009ac0 <Sensor_Calibration+0x260>)
 80098f6:	795b      	ldrb	r3, [r3, #5]
 80098f8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80098fa:	4618      	mov	r0, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 80098fc:	4b70      	ldr	r3, [pc, #448]	; (8009ac0 <Sensor_Calibration+0x260>)
 80098fe:	799b      	ldrb	r3, [r3, #6]
 8009900:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009902:	461c      	mov	r4, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 8009904:	4b6e      	ldr	r3, [pc, #440]	; (8009ac0 <Sensor_Calibration+0x260>)
 8009906:	79db      	ldrb	r3, [r3, #7]
 8009908:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800990a:	9304      	str	r3, [sp, #16]
 800990c:	9403      	str	r4, [sp, #12]
 800990e:	9002      	str	r0, [sp, #8]
 8009910:	9101      	str	r1, [sp, #4]
 8009912:	9200      	str	r2, [sp, #0]
 8009914:	4663      	mov	r3, ip
 8009916:	4632      	mov	r2, r6
 8009918:	4629      	mov	r1, r5
 800991a:	486c      	ldr	r0, [pc, #432]	; (8009acc <Sensor_Calibration+0x26c>)
 800991c:	f7fb fb98 	bl	8005050 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 8009920:	4b67      	ldr	r3, [pc, #412]	; (8009ac0 <Sensor_Calibration+0x260>)
 8009922:	7a1b      	ldrb	r3, [r3, #8]
 8009924:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009926:	461d      	mov	r5, r3
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 8009928:	4b65      	ldr	r3, [pc, #404]	; (8009ac0 <Sensor_Calibration+0x260>)
 800992a:	7a5b      	ldrb	r3, [r3, #9]
 800992c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800992e:	461e      	mov	r6, r3
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 8009930:	4b63      	ldr	r3, [pc, #396]	; (8009ac0 <Sensor_Calibration+0x260>)
 8009932:	7a9b      	ldrb	r3, [r3, #10]
 8009934:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009936:	469c      	mov	ip, r3
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 8009938:	4b61      	ldr	r3, [pc, #388]	; (8009ac0 <Sensor_Calibration+0x260>)
 800993a:	7adb      	ldrb	r3, [r3, #11]
 800993c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800993e:	461a      	mov	r2, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 8009940:	4b5f      	ldr	r3, [pc, #380]	; (8009ac0 <Sensor_Calibration+0x260>)
 8009942:	7b1b      	ldrb	r3, [r3, #12]
 8009944:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009946:	4619      	mov	r1, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 8009948:	4b5d      	ldr	r3, [pc, #372]	; (8009ac0 <Sensor_Calibration+0x260>)
 800994a:	7b5b      	ldrb	r3, [r3, #13]
 800994c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800994e:	4618      	mov	r0, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 8009950:	4b5b      	ldr	r3, [pc, #364]	; (8009ac0 <Sensor_Calibration+0x260>)
 8009952:	7b9b      	ldrb	r3, [r3, #14]
 8009954:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009956:	461c      	mov	r4, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 8009958:	4b59      	ldr	r3, [pc, #356]	; (8009ac0 <Sensor_Calibration+0x260>)
 800995a:	7bdb      	ldrb	r3, [r3, #15]
 800995c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800995e:	9304      	str	r3, [sp, #16]
 8009960:	9403      	str	r4, [sp, #12]
 8009962:	9002      	str	r0, [sp, #8]
 8009964:	9101      	str	r1, [sp, #4]
 8009966:	9200      	str	r2, [sp, #0]
 8009968:	4663      	mov	r3, ip
 800996a:	4632      	mov	r2, r6
 800996c:	4629      	mov	r1, r5
 800996e:	4858      	ldr	r0, [pc, #352]	; (8009ad0 <Sensor_Calibration+0x270>)
 8009970:	f7fb fb6e 	bl	8005050 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8009974:	f7fb fe9c 	bl	80056b0 <Custom_Switch_Read>
 8009978:	4603      	mov	r3, r0
 800997a:	2b04      	cmp	r3, #4
 800997c:	d18b      	bne.n	8009896 <Sensor_Calibration+0x36>
	}

	// Get whiteMax
	Custom_OLED_Clear();
 800997e:	f7fb fa82 	bl	8004e86 <Custom_OLED_Clear>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8009982:	e06e      	b.n	8009a62 <Sensor_Calibration+0x202>
		Custom_OLED_Printf("/0White Max");
 8009984:	4853      	ldr	r0, [pc, #332]	; (8009ad4 <Sensor_Calibration+0x274>)
 8009986:	f7fb fb63 	bl	8005050 <Custom_OLED_Printf>

		for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800998a:	2300      	movs	r3, #0
 800998c:	717b      	strb	r3, [r7, #5]
 800998e:	e011      	b.n	80099b4 <Sensor_Calibration+0x154>
			if (whiteMaxs[i] < (tmp = sensorRawVals[i])) {
 8009990:	797b      	ldrb	r3, [r7, #5]
 8009992:	4a4a      	ldr	r2, [pc, #296]	; (8009abc <Sensor_Calibration+0x25c>)
 8009994:	5cd3      	ldrb	r3, [r2, r3]
 8009996:	b2db      	uxtb	r3, r3
 8009998:	797a      	ldrb	r2, [r7, #5]
 800999a:	494b      	ldr	r1, [pc, #300]	; (8009ac8 <Sensor_Calibration+0x268>)
 800999c:	5c8a      	ldrb	r2, [r1, r2]
 800999e:	70fa      	strb	r2, [r7, #3]
 80099a0:	78fa      	ldrb	r2, [r7, #3]
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d903      	bls.n	80099ae <Sensor_Calibration+0x14e>
				whiteMaxs[i] = tmp;
 80099a6:	797b      	ldrb	r3, [r7, #5]
 80099a8:	4944      	ldr	r1, [pc, #272]	; (8009abc <Sensor_Calibration+0x25c>)
 80099aa:	78fa      	ldrb	r2, [r7, #3]
 80099ac:	54ca      	strb	r2, [r1, r3]
		for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 80099ae:	797b      	ldrb	r3, [r7, #5]
 80099b0:	3301      	adds	r3, #1
 80099b2:	717b      	strb	r3, [r7, #5]
 80099b4:	797b      	ldrb	r3, [r7, #5]
 80099b6:	2b0f      	cmp	r3, #15
 80099b8:	d9ea      	bls.n	8009990 <Sensor_Calibration+0x130>
			}
		}
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 80099ba:	4b40      	ldr	r3, [pc, #256]	; (8009abc <Sensor_Calibration+0x25c>)
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80099c0:	461d      	mov	r5, r3
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 80099c2:	4b3e      	ldr	r3, [pc, #248]	; (8009abc <Sensor_Calibration+0x25c>)
 80099c4:	785b      	ldrb	r3, [r3, #1]
 80099c6:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80099c8:	461e      	mov	r6, r3
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 80099ca:	4b3c      	ldr	r3, [pc, #240]	; (8009abc <Sensor_Calibration+0x25c>)
 80099cc:	789b      	ldrb	r3, [r3, #2]
 80099ce:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80099d0:	469c      	mov	ip, r3
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 80099d2:	4b3a      	ldr	r3, [pc, #232]	; (8009abc <Sensor_Calibration+0x25c>)
 80099d4:	78db      	ldrb	r3, [r3, #3]
 80099d6:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80099d8:	461a      	mov	r2, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 80099da:	4b38      	ldr	r3, [pc, #224]	; (8009abc <Sensor_Calibration+0x25c>)
 80099dc:	791b      	ldrb	r3, [r3, #4]
 80099de:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80099e0:	4619      	mov	r1, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 80099e2:	4b36      	ldr	r3, [pc, #216]	; (8009abc <Sensor_Calibration+0x25c>)
 80099e4:	795b      	ldrb	r3, [r3, #5]
 80099e6:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80099e8:	4618      	mov	r0, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 80099ea:	4b34      	ldr	r3, [pc, #208]	; (8009abc <Sensor_Calibration+0x25c>)
 80099ec:	799b      	ldrb	r3, [r3, #6]
 80099ee:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80099f0:	461c      	mov	r4, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 80099f2:	4b32      	ldr	r3, [pc, #200]	; (8009abc <Sensor_Calibration+0x25c>)
 80099f4:	79db      	ldrb	r3, [r3, #7]
 80099f6:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80099f8:	9304      	str	r3, [sp, #16]
 80099fa:	9403      	str	r4, [sp, #12]
 80099fc:	9002      	str	r0, [sp, #8]
 80099fe:	9101      	str	r1, [sp, #4]
 8009a00:	9200      	str	r2, [sp, #0]
 8009a02:	4663      	mov	r3, ip
 8009a04:	4632      	mov	r2, r6
 8009a06:	4629      	mov	r1, r5
 8009a08:	4830      	ldr	r0, [pc, #192]	; (8009acc <Sensor_Calibration+0x26c>)
 8009a0a:	f7fb fb21 	bl	8005050 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 8009a0e:	4b2b      	ldr	r3, [pc, #172]	; (8009abc <Sensor_Calibration+0x25c>)
 8009a10:	7a1b      	ldrb	r3, [r3, #8]
 8009a12:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009a14:	461d      	mov	r5, r3
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 8009a16:	4b29      	ldr	r3, [pc, #164]	; (8009abc <Sensor_Calibration+0x25c>)
 8009a18:	7a5b      	ldrb	r3, [r3, #9]
 8009a1a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009a1c:	461e      	mov	r6, r3
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 8009a1e:	4b27      	ldr	r3, [pc, #156]	; (8009abc <Sensor_Calibration+0x25c>)
 8009a20:	7a9b      	ldrb	r3, [r3, #10]
 8009a22:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009a24:	469c      	mov	ip, r3
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 8009a26:	4b25      	ldr	r3, [pc, #148]	; (8009abc <Sensor_Calibration+0x25c>)
 8009a28:	7adb      	ldrb	r3, [r3, #11]
 8009a2a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009a2c:	461a      	mov	r2, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 8009a2e:	4b23      	ldr	r3, [pc, #140]	; (8009abc <Sensor_Calibration+0x25c>)
 8009a30:	7b1b      	ldrb	r3, [r3, #12]
 8009a32:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009a34:	4619      	mov	r1, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 8009a36:	4b21      	ldr	r3, [pc, #132]	; (8009abc <Sensor_Calibration+0x25c>)
 8009a38:	7b5b      	ldrb	r3, [r3, #13]
 8009a3a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009a3c:	4618      	mov	r0, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 8009a3e:	4b1f      	ldr	r3, [pc, #124]	; (8009abc <Sensor_Calibration+0x25c>)
 8009a40:	7b9b      	ldrb	r3, [r3, #14]
 8009a42:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009a44:	461c      	mov	r4, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 8009a46:	4b1d      	ldr	r3, [pc, #116]	; (8009abc <Sensor_Calibration+0x25c>)
 8009a48:	7bdb      	ldrb	r3, [r3, #15]
 8009a4a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8009a4c:	9304      	str	r3, [sp, #16]
 8009a4e:	9403      	str	r4, [sp, #12]
 8009a50:	9002      	str	r0, [sp, #8]
 8009a52:	9101      	str	r1, [sp, #4]
 8009a54:	9200      	str	r2, [sp, #0]
 8009a56:	4663      	mov	r3, ip
 8009a58:	4632      	mov	r2, r6
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	481c      	ldr	r0, [pc, #112]	; (8009ad0 <Sensor_Calibration+0x270>)
 8009a5e:	f7fb faf7 	bl	8005050 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8009a62:	f7fb fe25 	bl	80056b0 <Custom_Switch_Read>
 8009a66:	4603      	mov	r3, r0
 8009a68:	2b04      	cmp	r3, #4
 8009a6a:	d18b      	bne.n	8009984 <Sensor_Calibration+0x124>
	}

	// Calculate ADC coefficients
	for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	713b      	strb	r3, [r7, #4]
 8009a70:	e019      	b.n	8009aa6 <Sensor_Calibration+0x246>
		normalizeCoef[i] = whiteMaxs[i] - blackMaxs[i];
 8009a72:	793b      	ldrb	r3, [r7, #4]
 8009a74:	4a11      	ldr	r2, [pc, #68]	; (8009abc <Sensor_Calibration+0x25c>)
 8009a76:	5cd3      	ldrb	r3, [r2, r3]
 8009a78:	b2d9      	uxtb	r1, r3
 8009a7a:	793b      	ldrb	r3, [r7, #4]
 8009a7c:	4a10      	ldr	r2, [pc, #64]	; (8009ac0 <Sensor_Calibration+0x260>)
 8009a7e:	5cd3      	ldrb	r3, [r2, r3]
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	793b      	ldrb	r3, [r7, #4]
 8009a84:	1a8a      	subs	r2, r1, r2
 8009a86:	b2d1      	uxtb	r1, r2
 8009a88:	4a13      	ldr	r2, [pc, #76]	; (8009ad8 <Sensor_Calibration+0x278>)
 8009a8a:	54d1      	strb	r1, [r2, r3]
		if (normalizeCoef[i] == 0) {
 8009a8c:	793b      	ldrb	r3, [r7, #4]
 8009a8e:	4a12      	ldr	r2, [pc, #72]	; (8009ad8 <Sensor_Calibration+0x278>)
 8009a90:	5cd3      	ldrb	r3, [r2, r3]
 8009a92:	b2db      	uxtb	r3, r3
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d103      	bne.n	8009aa0 <Sensor_Calibration+0x240>
			normalizeCoef[i] = 1;
 8009a98:	793b      	ldrb	r3, [r7, #4]
 8009a9a:	4a0f      	ldr	r2, [pc, #60]	; (8009ad8 <Sensor_Calibration+0x278>)
 8009a9c:	2101      	movs	r1, #1
 8009a9e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 8009aa0:	793b      	ldrb	r3, [r7, #4]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	713b      	strb	r3, [r7, #4]
 8009aa6:	793b      	ldrb	r3, [r7, #4]
 8009aa8:	2b0f      	cmp	r3, #15
 8009aaa:	d9e2      	bls.n	8009a72 <Sensor_Calibration+0x212>
		}
	}

	Custom_OLED_Clear();
 8009aac:	f7fb f9eb 	bl	8004e86 <Custom_OLED_Clear>
	Sensor_Stop();
 8009ab0:	f7ff fec4 	bl	800983c <Sensor_Stop>
}
 8009ab4:	bf00      	nop
 8009ab6:	370c      	adds	r7, #12
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009abc:	2000005c 	.word	0x2000005c
 8009ac0:	2000006c 	.word	0x2000006c
 8009ac4:	0800d054 	.word	0x0800d054
 8009ac8:	200046c0 	.word	0x200046c0
 8009acc:	0800d060 	.word	0x0800d060
 8009ad0:	0800d08c 	.word	0x0800d08c
 8009ad4:	0800d0b8 	.word	0x0800d0b8
 8009ad8:	200046e0 	.word	0x200046e0

08009adc <__cvt>:
 8009adc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ae0:	ec55 4b10 	vmov	r4, r5, d0
 8009ae4:	2d00      	cmp	r5, #0
 8009ae6:	460e      	mov	r6, r1
 8009ae8:	4619      	mov	r1, r3
 8009aea:	462b      	mov	r3, r5
 8009aec:	bfbb      	ittet	lt
 8009aee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009af2:	461d      	movlt	r5, r3
 8009af4:	2300      	movge	r3, #0
 8009af6:	232d      	movlt	r3, #45	; 0x2d
 8009af8:	700b      	strb	r3, [r1, #0]
 8009afa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009afc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009b00:	4691      	mov	r9, r2
 8009b02:	f023 0820 	bic.w	r8, r3, #32
 8009b06:	bfbc      	itt	lt
 8009b08:	4622      	movlt	r2, r4
 8009b0a:	4614      	movlt	r4, r2
 8009b0c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b10:	d005      	beq.n	8009b1e <__cvt+0x42>
 8009b12:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009b16:	d100      	bne.n	8009b1a <__cvt+0x3e>
 8009b18:	3601      	adds	r6, #1
 8009b1a:	2102      	movs	r1, #2
 8009b1c:	e000      	b.n	8009b20 <__cvt+0x44>
 8009b1e:	2103      	movs	r1, #3
 8009b20:	ab03      	add	r3, sp, #12
 8009b22:	9301      	str	r3, [sp, #4]
 8009b24:	ab02      	add	r3, sp, #8
 8009b26:	9300      	str	r3, [sp, #0]
 8009b28:	ec45 4b10 	vmov	d0, r4, r5
 8009b2c:	4653      	mov	r3, sl
 8009b2e:	4632      	mov	r2, r6
 8009b30:	f000 fdee 	bl	800a710 <_dtoa_r>
 8009b34:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009b38:	4607      	mov	r7, r0
 8009b3a:	d102      	bne.n	8009b42 <__cvt+0x66>
 8009b3c:	f019 0f01 	tst.w	r9, #1
 8009b40:	d022      	beq.n	8009b88 <__cvt+0xac>
 8009b42:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b46:	eb07 0906 	add.w	r9, r7, r6
 8009b4a:	d110      	bne.n	8009b6e <__cvt+0x92>
 8009b4c:	783b      	ldrb	r3, [r7, #0]
 8009b4e:	2b30      	cmp	r3, #48	; 0x30
 8009b50:	d10a      	bne.n	8009b68 <__cvt+0x8c>
 8009b52:	2200      	movs	r2, #0
 8009b54:	2300      	movs	r3, #0
 8009b56:	4620      	mov	r0, r4
 8009b58:	4629      	mov	r1, r5
 8009b5a:	f7f6 ffbd 	bl	8000ad8 <__aeabi_dcmpeq>
 8009b5e:	b918      	cbnz	r0, 8009b68 <__cvt+0x8c>
 8009b60:	f1c6 0601 	rsb	r6, r6, #1
 8009b64:	f8ca 6000 	str.w	r6, [sl]
 8009b68:	f8da 3000 	ldr.w	r3, [sl]
 8009b6c:	4499      	add	r9, r3
 8009b6e:	2200      	movs	r2, #0
 8009b70:	2300      	movs	r3, #0
 8009b72:	4620      	mov	r0, r4
 8009b74:	4629      	mov	r1, r5
 8009b76:	f7f6 ffaf 	bl	8000ad8 <__aeabi_dcmpeq>
 8009b7a:	b108      	cbz	r0, 8009b80 <__cvt+0xa4>
 8009b7c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009b80:	2230      	movs	r2, #48	; 0x30
 8009b82:	9b03      	ldr	r3, [sp, #12]
 8009b84:	454b      	cmp	r3, r9
 8009b86:	d307      	bcc.n	8009b98 <__cvt+0xbc>
 8009b88:	9b03      	ldr	r3, [sp, #12]
 8009b8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b8c:	1bdb      	subs	r3, r3, r7
 8009b8e:	4638      	mov	r0, r7
 8009b90:	6013      	str	r3, [r2, #0]
 8009b92:	b004      	add	sp, #16
 8009b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b98:	1c59      	adds	r1, r3, #1
 8009b9a:	9103      	str	r1, [sp, #12]
 8009b9c:	701a      	strb	r2, [r3, #0]
 8009b9e:	e7f0      	b.n	8009b82 <__cvt+0xa6>

08009ba0 <__exponent>:
 8009ba0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	2900      	cmp	r1, #0
 8009ba6:	bfb8      	it	lt
 8009ba8:	4249      	neglt	r1, r1
 8009baa:	f803 2b02 	strb.w	r2, [r3], #2
 8009bae:	bfb4      	ite	lt
 8009bb0:	222d      	movlt	r2, #45	; 0x2d
 8009bb2:	222b      	movge	r2, #43	; 0x2b
 8009bb4:	2909      	cmp	r1, #9
 8009bb6:	7042      	strb	r2, [r0, #1]
 8009bb8:	dd2a      	ble.n	8009c10 <__exponent+0x70>
 8009bba:	f10d 0207 	add.w	r2, sp, #7
 8009bbe:	4617      	mov	r7, r2
 8009bc0:	260a      	movs	r6, #10
 8009bc2:	4694      	mov	ip, r2
 8009bc4:	fb91 f5f6 	sdiv	r5, r1, r6
 8009bc8:	fb06 1415 	mls	r4, r6, r5, r1
 8009bcc:	3430      	adds	r4, #48	; 0x30
 8009bce:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009bd2:	460c      	mov	r4, r1
 8009bd4:	2c63      	cmp	r4, #99	; 0x63
 8009bd6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8009bda:	4629      	mov	r1, r5
 8009bdc:	dcf1      	bgt.n	8009bc2 <__exponent+0x22>
 8009bde:	3130      	adds	r1, #48	; 0x30
 8009be0:	f1ac 0402 	sub.w	r4, ip, #2
 8009be4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009be8:	1c41      	adds	r1, r0, #1
 8009bea:	4622      	mov	r2, r4
 8009bec:	42ba      	cmp	r2, r7
 8009bee:	d30a      	bcc.n	8009c06 <__exponent+0x66>
 8009bf0:	f10d 0209 	add.w	r2, sp, #9
 8009bf4:	eba2 020c 	sub.w	r2, r2, ip
 8009bf8:	42bc      	cmp	r4, r7
 8009bfa:	bf88      	it	hi
 8009bfc:	2200      	movhi	r2, #0
 8009bfe:	4413      	add	r3, r2
 8009c00:	1a18      	subs	r0, r3, r0
 8009c02:	b003      	add	sp, #12
 8009c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c06:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009c0a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009c0e:	e7ed      	b.n	8009bec <__exponent+0x4c>
 8009c10:	2330      	movs	r3, #48	; 0x30
 8009c12:	3130      	adds	r1, #48	; 0x30
 8009c14:	7083      	strb	r3, [r0, #2]
 8009c16:	70c1      	strb	r1, [r0, #3]
 8009c18:	1d03      	adds	r3, r0, #4
 8009c1a:	e7f1      	b.n	8009c00 <__exponent+0x60>

08009c1c <_printf_float>:
 8009c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c20:	ed2d 8b02 	vpush	{d8}
 8009c24:	b08d      	sub	sp, #52	; 0x34
 8009c26:	460c      	mov	r4, r1
 8009c28:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009c2c:	4616      	mov	r6, r2
 8009c2e:	461f      	mov	r7, r3
 8009c30:	4605      	mov	r5, r0
 8009c32:	f000 fca3 	bl	800a57c <_localeconv_r>
 8009c36:	f8d0 a000 	ldr.w	sl, [r0]
 8009c3a:	4650      	mov	r0, sl
 8009c3c:	f7f6 fb20 	bl	8000280 <strlen>
 8009c40:	2300      	movs	r3, #0
 8009c42:	930a      	str	r3, [sp, #40]	; 0x28
 8009c44:	6823      	ldr	r3, [r4, #0]
 8009c46:	9305      	str	r3, [sp, #20]
 8009c48:	f8d8 3000 	ldr.w	r3, [r8]
 8009c4c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009c50:	3307      	adds	r3, #7
 8009c52:	f023 0307 	bic.w	r3, r3, #7
 8009c56:	f103 0208 	add.w	r2, r3, #8
 8009c5a:	f8c8 2000 	str.w	r2, [r8]
 8009c5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c62:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009c66:	9307      	str	r3, [sp, #28]
 8009c68:	f8cd 8018 	str.w	r8, [sp, #24]
 8009c6c:	ee08 0a10 	vmov	s16, r0
 8009c70:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009c74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c78:	4b9e      	ldr	r3, [pc, #632]	; (8009ef4 <_printf_float+0x2d8>)
 8009c7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c7e:	f7f6 ff5d 	bl	8000b3c <__aeabi_dcmpun>
 8009c82:	bb88      	cbnz	r0, 8009ce8 <_printf_float+0xcc>
 8009c84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c88:	4b9a      	ldr	r3, [pc, #616]	; (8009ef4 <_printf_float+0x2d8>)
 8009c8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c8e:	f7f6 ff37 	bl	8000b00 <__aeabi_dcmple>
 8009c92:	bb48      	cbnz	r0, 8009ce8 <_printf_float+0xcc>
 8009c94:	2200      	movs	r2, #0
 8009c96:	2300      	movs	r3, #0
 8009c98:	4640      	mov	r0, r8
 8009c9a:	4649      	mov	r1, r9
 8009c9c:	f7f6 ff26 	bl	8000aec <__aeabi_dcmplt>
 8009ca0:	b110      	cbz	r0, 8009ca8 <_printf_float+0x8c>
 8009ca2:	232d      	movs	r3, #45	; 0x2d
 8009ca4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ca8:	4a93      	ldr	r2, [pc, #588]	; (8009ef8 <_printf_float+0x2dc>)
 8009caa:	4b94      	ldr	r3, [pc, #592]	; (8009efc <_printf_float+0x2e0>)
 8009cac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009cb0:	bf94      	ite	ls
 8009cb2:	4690      	movls	r8, r2
 8009cb4:	4698      	movhi	r8, r3
 8009cb6:	2303      	movs	r3, #3
 8009cb8:	6123      	str	r3, [r4, #16]
 8009cba:	9b05      	ldr	r3, [sp, #20]
 8009cbc:	f023 0304 	bic.w	r3, r3, #4
 8009cc0:	6023      	str	r3, [r4, #0]
 8009cc2:	f04f 0900 	mov.w	r9, #0
 8009cc6:	9700      	str	r7, [sp, #0]
 8009cc8:	4633      	mov	r3, r6
 8009cca:	aa0b      	add	r2, sp, #44	; 0x2c
 8009ccc:	4621      	mov	r1, r4
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f000 f9da 	bl	800a088 <_printf_common>
 8009cd4:	3001      	adds	r0, #1
 8009cd6:	f040 8090 	bne.w	8009dfa <_printf_float+0x1de>
 8009cda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009cde:	b00d      	add	sp, #52	; 0x34
 8009ce0:	ecbd 8b02 	vpop	{d8}
 8009ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ce8:	4642      	mov	r2, r8
 8009cea:	464b      	mov	r3, r9
 8009cec:	4640      	mov	r0, r8
 8009cee:	4649      	mov	r1, r9
 8009cf0:	f7f6 ff24 	bl	8000b3c <__aeabi_dcmpun>
 8009cf4:	b140      	cbz	r0, 8009d08 <_printf_float+0xec>
 8009cf6:	464b      	mov	r3, r9
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	bfbc      	itt	lt
 8009cfc:	232d      	movlt	r3, #45	; 0x2d
 8009cfe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009d02:	4a7f      	ldr	r2, [pc, #508]	; (8009f00 <_printf_float+0x2e4>)
 8009d04:	4b7f      	ldr	r3, [pc, #508]	; (8009f04 <_printf_float+0x2e8>)
 8009d06:	e7d1      	b.n	8009cac <_printf_float+0x90>
 8009d08:	6863      	ldr	r3, [r4, #4]
 8009d0a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009d0e:	9206      	str	r2, [sp, #24]
 8009d10:	1c5a      	adds	r2, r3, #1
 8009d12:	d13f      	bne.n	8009d94 <_printf_float+0x178>
 8009d14:	2306      	movs	r3, #6
 8009d16:	6063      	str	r3, [r4, #4]
 8009d18:	9b05      	ldr	r3, [sp, #20]
 8009d1a:	6861      	ldr	r1, [r4, #4]
 8009d1c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009d20:	2300      	movs	r3, #0
 8009d22:	9303      	str	r3, [sp, #12]
 8009d24:	ab0a      	add	r3, sp, #40	; 0x28
 8009d26:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009d2a:	ab09      	add	r3, sp, #36	; 0x24
 8009d2c:	ec49 8b10 	vmov	d0, r8, r9
 8009d30:	9300      	str	r3, [sp, #0]
 8009d32:	6022      	str	r2, [r4, #0]
 8009d34:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009d38:	4628      	mov	r0, r5
 8009d3a:	f7ff fecf 	bl	8009adc <__cvt>
 8009d3e:	9b06      	ldr	r3, [sp, #24]
 8009d40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d42:	2b47      	cmp	r3, #71	; 0x47
 8009d44:	4680      	mov	r8, r0
 8009d46:	d108      	bne.n	8009d5a <_printf_float+0x13e>
 8009d48:	1cc8      	adds	r0, r1, #3
 8009d4a:	db02      	blt.n	8009d52 <_printf_float+0x136>
 8009d4c:	6863      	ldr	r3, [r4, #4]
 8009d4e:	4299      	cmp	r1, r3
 8009d50:	dd41      	ble.n	8009dd6 <_printf_float+0x1ba>
 8009d52:	f1ab 0302 	sub.w	r3, fp, #2
 8009d56:	fa5f fb83 	uxtb.w	fp, r3
 8009d5a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009d5e:	d820      	bhi.n	8009da2 <_printf_float+0x186>
 8009d60:	3901      	subs	r1, #1
 8009d62:	465a      	mov	r2, fp
 8009d64:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009d68:	9109      	str	r1, [sp, #36]	; 0x24
 8009d6a:	f7ff ff19 	bl	8009ba0 <__exponent>
 8009d6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d70:	1813      	adds	r3, r2, r0
 8009d72:	2a01      	cmp	r2, #1
 8009d74:	4681      	mov	r9, r0
 8009d76:	6123      	str	r3, [r4, #16]
 8009d78:	dc02      	bgt.n	8009d80 <_printf_float+0x164>
 8009d7a:	6822      	ldr	r2, [r4, #0]
 8009d7c:	07d2      	lsls	r2, r2, #31
 8009d7e:	d501      	bpl.n	8009d84 <_printf_float+0x168>
 8009d80:	3301      	adds	r3, #1
 8009d82:	6123      	str	r3, [r4, #16]
 8009d84:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d09c      	beq.n	8009cc6 <_printf_float+0xaa>
 8009d8c:	232d      	movs	r3, #45	; 0x2d
 8009d8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d92:	e798      	b.n	8009cc6 <_printf_float+0xaa>
 8009d94:	9a06      	ldr	r2, [sp, #24]
 8009d96:	2a47      	cmp	r2, #71	; 0x47
 8009d98:	d1be      	bne.n	8009d18 <_printf_float+0xfc>
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d1bc      	bne.n	8009d18 <_printf_float+0xfc>
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e7b9      	b.n	8009d16 <_printf_float+0xfa>
 8009da2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009da6:	d118      	bne.n	8009dda <_printf_float+0x1be>
 8009da8:	2900      	cmp	r1, #0
 8009daa:	6863      	ldr	r3, [r4, #4]
 8009dac:	dd0b      	ble.n	8009dc6 <_printf_float+0x1aa>
 8009dae:	6121      	str	r1, [r4, #16]
 8009db0:	b913      	cbnz	r3, 8009db8 <_printf_float+0x19c>
 8009db2:	6822      	ldr	r2, [r4, #0]
 8009db4:	07d0      	lsls	r0, r2, #31
 8009db6:	d502      	bpl.n	8009dbe <_printf_float+0x1a2>
 8009db8:	3301      	adds	r3, #1
 8009dba:	440b      	add	r3, r1
 8009dbc:	6123      	str	r3, [r4, #16]
 8009dbe:	65a1      	str	r1, [r4, #88]	; 0x58
 8009dc0:	f04f 0900 	mov.w	r9, #0
 8009dc4:	e7de      	b.n	8009d84 <_printf_float+0x168>
 8009dc6:	b913      	cbnz	r3, 8009dce <_printf_float+0x1b2>
 8009dc8:	6822      	ldr	r2, [r4, #0]
 8009dca:	07d2      	lsls	r2, r2, #31
 8009dcc:	d501      	bpl.n	8009dd2 <_printf_float+0x1b6>
 8009dce:	3302      	adds	r3, #2
 8009dd0:	e7f4      	b.n	8009dbc <_printf_float+0x1a0>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	e7f2      	b.n	8009dbc <_printf_float+0x1a0>
 8009dd6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009dda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ddc:	4299      	cmp	r1, r3
 8009dde:	db05      	blt.n	8009dec <_printf_float+0x1d0>
 8009de0:	6823      	ldr	r3, [r4, #0]
 8009de2:	6121      	str	r1, [r4, #16]
 8009de4:	07d8      	lsls	r0, r3, #31
 8009de6:	d5ea      	bpl.n	8009dbe <_printf_float+0x1a2>
 8009de8:	1c4b      	adds	r3, r1, #1
 8009dea:	e7e7      	b.n	8009dbc <_printf_float+0x1a0>
 8009dec:	2900      	cmp	r1, #0
 8009dee:	bfd4      	ite	le
 8009df0:	f1c1 0202 	rsble	r2, r1, #2
 8009df4:	2201      	movgt	r2, #1
 8009df6:	4413      	add	r3, r2
 8009df8:	e7e0      	b.n	8009dbc <_printf_float+0x1a0>
 8009dfa:	6823      	ldr	r3, [r4, #0]
 8009dfc:	055a      	lsls	r2, r3, #21
 8009dfe:	d407      	bmi.n	8009e10 <_printf_float+0x1f4>
 8009e00:	6923      	ldr	r3, [r4, #16]
 8009e02:	4642      	mov	r2, r8
 8009e04:	4631      	mov	r1, r6
 8009e06:	4628      	mov	r0, r5
 8009e08:	47b8      	blx	r7
 8009e0a:	3001      	adds	r0, #1
 8009e0c:	d12c      	bne.n	8009e68 <_printf_float+0x24c>
 8009e0e:	e764      	b.n	8009cda <_printf_float+0xbe>
 8009e10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009e14:	f240 80e0 	bls.w	8009fd8 <_printf_float+0x3bc>
 8009e18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	2300      	movs	r3, #0
 8009e20:	f7f6 fe5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	d034      	beq.n	8009e92 <_printf_float+0x276>
 8009e28:	4a37      	ldr	r2, [pc, #220]	; (8009f08 <_printf_float+0x2ec>)
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	4631      	mov	r1, r6
 8009e2e:	4628      	mov	r0, r5
 8009e30:	47b8      	blx	r7
 8009e32:	3001      	adds	r0, #1
 8009e34:	f43f af51 	beq.w	8009cda <_printf_float+0xbe>
 8009e38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	db02      	blt.n	8009e46 <_printf_float+0x22a>
 8009e40:	6823      	ldr	r3, [r4, #0]
 8009e42:	07d8      	lsls	r0, r3, #31
 8009e44:	d510      	bpl.n	8009e68 <_printf_float+0x24c>
 8009e46:	ee18 3a10 	vmov	r3, s16
 8009e4a:	4652      	mov	r2, sl
 8009e4c:	4631      	mov	r1, r6
 8009e4e:	4628      	mov	r0, r5
 8009e50:	47b8      	blx	r7
 8009e52:	3001      	adds	r0, #1
 8009e54:	f43f af41 	beq.w	8009cda <_printf_float+0xbe>
 8009e58:	f04f 0800 	mov.w	r8, #0
 8009e5c:	f104 091a 	add.w	r9, r4, #26
 8009e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e62:	3b01      	subs	r3, #1
 8009e64:	4543      	cmp	r3, r8
 8009e66:	dc09      	bgt.n	8009e7c <_printf_float+0x260>
 8009e68:	6823      	ldr	r3, [r4, #0]
 8009e6a:	079b      	lsls	r3, r3, #30
 8009e6c:	f100 8107 	bmi.w	800a07e <_printf_float+0x462>
 8009e70:	68e0      	ldr	r0, [r4, #12]
 8009e72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e74:	4298      	cmp	r0, r3
 8009e76:	bfb8      	it	lt
 8009e78:	4618      	movlt	r0, r3
 8009e7a:	e730      	b.n	8009cde <_printf_float+0xc2>
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	464a      	mov	r2, r9
 8009e80:	4631      	mov	r1, r6
 8009e82:	4628      	mov	r0, r5
 8009e84:	47b8      	blx	r7
 8009e86:	3001      	adds	r0, #1
 8009e88:	f43f af27 	beq.w	8009cda <_printf_float+0xbe>
 8009e8c:	f108 0801 	add.w	r8, r8, #1
 8009e90:	e7e6      	b.n	8009e60 <_printf_float+0x244>
 8009e92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	dc39      	bgt.n	8009f0c <_printf_float+0x2f0>
 8009e98:	4a1b      	ldr	r2, [pc, #108]	; (8009f08 <_printf_float+0x2ec>)
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	4631      	mov	r1, r6
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	47b8      	blx	r7
 8009ea2:	3001      	adds	r0, #1
 8009ea4:	f43f af19 	beq.w	8009cda <_printf_float+0xbe>
 8009ea8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009eac:	4313      	orrs	r3, r2
 8009eae:	d102      	bne.n	8009eb6 <_printf_float+0x29a>
 8009eb0:	6823      	ldr	r3, [r4, #0]
 8009eb2:	07d9      	lsls	r1, r3, #31
 8009eb4:	d5d8      	bpl.n	8009e68 <_printf_float+0x24c>
 8009eb6:	ee18 3a10 	vmov	r3, s16
 8009eba:	4652      	mov	r2, sl
 8009ebc:	4631      	mov	r1, r6
 8009ebe:	4628      	mov	r0, r5
 8009ec0:	47b8      	blx	r7
 8009ec2:	3001      	adds	r0, #1
 8009ec4:	f43f af09 	beq.w	8009cda <_printf_float+0xbe>
 8009ec8:	f04f 0900 	mov.w	r9, #0
 8009ecc:	f104 0a1a 	add.w	sl, r4, #26
 8009ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ed2:	425b      	negs	r3, r3
 8009ed4:	454b      	cmp	r3, r9
 8009ed6:	dc01      	bgt.n	8009edc <_printf_float+0x2c0>
 8009ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eda:	e792      	b.n	8009e02 <_printf_float+0x1e6>
 8009edc:	2301      	movs	r3, #1
 8009ede:	4652      	mov	r2, sl
 8009ee0:	4631      	mov	r1, r6
 8009ee2:	4628      	mov	r0, r5
 8009ee4:	47b8      	blx	r7
 8009ee6:	3001      	adds	r0, #1
 8009ee8:	f43f aef7 	beq.w	8009cda <_printf_float+0xbe>
 8009eec:	f109 0901 	add.w	r9, r9, #1
 8009ef0:	e7ee      	b.n	8009ed0 <_printf_float+0x2b4>
 8009ef2:	bf00      	nop
 8009ef4:	7fefffff 	.word	0x7fefffff
 8009ef8:	0800d37c 	.word	0x0800d37c
 8009efc:	0800d380 	.word	0x0800d380
 8009f00:	0800d384 	.word	0x0800d384
 8009f04:	0800d388 	.word	0x0800d388
 8009f08:	0800d38c 	.word	0x0800d38c
 8009f0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f10:	429a      	cmp	r2, r3
 8009f12:	bfa8      	it	ge
 8009f14:	461a      	movge	r2, r3
 8009f16:	2a00      	cmp	r2, #0
 8009f18:	4691      	mov	r9, r2
 8009f1a:	dc37      	bgt.n	8009f8c <_printf_float+0x370>
 8009f1c:	f04f 0b00 	mov.w	fp, #0
 8009f20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f24:	f104 021a 	add.w	r2, r4, #26
 8009f28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f2a:	9305      	str	r3, [sp, #20]
 8009f2c:	eba3 0309 	sub.w	r3, r3, r9
 8009f30:	455b      	cmp	r3, fp
 8009f32:	dc33      	bgt.n	8009f9c <_printf_float+0x380>
 8009f34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	db3b      	blt.n	8009fb4 <_printf_float+0x398>
 8009f3c:	6823      	ldr	r3, [r4, #0]
 8009f3e:	07da      	lsls	r2, r3, #31
 8009f40:	d438      	bmi.n	8009fb4 <_printf_float+0x398>
 8009f42:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009f46:	eba2 0903 	sub.w	r9, r2, r3
 8009f4a:	9b05      	ldr	r3, [sp, #20]
 8009f4c:	1ad2      	subs	r2, r2, r3
 8009f4e:	4591      	cmp	r9, r2
 8009f50:	bfa8      	it	ge
 8009f52:	4691      	movge	r9, r2
 8009f54:	f1b9 0f00 	cmp.w	r9, #0
 8009f58:	dc35      	bgt.n	8009fc6 <_printf_float+0x3aa>
 8009f5a:	f04f 0800 	mov.w	r8, #0
 8009f5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f62:	f104 0a1a 	add.w	sl, r4, #26
 8009f66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f6a:	1a9b      	subs	r3, r3, r2
 8009f6c:	eba3 0309 	sub.w	r3, r3, r9
 8009f70:	4543      	cmp	r3, r8
 8009f72:	f77f af79 	ble.w	8009e68 <_printf_float+0x24c>
 8009f76:	2301      	movs	r3, #1
 8009f78:	4652      	mov	r2, sl
 8009f7a:	4631      	mov	r1, r6
 8009f7c:	4628      	mov	r0, r5
 8009f7e:	47b8      	blx	r7
 8009f80:	3001      	adds	r0, #1
 8009f82:	f43f aeaa 	beq.w	8009cda <_printf_float+0xbe>
 8009f86:	f108 0801 	add.w	r8, r8, #1
 8009f8a:	e7ec      	b.n	8009f66 <_printf_float+0x34a>
 8009f8c:	4613      	mov	r3, r2
 8009f8e:	4631      	mov	r1, r6
 8009f90:	4642      	mov	r2, r8
 8009f92:	4628      	mov	r0, r5
 8009f94:	47b8      	blx	r7
 8009f96:	3001      	adds	r0, #1
 8009f98:	d1c0      	bne.n	8009f1c <_printf_float+0x300>
 8009f9a:	e69e      	b.n	8009cda <_printf_float+0xbe>
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	4631      	mov	r1, r6
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	9205      	str	r2, [sp, #20]
 8009fa4:	47b8      	blx	r7
 8009fa6:	3001      	adds	r0, #1
 8009fa8:	f43f ae97 	beq.w	8009cda <_printf_float+0xbe>
 8009fac:	9a05      	ldr	r2, [sp, #20]
 8009fae:	f10b 0b01 	add.w	fp, fp, #1
 8009fb2:	e7b9      	b.n	8009f28 <_printf_float+0x30c>
 8009fb4:	ee18 3a10 	vmov	r3, s16
 8009fb8:	4652      	mov	r2, sl
 8009fba:	4631      	mov	r1, r6
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	47b8      	blx	r7
 8009fc0:	3001      	adds	r0, #1
 8009fc2:	d1be      	bne.n	8009f42 <_printf_float+0x326>
 8009fc4:	e689      	b.n	8009cda <_printf_float+0xbe>
 8009fc6:	9a05      	ldr	r2, [sp, #20]
 8009fc8:	464b      	mov	r3, r9
 8009fca:	4442      	add	r2, r8
 8009fcc:	4631      	mov	r1, r6
 8009fce:	4628      	mov	r0, r5
 8009fd0:	47b8      	blx	r7
 8009fd2:	3001      	adds	r0, #1
 8009fd4:	d1c1      	bne.n	8009f5a <_printf_float+0x33e>
 8009fd6:	e680      	b.n	8009cda <_printf_float+0xbe>
 8009fd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009fda:	2a01      	cmp	r2, #1
 8009fdc:	dc01      	bgt.n	8009fe2 <_printf_float+0x3c6>
 8009fde:	07db      	lsls	r3, r3, #31
 8009fe0:	d53a      	bpl.n	800a058 <_printf_float+0x43c>
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	4642      	mov	r2, r8
 8009fe6:	4631      	mov	r1, r6
 8009fe8:	4628      	mov	r0, r5
 8009fea:	47b8      	blx	r7
 8009fec:	3001      	adds	r0, #1
 8009fee:	f43f ae74 	beq.w	8009cda <_printf_float+0xbe>
 8009ff2:	ee18 3a10 	vmov	r3, s16
 8009ff6:	4652      	mov	r2, sl
 8009ff8:	4631      	mov	r1, r6
 8009ffa:	4628      	mov	r0, r5
 8009ffc:	47b8      	blx	r7
 8009ffe:	3001      	adds	r0, #1
 800a000:	f43f ae6b 	beq.w	8009cda <_printf_float+0xbe>
 800a004:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a008:	2200      	movs	r2, #0
 800a00a:	2300      	movs	r3, #0
 800a00c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a010:	f7f6 fd62 	bl	8000ad8 <__aeabi_dcmpeq>
 800a014:	b9d8      	cbnz	r0, 800a04e <_printf_float+0x432>
 800a016:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800a01a:	f108 0201 	add.w	r2, r8, #1
 800a01e:	4631      	mov	r1, r6
 800a020:	4628      	mov	r0, r5
 800a022:	47b8      	blx	r7
 800a024:	3001      	adds	r0, #1
 800a026:	d10e      	bne.n	800a046 <_printf_float+0x42a>
 800a028:	e657      	b.n	8009cda <_printf_float+0xbe>
 800a02a:	2301      	movs	r3, #1
 800a02c:	4652      	mov	r2, sl
 800a02e:	4631      	mov	r1, r6
 800a030:	4628      	mov	r0, r5
 800a032:	47b8      	blx	r7
 800a034:	3001      	adds	r0, #1
 800a036:	f43f ae50 	beq.w	8009cda <_printf_float+0xbe>
 800a03a:	f108 0801 	add.w	r8, r8, #1
 800a03e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a040:	3b01      	subs	r3, #1
 800a042:	4543      	cmp	r3, r8
 800a044:	dcf1      	bgt.n	800a02a <_printf_float+0x40e>
 800a046:	464b      	mov	r3, r9
 800a048:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a04c:	e6da      	b.n	8009e04 <_printf_float+0x1e8>
 800a04e:	f04f 0800 	mov.w	r8, #0
 800a052:	f104 0a1a 	add.w	sl, r4, #26
 800a056:	e7f2      	b.n	800a03e <_printf_float+0x422>
 800a058:	2301      	movs	r3, #1
 800a05a:	4642      	mov	r2, r8
 800a05c:	e7df      	b.n	800a01e <_printf_float+0x402>
 800a05e:	2301      	movs	r3, #1
 800a060:	464a      	mov	r2, r9
 800a062:	4631      	mov	r1, r6
 800a064:	4628      	mov	r0, r5
 800a066:	47b8      	blx	r7
 800a068:	3001      	adds	r0, #1
 800a06a:	f43f ae36 	beq.w	8009cda <_printf_float+0xbe>
 800a06e:	f108 0801 	add.w	r8, r8, #1
 800a072:	68e3      	ldr	r3, [r4, #12]
 800a074:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a076:	1a5b      	subs	r3, r3, r1
 800a078:	4543      	cmp	r3, r8
 800a07a:	dcf0      	bgt.n	800a05e <_printf_float+0x442>
 800a07c:	e6f8      	b.n	8009e70 <_printf_float+0x254>
 800a07e:	f04f 0800 	mov.w	r8, #0
 800a082:	f104 0919 	add.w	r9, r4, #25
 800a086:	e7f4      	b.n	800a072 <_printf_float+0x456>

0800a088 <_printf_common>:
 800a088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a08c:	4616      	mov	r6, r2
 800a08e:	4699      	mov	r9, r3
 800a090:	688a      	ldr	r2, [r1, #8]
 800a092:	690b      	ldr	r3, [r1, #16]
 800a094:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a098:	4293      	cmp	r3, r2
 800a09a:	bfb8      	it	lt
 800a09c:	4613      	movlt	r3, r2
 800a09e:	6033      	str	r3, [r6, #0]
 800a0a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a0a4:	4607      	mov	r7, r0
 800a0a6:	460c      	mov	r4, r1
 800a0a8:	b10a      	cbz	r2, 800a0ae <_printf_common+0x26>
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	6033      	str	r3, [r6, #0]
 800a0ae:	6823      	ldr	r3, [r4, #0]
 800a0b0:	0699      	lsls	r1, r3, #26
 800a0b2:	bf42      	ittt	mi
 800a0b4:	6833      	ldrmi	r3, [r6, #0]
 800a0b6:	3302      	addmi	r3, #2
 800a0b8:	6033      	strmi	r3, [r6, #0]
 800a0ba:	6825      	ldr	r5, [r4, #0]
 800a0bc:	f015 0506 	ands.w	r5, r5, #6
 800a0c0:	d106      	bne.n	800a0d0 <_printf_common+0x48>
 800a0c2:	f104 0a19 	add.w	sl, r4, #25
 800a0c6:	68e3      	ldr	r3, [r4, #12]
 800a0c8:	6832      	ldr	r2, [r6, #0]
 800a0ca:	1a9b      	subs	r3, r3, r2
 800a0cc:	42ab      	cmp	r3, r5
 800a0ce:	dc26      	bgt.n	800a11e <_printf_common+0x96>
 800a0d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a0d4:	1e13      	subs	r3, r2, #0
 800a0d6:	6822      	ldr	r2, [r4, #0]
 800a0d8:	bf18      	it	ne
 800a0da:	2301      	movne	r3, #1
 800a0dc:	0692      	lsls	r2, r2, #26
 800a0de:	d42b      	bmi.n	800a138 <_printf_common+0xb0>
 800a0e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a0e4:	4649      	mov	r1, r9
 800a0e6:	4638      	mov	r0, r7
 800a0e8:	47c0      	blx	r8
 800a0ea:	3001      	adds	r0, #1
 800a0ec:	d01e      	beq.n	800a12c <_printf_common+0xa4>
 800a0ee:	6823      	ldr	r3, [r4, #0]
 800a0f0:	6922      	ldr	r2, [r4, #16]
 800a0f2:	f003 0306 	and.w	r3, r3, #6
 800a0f6:	2b04      	cmp	r3, #4
 800a0f8:	bf02      	ittt	eq
 800a0fa:	68e5      	ldreq	r5, [r4, #12]
 800a0fc:	6833      	ldreq	r3, [r6, #0]
 800a0fe:	1aed      	subeq	r5, r5, r3
 800a100:	68a3      	ldr	r3, [r4, #8]
 800a102:	bf0c      	ite	eq
 800a104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a108:	2500      	movne	r5, #0
 800a10a:	4293      	cmp	r3, r2
 800a10c:	bfc4      	itt	gt
 800a10e:	1a9b      	subgt	r3, r3, r2
 800a110:	18ed      	addgt	r5, r5, r3
 800a112:	2600      	movs	r6, #0
 800a114:	341a      	adds	r4, #26
 800a116:	42b5      	cmp	r5, r6
 800a118:	d11a      	bne.n	800a150 <_printf_common+0xc8>
 800a11a:	2000      	movs	r0, #0
 800a11c:	e008      	b.n	800a130 <_printf_common+0xa8>
 800a11e:	2301      	movs	r3, #1
 800a120:	4652      	mov	r2, sl
 800a122:	4649      	mov	r1, r9
 800a124:	4638      	mov	r0, r7
 800a126:	47c0      	blx	r8
 800a128:	3001      	adds	r0, #1
 800a12a:	d103      	bne.n	800a134 <_printf_common+0xac>
 800a12c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a134:	3501      	adds	r5, #1
 800a136:	e7c6      	b.n	800a0c6 <_printf_common+0x3e>
 800a138:	18e1      	adds	r1, r4, r3
 800a13a:	1c5a      	adds	r2, r3, #1
 800a13c:	2030      	movs	r0, #48	; 0x30
 800a13e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a142:	4422      	add	r2, r4
 800a144:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a148:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a14c:	3302      	adds	r3, #2
 800a14e:	e7c7      	b.n	800a0e0 <_printf_common+0x58>
 800a150:	2301      	movs	r3, #1
 800a152:	4622      	mov	r2, r4
 800a154:	4649      	mov	r1, r9
 800a156:	4638      	mov	r0, r7
 800a158:	47c0      	blx	r8
 800a15a:	3001      	adds	r0, #1
 800a15c:	d0e6      	beq.n	800a12c <_printf_common+0xa4>
 800a15e:	3601      	adds	r6, #1
 800a160:	e7d9      	b.n	800a116 <_printf_common+0x8e>
	...

0800a164 <_printf_i>:
 800a164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a168:	7e0f      	ldrb	r7, [r1, #24]
 800a16a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a16c:	2f78      	cmp	r7, #120	; 0x78
 800a16e:	4691      	mov	r9, r2
 800a170:	4680      	mov	r8, r0
 800a172:	460c      	mov	r4, r1
 800a174:	469a      	mov	sl, r3
 800a176:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a17a:	d807      	bhi.n	800a18c <_printf_i+0x28>
 800a17c:	2f62      	cmp	r7, #98	; 0x62
 800a17e:	d80a      	bhi.n	800a196 <_printf_i+0x32>
 800a180:	2f00      	cmp	r7, #0
 800a182:	f000 80d4 	beq.w	800a32e <_printf_i+0x1ca>
 800a186:	2f58      	cmp	r7, #88	; 0x58
 800a188:	f000 80c0 	beq.w	800a30c <_printf_i+0x1a8>
 800a18c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a190:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a194:	e03a      	b.n	800a20c <_printf_i+0xa8>
 800a196:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a19a:	2b15      	cmp	r3, #21
 800a19c:	d8f6      	bhi.n	800a18c <_printf_i+0x28>
 800a19e:	a101      	add	r1, pc, #4	; (adr r1, 800a1a4 <_printf_i+0x40>)
 800a1a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a1a4:	0800a1fd 	.word	0x0800a1fd
 800a1a8:	0800a211 	.word	0x0800a211
 800a1ac:	0800a18d 	.word	0x0800a18d
 800a1b0:	0800a18d 	.word	0x0800a18d
 800a1b4:	0800a18d 	.word	0x0800a18d
 800a1b8:	0800a18d 	.word	0x0800a18d
 800a1bc:	0800a211 	.word	0x0800a211
 800a1c0:	0800a18d 	.word	0x0800a18d
 800a1c4:	0800a18d 	.word	0x0800a18d
 800a1c8:	0800a18d 	.word	0x0800a18d
 800a1cc:	0800a18d 	.word	0x0800a18d
 800a1d0:	0800a315 	.word	0x0800a315
 800a1d4:	0800a23d 	.word	0x0800a23d
 800a1d8:	0800a2cf 	.word	0x0800a2cf
 800a1dc:	0800a18d 	.word	0x0800a18d
 800a1e0:	0800a18d 	.word	0x0800a18d
 800a1e4:	0800a337 	.word	0x0800a337
 800a1e8:	0800a18d 	.word	0x0800a18d
 800a1ec:	0800a23d 	.word	0x0800a23d
 800a1f0:	0800a18d 	.word	0x0800a18d
 800a1f4:	0800a18d 	.word	0x0800a18d
 800a1f8:	0800a2d7 	.word	0x0800a2d7
 800a1fc:	682b      	ldr	r3, [r5, #0]
 800a1fe:	1d1a      	adds	r2, r3, #4
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	602a      	str	r2, [r5, #0]
 800a204:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a208:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a20c:	2301      	movs	r3, #1
 800a20e:	e09f      	b.n	800a350 <_printf_i+0x1ec>
 800a210:	6820      	ldr	r0, [r4, #0]
 800a212:	682b      	ldr	r3, [r5, #0]
 800a214:	0607      	lsls	r7, r0, #24
 800a216:	f103 0104 	add.w	r1, r3, #4
 800a21a:	6029      	str	r1, [r5, #0]
 800a21c:	d501      	bpl.n	800a222 <_printf_i+0xbe>
 800a21e:	681e      	ldr	r6, [r3, #0]
 800a220:	e003      	b.n	800a22a <_printf_i+0xc6>
 800a222:	0646      	lsls	r6, r0, #25
 800a224:	d5fb      	bpl.n	800a21e <_printf_i+0xba>
 800a226:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a22a:	2e00      	cmp	r6, #0
 800a22c:	da03      	bge.n	800a236 <_printf_i+0xd2>
 800a22e:	232d      	movs	r3, #45	; 0x2d
 800a230:	4276      	negs	r6, r6
 800a232:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a236:	485a      	ldr	r0, [pc, #360]	; (800a3a0 <_printf_i+0x23c>)
 800a238:	230a      	movs	r3, #10
 800a23a:	e012      	b.n	800a262 <_printf_i+0xfe>
 800a23c:	682b      	ldr	r3, [r5, #0]
 800a23e:	6820      	ldr	r0, [r4, #0]
 800a240:	1d19      	adds	r1, r3, #4
 800a242:	6029      	str	r1, [r5, #0]
 800a244:	0605      	lsls	r5, r0, #24
 800a246:	d501      	bpl.n	800a24c <_printf_i+0xe8>
 800a248:	681e      	ldr	r6, [r3, #0]
 800a24a:	e002      	b.n	800a252 <_printf_i+0xee>
 800a24c:	0641      	lsls	r1, r0, #25
 800a24e:	d5fb      	bpl.n	800a248 <_printf_i+0xe4>
 800a250:	881e      	ldrh	r6, [r3, #0]
 800a252:	4853      	ldr	r0, [pc, #332]	; (800a3a0 <_printf_i+0x23c>)
 800a254:	2f6f      	cmp	r7, #111	; 0x6f
 800a256:	bf0c      	ite	eq
 800a258:	2308      	moveq	r3, #8
 800a25a:	230a      	movne	r3, #10
 800a25c:	2100      	movs	r1, #0
 800a25e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a262:	6865      	ldr	r5, [r4, #4]
 800a264:	60a5      	str	r5, [r4, #8]
 800a266:	2d00      	cmp	r5, #0
 800a268:	bfa2      	ittt	ge
 800a26a:	6821      	ldrge	r1, [r4, #0]
 800a26c:	f021 0104 	bicge.w	r1, r1, #4
 800a270:	6021      	strge	r1, [r4, #0]
 800a272:	b90e      	cbnz	r6, 800a278 <_printf_i+0x114>
 800a274:	2d00      	cmp	r5, #0
 800a276:	d04b      	beq.n	800a310 <_printf_i+0x1ac>
 800a278:	4615      	mov	r5, r2
 800a27a:	fbb6 f1f3 	udiv	r1, r6, r3
 800a27e:	fb03 6711 	mls	r7, r3, r1, r6
 800a282:	5dc7      	ldrb	r7, [r0, r7]
 800a284:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a288:	4637      	mov	r7, r6
 800a28a:	42bb      	cmp	r3, r7
 800a28c:	460e      	mov	r6, r1
 800a28e:	d9f4      	bls.n	800a27a <_printf_i+0x116>
 800a290:	2b08      	cmp	r3, #8
 800a292:	d10b      	bne.n	800a2ac <_printf_i+0x148>
 800a294:	6823      	ldr	r3, [r4, #0]
 800a296:	07de      	lsls	r6, r3, #31
 800a298:	d508      	bpl.n	800a2ac <_printf_i+0x148>
 800a29a:	6923      	ldr	r3, [r4, #16]
 800a29c:	6861      	ldr	r1, [r4, #4]
 800a29e:	4299      	cmp	r1, r3
 800a2a0:	bfde      	ittt	le
 800a2a2:	2330      	movle	r3, #48	; 0x30
 800a2a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a2a8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a2ac:	1b52      	subs	r2, r2, r5
 800a2ae:	6122      	str	r2, [r4, #16]
 800a2b0:	f8cd a000 	str.w	sl, [sp]
 800a2b4:	464b      	mov	r3, r9
 800a2b6:	aa03      	add	r2, sp, #12
 800a2b8:	4621      	mov	r1, r4
 800a2ba:	4640      	mov	r0, r8
 800a2bc:	f7ff fee4 	bl	800a088 <_printf_common>
 800a2c0:	3001      	adds	r0, #1
 800a2c2:	d14a      	bne.n	800a35a <_printf_i+0x1f6>
 800a2c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a2c8:	b004      	add	sp, #16
 800a2ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2ce:	6823      	ldr	r3, [r4, #0]
 800a2d0:	f043 0320 	orr.w	r3, r3, #32
 800a2d4:	6023      	str	r3, [r4, #0]
 800a2d6:	4833      	ldr	r0, [pc, #204]	; (800a3a4 <_printf_i+0x240>)
 800a2d8:	2778      	movs	r7, #120	; 0x78
 800a2da:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a2de:	6823      	ldr	r3, [r4, #0]
 800a2e0:	6829      	ldr	r1, [r5, #0]
 800a2e2:	061f      	lsls	r7, r3, #24
 800a2e4:	f851 6b04 	ldr.w	r6, [r1], #4
 800a2e8:	d402      	bmi.n	800a2f0 <_printf_i+0x18c>
 800a2ea:	065f      	lsls	r7, r3, #25
 800a2ec:	bf48      	it	mi
 800a2ee:	b2b6      	uxthmi	r6, r6
 800a2f0:	07df      	lsls	r7, r3, #31
 800a2f2:	bf48      	it	mi
 800a2f4:	f043 0320 	orrmi.w	r3, r3, #32
 800a2f8:	6029      	str	r1, [r5, #0]
 800a2fa:	bf48      	it	mi
 800a2fc:	6023      	strmi	r3, [r4, #0]
 800a2fe:	b91e      	cbnz	r6, 800a308 <_printf_i+0x1a4>
 800a300:	6823      	ldr	r3, [r4, #0]
 800a302:	f023 0320 	bic.w	r3, r3, #32
 800a306:	6023      	str	r3, [r4, #0]
 800a308:	2310      	movs	r3, #16
 800a30a:	e7a7      	b.n	800a25c <_printf_i+0xf8>
 800a30c:	4824      	ldr	r0, [pc, #144]	; (800a3a0 <_printf_i+0x23c>)
 800a30e:	e7e4      	b.n	800a2da <_printf_i+0x176>
 800a310:	4615      	mov	r5, r2
 800a312:	e7bd      	b.n	800a290 <_printf_i+0x12c>
 800a314:	682b      	ldr	r3, [r5, #0]
 800a316:	6826      	ldr	r6, [r4, #0]
 800a318:	6961      	ldr	r1, [r4, #20]
 800a31a:	1d18      	adds	r0, r3, #4
 800a31c:	6028      	str	r0, [r5, #0]
 800a31e:	0635      	lsls	r5, r6, #24
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	d501      	bpl.n	800a328 <_printf_i+0x1c4>
 800a324:	6019      	str	r1, [r3, #0]
 800a326:	e002      	b.n	800a32e <_printf_i+0x1ca>
 800a328:	0670      	lsls	r0, r6, #25
 800a32a:	d5fb      	bpl.n	800a324 <_printf_i+0x1c0>
 800a32c:	8019      	strh	r1, [r3, #0]
 800a32e:	2300      	movs	r3, #0
 800a330:	6123      	str	r3, [r4, #16]
 800a332:	4615      	mov	r5, r2
 800a334:	e7bc      	b.n	800a2b0 <_printf_i+0x14c>
 800a336:	682b      	ldr	r3, [r5, #0]
 800a338:	1d1a      	adds	r2, r3, #4
 800a33a:	602a      	str	r2, [r5, #0]
 800a33c:	681d      	ldr	r5, [r3, #0]
 800a33e:	6862      	ldr	r2, [r4, #4]
 800a340:	2100      	movs	r1, #0
 800a342:	4628      	mov	r0, r5
 800a344:	f7f5 ff4c 	bl	80001e0 <memchr>
 800a348:	b108      	cbz	r0, 800a34e <_printf_i+0x1ea>
 800a34a:	1b40      	subs	r0, r0, r5
 800a34c:	6060      	str	r0, [r4, #4]
 800a34e:	6863      	ldr	r3, [r4, #4]
 800a350:	6123      	str	r3, [r4, #16]
 800a352:	2300      	movs	r3, #0
 800a354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a358:	e7aa      	b.n	800a2b0 <_printf_i+0x14c>
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	462a      	mov	r2, r5
 800a35e:	4649      	mov	r1, r9
 800a360:	4640      	mov	r0, r8
 800a362:	47d0      	blx	sl
 800a364:	3001      	adds	r0, #1
 800a366:	d0ad      	beq.n	800a2c4 <_printf_i+0x160>
 800a368:	6823      	ldr	r3, [r4, #0]
 800a36a:	079b      	lsls	r3, r3, #30
 800a36c:	d413      	bmi.n	800a396 <_printf_i+0x232>
 800a36e:	68e0      	ldr	r0, [r4, #12]
 800a370:	9b03      	ldr	r3, [sp, #12]
 800a372:	4298      	cmp	r0, r3
 800a374:	bfb8      	it	lt
 800a376:	4618      	movlt	r0, r3
 800a378:	e7a6      	b.n	800a2c8 <_printf_i+0x164>
 800a37a:	2301      	movs	r3, #1
 800a37c:	4632      	mov	r2, r6
 800a37e:	4649      	mov	r1, r9
 800a380:	4640      	mov	r0, r8
 800a382:	47d0      	blx	sl
 800a384:	3001      	adds	r0, #1
 800a386:	d09d      	beq.n	800a2c4 <_printf_i+0x160>
 800a388:	3501      	adds	r5, #1
 800a38a:	68e3      	ldr	r3, [r4, #12]
 800a38c:	9903      	ldr	r1, [sp, #12]
 800a38e:	1a5b      	subs	r3, r3, r1
 800a390:	42ab      	cmp	r3, r5
 800a392:	dcf2      	bgt.n	800a37a <_printf_i+0x216>
 800a394:	e7eb      	b.n	800a36e <_printf_i+0x20a>
 800a396:	2500      	movs	r5, #0
 800a398:	f104 0619 	add.w	r6, r4, #25
 800a39c:	e7f5      	b.n	800a38a <_printf_i+0x226>
 800a39e:	bf00      	nop
 800a3a0:	0800d38e 	.word	0x0800d38e
 800a3a4:	0800d39f 	.word	0x0800d39f

0800a3a8 <std>:
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	b510      	push	{r4, lr}
 800a3ac:	4604      	mov	r4, r0
 800a3ae:	e9c0 3300 	strd	r3, r3, [r0]
 800a3b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a3b6:	6083      	str	r3, [r0, #8]
 800a3b8:	8181      	strh	r1, [r0, #12]
 800a3ba:	6643      	str	r3, [r0, #100]	; 0x64
 800a3bc:	81c2      	strh	r2, [r0, #14]
 800a3be:	6183      	str	r3, [r0, #24]
 800a3c0:	4619      	mov	r1, r3
 800a3c2:	2208      	movs	r2, #8
 800a3c4:	305c      	adds	r0, #92	; 0x5c
 800a3c6:	f000 f8d1 	bl	800a56c <memset>
 800a3ca:	4b0d      	ldr	r3, [pc, #52]	; (800a400 <std+0x58>)
 800a3cc:	6263      	str	r3, [r4, #36]	; 0x24
 800a3ce:	4b0d      	ldr	r3, [pc, #52]	; (800a404 <std+0x5c>)
 800a3d0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a3d2:	4b0d      	ldr	r3, [pc, #52]	; (800a408 <std+0x60>)
 800a3d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a3d6:	4b0d      	ldr	r3, [pc, #52]	; (800a40c <std+0x64>)
 800a3d8:	6323      	str	r3, [r4, #48]	; 0x30
 800a3da:	4b0d      	ldr	r3, [pc, #52]	; (800a410 <std+0x68>)
 800a3dc:	6224      	str	r4, [r4, #32]
 800a3de:	429c      	cmp	r4, r3
 800a3e0:	d006      	beq.n	800a3f0 <std+0x48>
 800a3e2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a3e6:	4294      	cmp	r4, r2
 800a3e8:	d002      	beq.n	800a3f0 <std+0x48>
 800a3ea:	33d0      	adds	r3, #208	; 0xd0
 800a3ec:	429c      	cmp	r4, r3
 800a3ee:	d105      	bne.n	800a3fc <std+0x54>
 800a3f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3f8:	f000 b8ee 	b.w	800a5d8 <__retarget_lock_init_recursive>
 800a3fc:	bd10      	pop	{r4, pc}
 800a3fe:	bf00      	nop
 800a400:	0800bf61 	.word	0x0800bf61
 800a404:	0800bf83 	.word	0x0800bf83
 800a408:	0800bfbb 	.word	0x0800bfbb
 800a40c:	0800bfdf 	.word	0x0800bfdf
 800a410:	200046f8 	.word	0x200046f8

0800a414 <stdio_exit_handler>:
 800a414:	4a02      	ldr	r2, [pc, #8]	; (800a420 <stdio_exit_handler+0xc>)
 800a416:	4903      	ldr	r1, [pc, #12]	; (800a424 <stdio_exit_handler+0x10>)
 800a418:	4803      	ldr	r0, [pc, #12]	; (800a428 <stdio_exit_handler+0x14>)
 800a41a:	f000 b869 	b.w	800a4f0 <_fwalk_sglue>
 800a41e:	bf00      	nop
 800a420:	200000c0 	.word	0x200000c0
 800a424:	0800b801 	.word	0x0800b801
 800a428:	200000cc 	.word	0x200000cc

0800a42c <cleanup_stdio>:
 800a42c:	6841      	ldr	r1, [r0, #4]
 800a42e:	4b0c      	ldr	r3, [pc, #48]	; (800a460 <cleanup_stdio+0x34>)
 800a430:	4299      	cmp	r1, r3
 800a432:	b510      	push	{r4, lr}
 800a434:	4604      	mov	r4, r0
 800a436:	d001      	beq.n	800a43c <cleanup_stdio+0x10>
 800a438:	f001 f9e2 	bl	800b800 <_fflush_r>
 800a43c:	68a1      	ldr	r1, [r4, #8]
 800a43e:	4b09      	ldr	r3, [pc, #36]	; (800a464 <cleanup_stdio+0x38>)
 800a440:	4299      	cmp	r1, r3
 800a442:	d002      	beq.n	800a44a <cleanup_stdio+0x1e>
 800a444:	4620      	mov	r0, r4
 800a446:	f001 f9db 	bl	800b800 <_fflush_r>
 800a44a:	68e1      	ldr	r1, [r4, #12]
 800a44c:	4b06      	ldr	r3, [pc, #24]	; (800a468 <cleanup_stdio+0x3c>)
 800a44e:	4299      	cmp	r1, r3
 800a450:	d004      	beq.n	800a45c <cleanup_stdio+0x30>
 800a452:	4620      	mov	r0, r4
 800a454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a458:	f001 b9d2 	b.w	800b800 <_fflush_r>
 800a45c:	bd10      	pop	{r4, pc}
 800a45e:	bf00      	nop
 800a460:	200046f8 	.word	0x200046f8
 800a464:	20004760 	.word	0x20004760
 800a468:	200047c8 	.word	0x200047c8

0800a46c <global_stdio_init.part.0>:
 800a46c:	b510      	push	{r4, lr}
 800a46e:	4b0b      	ldr	r3, [pc, #44]	; (800a49c <global_stdio_init.part.0+0x30>)
 800a470:	4c0b      	ldr	r4, [pc, #44]	; (800a4a0 <global_stdio_init.part.0+0x34>)
 800a472:	4a0c      	ldr	r2, [pc, #48]	; (800a4a4 <global_stdio_init.part.0+0x38>)
 800a474:	601a      	str	r2, [r3, #0]
 800a476:	4620      	mov	r0, r4
 800a478:	2200      	movs	r2, #0
 800a47a:	2104      	movs	r1, #4
 800a47c:	f7ff ff94 	bl	800a3a8 <std>
 800a480:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a484:	2201      	movs	r2, #1
 800a486:	2109      	movs	r1, #9
 800a488:	f7ff ff8e 	bl	800a3a8 <std>
 800a48c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a490:	2202      	movs	r2, #2
 800a492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a496:	2112      	movs	r1, #18
 800a498:	f7ff bf86 	b.w	800a3a8 <std>
 800a49c:	20004830 	.word	0x20004830
 800a4a0:	200046f8 	.word	0x200046f8
 800a4a4:	0800a415 	.word	0x0800a415

0800a4a8 <__sfp_lock_acquire>:
 800a4a8:	4801      	ldr	r0, [pc, #4]	; (800a4b0 <__sfp_lock_acquire+0x8>)
 800a4aa:	f000 b896 	b.w	800a5da <__retarget_lock_acquire_recursive>
 800a4ae:	bf00      	nop
 800a4b0:	20004835 	.word	0x20004835

0800a4b4 <__sfp_lock_release>:
 800a4b4:	4801      	ldr	r0, [pc, #4]	; (800a4bc <__sfp_lock_release+0x8>)
 800a4b6:	f000 b891 	b.w	800a5dc <__retarget_lock_release_recursive>
 800a4ba:	bf00      	nop
 800a4bc:	20004835 	.word	0x20004835

0800a4c0 <__sinit>:
 800a4c0:	b510      	push	{r4, lr}
 800a4c2:	4604      	mov	r4, r0
 800a4c4:	f7ff fff0 	bl	800a4a8 <__sfp_lock_acquire>
 800a4c8:	6a23      	ldr	r3, [r4, #32]
 800a4ca:	b11b      	cbz	r3, 800a4d4 <__sinit+0x14>
 800a4cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4d0:	f7ff bff0 	b.w	800a4b4 <__sfp_lock_release>
 800a4d4:	4b04      	ldr	r3, [pc, #16]	; (800a4e8 <__sinit+0x28>)
 800a4d6:	6223      	str	r3, [r4, #32]
 800a4d8:	4b04      	ldr	r3, [pc, #16]	; (800a4ec <__sinit+0x2c>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d1f5      	bne.n	800a4cc <__sinit+0xc>
 800a4e0:	f7ff ffc4 	bl	800a46c <global_stdio_init.part.0>
 800a4e4:	e7f2      	b.n	800a4cc <__sinit+0xc>
 800a4e6:	bf00      	nop
 800a4e8:	0800a42d 	.word	0x0800a42d
 800a4ec:	20004830 	.word	0x20004830

0800a4f0 <_fwalk_sglue>:
 800a4f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4f4:	4607      	mov	r7, r0
 800a4f6:	4688      	mov	r8, r1
 800a4f8:	4614      	mov	r4, r2
 800a4fa:	2600      	movs	r6, #0
 800a4fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a500:	f1b9 0901 	subs.w	r9, r9, #1
 800a504:	d505      	bpl.n	800a512 <_fwalk_sglue+0x22>
 800a506:	6824      	ldr	r4, [r4, #0]
 800a508:	2c00      	cmp	r4, #0
 800a50a:	d1f7      	bne.n	800a4fc <_fwalk_sglue+0xc>
 800a50c:	4630      	mov	r0, r6
 800a50e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a512:	89ab      	ldrh	r3, [r5, #12]
 800a514:	2b01      	cmp	r3, #1
 800a516:	d907      	bls.n	800a528 <_fwalk_sglue+0x38>
 800a518:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a51c:	3301      	adds	r3, #1
 800a51e:	d003      	beq.n	800a528 <_fwalk_sglue+0x38>
 800a520:	4629      	mov	r1, r5
 800a522:	4638      	mov	r0, r7
 800a524:	47c0      	blx	r8
 800a526:	4306      	orrs	r6, r0
 800a528:	3568      	adds	r5, #104	; 0x68
 800a52a:	e7e9      	b.n	800a500 <_fwalk_sglue+0x10>

0800a52c <_vsiprintf_r>:
 800a52c:	b500      	push	{lr}
 800a52e:	b09b      	sub	sp, #108	; 0x6c
 800a530:	9100      	str	r1, [sp, #0]
 800a532:	9104      	str	r1, [sp, #16]
 800a534:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a538:	9105      	str	r1, [sp, #20]
 800a53a:	9102      	str	r1, [sp, #8]
 800a53c:	4905      	ldr	r1, [pc, #20]	; (800a554 <_vsiprintf_r+0x28>)
 800a53e:	9103      	str	r1, [sp, #12]
 800a540:	4669      	mov	r1, sp
 800a542:	f000 ff31 	bl	800b3a8 <_svfiprintf_r>
 800a546:	9b00      	ldr	r3, [sp, #0]
 800a548:	2200      	movs	r2, #0
 800a54a:	701a      	strb	r2, [r3, #0]
 800a54c:	b01b      	add	sp, #108	; 0x6c
 800a54e:	f85d fb04 	ldr.w	pc, [sp], #4
 800a552:	bf00      	nop
 800a554:	ffff0208 	.word	0xffff0208

0800a558 <vsiprintf>:
 800a558:	4613      	mov	r3, r2
 800a55a:	460a      	mov	r2, r1
 800a55c:	4601      	mov	r1, r0
 800a55e:	4802      	ldr	r0, [pc, #8]	; (800a568 <vsiprintf+0x10>)
 800a560:	6800      	ldr	r0, [r0, #0]
 800a562:	f7ff bfe3 	b.w	800a52c <_vsiprintf_r>
 800a566:	bf00      	nop
 800a568:	20000118 	.word	0x20000118

0800a56c <memset>:
 800a56c:	4402      	add	r2, r0
 800a56e:	4603      	mov	r3, r0
 800a570:	4293      	cmp	r3, r2
 800a572:	d100      	bne.n	800a576 <memset+0xa>
 800a574:	4770      	bx	lr
 800a576:	f803 1b01 	strb.w	r1, [r3], #1
 800a57a:	e7f9      	b.n	800a570 <memset+0x4>

0800a57c <_localeconv_r>:
 800a57c:	4800      	ldr	r0, [pc, #0]	; (800a580 <_localeconv_r+0x4>)
 800a57e:	4770      	bx	lr
 800a580:	2000020c 	.word	0x2000020c

0800a584 <__errno>:
 800a584:	4b01      	ldr	r3, [pc, #4]	; (800a58c <__errno+0x8>)
 800a586:	6818      	ldr	r0, [r3, #0]
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop
 800a58c:	20000118 	.word	0x20000118

0800a590 <__libc_init_array>:
 800a590:	b570      	push	{r4, r5, r6, lr}
 800a592:	4d0d      	ldr	r5, [pc, #52]	; (800a5c8 <__libc_init_array+0x38>)
 800a594:	4c0d      	ldr	r4, [pc, #52]	; (800a5cc <__libc_init_array+0x3c>)
 800a596:	1b64      	subs	r4, r4, r5
 800a598:	10a4      	asrs	r4, r4, #2
 800a59a:	2600      	movs	r6, #0
 800a59c:	42a6      	cmp	r6, r4
 800a59e:	d109      	bne.n	800a5b4 <__libc_init_array+0x24>
 800a5a0:	4d0b      	ldr	r5, [pc, #44]	; (800a5d0 <__libc_init_array+0x40>)
 800a5a2:	4c0c      	ldr	r4, [pc, #48]	; (800a5d4 <__libc_init_array+0x44>)
 800a5a4:	f002 f920 	bl	800c7e8 <_init>
 800a5a8:	1b64      	subs	r4, r4, r5
 800a5aa:	10a4      	asrs	r4, r4, #2
 800a5ac:	2600      	movs	r6, #0
 800a5ae:	42a6      	cmp	r6, r4
 800a5b0:	d105      	bne.n	800a5be <__libc_init_array+0x2e>
 800a5b2:	bd70      	pop	{r4, r5, r6, pc}
 800a5b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5b8:	4798      	blx	r3
 800a5ba:	3601      	adds	r6, #1
 800a5bc:	e7ee      	b.n	800a59c <__libc_init_array+0xc>
 800a5be:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5c2:	4798      	blx	r3
 800a5c4:	3601      	adds	r6, #1
 800a5c6:	e7f2      	b.n	800a5ae <__libc_init_array+0x1e>
 800a5c8:	0800d6f4 	.word	0x0800d6f4
 800a5cc:	0800d6f4 	.word	0x0800d6f4
 800a5d0:	0800d6f4 	.word	0x0800d6f4
 800a5d4:	0800d6f8 	.word	0x0800d6f8

0800a5d8 <__retarget_lock_init_recursive>:
 800a5d8:	4770      	bx	lr

0800a5da <__retarget_lock_acquire_recursive>:
 800a5da:	4770      	bx	lr

0800a5dc <__retarget_lock_release_recursive>:
 800a5dc:	4770      	bx	lr

0800a5de <memcpy>:
 800a5de:	440a      	add	r2, r1
 800a5e0:	4291      	cmp	r1, r2
 800a5e2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800a5e6:	d100      	bne.n	800a5ea <memcpy+0xc>
 800a5e8:	4770      	bx	lr
 800a5ea:	b510      	push	{r4, lr}
 800a5ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5f4:	4291      	cmp	r1, r2
 800a5f6:	d1f9      	bne.n	800a5ec <memcpy+0xe>
 800a5f8:	bd10      	pop	{r4, pc}

0800a5fa <quorem>:
 800a5fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5fe:	6903      	ldr	r3, [r0, #16]
 800a600:	690c      	ldr	r4, [r1, #16]
 800a602:	42a3      	cmp	r3, r4
 800a604:	4607      	mov	r7, r0
 800a606:	db7e      	blt.n	800a706 <quorem+0x10c>
 800a608:	3c01      	subs	r4, #1
 800a60a:	f101 0814 	add.w	r8, r1, #20
 800a60e:	f100 0514 	add.w	r5, r0, #20
 800a612:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a616:	9301      	str	r3, [sp, #4]
 800a618:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a61c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a620:	3301      	adds	r3, #1
 800a622:	429a      	cmp	r2, r3
 800a624:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a628:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a62c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a630:	d331      	bcc.n	800a696 <quorem+0x9c>
 800a632:	f04f 0e00 	mov.w	lr, #0
 800a636:	4640      	mov	r0, r8
 800a638:	46ac      	mov	ip, r5
 800a63a:	46f2      	mov	sl, lr
 800a63c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a640:	b293      	uxth	r3, r2
 800a642:	fb06 e303 	mla	r3, r6, r3, lr
 800a646:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a64a:	0c1a      	lsrs	r2, r3, #16
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	ebaa 0303 	sub.w	r3, sl, r3
 800a652:	f8dc a000 	ldr.w	sl, [ip]
 800a656:	fa13 f38a 	uxtah	r3, r3, sl
 800a65a:	fb06 220e 	mla	r2, r6, lr, r2
 800a65e:	9300      	str	r3, [sp, #0]
 800a660:	9b00      	ldr	r3, [sp, #0]
 800a662:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a666:	b292      	uxth	r2, r2
 800a668:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a66c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a670:	f8bd 3000 	ldrh.w	r3, [sp]
 800a674:	4581      	cmp	r9, r0
 800a676:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a67a:	f84c 3b04 	str.w	r3, [ip], #4
 800a67e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a682:	d2db      	bcs.n	800a63c <quorem+0x42>
 800a684:	f855 300b 	ldr.w	r3, [r5, fp]
 800a688:	b92b      	cbnz	r3, 800a696 <quorem+0x9c>
 800a68a:	9b01      	ldr	r3, [sp, #4]
 800a68c:	3b04      	subs	r3, #4
 800a68e:	429d      	cmp	r5, r3
 800a690:	461a      	mov	r2, r3
 800a692:	d32c      	bcc.n	800a6ee <quorem+0xf4>
 800a694:	613c      	str	r4, [r7, #16]
 800a696:	4638      	mov	r0, r7
 800a698:	f001 fb62 	bl	800bd60 <__mcmp>
 800a69c:	2800      	cmp	r0, #0
 800a69e:	db22      	blt.n	800a6e6 <quorem+0xec>
 800a6a0:	3601      	adds	r6, #1
 800a6a2:	4629      	mov	r1, r5
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	f858 2b04 	ldr.w	r2, [r8], #4
 800a6aa:	f8d1 c000 	ldr.w	ip, [r1]
 800a6ae:	b293      	uxth	r3, r2
 800a6b0:	1ac3      	subs	r3, r0, r3
 800a6b2:	0c12      	lsrs	r2, r2, #16
 800a6b4:	fa13 f38c 	uxtah	r3, r3, ip
 800a6b8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a6bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6c6:	45c1      	cmp	r9, r8
 800a6c8:	f841 3b04 	str.w	r3, [r1], #4
 800a6cc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a6d0:	d2e9      	bcs.n	800a6a6 <quorem+0xac>
 800a6d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6da:	b922      	cbnz	r2, 800a6e6 <quorem+0xec>
 800a6dc:	3b04      	subs	r3, #4
 800a6de:	429d      	cmp	r5, r3
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	d30a      	bcc.n	800a6fa <quorem+0x100>
 800a6e4:	613c      	str	r4, [r7, #16]
 800a6e6:	4630      	mov	r0, r6
 800a6e8:	b003      	add	sp, #12
 800a6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ee:	6812      	ldr	r2, [r2, #0]
 800a6f0:	3b04      	subs	r3, #4
 800a6f2:	2a00      	cmp	r2, #0
 800a6f4:	d1ce      	bne.n	800a694 <quorem+0x9a>
 800a6f6:	3c01      	subs	r4, #1
 800a6f8:	e7c9      	b.n	800a68e <quorem+0x94>
 800a6fa:	6812      	ldr	r2, [r2, #0]
 800a6fc:	3b04      	subs	r3, #4
 800a6fe:	2a00      	cmp	r2, #0
 800a700:	d1f0      	bne.n	800a6e4 <quorem+0xea>
 800a702:	3c01      	subs	r4, #1
 800a704:	e7eb      	b.n	800a6de <quorem+0xe4>
 800a706:	2000      	movs	r0, #0
 800a708:	e7ee      	b.n	800a6e8 <quorem+0xee>
 800a70a:	0000      	movs	r0, r0
 800a70c:	0000      	movs	r0, r0
	...

0800a710 <_dtoa_r>:
 800a710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a714:	ed2d 8b04 	vpush	{d8-d9}
 800a718:	69c5      	ldr	r5, [r0, #28]
 800a71a:	b093      	sub	sp, #76	; 0x4c
 800a71c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a720:	ec57 6b10 	vmov	r6, r7, d0
 800a724:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a728:	9107      	str	r1, [sp, #28]
 800a72a:	4604      	mov	r4, r0
 800a72c:	920a      	str	r2, [sp, #40]	; 0x28
 800a72e:	930d      	str	r3, [sp, #52]	; 0x34
 800a730:	b975      	cbnz	r5, 800a750 <_dtoa_r+0x40>
 800a732:	2010      	movs	r0, #16
 800a734:	f000 ff36 	bl	800b5a4 <malloc>
 800a738:	4602      	mov	r2, r0
 800a73a:	61e0      	str	r0, [r4, #28]
 800a73c:	b920      	cbnz	r0, 800a748 <_dtoa_r+0x38>
 800a73e:	4bae      	ldr	r3, [pc, #696]	; (800a9f8 <_dtoa_r+0x2e8>)
 800a740:	21ef      	movs	r1, #239	; 0xef
 800a742:	48ae      	ldr	r0, [pc, #696]	; (800a9fc <_dtoa_r+0x2ec>)
 800a744:	f001 fcee 	bl	800c124 <__assert_func>
 800a748:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a74c:	6005      	str	r5, [r0, #0]
 800a74e:	60c5      	str	r5, [r0, #12]
 800a750:	69e3      	ldr	r3, [r4, #28]
 800a752:	6819      	ldr	r1, [r3, #0]
 800a754:	b151      	cbz	r1, 800a76c <_dtoa_r+0x5c>
 800a756:	685a      	ldr	r2, [r3, #4]
 800a758:	604a      	str	r2, [r1, #4]
 800a75a:	2301      	movs	r3, #1
 800a75c:	4093      	lsls	r3, r2
 800a75e:	608b      	str	r3, [r1, #8]
 800a760:	4620      	mov	r0, r4
 800a762:	f001 f8c1 	bl	800b8e8 <_Bfree>
 800a766:	69e3      	ldr	r3, [r4, #28]
 800a768:	2200      	movs	r2, #0
 800a76a:	601a      	str	r2, [r3, #0]
 800a76c:	1e3b      	subs	r3, r7, #0
 800a76e:	bfbb      	ittet	lt
 800a770:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a774:	9303      	strlt	r3, [sp, #12]
 800a776:	2300      	movge	r3, #0
 800a778:	2201      	movlt	r2, #1
 800a77a:	bfac      	ite	ge
 800a77c:	f8c8 3000 	strge.w	r3, [r8]
 800a780:	f8c8 2000 	strlt.w	r2, [r8]
 800a784:	4b9e      	ldr	r3, [pc, #632]	; (800aa00 <_dtoa_r+0x2f0>)
 800a786:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a78a:	ea33 0308 	bics.w	r3, r3, r8
 800a78e:	d11b      	bne.n	800a7c8 <_dtoa_r+0xb8>
 800a790:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a792:	f242 730f 	movw	r3, #9999	; 0x270f
 800a796:	6013      	str	r3, [r2, #0]
 800a798:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a79c:	4333      	orrs	r3, r6
 800a79e:	f000 8593 	beq.w	800b2c8 <_dtoa_r+0xbb8>
 800a7a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7a4:	b963      	cbnz	r3, 800a7c0 <_dtoa_r+0xb0>
 800a7a6:	4b97      	ldr	r3, [pc, #604]	; (800aa04 <_dtoa_r+0x2f4>)
 800a7a8:	e027      	b.n	800a7fa <_dtoa_r+0xea>
 800a7aa:	4b97      	ldr	r3, [pc, #604]	; (800aa08 <_dtoa_r+0x2f8>)
 800a7ac:	9300      	str	r3, [sp, #0]
 800a7ae:	3308      	adds	r3, #8
 800a7b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a7b2:	6013      	str	r3, [r2, #0]
 800a7b4:	9800      	ldr	r0, [sp, #0]
 800a7b6:	b013      	add	sp, #76	; 0x4c
 800a7b8:	ecbd 8b04 	vpop	{d8-d9}
 800a7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c0:	4b90      	ldr	r3, [pc, #576]	; (800aa04 <_dtoa_r+0x2f4>)
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	3303      	adds	r3, #3
 800a7c6:	e7f3      	b.n	800a7b0 <_dtoa_r+0xa0>
 800a7c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	ec51 0b17 	vmov	r0, r1, d7
 800a7d2:	eeb0 8a47 	vmov.f32	s16, s14
 800a7d6:	eef0 8a67 	vmov.f32	s17, s15
 800a7da:	2300      	movs	r3, #0
 800a7dc:	f7f6 f97c 	bl	8000ad8 <__aeabi_dcmpeq>
 800a7e0:	4681      	mov	r9, r0
 800a7e2:	b160      	cbz	r0, 800a7fe <_dtoa_r+0xee>
 800a7e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	6013      	str	r3, [r2, #0]
 800a7ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	f000 8568 	beq.w	800b2c2 <_dtoa_r+0xbb2>
 800a7f2:	4b86      	ldr	r3, [pc, #536]	; (800aa0c <_dtoa_r+0x2fc>)
 800a7f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a7f6:	6013      	str	r3, [r2, #0]
 800a7f8:	3b01      	subs	r3, #1
 800a7fa:	9300      	str	r3, [sp, #0]
 800a7fc:	e7da      	b.n	800a7b4 <_dtoa_r+0xa4>
 800a7fe:	aa10      	add	r2, sp, #64	; 0x40
 800a800:	a911      	add	r1, sp, #68	; 0x44
 800a802:	4620      	mov	r0, r4
 800a804:	eeb0 0a48 	vmov.f32	s0, s16
 800a808:	eef0 0a68 	vmov.f32	s1, s17
 800a80c:	f001 fb4e 	bl	800beac <__d2b>
 800a810:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a814:	4682      	mov	sl, r0
 800a816:	2d00      	cmp	r5, #0
 800a818:	d07f      	beq.n	800a91a <_dtoa_r+0x20a>
 800a81a:	ee18 3a90 	vmov	r3, s17
 800a81e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a822:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a826:	ec51 0b18 	vmov	r0, r1, d8
 800a82a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a82e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a832:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a836:	4619      	mov	r1, r3
 800a838:	2200      	movs	r2, #0
 800a83a:	4b75      	ldr	r3, [pc, #468]	; (800aa10 <_dtoa_r+0x300>)
 800a83c:	f7f5 fd2c 	bl	8000298 <__aeabi_dsub>
 800a840:	a367      	add	r3, pc, #412	; (adr r3, 800a9e0 <_dtoa_r+0x2d0>)
 800a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a846:	f7f5 fedf 	bl	8000608 <__aeabi_dmul>
 800a84a:	a367      	add	r3, pc, #412	; (adr r3, 800a9e8 <_dtoa_r+0x2d8>)
 800a84c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a850:	f7f5 fd24 	bl	800029c <__adddf3>
 800a854:	4606      	mov	r6, r0
 800a856:	4628      	mov	r0, r5
 800a858:	460f      	mov	r7, r1
 800a85a:	f7f5 fe6b 	bl	8000534 <__aeabi_i2d>
 800a85e:	a364      	add	r3, pc, #400	; (adr r3, 800a9f0 <_dtoa_r+0x2e0>)
 800a860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a864:	f7f5 fed0 	bl	8000608 <__aeabi_dmul>
 800a868:	4602      	mov	r2, r0
 800a86a:	460b      	mov	r3, r1
 800a86c:	4630      	mov	r0, r6
 800a86e:	4639      	mov	r1, r7
 800a870:	f7f5 fd14 	bl	800029c <__adddf3>
 800a874:	4606      	mov	r6, r0
 800a876:	460f      	mov	r7, r1
 800a878:	f7f6 f976 	bl	8000b68 <__aeabi_d2iz>
 800a87c:	2200      	movs	r2, #0
 800a87e:	4683      	mov	fp, r0
 800a880:	2300      	movs	r3, #0
 800a882:	4630      	mov	r0, r6
 800a884:	4639      	mov	r1, r7
 800a886:	f7f6 f931 	bl	8000aec <__aeabi_dcmplt>
 800a88a:	b148      	cbz	r0, 800a8a0 <_dtoa_r+0x190>
 800a88c:	4658      	mov	r0, fp
 800a88e:	f7f5 fe51 	bl	8000534 <__aeabi_i2d>
 800a892:	4632      	mov	r2, r6
 800a894:	463b      	mov	r3, r7
 800a896:	f7f6 f91f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a89a:	b908      	cbnz	r0, 800a8a0 <_dtoa_r+0x190>
 800a89c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a8a0:	f1bb 0f16 	cmp.w	fp, #22
 800a8a4:	d857      	bhi.n	800a956 <_dtoa_r+0x246>
 800a8a6:	4b5b      	ldr	r3, [pc, #364]	; (800aa14 <_dtoa_r+0x304>)
 800a8a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b0:	ec51 0b18 	vmov	r0, r1, d8
 800a8b4:	f7f6 f91a 	bl	8000aec <__aeabi_dcmplt>
 800a8b8:	2800      	cmp	r0, #0
 800a8ba:	d04e      	beq.n	800a95a <_dtoa_r+0x24a>
 800a8bc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	930c      	str	r3, [sp, #48]	; 0x30
 800a8c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8c6:	1b5b      	subs	r3, r3, r5
 800a8c8:	1e5a      	subs	r2, r3, #1
 800a8ca:	bf45      	ittet	mi
 800a8cc:	f1c3 0301 	rsbmi	r3, r3, #1
 800a8d0:	9305      	strmi	r3, [sp, #20]
 800a8d2:	2300      	movpl	r3, #0
 800a8d4:	2300      	movmi	r3, #0
 800a8d6:	9206      	str	r2, [sp, #24]
 800a8d8:	bf54      	ite	pl
 800a8da:	9305      	strpl	r3, [sp, #20]
 800a8dc:	9306      	strmi	r3, [sp, #24]
 800a8de:	f1bb 0f00 	cmp.w	fp, #0
 800a8e2:	db3c      	blt.n	800a95e <_dtoa_r+0x24e>
 800a8e4:	9b06      	ldr	r3, [sp, #24]
 800a8e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a8ea:	445b      	add	r3, fp
 800a8ec:	9306      	str	r3, [sp, #24]
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	9308      	str	r3, [sp, #32]
 800a8f2:	9b07      	ldr	r3, [sp, #28]
 800a8f4:	2b09      	cmp	r3, #9
 800a8f6:	d868      	bhi.n	800a9ca <_dtoa_r+0x2ba>
 800a8f8:	2b05      	cmp	r3, #5
 800a8fa:	bfc4      	itt	gt
 800a8fc:	3b04      	subgt	r3, #4
 800a8fe:	9307      	strgt	r3, [sp, #28]
 800a900:	9b07      	ldr	r3, [sp, #28]
 800a902:	f1a3 0302 	sub.w	r3, r3, #2
 800a906:	bfcc      	ite	gt
 800a908:	2500      	movgt	r5, #0
 800a90a:	2501      	movle	r5, #1
 800a90c:	2b03      	cmp	r3, #3
 800a90e:	f200 8085 	bhi.w	800aa1c <_dtoa_r+0x30c>
 800a912:	e8df f003 	tbb	[pc, r3]
 800a916:	3b2e      	.short	0x3b2e
 800a918:	5839      	.short	0x5839
 800a91a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a91e:	441d      	add	r5, r3
 800a920:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a924:	2b20      	cmp	r3, #32
 800a926:	bfc1      	itttt	gt
 800a928:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a92c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a930:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a934:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a938:	bfd6      	itet	le
 800a93a:	f1c3 0320 	rsble	r3, r3, #32
 800a93e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a942:	fa06 f003 	lslle.w	r0, r6, r3
 800a946:	f7f5 fde5 	bl	8000514 <__aeabi_ui2d>
 800a94a:	2201      	movs	r2, #1
 800a94c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a950:	3d01      	subs	r5, #1
 800a952:	920e      	str	r2, [sp, #56]	; 0x38
 800a954:	e76f      	b.n	800a836 <_dtoa_r+0x126>
 800a956:	2301      	movs	r3, #1
 800a958:	e7b3      	b.n	800a8c2 <_dtoa_r+0x1b2>
 800a95a:	900c      	str	r0, [sp, #48]	; 0x30
 800a95c:	e7b2      	b.n	800a8c4 <_dtoa_r+0x1b4>
 800a95e:	9b05      	ldr	r3, [sp, #20]
 800a960:	eba3 030b 	sub.w	r3, r3, fp
 800a964:	9305      	str	r3, [sp, #20]
 800a966:	f1cb 0300 	rsb	r3, fp, #0
 800a96a:	9308      	str	r3, [sp, #32]
 800a96c:	2300      	movs	r3, #0
 800a96e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a970:	e7bf      	b.n	800a8f2 <_dtoa_r+0x1e2>
 800a972:	2300      	movs	r3, #0
 800a974:	9309      	str	r3, [sp, #36]	; 0x24
 800a976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a978:	2b00      	cmp	r3, #0
 800a97a:	dc52      	bgt.n	800aa22 <_dtoa_r+0x312>
 800a97c:	2301      	movs	r3, #1
 800a97e:	9301      	str	r3, [sp, #4]
 800a980:	9304      	str	r3, [sp, #16]
 800a982:	461a      	mov	r2, r3
 800a984:	920a      	str	r2, [sp, #40]	; 0x28
 800a986:	e00b      	b.n	800a9a0 <_dtoa_r+0x290>
 800a988:	2301      	movs	r3, #1
 800a98a:	e7f3      	b.n	800a974 <_dtoa_r+0x264>
 800a98c:	2300      	movs	r3, #0
 800a98e:	9309      	str	r3, [sp, #36]	; 0x24
 800a990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a992:	445b      	add	r3, fp
 800a994:	9301      	str	r3, [sp, #4]
 800a996:	3301      	adds	r3, #1
 800a998:	2b01      	cmp	r3, #1
 800a99a:	9304      	str	r3, [sp, #16]
 800a99c:	bfb8      	it	lt
 800a99e:	2301      	movlt	r3, #1
 800a9a0:	69e0      	ldr	r0, [r4, #28]
 800a9a2:	2100      	movs	r1, #0
 800a9a4:	2204      	movs	r2, #4
 800a9a6:	f102 0614 	add.w	r6, r2, #20
 800a9aa:	429e      	cmp	r6, r3
 800a9ac:	d93d      	bls.n	800aa2a <_dtoa_r+0x31a>
 800a9ae:	6041      	str	r1, [r0, #4]
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	f000 ff59 	bl	800b868 <_Balloc>
 800a9b6:	9000      	str	r0, [sp, #0]
 800a9b8:	2800      	cmp	r0, #0
 800a9ba:	d139      	bne.n	800aa30 <_dtoa_r+0x320>
 800a9bc:	4b16      	ldr	r3, [pc, #88]	; (800aa18 <_dtoa_r+0x308>)
 800a9be:	4602      	mov	r2, r0
 800a9c0:	f240 11af 	movw	r1, #431	; 0x1af
 800a9c4:	e6bd      	b.n	800a742 <_dtoa_r+0x32>
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	e7e1      	b.n	800a98e <_dtoa_r+0x27e>
 800a9ca:	2501      	movs	r5, #1
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	9307      	str	r3, [sp, #28]
 800a9d0:	9509      	str	r5, [sp, #36]	; 0x24
 800a9d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a9d6:	9301      	str	r3, [sp, #4]
 800a9d8:	9304      	str	r3, [sp, #16]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	2312      	movs	r3, #18
 800a9de:	e7d1      	b.n	800a984 <_dtoa_r+0x274>
 800a9e0:	636f4361 	.word	0x636f4361
 800a9e4:	3fd287a7 	.word	0x3fd287a7
 800a9e8:	8b60c8b3 	.word	0x8b60c8b3
 800a9ec:	3fc68a28 	.word	0x3fc68a28
 800a9f0:	509f79fb 	.word	0x509f79fb
 800a9f4:	3fd34413 	.word	0x3fd34413
 800a9f8:	0800d3bd 	.word	0x0800d3bd
 800a9fc:	0800d3d4 	.word	0x0800d3d4
 800aa00:	7ff00000 	.word	0x7ff00000
 800aa04:	0800d3b9 	.word	0x0800d3b9
 800aa08:	0800d3b0 	.word	0x0800d3b0
 800aa0c:	0800d38d 	.word	0x0800d38d
 800aa10:	3ff80000 	.word	0x3ff80000
 800aa14:	0800d4d0 	.word	0x0800d4d0
 800aa18:	0800d42c 	.word	0x0800d42c
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa20:	e7d7      	b.n	800a9d2 <_dtoa_r+0x2c2>
 800aa22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa24:	9301      	str	r3, [sp, #4]
 800aa26:	9304      	str	r3, [sp, #16]
 800aa28:	e7ba      	b.n	800a9a0 <_dtoa_r+0x290>
 800aa2a:	3101      	adds	r1, #1
 800aa2c:	0052      	lsls	r2, r2, #1
 800aa2e:	e7ba      	b.n	800a9a6 <_dtoa_r+0x296>
 800aa30:	69e3      	ldr	r3, [r4, #28]
 800aa32:	9a00      	ldr	r2, [sp, #0]
 800aa34:	601a      	str	r2, [r3, #0]
 800aa36:	9b04      	ldr	r3, [sp, #16]
 800aa38:	2b0e      	cmp	r3, #14
 800aa3a:	f200 80a8 	bhi.w	800ab8e <_dtoa_r+0x47e>
 800aa3e:	2d00      	cmp	r5, #0
 800aa40:	f000 80a5 	beq.w	800ab8e <_dtoa_r+0x47e>
 800aa44:	f1bb 0f00 	cmp.w	fp, #0
 800aa48:	dd38      	ble.n	800aabc <_dtoa_r+0x3ac>
 800aa4a:	4bc0      	ldr	r3, [pc, #768]	; (800ad4c <_dtoa_r+0x63c>)
 800aa4c:	f00b 020f 	and.w	r2, fp, #15
 800aa50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa54:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800aa58:	e9d3 6700 	ldrd	r6, r7, [r3]
 800aa5c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800aa60:	d019      	beq.n	800aa96 <_dtoa_r+0x386>
 800aa62:	4bbb      	ldr	r3, [pc, #748]	; (800ad50 <_dtoa_r+0x640>)
 800aa64:	ec51 0b18 	vmov	r0, r1, d8
 800aa68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa6c:	f7f5 fef6 	bl	800085c <__aeabi_ddiv>
 800aa70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa74:	f008 080f 	and.w	r8, r8, #15
 800aa78:	2503      	movs	r5, #3
 800aa7a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ad50 <_dtoa_r+0x640>
 800aa7e:	f1b8 0f00 	cmp.w	r8, #0
 800aa82:	d10a      	bne.n	800aa9a <_dtoa_r+0x38a>
 800aa84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa88:	4632      	mov	r2, r6
 800aa8a:	463b      	mov	r3, r7
 800aa8c:	f7f5 fee6 	bl	800085c <__aeabi_ddiv>
 800aa90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa94:	e02b      	b.n	800aaee <_dtoa_r+0x3de>
 800aa96:	2502      	movs	r5, #2
 800aa98:	e7ef      	b.n	800aa7a <_dtoa_r+0x36a>
 800aa9a:	f018 0f01 	tst.w	r8, #1
 800aa9e:	d008      	beq.n	800aab2 <_dtoa_r+0x3a2>
 800aaa0:	4630      	mov	r0, r6
 800aaa2:	4639      	mov	r1, r7
 800aaa4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800aaa8:	f7f5 fdae 	bl	8000608 <__aeabi_dmul>
 800aaac:	3501      	adds	r5, #1
 800aaae:	4606      	mov	r6, r0
 800aab0:	460f      	mov	r7, r1
 800aab2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800aab6:	f109 0908 	add.w	r9, r9, #8
 800aaba:	e7e0      	b.n	800aa7e <_dtoa_r+0x36e>
 800aabc:	f000 809f 	beq.w	800abfe <_dtoa_r+0x4ee>
 800aac0:	f1cb 0600 	rsb	r6, fp, #0
 800aac4:	4ba1      	ldr	r3, [pc, #644]	; (800ad4c <_dtoa_r+0x63c>)
 800aac6:	4fa2      	ldr	r7, [pc, #648]	; (800ad50 <_dtoa_r+0x640>)
 800aac8:	f006 020f 	and.w	r2, r6, #15
 800aacc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad4:	ec51 0b18 	vmov	r0, r1, d8
 800aad8:	f7f5 fd96 	bl	8000608 <__aeabi_dmul>
 800aadc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aae0:	1136      	asrs	r6, r6, #4
 800aae2:	2300      	movs	r3, #0
 800aae4:	2502      	movs	r5, #2
 800aae6:	2e00      	cmp	r6, #0
 800aae8:	d17e      	bne.n	800abe8 <_dtoa_r+0x4d8>
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d1d0      	bne.n	800aa90 <_dtoa_r+0x380>
 800aaee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aaf0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	f000 8084 	beq.w	800ac02 <_dtoa_r+0x4f2>
 800aafa:	4b96      	ldr	r3, [pc, #600]	; (800ad54 <_dtoa_r+0x644>)
 800aafc:	2200      	movs	r2, #0
 800aafe:	4640      	mov	r0, r8
 800ab00:	4649      	mov	r1, r9
 800ab02:	f7f5 fff3 	bl	8000aec <__aeabi_dcmplt>
 800ab06:	2800      	cmp	r0, #0
 800ab08:	d07b      	beq.n	800ac02 <_dtoa_r+0x4f2>
 800ab0a:	9b04      	ldr	r3, [sp, #16]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d078      	beq.n	800ac02 <_dtoa_r+0x4f2>
 800ab10:	9b01      	ldr	r3, [sp, #4]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	dd39      	ble.n	800ab8a <_dtoa_r+0x47a>
 800ab16:	4b90      	ldr	r3, [pc, #576]	; (800ad58 <_dtoa_r+0x648>)
 800ab18:	2200      	movs	r2, #0
 800ab1a:	4640      	mov	r0, r8
 800ab1c:	4649      	mov	r1, r9
 800ab1e:	f7f5 fd73 	bl	8000608 <__aeabi_dmul>
 800ab22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab26:	9e01      	ldr	r6, [sp, #4]
 800ab28:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800ab2c:	3501      	adds	r5, #1
 800ab2e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ab32:	4628      	mov	r0, r5
 800ab34:	f7f5 fcfe 	bl	8000534 <__aeabi_i2d>
 800ab38:	4642      	mov	r2, r8
 800ab3a:	464b      	mov	r3, r9
 800ab3c:	f7f5 fd64 	bl	8000608 <__aeabi_dmul>
 800ab40:	4b86      	ldr	r3, [pc, #536]	; (800ad5c <_dtoa_r+0x64c>)
 800ab42:	2200      	movs	r2, #0
 800ab44:	f7f5 fbaa 	bl	800029c <__adddf3>
 800ab48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ab4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab50:	9303      	str	r3, [sp, #12]
 800ab52:	2e00      	cmp	r6, #0
 800ab54:	d158      	bne.n	800ac08 <_dtoa_r+0x4f8>
 800ab56:	4b82      	ldr	r3, [pc, #520]	; (800ad60 <_dtoa_r+0x650>)
 800ab58:	2200      	movs	r2, #0
 800ab5a:	4640      	mov	r0, r8
 800ab5c:	4649      	mov	r1, r9
 800ab5e:	f7f5 fb9b 	bl	8000298 <__aeabi_dsub>
 800ab62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab66:	4680      	mov	r8, r0
 800ab68:	4689      	mov	r9, r1
 800ab6a:	f7f5 ffdd 	bl	8000b28 <__aeabi_dcmpgt>
 800ab6e:	2800      	cmp	r0, #0
 800ab70:	f040 8296 	bne.w	800b0a0 <_dtoa_r+0x990>
 800ab74:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ab78:	4640      	mov	r0, r8
 800ab7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab7e:	4649      	mov	r1, r9
 800ab80:	f7f5 ffb4 	bl	8000aec <__aeabi_dcmplt>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	f040 8289 	bne.w	800b09c <_dtoa_r+0x98c>
 800ab8a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ab8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	f2c0 814e 	blt.w	800ae32 <_dtoa_r+0x722>
 800ab96:	f1bb 0f0e 	cmp.w	fp, #14
 800ab9a:	f300 814a 	bgt.w	800ae32 <_dtoa_r+0x722>
 800ab9e:	4b6b      	ldr	r3, [pc, #428]	; (800ad4c <_dtoa_r+0x63c>)
 800aba0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aba4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abaa:	2b00      	cmp	r3, #0
 800abac:	f280 80dc 	bge.w	800ad68 <_dtoa_r+0x658>
 800abb0:	9b04      	ldr	r3, [sp, #16]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	f300 80d8 	bgt.w	800ad68 <_dtoa_r+0x658>
 800abb8:	f040 826f 	bne.w	800b09a <_dtoa_r+0x98a>
 800abbc:	4b68      	ldr	r3, [pc, #416]	; (800ad60 <_dtoa_r+0x650>)
 800abbe:	2200      	movs	r2, #0
 800abc0:	4640      	mov	r0, r8
 800abc2:	4649      	mov	r1, r9
 800abc4:	f7f5 fd20 	bl	8000608 <__aeabi_dmul>
 800abc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abcc:	f7f5 ffa2 	bl	8000b14 <__aeabi_dcmpge>
 800abd0:	9e04      	ldr	r6, [sp, #16]
 800abd2:	4637      	mov	r7, r6
 800abd4:	2800      	cmp	r0, #0
 800abd6:	f040 8245 	bne.w	800b064 <_dtoa_r+0x954>
 800abda:	9d00      	ldr	r5, [sp, #0]
 800abdc:	2331      	movs	r3, #49	; 0x31
 800abde:	f805 3b01 	strb.w	r3, [r5], #1
 800abe2:	f10b 0b01 	add.w	fp, fp, #1
 800abe6:	e241      	b.n	800b06c <_dtoa_r+0x95c>
 800abe8:	07f2      	lsls	r2, r6, #31
 800abea:	d505      	bpl.n	800abf8 <_dtoa_r+0x4e8>
 800abec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abf0:	f7f5 fd0a 	bl	8000608 <__aeabi_dmul>
 800abf4:	3501      	adds	r5, #1
 800abf6:	2301      	movs	r3, #1
 800abf8:	1076      	asrs	r6, r6, #1
 800abfa:	3708      	adds	r7, #8
 800abfc:	e773      	b.n	800aae6 <_dtoa_r+0x3d6>
 800abfe:	2502      	movs	r5, #2
 800ac00:	e775      	b.n	800aaee <_dtoa_r+0x3de>
 800ac02:	9e04      	ldr	r6, [sp, #16]
 800ac04:	465f      	mov	r7, fp
 800ac06:	e792      	b.n	800ab2e <_dtoa_r+0x41e>
 800ac08:	9900      	ldr	r1, [sp, #0]
 800ac0a:	4b50      	ldr	r3, [pc, #320]	; (800ad4c <_dtoa_r+0x63c>)
 800ac0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac10:	4431      	add	r1, r6
 800ac12:	9102      	str	r1, [sp, #8]
 800ac14:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac16:	eeb0 9a47 	vmov.f32	s18, s14
 800ac1a:	eef0 9a67 	vmov.f32	s19, s15
 800ac1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ac22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac26:	2900      	cmp	r1, #0
 800ac28:	d044      	beq.n	800acb4 <_dtoa_r+0x5a4>
 800ac2a:	494e      	ldr	r1, [pc, #312]	; (800ad64 <_dtoa_r+0x654>)
 800ac2c:	2000      	movs	r0, #0
 800ac2e:	f7f5 fe15 	bl	800085c <__aeabi_ddiv>
 800ac32:	ec53 2b19 	vmov	r2, r3, d9
 800ac36:	f7f5 fb2f 	bl	8000298 <__aeabi_dsub>
 800ac3a:	9d00      	ldr	r5, [sp, #0]
 800ac3c:	ec41 0b19 	vmov	d9, r0, r1
 800ac40:	4649      	mov	r1, r9
 800ac42:	4640      	mov	r0, r8
 800ac44:	f7f5 ff90 	bl	8000b68 <__aeabi_d2iz>
 800ac48:	4606      	mov	r6, r0
 800ac4a:	f7f5 fc73 	bl	8000534 <__aeabi_i2d>
 800ac4e:	4602      	mov	r2, r0
 800ac50:	460b      	mov	r3, r1
 800ac52:	4640      	mov	r0, r8
 800ac54:	4649      	mov	r1, r9
 800ac56:	f7f5 fb1f 	bl	8000298 <__aeabi_dsub>
 800ac5a:	3630      	adds	r6, #48	; 0x30
 800ac5c:	f805 6b01 	strb.w	r6, [r5], #1
 800ac60:	ec53 2b19 	vmov	r2, r3, d9
 800ac64:	4680      	mov	r8, r0
 800ac66:	4689      	mov	r9, r1
 800ac68:	f7f5 ff40 	bl	8000aec <__aeabi_dcmplt>
 800ac6c:	2800      	cmp	r0, #0
 800ac6e:	d164      	bne.n	800ad3a <_dtoa_r+0x62a>
 800ac70:	4642      	mov	r2, r8
 800ac72:	464b      	mov	r3, r9
 800ac74:	4937      	ldr	r1, [pc, #220]	; (800ad54 <_dtoa_r+0x644>)
 800ac76:	2000      	movs	r0, #0
 800ac78:	f7f5 fb0e 	bl	8000298 <__aeabi_dsub>
 800ac7c:	ec53 2b19 	vmov	r2, r3, d9
 800ac80:	f7f5 ff34 	bl	8000aec <__aeabi_dcmplt>
 800ac84:	2800      	cmp	r0, #0
 800ac86:	f040 80b6 	bne.w	800adf6 <_dtoa_r+0x6e6>
 800ac8a:	9b02      	ldr	r3, [sp, #8]
 800ac8c:	429d      	cmp	r5, r3
 800ac8e:	f43f af7c 	beq.w	800ab8a <_dtoa_r+0x47a>
 800ac92:	4b31      	ldr	r3, [pc, #196]	; (800ad58 <_dtoa_r+0x648>)
 800ac94:	ec51 0b19 	vmov	r0, r1, d9
 800ac98:	2200      	movs	r2, #0
 800ac9a:	f7f5 fcb5 	bl	8000608 <__aeabi_dmul>
 800ac9e:	4b2e      	ldr	r3, [pc, #184]	; (800ad58 <_dtoa_r+0x648>)
 800aca0:	ec41 0b19 	vmov	d9, r0, r1
 800aca4:	2200      	movs	r2, #0
 800aca6:	4640      	mov	r0, r8
 800aca8:	4649      	mov	r1, r9
 800acaa:	f7f5 fcad 	bl	8000608 <__aeabi_dmul>
 800acae:	4680      	mov	r8, r0
 800acb0:	4689      	mov	r9, r1
 800acb2:	e7c5      	b.n	800ac40 <_dtoa_r+0x530>
 800acb4:	ec51 0b17 	vmov	r0, r1, d7
 800acb8:	f7f5 fca6 	bl	8000608 <__aeabi_dmul>
 800acbc:	9b02      	ldr	r3, [sp, #8]
 800acbe:	9d00      	ldr	r5, [sp, #0]
 800acc0:	930f      	str	r3, [sp, #60]	; 0x3c
 800acc2:	ec41 0b19 	vmov	d9, r0, r1
 800acc6:	4649      	mov	r1, r9
 800acc8:	4640      	mov	r0, r8
 800acca:	f7f5 ff4d 	bl	8000b68 <__aeabi_d2iz>
 800acce:	4606      	mov	r6, r0
 800acd0:	f7f5 fc30 	bl	8000534 <__aeabi_i2d>
 800acd4:	3630      	adds	r6, #48	; 0x30
 800acd6:	4602      	mov	r2, r0
 800acd8:	460b      	mov	r3, r1
 800acda:	4640      	mov	r0, r8
 800acdc:	4649      	mov	r1, r9
 800acde:	f7f5 fadb 	bl	8000298 <__aeabi_dsub>
 800ace2:	f805 6b01 	strb.w	r6, [r5], #1
 800ace6:	9b02      	ldr	r3, [sp, #8]
 800ace8:	429d      	cmp	r5, r3
 800acea:	4680      	mov	r8, r0
 800acec:	4689      	mov	r9, r1
 800acee:	f04f 0200 	mov.w	r2, #0
 800acf2:	d124      	bne.n	800ad3e <_dtoa_r+0x62e>
 800acf4:	4b1b      	ldr	r3, [pc, #108]	; (800ad64 <_dtoa_r+0x654>)
 800acf6:	ec51 0b19 	vmov	r0, r1, d9
 800acfa:	f7f5 facf 	bl	800029c <__adddf3>
 800acfe:	4602      	mov	r2, r0
 800ad00:	460b      	mov	r3, r1
 800ad02:	4640      	mov	r0, r8
 800ad04:	4649      	mov	r1, r9
 800ad06:	f7f5 ff0f 	bl	8000b28 <__aeabi_dcmpgt>
 800ad0a:	2800      	cmp	r0, #0
 800ad0c:	d173      	bne.n	800adf6 <_dtoa_r+0x6e6>
 800ad0e:	ec53 2b19 	vmov	r2, r3, d9
 800ad12:	4914      	ldr	r1, [pc, #80]	; (800ad64 <_dtoa_r+0x654>)
 800ad14:	2000      	movs	r0, #0
 800ad16:	f7f5 fabf 	bl	8000298 <__aeabi_dsub>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	4640      	mov	r0, r8
 800ad20:	4649      	mov	r1, r9
 800ad22:	f7f5 fee3 	bl	8000aec <__aeabi_dcmplt>
 800ad26:	2800      	cmp	r0, #0
 800ad28:	f43f af2f 	beq.w	800ab8a <_dtoa_r+0x47a>
 800ad2c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ad2e:	1e6b      	subs	r3, r5, #1
 800ad30:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ad36:	2b30      	cmp	r3, #48	; 0x30
 800ad38:	d0f8      	beq.n	800ad2c <_dtoa_r+0x61c>
 800ad3a:	46bb      	mov	fp, r7
 800ad3c:	e04a      	b.n	800add4 <_dtoa_r+0x6c4>
 800ad3e:	4b06      	ldr	r3, [pc, #24]	; (800ad58 <_dtoa_r+0x648>)
 800ad40:	f7f5 fc62 	bl	8000608 <__aeabi_dmul>
 800ad44:	4680      	mov	r8, r0
 800ad46:	4689      	mov	r9, r1
 800ad48:	e7bd      	b.n	800acc6 <_dtoa_r+0x5b6>
 800ad4a:	bf00      	nop
 800ad4c:	0800d4d0 	.word	0x0800d4d0
 800ad50:	0800d4a8 	.word	0x0800d4a8
 800ad54:	3ff00000 	.word	0x3ff00000
 800ad58:	40240000 	.word	0x40240000
 800ad5c:	401c0000 	.word	0x401c0000
 800ad60:	40140000 	.word	0x40140000
 800ad64:	3fe00000 	.word	0x3fe00000
 800ad68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ad6c:	9d00      	ldr	r5, [sp, #0]
 800ad6e:	4642      	mov	r2, r8
 800ad70:	464b      	mov	r3, r9
 800ad72:	4630      	mov	r0, r6
 800ad74:	4639      	mov	r1, r7
 800ad76:	f7f5 fd71 	bl	800085c <__aeabi_ddiv>
 800ad7a:	f7f5 fef5 	bl	8000b68 <__aeabi_d2iz>
 800ad7e:	9001      	str	r0, [sp, #4]
 800ad80:	f7f5 fbd8 	bl	8000534 <__aeabi_i2d>
 800ad84:	4642      	mov	r2, r8
 800ad86:	464b      	mov	r3, r9
 800ad88:	f7f5 fc3e 	bl	8000608 <__aeabi_dmul>
 800ad8c:	4602      	mov	r2, r0
 800ad8e:	460b      	mov	r3, r1
 800ad90:	4630      	mov	r0, r6
 800ad92:	4639      	mov	r1, r7
 800ad94:	f7f5 fa80 	bl	8000298 <__aeabi_dsub>
 800ad98:	9e01      	ldr	r6, [sp, #4]
 800ad9a:	9f04      	ldr	r7, [sp, #16]
 800ad9c:	3630      	adds	r6, #48	; 0x30
 800ad9e:	f805 6b01 	strb.w	r6, [r5], #1
 800ada2:	9e00      	ldr	r6, [sp, #0]
 800ada4:	1bae      	subs	r6, r5, r6
 800ada6:	42b7      	cmp	r7, r6
 800ada8:	4602      	mov	r2, r0
 800adaa:	460b      	mov	r3, r1
 800adac:	d134      	bne.n	800ae18 <_dtoa_r+0x708>
 800adae:	f7f5 fa75 	bl	800029c <__adddf3>
 800adb2:	4642      	mov	r2, r8
 800adb4:	464b      	mov	r3, r9
 800adb6:	4606      	mov	r6, r0
 800adb8:	460f      	mov	r7, r1
 800adba:	f7f5 feb5 	bl	8000b28 <__aeabi_dcmpgt>
 800adbe:	b9c8      	cbnz	r0, 800adf4 <_dtoa_r+0x6e4>
 800adc0:	4642      	mov	r2, r8
 800adc2:	464b      	mov	r3, r9
 800adc4:	4630      	mov	r0, r6
 800adc6:	4639      	mov	r1, r7
 800adc8:	f7f5 fe86 	bl	8000ad8 <__aeabi_dcmpeq>
 800adcc:	b110      	cbz	r0, 800add4 <_dtoa_r+0x6c4>
 800adce:	9b01      	ldr	r3, [sp, #4]
 800add0:	07db      	lsls	r3, r3, #31
 800add2:	d40f      	bmi.n	800adf4 <_dtoa_r+0x6e4>
 800add4:	4651      	mov	r1, sl
 800add6:	4620      	mov	r0, r4
 800add8:	f000 fd86 	bl	800b8e8 <_Bfree>
 800addc:	2300      	movs	r3, #0
 800adde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ade0:	702b      	strb	r3, [r5, #0]
 800ade2:	f10b 0301 	add.w	r3, fp, #1
 800ade6:	6013      	str	r3, [r2, #0]
 800ade8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adea:	2b00      	cmp	r3, #0
 800adec:	f43f ace2 	beq.w	800a7b4 <_dtoa_r+0xa4>
 800adf0:	601d      	str	r5, [r3, #0]
 800adf2:	e4df      	b.n	800a7b4 <_dtoa_r+0xa4>
 800adf4:	465f      	mov	r7, fp
 800adf6:	462b      	mov	r3, r5
 800adf8:	461d      	mov	r5, r3
 800adfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adfe:	2a39      	cmp	r2, #57	; 0x39
 800ae00:	d106      	bne.n	800ae10 <_dtoa_r+0x700>
 800ae02:	9a00      	ldr	r2, [sp, #0]
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d1f7      	bne.n	800adf8 <_dtoa_r+0x6e8>
 800ae08:	9900      	ldr	r1, [sp, #0]
 800ae0a:	2230      	movs	r2, #48	; 0x30
 800ae0c:	3701      	adds	r7, #1
 800ae0e:	700a      	strb	r2, [r1, #0]
 800ae10:	781a      	ldrb	r2, [r3, #0]
 800ae12:	3201      	adds	r2, #1
 800ae14:	701a      	strb	r2, [r3, #0]
 800ae16:	e790      	b.n	800ad3a <_dtoa_r+0x62a>
 800ae18:	4ba3      	ldr	r3, [pc, #652]	; (800b0a8 <_dtoa_r+0x998>)
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	f7f5 fbf4 	bl	8000608 <__aeabi_dmul>
 800ae20:	2200      	movs	r2, #0
 800ae22:	2300      	movs	r3, #0
 800ae24:	4606      	mov	r6, r0
 800ae26:	460f      	mov	r7, r1
 800ae28:	f7f5 fe56 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae2c:	2800      	cmp	r0, #0
 800ae2e:	d09e      	beq.n	800ad6e <_dtoa_r+0x65e>
 800ae30:	e7d0      	b.n	800add4 <_dtoa_r+0x6c4>
 800ae32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae34:	2a00      	cmp	r2, #0
 800ae36:	f000 80ca 	beq.w	800afce <_dtoa_r+0x8be>
 800ae3a:	9a07      	ldr	r2, [sp, #28]
 800ae3c:	2a01      	cmp	r2, #1
 800ae3e:	f300 80ad 	bgt.w	800af9c <_dtoa_r+0x88c>
 800ae42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae44:	2a00      	cmp	r2, #0
 800ae46:	f000 80a5 	beq.w	800af94 <_dtoa_r+0x884>
 800ae4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ae4e:	9e08      	ldr	r6, [sp, #32]
 800ae50:	9d05      	ldr	r5, [sp, #20]
 800ae52:	9a05      	ldr	r2, [sp, #20]
 800ae54:	441a      	add	r2, r3
 800ae56:	9205      	str	r2, [sp, #20]
 800ae58:	9a06      	ldr	r2, [sp, #24]
 800ae5a:	2101      	movs	r1, #1
 800ae5c:	441a      	add	r2, r3
 800ae5e:	4620      	mov	r0, r4
 800ae60:	9206      	str	r2, [sp, #24]
 800ae62:	f000 fdf7 	bl	800ba54 <__i2b>
 800ae66:	4607      	mov	r7, r0
 800ae68:	b165      	cbz	r5, 800ae84 <_dtoa_r+0x774>
 800ae6a:	9b06      	ldr	r3, [sp, #24]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	dd09      	ble.n	800ae84 <_dtoa_r+0x774>
 800ae70:	42ab      	cmp	r3, r5
 800ae72:	9a05      	ldr	r2, [sp, #20]
 800ae74:	bfa8      	it	ge
 800ae76:	462b      	movge	r3, r5
 800ae78:	1ad2      	subs	r2, r2, r3
 800ae7a:	9205      	str	r2, [sp, #20]
 800ae7c:	9a06      	ldr	r2, [sp, #24]
 800ae7e:	1aed      	subs	r5, r5, r3
 800ae80:	1ad3      	subs	r3, r2, r3
 800ae82:	9306      	str	r3, [sp, #24]
 800ae84:	9b08      	ldr	r3, [sp, #32]
 800ae86:	b1f3      	cbz	r3, 800aec6 <_dtoa_r+0x7b6>
 800ae88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	f000 80a3 	beq.w	800afd6 <_dtoa_r+0x8c6>
 800ae90:	2e00      	cmp	r6, #0
 800ae92:	dd10      	ble.n	800aeb6 <_dtoa_r+0x7a6>
 800ae94:	4639      	mov	r1, r7
 800ae96:	4632      	mov	r2, r6
 800ae98:	4620      	mov	r0, r4
 800ae9a:	f000 fe9b 	bl	800bbd4 <__pow5mult>
 800ae9e:	4652      	mov	r2, sl
 800aea0:	4601      	mov	r1, r0
 800aea2:	4607      	mov	r7, r0
 800aea4:	4620      	mov	r0, r4
 800aea6:	f000 fdeb 	bl	800ba80 <__multiply>
 800aeaa:	4651      	mov	r1, sl
 800aeac:	4680      	mov	r8, r0
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f000 fd1a 	bl	800b8e8 <_Bfree>
 800aeb4:	46c2      	mov	sl, r8
 800aeb6:	9b08      	ldr	r3, [sp, #32]
 800aeb8:	1b9a      	subs	r2, r3, r6
 800aeba:	d004      	beq.n	800aec6 <_dtoa_r+0x7b6>
 800aebc:	4651      	mov	r1, sl
 800aebe:	4620      	mov	r0, r4
 800aec0:	f000 fe88 	bl	800bbd4 <__pow5mult>
 800aec4:	4682      	mov	sl, r0
 800aec6:	2101      	movs	r1, #1
 800aec8:	4620      	mov	r0, r4
 800aeca:	f000 fdc3 	bl	800ba54 <__i2b>
 800aece:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	4606      	mov	r6, r0
 800aed4:	f340 8081 	ble.w	800afda <_dtoa_r+0x8ca>
 800aed8:	461a      	mov	r2, r3
 800aeda:	4601      	mov	r1, r0
 800aedc:	4620      	mov	r0, r4
 800aede:	f000 fe79 	bl	800bbd4 <__pow5mult>
 800aee2:	9b07      	ldr	r3, [sp, #28]
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	4606      	mov	r6, r0
 800aee8:	dd7a      	ble.n	800afe0 <_dtoa_r+0x8d0>
 800aeea:	f04f 0800 	mov.w	r8, #0
 800aeee:	6933      	ldr	r3, [r6, #16]
 800aef0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aef4:	6918      	ldr	r0, [r3, #16]
 800aef6:	f000 fd5f 	bl	800b9b8 <__hi0bits>
 800aefa:	f1c0 0020 	rsb	r0, r0, #32
 800aefe:	9b06      	ldr	r3, [sp, #24]
 800af00:	4418      	add	r0, r3
 800af02:	f010 001f 	ands.w	r0, r0, #31
 800af06:	f000 8094 	beq.w	800b032 <_dtoa_r+0x922>
 800af0a:	f1c0 0320 	rsb	r3, r0, #32
 800af0e:	2b04      	cmp	r3, #4
 800af10:	f340 8085 	ble.w	800b01e <_dtoa_r+0x90e>
 800af14:	9b05      	ldr	r3, [sp, #20]
 800af16:	f1c0 001c 	rsb	r0, r0, #28
 800af1a:	4403      	add	r3, r0
 800af1c:	9305      	str	r3, [sp, #20]
 800af1e:	9b06      	ldr	r3, [sp, #24]
 800af20:	4403      	add	r3, r0
 800af22:	4405      	add	r5, r0
 800af24:	9306      	str	r3, [sp, #24]
 800af26:	9b05      	ldr	r3, [sp, #20]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	dd05      	ble.n	800af38 <_dtoa_r+0x828>
 800af2c:	4651      	mov	r1, sl
 800af2e:	461a      	mov	r2, r3
 800af30:	4620      	mov	r0, r4
 800af32:	f000 fea9 	bl	800bc88 <__lshift>
 800af36:	4682      	mov	sl, r0
 800af38:	9b06      	ldr	r3, [sp, #24]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	dd05      	ble.n	800af4a <_dtoa_r+0x83a>
 800af3e:	4631      	mov	r1, r6
 800af40:	461a      	mov	r2, r3
 800af42:	4620      	mov	r0, r4
 800af44:	f000 fea0 	bl	800bc88 <__lshift>
 800af48:	4606      	mov	r6, r0
 800af4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d072      	beq.n	800b036 <_dtoa_r+0x926>
 800af50:	4631      	mov	r1, r6
 800af52:	4650      	mov	r0, sl
 800af54:	f000 ff04 	bl	800bd60 <__mcmp>
 800af58:	2800      	cmp	r0, #0
 800af5a:	da6c      	bge.n	800b036 <_dtoa_r+0x926>
 800af5c:	2300      	movs	r3, #0
 800af5e:	4651      	mov	r1, sl
 800af60:	220a      	movs	r2, #10
 800af62:	4620      	mov	r0, r4
 800af64:	f000 fce2 	bl	800b92c <__multadd>
 800af68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af6a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800af6e:	4682      	mov	sl, r0
 800af70:	2b00      	cmp	r3, #0
 800af72:	f000 81b0 	beq.w	800b2d6 <_dtoa_r+0xbc6>
 800af76:	2300      	movs	r3, #0
 800af78:	4639      	mov	r1, r7
 800af7a:	220a      	movs	r2, #10
 800af7c:	4620      	mov	r0, r4
 800af7e:	f000 fcd5 	bl	800b92c <__multadd>
 800af82:	9b01      	ldr	r3, [sp, #4]
 800af84:	2b00      	cmp	r3, #0
 800af86:	4607      	mov	r7, r0
 800af88:	f300 8096 	bgt.w	800b0b8 <_dtoa_r+0x9a8>
 800af8c:	9b07      	ldr	r3, [sp, #28]
 800af8e:	2b02      	cmp	r3, #2
 800af90:	dc59      	bgt.n	800b046 <_dtoa_r+0x936>
 800af92:	e091      	b.n	800b0b8 <_dtoa_r+0x9a8>
 800af94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800af9a:	e758      	b.n	800ae4e <_dtoa_r+0x73e>
 800af9c:	9b04      	ldr	r3, [sp, #16]
 800af9e:	1e5e      	subs	r6, r3, #1
 800afa0:	9b08      	ldr	r3, [sp, #32]
 800afa2:	42b3      	cmp	r3, r6
 800afa4:	bfbf      	itttt	lt
 800afa6:	9b08      	ldrlt	r3, [sp, #32]
 800afa8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800afaa:	9608      	strlt	r6, [sp, #32]
 800afac:	1af3      	sublt	r3, r6, r3
 800afae:	bfb4      	ite	lt
 800afb0:	18d2      	addlt	r2, r2, r3
 800afb2:	1b9e      	subge	r6, r3, r6
 800afb4:	9b04      	ldr	r3, [sp, #16]
 800afb6:	bfbc      	itt	lt
 800afb8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800afba:	2600      	movlt	r6, #0
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	bfb7      	itett	lt
 800afc0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800afc4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800afc8:	1a9d      	sublt	r5, r3, r2
 800afca:	2300      	movlt	r3, #0
 800afcc:	e741      	b.n	800ae52 <_dtoa_r+0x742>
 800afce:	9e08      	ldr	r6, [sp, #32]
 800afd0:	9d05      	ldr	r5, [sp, #20]
 800afd2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800afd4:	e748      	b.n	800ae68 <_dtoa_r+0x758>
 800afd6:	9a08      	ldr	r2, [sp, #32]
 800afd8:	e770      	b.n	800aebc <_dtoa_r+0x7ac>
 800afda:	9b07      	ldr	r3, [sp, #28]
 800afdc:	2b01      	cmp	r3, #1
 800afde:	dc19      	bgt.n	800b014 <_dtoa_r+0x904>
 800afe0:	9b02      	ldr	r3, [sp, #8]
 800afe2:	b9bb      	cbnz	r3, 800b014 <_dtoa_r+0x904>
 800afe4:	9b03      	ldr	r3, [sp, #12]
 800afe6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afea:	b99b      	cbnz	r3, 800b014 <_dtoa_r+0x904>
 800afec:	9b03      	ldr	r3, [sp, #12]
 800afee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aff2:	0d1b      	lsrs	r3, r3, #20
 800aff4:	051b      	lsls	r3, r3, #20
 800aff6:	b183      	cbz	r3, 800b01a <_dtoa_r+0x90a>
 800aff8:	9b05      	ldr	r3, [sp, #20]
 800affa:	3301      	adds	r3, #1
 800affc:	9305      	str	r3, [sp, #20]
 800affe:	9b06      	ldr	r3, [sp, #24]
 800b000:	3301      	adds	r3, #1
 800b002:	9306      	str	r3, [sp, #24]
 800b004:	f04f 0801 	mov.w	r8, #1
 800b008:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	f47f af6f 	bne.w	800aeee <_dtoa_r+0x7de>
 800b010:	2001      	movs	r0, #1
 800b012:	e774      	b.n	800aefe <_dtoa_r+0x7ee>
 800b014:	f04f 0800 	mov.w	r8, #0
 800b018:	e7f6      	b.n	800b008 <_dtoa_r+0x8f8>
 800b01a:	4698      	mov	r8, r3
 800b01c:	e7f4      	b.n	800b008 <_dtoa_r+0x8f8>
 800b01e:	d082      	beq.n	800af26 <_dtoa_r+0x816>
 800b020:	9a05      	ldr	r2, [sp, #20]
 800b022:	331c      	adds	r3, #28
 800b024:	441a      	add	r2, r3
 800b026:	9205      	str	r2, [sp, #20]
 800b028:	9a06      	ldr	r2, [sp, #24]
 800b02a:	441a      	add	r2, r3
 800b02c:	441d      	add	r5, r3
 800b02e:	9206      	str	r2, [sp, #24]
 800b030:	e779      	b.n	800af26 <_dtoa_r+0x816>
 800b032:	4603      	mov	r3, r0
 800b034:	e7f4      	b.n	800b020 <_dtoa_r+0x910>
 800b036:	9b04      	ldr	r3, [sp, #16]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	dc37      	bgt.n	800b0ac <_dtoa_r+0x99c>
 800b03c:	9b07      	ldr	r3, [sp, #28]
 800b03e:	2b02      	cmp	r3, #2
 800b040:	dd34      	ble.n	800b0ac <_dtoa_r+0x99c>
 800b042:	9b04      	ldr	r3, [sp, #16]
 800b044:	9301      	str	r3, [sp, #4]
 800b046:	9b01      	ldr	r3, [sp, #4]
 800b048:	b963      	cbnz	r3, 800b064 <_dtoa_r+0x954>
 800b04a:	4631      	mov	r1, r6
 800b04c:	2205      	movs	r2, #5
 800b04e:	4620      	mov	r0, r4
 800b050:	f000 fc6c 	bl	800b92c <__multadd>
 800b054:	4601      	mov	r1, r0
 800b056:	4606      	mov	r6, r0
 800b058:	4650      	mov	r0, sl
 800b05a:	f000 fe81 	bl	800bd60 <__mcmp>
 800b05e:	2800      	cmp	r0, #0
 800b060:	f73f adbb 	bgt.w	800abda <_dtoa_r+0x4ca>
 800b064:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b066:	9d00      	ldr	r5, [sp, #0]
 800b068:	ea6f 0b03 	mvn.w	fp, r3
 800b06c:	f04f 0800 	mov.w	r8, #0
 800b070:	4631      	mov	r1, r6
 800b072:	4620      	mov	r0, r4
 800b074:	f000 fc38 	bl	800b8e8 <_Bfree>
 800b078:	2f00      	cmp	r7, #0
 800b07a:	f43f aeab 	beq.w	800add4 <_dtoa_r+0x6c4>
 800b07e:	f1b8 0f00 	cmp.w	r8, #0
 800b082:	d005      	beq.n	800b090 <_dtoa_r+0x980>
 800b084:	45b8      	cmp	r8, r7
 800b086:	d003      	beq.n	800b090 <_dtoa_r+0x980>
 800b088:	4641      	mov	r1, r8
 800b08a:	4620      	mov	r0, r4
 800b08c:	f000 fc2c 	bl	800b8e8 <_Bfree>
 800b090:	4639      	mov	r1, r7
 800b092:	4620      	mov	r0, r4
 800b094:	f000 fc28 	bl	800b8e8 <_Bfree>
 800b098:	e69c      	b.n	800add4 <_dtoa_r+0x6c4>
 800b09a:	2600      	movs	r6, #0
 800b09c:	4637      	mov	r7, r6
 800b09e:	e7e1      	b.n	800b064 <_dtoa_r+0x954>
 800b0a0:	46bb      	mov	fp, r7
 800b0a2:	4637      	mov	r7, r6
 800b0a4:	e599      	b.n	800abda <_dtoa_r+0x4ca>
 800b0a6:	bf00      	nop
 800b0a8:	40240000 	.word	0x40240000
 800b0ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	f000 80c8 	beq.w	800b244 <_dtoa_r+0xb34>
 800b0b4:	9b04      	ldr	r3, [sp, #16]
 800b0b6:	9301      	str	r3, [sp, #4]
 800b0b8:	2d00      	cmp	r5, #0
 800b0ba:	dd05      	ble.n	800b0c8 <_dtoa_r+0x9b8>
 800b0bc:	4639      	mov	r1, r7
 800b0be:	462a      	mov	r2, r5
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	f000 fde1 	bl	800bc88 <__lshift>
 800b0c6:	4607      	mov	r7, r0
 800b0c8:	f1b8 0f00 	cmp.w	r8, #0
 800b0cc:	d05b      	beq.n	800b186 <_dtoa_r+0xa76>
 800b0ce:	6879      	ldr	r1, [r7, #4]
 800b0d0:	4620      	mov	r0, r4
 800b0d2:	f000 fbc9 	bl	800b868 <_Balloc>
 800b0d6:	4605      	mov	r5, r0
 800b0d8:	b928      	cbnz	r0, 800b0e6 <_dtoa_r+0x9d6>
 800b0da:	4b83      	ldr	r3, [pc, #524]	; (800b2e8 <_dtoa_r+0xbd8>)
 800b0dc:	4602      	mov	r2, r0
 800b0de:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b0e2:	f7ff bb2e 	b.w	800a742 <_dtoa_r+0x32>
 800b0e6:	693a      	ldr	r2, [r7, #16]
 800b0e8:	3202      	adds	r2, #2
 800b0ea:	0092      	lsls	r2, r2, #2
 800b0ec:	f107 010c 	add.w	r1, r7, #12
 800b0f0:	300c      	adds	r0, #12
 800b0f2:	f7ff fa74 	bl	800a5de <memcpy>
 800b0f6:	2201      	movs	r2, #1
 800b0f8:	4629      	mov	r1, r5
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	f000 fdc4 	bl	800bc88 <__lshift>
 800b100:	9b00      	ldr	r3, [sp, #0]
 800b102:	3301      	adds	r3, #1
 800b104:	9304      	str	r3, [sp, #16]
 800b106:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b10a:	4413      	add	r3, r2
 800b10c:	9308      	str	r3, [sp, #32]
 800b10e:	9b02      	ldr	r3, [sp, #8]
 800b110:	f003 0301 	and.w	r3, r3, #1
 800b114:	46b8      	mov	r8, r7
 800b116:	9306      	str	r3, [sp, #24]
 800b118:	4607      	mov	r7, r0
 800b11a:	9b04      	ldr	r3, [sp, #16]
 800b11c:	4631      	mov	r1, r6
 800b11e:	3b01      	subs	r3, #1
 800b120:	4650      	mov	r0, sl
 800b122:	9301      	str	r3, [sp, #4]
 800b124:	f7ff fa69 	bl	800a5fa <quorem>
 800b128:	4641      	mov	r1, r8
 800b12a:	9002      	str	r0, [sp, #8]
 800b12c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b130:	4650      	mov	r0, sl
 800b132:	f000 fe15 	bl	800bd60 <__mcmp>
 800b136:	463a      	mov	r2, r7
 800b138:	9005      	str	r0, [sp, #20]
 800b13a:	4631      	mov	r1, r6
 800b13c:	4620      	mov	r0, r4
 800b13e:	f000 fe2b 	bl	800bd98 <__mdiff>
 800b142:	68c2      	ldr	r2, [r0, #12]
 800b144:	4605      	mov	r5, r0
 800b146:	bb02      	cbnz	r2, 800b18a <_dtoa_r+0xa7a>
 800b148:	4601      	mov	r1, r0
 800b14a:	4650      	mov	r0, sl
 800b14c:	f000 fe08 	bl	800bd60 <__mcmp>
 800b150:	4602      	mov	r2, r0
 800b152:	4629      	mov	r1, r5
 800b154:	4620      	mov	r0, r4
 800b156:	9209      	str	r2, [sp, #36]	; 0x24
 800b158:	f000 fbc6 	bl	800b8e8 <_Bfree>
 800b15c:	9b07      	ldr	r3, [sp, #28]
 800b15e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b160:	9d04      	ldr	r5, [sp, #16]
 800b162:	ea43 0102 	orr.w	r1, r3, r2
 800b166:	9b06      	ldr	r3, [sp, #24]
 800b168:	4319      	orrs	r1, r3
 800b16a:	d110      	bne.n	800b18e <_dtoa_r+0xa7e>
 800b16c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b170:	d029      	beq.n	800b1c6 <_dtoa_r+0xab6>
 800b172:	9b05      	ldr	r3, [sp, #20]
 800b174:	2b00      	cmp	r3, #0
 800b176:	dd02      	ble.n	800b17e <_dtoa_r+0xa6e>
 800b178:	9b02      	ldr	r3, [sp, #8]
 800b17a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b17e:	9b01      	ldr	r3, [sp, #4]
 800b180:	f883 9000 	strb.w	r9, [r3]
 800b184:	e774      	b.n	800b070 <_dtoa_r+0x960>
 800b186:	4638      	mov	r0, r7
 800b188:	e7ba      	b.n	800b100 <_dtoa_r+0x9f0>
 800b18a:	2201      	movs	r2, #1
 800b18c:	e7e1      	b.n	800b152 <_dtoa_r+0xa42>
 800b18e:	9b05      	ldr	r3, [sp, #20]
 800b190:	2b00      	cmp	r3, #0
 800b192:	db04      	blt.n	800b19e <_dtoa_r+0xa8e>
 800b194:	9907      	ldr	r1, [sp, #28]
 800b196:	430b      	orrs	r3, r1
 800b198:	9906      	ldr	r1, [sp, #24]
 800b19a:	430b      	orrs	r3, r1
 800b19c:	d120      	bne.n	800b1e0 <_dtoa_r+0xad0>
 800b19e:	2a00      	cmp	r2, #0
 800b1a0:	dded      	ble.n	800b17e <_dtoa_r+0xa6e>
 800b1a2:	4651      	mov	r1, sl
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	f000 fd6e 	bl	800bc88 <__lshift>
 800b1ac:	4631      	mov	r1, r6
 800b1ae:	4682      	mov	sl, r0
 800b1b0:	f000 fdd6 	bl	800bd60 <__mcmp>
 800b1b4:	2800      	cmp	r0, #0
 800b1b6:	dc03      	bgt.n	800b1c0 <_dtoa_r+0xab0>
 800b1b8:	d1e1      	bne.n	800b17e <_dtoa_r+0xa6e>
 800b1ba:	f019 0f01 	tst.w	r9, #1
 800b1be:	d0de      	beq.n	800b17e <_dtoa_r+0xa6e>
 800b1c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b1c4:	d1d8      	bne.n	800b178 <_dtoa_r+0xa68>
 800b1c6:	9a01      	ldr	r2, [sp, #4]
 800b1c8:	2339      	movs	r3, #57	; 0x39
 800b1ca:	7013      	strb	r3, [r2, #0]
 800b1cc:	462b      	mov	r3, r5
 800b1ce:	461d      	mov	r5, r3
 800b1d0:	3b01      	subs	r3, #1
 800b1d2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b1d6:	2a39      	cmp	r2, #57	; 0x39
 800b1d8:	d06c      	beq.n	800b2b4 <_dtoa_r+0xba4>
 800b1da:	3201      	adds	r2, #1
 800b1dc:	701a      	strb	r2, [r3, #0]
 800b1de:	e747      	b.n	800b070 <_dtoa_r+0x960>
 800b1e0:	2a00      	cmp	r2, #0
 800b1e2:	dd07      	ble.n	800b1f4 <_dtoa_r+0xae4>
 800b1e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b1e8:	d0ed      	beq.n	800b1c6 <_dtoa_r+0xab6>
 800b1ea:	9a01      	ldr	r2, [sp, #4]
 800b1ec:	f109 0301 	add.w	r3, r9, #1
 800b1f0:	7013      	strb	r3, [r2, #0]
 800b1f2:	e73d      	b.n	800b070 <_dtoa_r+0x960>
 800b1f4:	9b04      	ldr	r3, [sp, #16]
 800b1f6:	9a08      	ldr	r2, [sp, #32]
 800b1f8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d043      	beq.n	800b288 <_dtoa_r+0xb78>
 800b200:	4651      	mov	r1, sl
 800b202:	2300      	movs	r3, #0
 800b204:	220a      	movs	r2, #10
 800b206:	4620      	mov	r0, r4
 800b208:	f000 fb90 	bl	800b92c <__multadd>
 800b20c:	45b8      	cmp	r8, r7
 800b20e:	4682      	mov	sl, r0
 800b210:	f04f 0300 	mov.w	r3, #0
 800b214:	f04f 020a 	mov.w	r2, #10
 800b218:	4641      	mov	r1, r8
 800b21a:	4620      	mov	r0, r4
 800b21c:	d107      	bne.n	800b22e <_dtoa_r+0xb1e>
 800b21e:	f000 fb85 	bl	800b92c <__multadd>
 800b222:	4680      	mov	r8, r0
 800b224:	4607      	mov	r7, r0
 800b226:	9b04      	ldr	r3, [sp, #16]
 800b228:	3301      	adds	r3, #1
 800b22a:	9304      	str	r3, [sp, #16]
 800b22c:	e775      	b.n	800b11a <_dtoa_r+0xa0a>
 800b22e:	f000 fb7d 	bl	800b92c <__multadd>
 800b232:	4639      	mov	r1, r7
 800b234:	4680      	mov	r8, r0
 800b236:	2300      	movs	r3, #0
 800b238:	220a      	movs	r2, #10
 800b23a:	4620      	mov	r0, r4
 800b23c:	f000 fb76 	bl	800b92c <__multadd>
 800b240:	4607      	mov	r7, r0
 800b242:	e7f0      	b.n	800b226 <_dtoa_r+0xb16>
 800b244:	9b04      	ldr	r3, [sp, #16]
 800b246:	9301      	str	r3, [sp, #4]
 800b248:	9d00      	ldr	r5, [sp, #0]
 800b24a:	4631      	mov	r1, r6
 800b24c:	4650      	mov	r0, sl
 800b24e:	f7ff f9d4 	bl	800a5fa <quorem>
 800b252:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b256:	9b00      	ldr	r3, [sp, #0]
 800b258:	f805 9b01 	strb.w	r9, [r5], #1
 800b25c:	1aea      	subs	r2, r5, r3
 800b25e:	9b01      	ldr	r3, [sp, #4]
 800b260:	4293      	cmp	r3, r2
 800b262:	dd07      	ble.n	800b274 <_dtoa_r+0xb64>
 800b264:	4651      	mov	r1, sl
 800b266:	2300      	movs	r3, #0
 800b268:	220a      	movs	r2, #10
 800b26a:	4620      	mov	r0, r4
 800b26c:	f000 fb5e 	bl	800b92c <__multadd>
 800b270:	4682      	mov	sl, r0
 800b272:	e7ea      	b.n	800b24a <_dtoa_r+0xb3a>
 800b274:	9b01      	ldr	r3, [sp, #4]
 800b276:	2b00      	cmp	r3, #0
 800b278:	bfc8      	it	gt
 800b27a:	461d      	movgt	r5, r3
 800b27c:	9b00      	ldr	r3, [sp, #0]
 800b27e:	bfd8      	it	le
 800b280:	2501      	movle	r5, #1
 800b282:	441d      	add	r5, r3
 800b284:	f04f 0800 	mov.w	r8, #0
 800b288:	4651      	mov	r1, sl
 800b28a:	2201      	movs	r2, #1
 800b28c:	4620      	mov	r0, r4
 800b28e:	f000 fcfb 	bl	800bc88 <__lshift>
 800b292:	4631      	mov	r1, r6
 800b294:	4682      	mov	sl, r0
 800b296:	f000 fd63 	bl	800bd60 <__mcmp>
 800b29a:	2800      	cmp	r0, #0
 800b29c:	dc96      	bgt.n	800b1cc <_dtoa_r+0xabc>
 800b29e:	d102      	bne.n	800b2a6 <_dtoa_r+0xb96>
 800b2a0:	f019 0f01 	tst.w	r9, #1
 800b2a4:	d192      	bne.n	800b1cc <_dtoa_r+0xabc>
 800b2a6:	462b      	mov	r3, r5
 800b2a8:	461d      	mov	r5, r3
 800b2aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2ae:	2a30      	cmp	r2, #48	; 0x30
 800b2b0:	d0fa      	beq.n	800b2a8 <_dtoa_r+0xb98>
 800b2b2:	e6dd      	b.n	800b070 <_dtoa_r+0x960>
 800b2b4:	9a00      	ldr	r2, [sp, #0]
 800b2b6:	429a      	cmp	r2, r3
 800b2b8:	d189      	bne.n	800b1ce <_dtoa_r+0xabe>
 800b2ba:	f10b 0b01 	add.w	fp, fp, #1
 800b2be:	2331      	movs	r3, #49	; 0x31
 800b2c0:	e796      	b.n	800b1f0 <_dtoa_r+0xae0>
 800b2c2:	4b0a      	ldr	r3, [pc, #40]	; (800b2ec <_dtoa_r+0xbdc>)
 800b2c4:	f7ff ba99 	b.w	800a7fa <_dtoa_r+0xea>
 800b2c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	f47f aa6d 	bne.w	800a7aa <_dtoa_r+0x9a>
 800b2d0:	4b07      	ldr	r3, [pc, #28]	; (800b2f0 <_dtoa_r+0xbe0>)
 800b2d2:	f7ff ba92 	b.w	800a7fa <_dtoa_r+0xea>
 800b2d6:	9b01      	ldr	r3, [sp, #4]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	dcb5      	bgt.n	800b248 <_dtoa_r+0xb38>
 800b2dc:	9b07      	ldr	r3, [sp, #28]
 800b2de:	2b02      	cmp	r3, #2
 800b2e0:	f73f aeb1 	bgt.w	800b046 <_dtoa_r+0x936>
 800b2e4:	e7b0      	b.n	800b248 <_dtoa_r+0xb38>
 800b2e6:	bf00      	nop
 800b2e8:	0800d42c 	.word	0x0800d42c
 800b2ec:	0800d38c 	.word	0x0800d38c
 800b2f0:	0800d3b0 	.word	0x0800d3b0

0800b2f4 <__ssputs_r>:
 800b2f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2f8:	688e      	ldr	r6, [r1, #8]
 800b2fa:	461f      	mov	r7, r3
 800b2fc:	42be      	cmp	r6, r7
 800b2fe:	680b      	ldr	r3, [r1, #0]
 800b300:	4682      	mov	sl, r0
 800b302:	460c      	mov	r4, r1
 800b304:	4690      	mov	r8, r2
 800b306:	d82c      	bhi.n	800b362 <__ssputs_r+0x6e>
 800b308:	898a      	ldrh	r2, [r1, #12]
 800b30a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b30e:	d026      	beq.n	800b35e <__ssputs_r+0x6a>
 800b310:	6965      	ldr	r5, [r4, #20]
 800b312:	6909      	ldr	r1, [r1, #16]
 800b314:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b318:	eba3 0901 	sub.w	r9, r3, r1
 800b31c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b320:	1c7b      	adds	r3, r7, #1
 800b322:	444b      	add	r3, r9
 800b324:	106d      	asrs	r5, r5, #1
 800b326:	429d      	cmp	r5, r3
 800b328:	bf38      	it	cc
 800b32a:	461d      	movcc	r5, r3
 800b32c:	0553      	lsls	r3, r2, #21
 800b32e:	d527      	bpl.n	800b380 <__ssputs_r+0x8c>
 800b330:	4629      	mov	r1, r5
 800b332:	f000 f95f 	bl	800b5f4 <_malloc_r>
 800b336:	4606      	mov	r6, r0
 800b338:	b360      	cbz	r0, 800b394 <__ssputs_r+0xa0>
 800b33a:	6921      	ldr	r1, [r4, #16]
 800b33c:	464a      	mov	r2, r9
 800b33e:	f7ff f94e 	bl	800a5de <memcpy>
 800b342:	89a3      	ldrh	r3, [r4, #12]
 800b344:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b34c:	81a3      	strh	r3, [r4, #12]
 800b34e:	6126      	str	r6, [r4, #16]
 800b350:	6165      	str	r5, [r4, #20]
 800b352:	444e      	add	r6, r9
 800b354:	eba5 0509 	sub.w	r5, r5, r9
 800b358:	6026      	str	r6, [r4, #0]
 800b35a:	60a5      	str	r5, [r4, #8]
 800b35c:	463e      	mov	r6, r7
 800b35e:	42be      	cmp	r6, r7
 800b360:	d900      	bls.n	800b364 <__ssputs_r+0x70>
 800b362:	463e      	mov	r6, r7
 800b364:	6820      	ldr	r0, [r4, #0]
 800b366:	4632      	mov	r2, r6
 800b368:	4641      	mov	r1, r8
 800b36a:	f000 fe6b 	bl	800c044 <memmove>
 800b36e:	68a3      	ldr	r3, [r4, #8]
 800b370:	1b9b      	subs	r3, r3, r6
 800b372:	60a3      	str	r3, [r4, #8]
 800b374:	6823      	ldr	r3, [r4, #0]
 800b376:	4433      	add	r3, r6
 800b378:	6023      	str	r3, [r4, #0]
 800b37a:	2000      	movs	r0, #0
 800b37c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b380:	462a      	mov	r2, r5
 800b382:	f000 fe30 	bl	800bfe6 <_realloc_r>
 800b386:	4606      	mov	r6, r0
 800b388:	2800      	cmp	r0, #0
 800b38a:	d1e0      	bne.n	800b34e <__ssputs_r+0x5a>
 800b38c:	6921      	ldr	r1, [r4, #16]
 800b38e:	4650      	mov	r0, sl
 800b390:	f000 fefc 	bl	800c18c <_free_r>
 800b394:	230c      	movs	r3, #12
 800b396:	f8ca 3000 	str.w	r3, [sl]
 800b39a:	89a3      	ldrh	r3, [r4, #12]
 800b39c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3a0:	81a3      	strh	r3, [r4, #12]
 800b3a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b3a6:	e7e9      	b.n	800b37c <__ssputs_r+0x88>

0800b3a8 <_svfiprintf_r>:
 800b3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3ac:	4698      	mov	r8, r3
 800b3ae:	898b      	ldrh	r3, [r1, #12]
 800b3b0:	061b      	lsls	r3, r3, #24
 800b3b2:	b09d      	sub	sp, #116	; 0x74
 800b3b4:	4607      	mov	r7, r0
 800b3b6:	460d      	mov	r5, r1
 800b3b8:	4614      	mov	r4, r2
 800b3ba:	d50e      	bpl.n	800b3da <_svfiprintf_r+0x32>
 800b3bc:	690b      	ldr	r3, [r1, #16]
 800b3be:	b963      	cbnz	r3, 800b3da <_svfiprintf_r+0x32>
 800b3c0:	2140      	movs	r1, #64	; 0x40
 800b3c2:	f000 f917 	bl	800b5f4 <_malloc_r>
 800b3c6:	6028      	str	r0, [r5, #0]
 800b3c8:	6128      	str	r0, [r5, #16]
 800b3ca:	b920      	cbnz	r0, 800b3d6 <_svfiprintf_r+0x2e>
 800b3cc:	230c      	movs	r3, #12
 800b3ce:	603b      	str	r3, [r7, #0]
 800b3d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b3d4:	e0d0      	b.n	800b578 <_svfiprintf_r+0x1d0>
 800b3d6:	2340      	movs	r3, #64	; 0x40
 800b3d8:	616b      	str	r3, [r5, #20]
 800b3da:	2300      	movs	r3, #0
 800b3dc:	9309      	str	r3, [sp, #36]	; 0x24
 800b3de:	2320      	movs	r3, #32
 800b3e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b3e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3e8:	2330      	movs	r3, #48	; 0x30
 800b3ea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b590 <_svfiprintf_r+0x1e8>
 800b3ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b3f2:	f04f 0901 	mov.w	r9, #1
 800b3f6:	4623      	mov	r3, r4
 800b3f8:	469a      	mov	sl, r3
 800b3fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3fe:	b10a      	cbz	r2, 800b404 <_svfiprintf_r+0x5c>
 800b400:	2a25      	cmp	r2, #37	; 0x25
 800b402:	d1f9      	bne.n	800b3f8 <_svfiprintf_r+0x50>
 800b404:	ebba 0b04 	subs.w	fp, sl, r4
 800b408:	d00b      	beq.n	800b422 <_svfiprintf_r+0x7a>
 800b40a:	465b      	mov	r3, fp
 800b40c:	4622      	mov	r2, r4
 800b40e:	4629      	mov	r1, r5
 800b410:	4638      	mov	r0, r7
 800b412:	f7ff ff6f 	bl	800b2f4 <__ssputs_r>
 800b416:	3001      	adds	r0, #1
 800b418:	f000 80a9 	beq.w	800b56e <_svfiprintf_r+0x1c6>
 800b41c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b41e:	445a      	add	r2, fp
 800b420:	9209      	str	r2, [sp, #36]	; 0x24
 800b422:	f89a 3000 	ldrb.w	r3, [sl]
 800b426:	2b00      	cmp	r3, #0
 800b428:	f000 80a1 	beq.w	800b56e <_svfiprintf_r+0x1c6>
 800b42c:	2300      	movs	r3, #0
 800b42e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b432:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b436:	f10a 0a01 	add.w	sl, sl, #1
 800b43a:	9304      	str	r3, [sp, #16]
 800b43c:	9307      	str	r3, [sp, #28]
 800b43e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b442:	931a      	str	r3, [sp, #104]	; 0x68
 800b444:	4654      	mov	r4, sl
 800b446:	2205      	movs	r2, #5
 800b448:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b44c:	4850      	ldr	r0, [pc, #320]	; (800b590 <_svfiprintf_r+0x1e8>)
 800b44e:	f7f4 fec7 	bl	80001e0 <memchr>
 800b452:	9a04      	ldr	r2, [sp, #16]
 800b454:	b9d8      	cbnz	r0, 800b48e <_svfiprintf_r+0xe6>
 800b456:	06d0      	lsls	r0, r2, #27
 800b458:	bf44      	itt	mi
 800b45a:	2320      	movmi	r3, #32
 800b45c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b460:	0711      	lsls	r1, r2, #28
 800b462:	bf44      	itt	mi
 800b464:	232b      	movmi	r3, #43	; 0x2b
 800b466:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b46a:	f89a 3000 	ldrb.w	r3, [sl]
 800b46e:	2b2a      	cmp	r3, #42	; 0x2a
 800b470:	d015      	beq.n	800b49e <_svfiprintf_r+0xf6>
 800b472:	9a07      	ldr	r2, [sp, #28]
 800b474:	4654      	mov	r4, sl
 800b476:	2000      	movs	r0, #0
 800b478:	f04f 0c0a 	mov.w	ip, #10
 800b47c:	4621      	mov	r1, r4
 800b47e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b482:	3b30      	subs	r3, #48	; 0x30
 800b484:	2b09      	cmp	r3, #9
 800b486:	d94d      	bls.n	800b524 <_svfiprintf_r+0x17c>
 800b488:	b1b0      	cbz	r0, 800b4b8 <_svfiprintf_r+0x110>
 800b48a:	9207      	str	r2, [sp, #28]
 800b48c:	e014      	b.n	800b4b8 <_svfiprintf_r+0x110>
 800b48e:	eba0 0308 	sub.w	r3, r0, r8
 800b492:	fa09 f303 	lsl.w	r3, r9, r3
 800b496:	4313      	orrs	r3, r2
 800b498:	9304      	str	r3, [sp, #16]
 800b49a:	46a2      	mov	sl, r4
 800b49c:	e7d2      	b.n	800b444 <_svfiprintf_r+0x9c>
 800b49e:	9b03      	ldr	r3, [sp, #12]
 800b4a0:	1d19      	adds	r1, r3, #4
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	9103      	str	r1, [sp, #12]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	bfbb      	ittet	lt
 800b4aa:	425b      	neglt	r3, r3
 800b4ac:	f042 0202 	orrlt.w	r2, r2, #2
 800b4b0:	9307      	strge	r3, [sp, #28]
 800b4b2:	9307      	strlt	r3, [sp, #28]
 800b4b4:	bfb8      	it	lt
 800b4b6:	9204      	strlt	r2, [sp, #16]
 800b4b8:	7823      	ldrb	r3, [r4, #0]
 800b4ba:	2b2e      	cmp	r3, #46	; 0x2e
 800b4bc:	d10c      	bne.n	800b4d8 <_svfiprintf_r+0x130>
 800b4be:	7863      	ldrb	r3, [r4, #1]
 800b4c0:	2b2a      	cmp	r3, #42	; 0x2a
 800b4c2:	d134      	bne.n	800b52e <_svfiprintf_r+0x186>
 800b4c4:	9b03      	ldr	r3, [sp, #12]
 800b4c6:	1d1a      	adds	r2, r3, #4
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	9203      	str	r2, [sp, #12]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	bfb8      	it	lt
 800b4d0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b4d4:	3402      	adds	r4, #2
 800b4d6:	9305      	str	r3, [sp, #20]
 800b4d8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b5a0 <_svfiprintf_r+0x1f8>
 800b4dc:	7821      	ldrb	r1, [r4, #0]
 800b4de:	2203      	movs	r2, #3
 800b4e0:	4650      	mov	r0, sl
 800b4e2:	f7f4 fe7d 	bl	80001e0 <memchr>
 800b4e6:	b138      	cbz	r0, 800b4f8 <_svfiprintf_r+0x150>
 800b4e8:	9b04      	ldr	r3, [sp, #16]
 800b4ea:	eba0 000a 	sub.w	r0, r0, sl
 800b4ee:	2240      	movs	r2, #64	; 0x40
 800b4f0:	4082      	lsls	r2, r0
 800b4f2:	4313      	orrs	r3, r2
 800b4f4:	3401      	adds	r4, #1
 800b4f6:	9304      	str	r3, [sp, #16]
 800b4f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4fc:	4825      	ldr	r0, [pc, #148]	; (800b594 <_svfiprintf_r+0x1ec>)
 800b4fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b502:	2206      	movs	r2, #6
 800b504:	f7f4 fe6c 	bl	80001e0 <memchr>
 800b508:	2800      	cmp	r0, #0
 800b50a:	d038      	beq.n	800b57e <_svfiprintf_r+0x1d6>
 800b50c:	4b22      	ldr	r3, [pc, #136]	; (800b598 <_svfiprintf_r+0x1f0>)
 800b50e:	bb1b      	cbnz	r3, 800b558 <_svfiprintf_r+0x1b0>
 800b510:	9b03      	ldr	r3, [sp, #12]
 800b512:	3307      	adds	r3, #7
 800b514:	f023 0307 	bic.w	r3, r3, #7
 800b518:	3308      	adds	r3, #8
 800b51a:	9303      	str	r3, [sp, #12]
 800b51c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b51e:	4433      	add	r3, r6
 800b520:	9309      	str	r3, [sp, #36]	; 0x24
 800b522:	e768      	b.n	800b3f6 <_svfiprintf_r+0x4e>
 800b524:	fb0c 3202 	mla	r2, ip, r2, r3
 800b528:	460c      	mov	r4, r1
 800b52a:	2001      	movs	r0, #1
 800b52c:	e7a6      	b.n	800b47c <_svfiprintf_r+0xd4>
 800b52e:	2300      	movs	r3, #0
 800b530:	3401      	adds	r4, #1
 800b532:	9305      	str	r3, [sp, #20]
 800b534:	4619      	mov	r1, r3
 800b536:	f04f 0c0a 	mov.w	ip, #10
 800b53a:	4620      	mov	r0, r4
 800b53c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b540:	3a30      	subs	r2, #48	; 0x30
 800b542:	2a09      	cmp	r2, #9
 800b544:	d903      	bls.n	800b54e <_svfiprintf_r+0x1a6>
 800b546:	2b00      	cmp	r3, #0
 800b548:	d0c6      	beq.n	800b4d8 <_svfiprintf_r+0x130>
 800b54a:	9105      	str	r1, [sp, #20]
 800b54c:	e7c4      	b.n	800b4d8 <_svfiprintf_r+0x130>
 800b54e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b552:	4604      	mov	r4, r0
 800b554:	2301      	movs	r3, #1
 800b556:	e7f0      	b.n	800b53a <_svfiprintf_r+0x192>
 800b558:	ab03      	add	r3, sp, #12
 800b55a:	9300      	str	r3, [sp, #0]
 800b55c:	462a      	mov	r2, r5
 800b55e:	4b0f      	ldr	r3, [pc, #60]	; (800b59c <_svfiprintf_r+0x1f4>)
 800b560:	a904      	add	r1, sp, #16
 800b562:	4638      	mov	r0, r7
 800b564:	f7fe fb5a 	bl	8009c1c <_printf_float>
 800b568:	1c42      	adds	r2, r0, #1
 800b56a:	4606      	mov	r6, r0
 800b56c:	d1d6      	bne.n	800b51c <_svfiprintf_r+0x174>
 800b56e:	89ab      	ldrh	r3, [r5, #12]
 800b570:	065b      	lsls	r3, r3, #25
 800b572:	f53f af2d 	bmi.w	800b3d0 <_svfiprintf_r+0x28>
 800b576:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b578:	b01d      	add	sp, #116	; 0x74
 800b57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b57e:	ab03      	add	r3, sp, #12
 800b580:	9300      	str	r3, [sp, #0]
 800b582:	462a      	mov	r2, r5
 800b584:	4b05      	ldr	r3, [pc, #20]	; (800b59c <_svfiprintf_r+0x1f4>)
 800b586:	a904      	add	r1, sp, #16
 800b588:	4638      	mov	r0, r7
 800b58a:	f7fe fdeb 	bl	800a164 <_printf_i>
 800b58e:	e7eb      	b.n	800b568 <_svfiprintf_r+0x1c0>
 800b590:	0800d43d 	.word	0x0800d43d
 800b594:	0800d447 	.word	0x0800d447
 800b598:	08009c1d 	.word	0x08009c1d
 800b59c:	0800b2f5 	.word	0x0800b2f5
 800b5a0:	0800d443 	.word	0x0800d443

0800b5a4 <malloc>:
 800b5a4:	4b02      	ldr	r3, [pc, #8]	; (800b5b0 <malloc+0xc>)
 800b5a6:	4601      	mov	r1, r0
 800b5a8:	6818      	ldr	r0, [r3, #0]
 800b5aa:	f000 b823 	b.w	800b5f4 <_malloc_r>
 800b5ae:	bf00      	nop
 800b5b0:	20000118 	.word	0x20000118

0800b5b4 <sbrk_aligned>:
 800b5b4:	b570      	push	{r4, r5, r6, lr}
 800b5b6:	4e0e      	ldr	r6, [pc, #56]	; (800b5f0 <sbrk_aligned+0x3c>)
 800b5b8:	460c      	mov	r4, r1
 800b5ba:	6831      	ldr	r1, [r6, #0]
 800b5bc:	4605      	mov	r5, r0
 800b5be:	b911      	cbnz	r1, 800b5c6 <sbrk_aligned+0x12>
 800b5c0:	f000 fd8e 	bl	800c0e0 <_sbrk_r>
 800b5c4:	6030      	str	r0, [r6, #0]
 800b5c6:	4621      	mov	r1, r4
 800b5c8:	4628      	mov	r0, r5
 800b5ca:	f000 fd89 	bl	800c0e0 <_sbrk_r>
 800b5ce:	1c43      	adds	r3, r0, #1
 800b5d0:	d00a      	beq.n	800b5e8 <sbrk_aligned+0x34>
 800b5d2:	1cc4      	adds	r4, r0, #3
 800b5d4:	f024 0403 	bic.w	r4, r4, #3
 800b5d8:	42a0      	cmp	r0, r4
 800b5da:	d007      	beq.n	800b5ec <sbrk_aligned+0x38>
 800b5dc:	1a21      	subs	r1, r4, r0
 800b5de:	4628      	mov	r0, r5
 800b5e0:	f000 fd7e 	bl	800c0e0 <_sbrk_r>
 800b5e4:	3001      	adds	r0, #1
 800b5e6:	d101      	bne.n	800b5ec <sbrk_aligned+0x38>
 800b5e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	bd70      	pop	{r4, r5, r6, pc}
 800b5f0:	2000483c 	.word	0x2000483c

0800b5f4 <_malloc_r>:
 800b5f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5f8:	1ccd      	adds	r5, r1, #3
 800b5fa:	f025 0503 	bic.w	r5, r5, #3
 800b5fe:	3508      	adds	r5, #8
 800b600:	2d0c      	cmp	r5, #12
 800b602:	bf38      	it	cc
 800b604:	250c      	movcc	r5, #12
 800b606:	2d00      	cmp	r5, #0
 800b608:	4607      	mov	r7, r0
 800b60a:	db01      	blt.n	800b610 <_malloc_r+0x1c>
 800b60c:	42a9      	cmp	r1, r5
 800b60e:	d905      	bls.n	800b61c <_malloc_r+0x28>
 800b610:	230c      	movs	r3, #12
 800b612:	603b      	str	r3, [r7, #0]
 800b614:	2600      	movs	r6, #0
 800b616:	4630      	mov	r0, r6
 800b618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b61c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b6f0 <_malloc_r+0xfc>
 800b620:	f000 f916 	bl	800b850 <__malloc_lock>
 800b624:	f8d8 3000 	ldr.w	r3, [r8]
 800b628:	461c      	mov	r4, r3
 800b62a:	bb5c      	cbnz	r4, 800b684 <_malloc_r+0x90>
 800b62c:	4629      	mov	r1, r5
 800b62e:	4638      	mov	r0, r7
 800b630:	f7ff ffc0 	bl	800b5b4 <sbrk_aligned>
 800b634:	1c43      	adds	r3, r0, #1
 800b636:	4604      	mov	r4, r0
 800b638:	d155      	bne.n	800b6e6 <_malloc_r+0xf2>
 800b63a:	f8d8 4000 	ldr.w	r4, [r8]
 800b63e:	4626      	mov	r6, r4
 800b640:	2e00      	cmp	r6, #0
 800b642:	d145      	bne.n	800b6d0 <_malloc_r+0xdc>
 800b644:	2c00      	cmp	r4, #0
 800b646:	d048      	beq.n	800b6da <_malloc_r+0xe6>
 800b648:	6823      	ldr	r3, [r4, #0]
 800b64a:	4631      	mov	r1, r6
 800b64c:	4638      	mov	r0, r7
 800b64e:	eb04 0903 	add.w	r9, r4, r3
 800b652:	f000 fd45 	bl	800c0e0 <_sbrk_r>
 800b656:	4581      	cmp	r9, r0
 800b658:	d13f      	bne.n	800b6da <_malloc_r+0xe6>
 800b65a:	6821      	ldr	r1, [r4, #0]
 800b65c:	1a6d      	subs	r5, r5, r1
 800b65e:	4629      	mov	r1, r5
 800b660:	4638      	mov	r0, r7
 800b662:	f7ff ffa7 	bl	800b5b4 <sbrk_aligned>
 800b666:	3001      	adds	r0, #1
 800b668:	d037      	beq.n	800b6da <_malloc_r+0xe6>
 800b66a:	6823      	ldr	r3, [r4, #0]
 800b66c:	442b      	add	r3, r5
 800b66e:	6023      	str	r3, [r4, #0]
 800b670:	f8d8 3000 	ldr.w	r3, [r8]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d038      	beq.n	800b6ea <_malloc_r+0xf6>
 800b678:	685a      	ldr	r2, [r3, #4]
 800b67a:	42a2      	cmp	r2, r4
 800b67c:	d12b      	bne.n	800b6d6 <_malloc_r+0xe2>
 800b67e:	2200      	movs	r2, #0
 800b680:	605a      	str	r2, [r3, #4]
 800b682:	e00f      	b.n	800b6a4 <_malloc_r+0xb0>
 800b684:	6822      	ldr	r2, [r4, #0]
 800b686:	1b52      	subs	r2, r2, r5
 800b688:	d41f      	bmi.n	800b6ca <_malloc_r+0xd6>
 800b68a:	2a0b      	cmp	r2, #11
 800b68c:	d917      	bls.n	800b6be <_malloc_r+0xca>
 800b68e:	1961      	adds	r1, r4, r5
 800b690:	42a3      	cmp	r3, r4
 800b692:	6025      	str	r5, [r4, #0]
 800b694:	bf18      	it	ne
 800b696:	6059      	strne	r1, [r3, #4]
 800b698:	6863      	ldr	r3, [r4, #4]
 800b69a:	bf08      	it	eq
 800b69c:	f8c8 1000 	streq.w	r1, [r8]
 800b6a0:	5162      	str	r2, [r4, r5]
 800b6a2:	604b      	str	r3, [r1, #4]
 800b6a4:	4638      	mov	r0, r7
 800b6a6:	f104 060b 	add.w	r6, r4, #11
 800b6aa:	f000 f8d7 	bl	800b85c <__malloc_unlock>
 800b6ae:	f026 0607 	bic.w	r6, r6, #7
 800b6b2:	1d23      	adds	r3, r4, #4
 800b6b4:	1af2      	subs	r2, r6, r3
 800b6b6:	d0ae      	beq.n	800b616 <_malloc_r+0x22>
 800b6b8:	1b9b      	subs	r3, r3, r6
 800b6ba:	50a3      	str	r3, [r4, r2]
 800b6bc:	e7ab      	b.n	800b616 <_malloc_r+0x22>
 800b6be:	42a3      	cmp	r3, r4
 800b6c0:	6862      	ldr	r2, [r4, #4]
 800b6c2:	d1dd      	bne.n	800b680 <_malloc_r+0x8c>
 800b6c4:	f8c8 2000 	str.w	r2, [r8]
 800b6c8:	e7ec      	b.n	800b6a4 <_malloc_r+0xb0>
 800b6ca:	4623      	mov	r3, r4
 800b6cc:	6864      	ldr	r4, [r4, #4]
 800b6ce:	e7ac      	b.n	800b62a <_malloc_r+0x36>
 800b6d0:	4634      	mov	r4, r6
 800b6d2:	6876      	ldr	r6, [r6, #4]
 800b6d4:	e7b4      	b.n	800b640 <_malloc_r+0x4c>
 800b6d6:	4613      	mov	r3, r2
 800b6d8:	e7cc      	b.n	800b674 <_malloc_r+0x80>
 800b6da:	230c      	movs	r3, #12
 800b6dc:	603b      	str	r3, [r7, #0]
 800b6de:	4638      	mov	r0, r7
 800b6e0:	f000 f8bc 	bl	800b85c <__malloc_unlock>
 800b6e4:	e797      	b.n	800b616 <_malloc_r+0x22>
 800b6e6:	6025      	str	r5, [r4, #0]
 800b6e8:	e7dc      	b.n	800b6a4 <_malloc_r+0xb0>
 800b6ea:	605b      	str	r3, [r3, #4]
 800b6ec:	deff      	udf	#255	; 0xff
 800b6ee:	bf00      	nop
 800b6f0:	20004838 	.word	0x20004838

0800b6f4 <__sflush_r>:
 800b6f4:	898a      	ldrh	r2, [r1, #12]
 800b6f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6fa:	4605      	mov	r5, r0
 800b6fc:	0710      	lsls	r0, r2, #28
 800b6fe:	460c      	mov	r4, r1
 800b700:	d458      	bmi.n	800b7b4 <__sflush_r+0xc0>
 800b702:	684b      	ldr	r3, [r1, #4]
 800b704:	2b00      	cmp	r3, #0
 800b706:	dc05      	bgt.n	800b714 <__sflush_r+0x20>
 800b708:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	dc02      	bgt.n	800b714 <__sflush_r+0x20>
 800b70e:	2000      	movs	r0, #0
 800b710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b714:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b716:	2e00      	cmp	r6, #0
 800b718:	d0f9      	beq.n	800b70e <__sflush_r+0x1a>
 800b71a:	2300      	movs	r3, #0
 800b71c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b720:	682f      	ldr	r7, [r5, #0]
 800b722:	6a21      	ldr	r1, [r4, #32]
 800b724:	602b      	str	r3, [r5, #0]
 800b726:	d032      	beq.n	800b78e <__sflush_r+0x9a>
 800b728:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b72a:	89a3      	ldrh	r3, [r4, #12]
 800b72c:	075a      	lsls	r2, r3, #29
 800b72e:	d505      	bpl.n	800b73c <__sflush_r+0x48>
 800b730:	6863      	ldr	r3, [r4, #4]
 800b732:	1ac0      	subs	r0, r0, r3
 800b734:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b736:	b10b      	cbz	r3, 800b73c <__sflush_r+0x48>
 800b738:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b73a:	1ac0      	subs	r0, r0, r3
 800b73c:	2300      	movs	r3, #0
 800b73e:	4602      	mov	r2, r0
 800b740:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b742:	6a21      	ldr	r1, [r4, #32]
 800b744:	4628      	mov	r0, r5
 800b746:	47b0      	blx	r6
 800b748:	1c43      	adds	r3, r0, #1
 800b74a:	89a3      	ldrh	r3, [r4, #12]
 800b74c:	d106      	bne.n	800b75c <__sflush_r+0x68>
 800b74e:	6829      	ldr	r1, [r5, #0]
 800b750:	291d      	cmp	r1, #29
 800b752:	d82b      	bhi.n	800b7ac <__sflush_r+0xb8>
 800b754:	4a29      	ldr	r2, [pc, #164]	; (800b7fc <__sflush_r+0x108>)
 800b756:	410a      	asrs	r2, r1
 800b758:	07d6      	lsls	r6, r2, #31
 800b75a:	d427      	bmi.n	800b7ac <__sflush_r+0xb8>
 800b75c:	2200      	movs	r2, #0
 800b75e:	6062      	str	r2, [r4, #4]
 800b760:	04d9      	lsls	r1, r3, #19
 800b762:	6922      	ldr	r2, [r4, #16]
 800b764:	6022      	str	r2, [r4, #0]
 800b766:	d504      	bpl.n	800b772 <__sflush_r+0x7e>
 800b768:	1c42      	adds	r2, r0, #1
 800b76a:	d101      	bne.n	800b770 <__sflush_r+0x7c>
 800b76c:	682b      	ldr	r3, [r5, #0]
 800b76e:	b903      	cbnz	r3, 800b772 <__sflush_r+0x7e>
 800b770:	6560      	str	r0, [r4, #84]	; 0x54
 800b772:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b774:	602f      	str	r7, [r5, #0]
 800b776:	2900      	cmp	r1, #0
 800b778:	d0c9      	beq.n	800b70e <__sflush_r+0x1a>
 800b77a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b77e:	4299      	cmp	r1, r3
 800b780:	d002      	beq.n	800b788 <__sflush_r+0x94>
 800b782:	4628      	mov	r0, r5
 800b784:	f000 fd02 	bl	800c18c <_free_r>
 800b788:	2000      	movs	r0, #0
 800b78a:	6360      	str	r0, [r4, #52]	; 0x34
 800b78c:	e7c0      	b.n	800b710 <__sflush_r+0x1c>
 800b78e:	2301      	movs	r3, #1
 800b790:	4628      	mov	r0, r5
 800b792:	47b0      	blx	r6
 800b794:	1c41      	adds	r1, r0, #1
 800b796:	d1c8      	bne.n	800b72a <__sflush_r+0x36>
 800b798:	682b      	ldr	r3, [r5, #0]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d0c5      	beq.n	800b72a <__sflush_r+0x36>
 800b79e:	2b1d      	cmp	r3, #29
 800b7a0:	d001      	beq.n	800b7a6 <__sflush_r+0xb2>
 800b7a2:	2b16      	cmp	r3, #22
 800b7a4:	d101      	bne.n	800b7aa <__sflush_r+0xb6>
 800b7a6:	602f      	str	r7, [r5, #0]
 800b7a8:	e7b1      	b.n	800b70e <__sflush_r+0x1a>
 800b7aa:	89a3      	ldrh	r3, [r4, #12]
 800b7ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7b0:	81a3      	strh	r3, [r4, #12]
 800b7b2:	e7ad      	b.n	800b710 <__sflush_r+0x1c>
 800b7b4:	690f      	ldr	r7, [r1, #16]
 800b7b6:	2f00      	cmp	r7, #0
 800b7b8:	d0a9      	beq.n	800b70e <__sflush_r+0x1a>
 800b7ba:	0793      	lsls	r3, r2, #30
 800b7bc:	680e      	ldr	r6, [r1, #0]
 800b7be:	bf08      	it	eq
 800b7c0:	694b      	ldreq	r3, [r1, #20]
 800b7c2:	600f      	str	r7, [r1, #0]
 800b7c4:	bf18      	it	ne
 800b7c6:	2300      	movne	r3, #0
 800b7c8:	eba6 0807 	sub.w	r8, r6, r7
 800b7cc:	608b      	str	r3, [r1, #8]
 800b7ce:	f1b8 0f00 	cmp.w	r8, #0
 800b7d2:	dd9c      	ble.n	800b70e <__sflush_r+0x1a>
 800b7d4:	6a21      	ldr	r1, [r4, #32]
 800b7d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b7d8:	4643      	mov	r3, r8
 800b7da:	463a      	mov	r2, r7
 800b7dc:	4628      	mov	r0, r5
 800b7de:	47b0      	blx	r6
 800b7e0:	2800      	cmp	r0, #0
 800b7e2:	dc06      	bgt.n	800b7f2 <__sflush_r+0xfe>
 800b7e4:	89a3      	ldrh	r3, [r4, #12]
 800b7e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7ea:	81a3      	strh	r3, [r4, #12]
 800b7ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b7f0:	e78e      	b.n	800b710 <__sflush_r+0x1c>
 800b7f2:	4407      	add	r7, r0
 800b7f4:	eba8 0800 	sub.w	r8, r8, r0
 800b7f8:	e7e9      	b.n	800b7ce <__sflush_r+0xda>
 800b7fa:	bf00      	nop
 800b7fc:	dfbffffe 	.word	0xdfbffffe

0800b800 <_fflush_r>:
 800b800:	b538      	push	{r3, r4, r5, lr}
 800b802:	690b      	ldr	r3, [r1, #16]
 800b804:	4605      	mov	r5, r0
 800b806:	460c      	mov	r4, r1
 800b808:	b913      	cbnz	r3, 800b810 <_fflush_r+0x10>
 800b80a:	2500      	movs	r5, #0
 800b80c:	4628      	mov	r0, r5
 800b80e:	bd38      	pop	{r3, r4, r5, pc}
 800b810:	b118      	cbz	r0, 800b81a <_fflush_r+0x1a>
 800b812:	6a03      	ldr	r3, [r0, #32]
 800b814:	b90b      	cbnz	r3, 800b81a <_fflush_r+0x1a>
 800b816:	f7fe fe53 	bl	800a4c0 <__sinit>
 800b81a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d0f3      	beq.n	800b80a <_fflush_r+0xa>
 800b822:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b824:	07d0      	lsls	r0, r2, #31
 800b826:	d404      	bmi.n	800b832 <_fflush_r+0x32>
 800b828:	0599      	lsls	r1, r3, #22
 800b82a:	d402      	bmi.n	800b832 <_fflush_r+0x32>
 800b82c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b82e:	f7fe fed4 	bl	800a5da <__retarget_lock_acquire_recursive>
 800b832:	4628      	mov	r0, r5
 800b834:	4621      	mov	r1, r4
 800b836:	f7ff ff5d 	bl	800b6f4 <__sflush_r>
 800b83a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b83c:	07da      	lsls	r2, r3, #31
 800b83e:	4605      	mov	r5, r0
 800b840:	d4e4      	bmi.n	800b80c <_fflush_r+0xc>
 800b842:	89a3      	ldrh	r3, [r4, #12]
 800b844:	059b      	lsls	r3, r3, #22
 800b846:	d4e1      	bmi.n	800b80c <_fflush_r+0xc>
 800b848:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b84a:	f7fe fec7 	bl	800a5dc <__retarget_lock_release_recursive>
 800b84e:	e7dd      	b.n	800b80c <_fflush_r+0xc>

0800b850 <__malloc_lock>:
 800b850:	4801      	ldr	r0, [pc, #4]	; (800b858 <__malloc_lock+0x8>)
 800b852:	f7fe bec2 	b.w	800a5da <__retarget_lock_acquire_recursive>
 800b856:	bf00      	nop
 800b858:	20004834 	.word	0x20004834

0800b85c <__malloc_unlock>:
 800b85c:	4801      	ldr	r0, [pc, #4]	; (800b864 <__malloc_unlock+0x8>)
 800b85e:	f7fe bebd 	b.w	800a5dc <__retarget_lock_release_recursive>
 800b862:	bf00      	nop
 800b864:	20004834 	.word	0x20004834

0800b868 <_Balloc>:
 800b868:	b570      	push	{r4, r5, r6, lr}
 800b86a:	69c6      	ldr	r6, [r0, #28]
 800b86c:	4604      	mov	r4, r0
 800b86e:	460d      	mov	r5, r1
 800b870:	b976      	cbnz	r6, 800b890 <_Balloc+0x28>
 800b872:	2010      	movs	r0, #16
 800b874:	f7ff fe96 	bl	800b5a4 <malloc>
 800b878:	4602      	mov	r2, r0
 800b87a:	61e0      	str	r0, [r4, #28]
 800b87c:	b920      	cbnz	r0, 800b888 <_Balloc+0x20>
 800b87e:	4b18      	ldr	r3, [pc, #96]	; (800b8e0 <_Balloc+0x78>)
 800b880:	4818      	ldr	r0, [pc, #96]	; (800b8e4 <_Balloc+0x7c>)
 800b882:	216b      	movs	r1, #107	; 0x6b
 800b884:	f000 fc4e 	bl	800c124 <__assert_func>
 800b888:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b88c:	6006      	str	r6, [r0, #0]
 800b88e:	60c6      	str	r6, [r0, #12]
 800b890:	69e6      	ldr	r6, [r4, #28]
 800b892:	68f3      	ldr	r3, [r6, #12]
 800b894:	b183      	cbz	r3, 800b8b8 <_Balloc+0x50>
 800b896:	69e3      	ldr	r3, [r4, #28]
 800b898:	68db      	ldr	r3, [r3, #12]
 800b89a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b89e:	b9b8      	cbnz	r0, 800b8d0 <_Balloc+0x68>
 800b8a0:	2101      	movs	r1, #1
 800b8a2:	fa01 f605 	lsl.w	r6, r1, r5
 800b8a6:	1d72      	adds	r2, r6, #5
 800b8a8:	0092      	lsls	r2, r2, #2
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	f000 fc58 	bl	800c160 <_calloc_r>
 800b8b0:	b160      	cbz	r0, 800b8cc <_Balloc+0x64>
 800b8b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b8b6:	e00e      	b.n	800b8d6 <_Balloc+0x6e>
 800b8b8:	2221      	movs	r2, #33	; 0x21
 800b8ba:	2104      	movs	r1, #4
 800b8bc:	4620      	mov	r0, r4
 800b8be:	f000 fc4f 	bl	800c160 <_calloc_r>
 800b8c2:	69e3      	ldr	r3, [r4, #28]
 800b8c4:	60f0      	str	r0, [r6, #12]
 800b8c6:	68db      	ldr	r3, [r3, #12]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d1e4      	bne.n	800b896 <_Balloc+0x2e>
 800b8cc:	2000      	movs	r0, #0
 800b8ce:	bd70      	pop	{r4, r5, r6, pc}
 800b8d0:	6802      	ldr	r2, [r0, #0]
 800b8d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b8dc:	e7f7      	b.n	800b8ce <_Balloc+0x66>
 800b8de:	bf00      	nop
 800b8e0:	0800d3bd 	.word	0x0800d3bd
 800b8e4:	0800d44e 	.word	0x0800d44e

0800b8e8 <_Bfree>:
 800b8e8:	b570      	push	{r4, r5, r6, lr}
 800b8ea:	69c6      	ldr	r6, [r0, #28]
 800b8ec:	4605      	mov	r5, r0
 800b8ee:	460c      	mov	r4, r1
 800b8f0:	b976      	cbnz	r6, 800b910 <_Bfree+0x28>
 800b8f2:	2010      	movs	r0, #16
 800b8f4:	f7ff fe56 	bl	800b5a4 <malloc>
 800b8f8:	4602      	mov	r2, r0
 800b8fa:	61e8      	str	r0, [r5, #28]
 800b8fc:	b920      	cbnz	r0, 800b908 <_Bfree+0x20>
 800b8fe:	4b09      	ldr	r3, [pc, #36]	; (800b924 <_Bfree+0x3c>)
 800b900:	4809      	ldr	r0, [pc, #36]	; (800b928 <_Bfree+0x40>)
 800b902:	218f      	movs	r1, #143	; 0x8f
 800b904:	f000 fc0e 	bl	800c124 <__assert_func>
 800b908:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b90c:	6006      	str	r6, [r0, #0]
 800b90e:	60c6      	str	r6, [r0, #12]
 800b910:	b13c      	cbz	r4, 800b922 <_Bfree+0x3a>
 800b912:	69eb      	ldr	r3, [r5, #28]
 800b914:	6862      	ldr	r2, [r4, #4]
 800b916:	68db      	ldr	r3, [r3, #12]
 800b918:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b91c:	6021      	str	r1, [r4, #0]
 800b91e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b922:	bd70      	pop	{r4, r5, r6, pc}
 800b924:	0800d3bd 	.word	0x0800d3bd
 800b928:	0800d44e 	.word	0x0800d44e

0800b92c <__multadd>:
 800b92c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b930:	690d      	ldr	r5, [r1, #16]
 800b932:	4607      	mov	r7, r0
 800b934:	460c      	mov	r4, r1
 800b936:	461e      	mov	r6, r3
 800b938:	f101 0c14 	add.w	ip, r1, #20
 800b93c:	2000      	movs	r0, #0
 800b93e:	f8dc 3000 	ldr.w	r3, [ip]
 800b942:	b299      	uxth	r1, r3
 800b944:	fb02 6101 	mla	r1, r2, r1, r6
 800b948:	0c1e      	lsrs	r6, r3, #16
 800b94a:	0c0b      	lsrs	r3, r1, #16
 800b94c:	fb02 3306 	mla	r3, r2, r6, r3
 800b950:	b289      	uxth	r1, r1
 800b952:	3001      	adds	r0, #1
 800b954:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b958:	4285      	cmp	r5, r0
 800b95a:	f84c 1b04 	str.w	r1, [ip], #4
 800b95e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b962:	dcec      	bgt.n	800b93e <__multadd+0x12>
 800b964:	b30e      	cbz	r6, 800b9aa <__multadd+0x7e>
 800b966:	68a3      	ldr	r3, [r4, #8]
 800b968:	42ab      	cmp	r3, r5
 800b96a:	dc19      	bgt.n	800b9a0 <__multadd+0x74>
 800b96c:	6861      	ldr	r1, [r4, #4]
 800b96e:	4638      	mov	r0, r7
 800b970:	3101      	adds	r1, #1
 800b972:	f7ff ff79 	bl	800b868 <_Balloc>
 800b976:	4680      	mov	r8, r0
 800b978:	b928      	cbnz	r0, 800b986 <__multadd+0x5a>
 800b97a:	4602      	mov	r2, r0
 800b97c:	4b0c      	ldr	r3, [pc, #48]	; (800b9b0 <__multadd+0x84>)
 800b97e:	480d      	ldr	r0, [pc, #52]	; (800b9b4 <__multadd+0x88>)
 800b980:	21ba      	movs	r1, #186	; 0xba
 800b982:	f000 fbcf 	bl	800c124 <__assert_func>
 800b986:	6922      	ldr	r2, [r4, #16]
 800b988:	3202      	adds	r2, #2
 800b98a:	f104 010c 	add.w	r1, r4, #12
 800b98e:	0092      	lsls	r2, r2, #2
 800b990:	300c      	adds	r0, #12
 800b992:	f7fe fe24 	bl	800a5de <memcpy>
 800b996:	4621      	mov	r1, r4
 800b998:	4638      	mov	r0, r7
 800b99a:	f7ff ffa5 	bl	800b8e8 <_Bfree>
 800b99e:	4644      	mov	r4, r8
 800b9a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b9a4:	3501      	adds	r5, #1
 800b9a6:	615e      	str	r6, [r3, #20]
 800b9a8:	6125      	str	r5, [r4, #16]
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9b0:	0800d42c 	.word	0x0800d42c
 800b9b4:	0800d44e 	.word	0x0800d44e

0800b9b8 <__hi0bits>:
 800b9b8:	0c03      	lsrs	r3, r0, #16
 800b9ba:	041b      	lsls	r3, r3, #16
 800b9bc:	b9d3      	cbnz	r3, 800b9f4 <__hi0bits+0x3c>
 800b9be:	0400      	lsls	r0, r0, #16
 800b9c0:	2310      	movs	r3, #16
 800b9c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b9c6:	bf04      	itt	eq
 800b9c8:	0200      	lsleq	r0, r0, #8
 800b9ca:	3308      	addeq	r3, #8
 800b9cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b9d0:	bf04      	itt	eq
 800b9d2:	0100      	lsleq	r0, r0, #4
 800b9d4:	3304      	addeq	r3, #4
 800b9d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b9da:	bf04      	itt	eq
 800b9dc:	0080      	lsleq	r0, r0, #2
 800b9de:	3302      	addeq	r3, #2
 800b9e0:	2800      	cmp	r0, #0
 800b9e2:	db05      	blt.n	800b9f0 <__hi0bits+0x38>
 800b9e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b9e8:	f103 0301 	add.w	r3, r3, #1
 800b9ec:	bf08      	it	eq
 800b9ee:	2320      	moveq	r3, #32
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	4770      	bx	lr
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	e7e4      	b.n	800b9c2 <__hi0bits+0xa>

0800b9f8 <__lo0bits>:
 800b9f8:	6803      	ldr	r3, [r0, #0]
 800b9fa:	f013 0207 	ands.w	r2, r3, #7
 800b9fe:	d00c      	beq.n	800ba1a <__lo0bits+0x22>
 800ba00:	07d9      	lsls	r1, r3, #31
 800ba02:	d422      	bmi.n	800ba4a <__lo0bits+0x52>
 800ba04:	079a      	lsls	r2, r3, #30
 800ba06:	bf49      	itett	mi
 800ba08:	085b      	lsrmi	r3, r3, #1
 800ba0a:	089b      	lsrpl	r3, r3, #2
 800ba0c:	6003      	strmi	r3, [r0, #0]
 800ba0e:	2201      	movmi	r2, #1
 800ba10:	bf5c      	itt	pl
 800ba12:	6003      	strpl	r3, [r0, #0]
 800ba14:	2202      	movpl	r2, #2
 800ba16:	4610      	mov	r0, r2
 800ba18:	4770      	bx	lr
 800ba1a:	b299      	uxth	r1, r3
 800ba1c:	b909      	cbnz	r1, 800ba22 <__lo0bits+0x2a>
 800ba1e:	0c1b      	lsrs	r3, r3, #16
 800ba20:	2210      	movs	r2, #16
 800ba22:	b2d9      	uxtb	r1, r3
 800ba24:	b909      	cbnz	r1, 800ba2a <__lo0bits+0x32>
 800ba26:	3208      	adds	r2, #8
 800ba28:	0a1b      	lsrs	r3, r3, #8
 800ba2a:	0719      	lsls	r1, r3, #28
 800ba2c:	bf04      	itt	eq
 800ba2e:	091b      	lsreq	r3, r3, #4
 800ba30:	3204      	addeq	r2, #4
 800ba32:	0799      	lsls	r1, r3, #30
 800ba34:	bf04      	itt	eq
 800ba36:	089b      	lsreq	r3, r3, #2
 800ba38:	3202      	addeq	r2, #2
 800ba3a:	07d9      	lsls	r1, r3, #31
 800ba3c:	d403      	bmi.n	800ba46 <__lo0bits+0x4e>
 800ba3e:	085b      	lsrs	r3, r3, #1
 800ba40:	f102 0201 	add.w	r2, r2, #1
 800ba44:	d003      	beq.n	800ba4e <__lo0bits+0x56>
 800ba46:	6003      	str	r3, [r0, #0]
 800ba48:	e7e5      	b.n	800ba16 <__lo0bits+0x1e>
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	e7e3      	b.n	800ba16 <__lo0bits+0x1e>
 800ba4e:	2220      	movs	r2, #32
 800ba50:	e7e1      	b.n	800ba16 <__lo0bits+0x1e>
	...

0800ba54 <__i2b>:
 800ba54:	b510      	push	{r4, lr}
 800ba56:	460c      	mov	r4, r1
 800ba58:	2101      	movs	r1, #1
 800ba5a:	f7ff ff05 	bl	800b868 <_Balloc>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	b928      	cbnz	r0, 800ba6e <__i2b+0x1a>
 800ba62:	4b05      	ldr	r3, [pc, #20]	; (800ba78 <__i2b+0x24>)
 800ba64:	4805      	ldr	r0, [pc, #20]	; (800ba7c <__i2b+0x28>)
 800ba66:	f240 1145 	movw	r1, #325	; 0x145
 800ba6a:	f000 fb5b 	bl	800c124 <__assert_func>
 800ba6e:	2301      	movs	r3, #1
 800ba70:	6144      	str	r4, [r0, #20]
 800ba72:	6103      	str	r3, [r0, #16]
 800ba74:	bd10      	pop	{r4, pc}
 800ba76:	bf00      	nop
 800ba78:	0800d42c 	.word	0x0800d42c
 800ba7c:	0800d44e 	.word	0x0800d44e

0800ba80 <__multiply>:
 800ba80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba84:	4691      	mov	r9, r2
 800ba86:	690a      	ldr	r2, [r1, #16]
 800ba88:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	bfb8      	it	lt
 800ba90:	460b      	movlt	r3, r1
 800ba92:	460c      	mov	r4, r1
 800ba94:	bfbc      	itt	lt
 800ba96:	464c      	movlt	r4, r9
 800ba98:	4699      	movlt	r9, r3
 800ba9a:	6927      	ldr	r7, [r4, #16]
 800ba9c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800baa0:	68a3      	ldr	r3, [r4, #8]
 800baa2:	6861      	ldr	r1, [r4, #4]
 800baa4:	eb07 060a 	add.w	r6, r7, sl
 800baa8:	42b3      	cmp	r3, r6
 800baaa:	b085      	sub	sp, #20
 800baac:	bfb8      	it	lt
 800baae:	3101      	addlt	r1, #1
 800bab0:	f7ff feda 	bl	800b868 <_Balloc>
 800bab4:	b930      	cbnz	r0, 800bac4 <__multiply+0x44>
 800bab6:	4602      	mov	r2, r0
 800bab8:	4b44      	ldr	r3, [pc, #272]	; (800bbcc <__multiply+0x14c>)
 800baba:	4845      	ldr	r0, [pc, #276]	; (800bbd0 <__multiply+0x150>)
 800babc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800bac0:	f000 fb30 	bl	800c124 <__assert_func>
 800bac4:	f100 0514 	add.w	r5, r0, #20
 800bac8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bacc:	462b      	mov	r3, r5
 800bace:	2200      	movs	r2, #0
 800bad0:	4543      	cmp	r3, r8
 800bad2:	d321      	bcc.n	800bb18 <__multiply+0x98>
 800bad4:	f104 0314 	add.w	r3, r4, #20
 800bad8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800badc:	f109 0314 	add.w	r3, r9, #20
 800bae0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bae4:	9202      	str	r2, [sp, #8]
 800bae6:	1b3a      	subs	r2, r7, r4
 800bae8:	3a15      	subs	r2, #21
 800baea:	f022 0203 	bic.w	r2, r2, #3
 800baee:	3204      	adds	r2, #4
 800baf0:	f104 0115 	add.w	r1, r4, #21
 800baf4:	428f      	cmp	r7, r1
 800baf6:	bf38      	it	cc
 800baf8:	2204      	movcc	r2, #4
 800bafa:	9201      	str	r2, [sp, #4]
 800bafc:	9a02      	ldr	r2, [sp, #8]
 800bafe:	9303      	str	r3, [sp, #12]
 800bb00:	429a      	cmp	r2, r3
 800bb02:	d80c      	bhi.n	800bb1e <__multiply+0x9e>
 800bb04:	2e00      	cmp	r6, #0
 800bb06:	dd03      	ble.n	800bb10 <__multiply+0x90>
 800bb08:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d05b      	beq.n	800bbc8 <__multiply+0x148>
 800bb10:	6106      	str	r6, [r0, #16]
 800bb12:	b005      	add	sp, #20
 800bb14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb18:	f843 2b04 	str.w	r2, [r3], #4
 800bb1c:	e7d8      	b.n	800bad0 <__multiply+0x50>
 800bb1e:	f8b3 a000 	ldrh.w	sl, [r3]
 800bb22:	f1ba 0f00 	cmp.w	sl, #0
 800bb26:	d024      	beq.n	800bb72 <__multiply+0xf2>
 800bb28:	f104 0e14 	add.w	lr, r4, #20
 800bb2c:	46a9      	mov	r9, r5
 800bb2e:	f04f 0c00 	mov.w	ip, #0
 800bb32:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bb36:	f8d9 1000 	ldr.w	r1, [r9]
 800bb3a:	fa1f fb82 	uxth.w	fp, r2
 800bb3e:	b289      	uxth	r1, r1
 800bb40:	fb0a 110b 	mla	r1, sl, fp, r1
 800bb44:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bb48:	f8d9 2000 	ldr.w	r2, [r9]
 800bb4c:	4461      	add	r1, ip
 800bb4e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bb52:	fb0a c20b 	mla	r2, sl, fp, ip
 800bb56:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bb5a:	b289      	uxth	r1, r1
 800bb5c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bb60:	4577      	cmp	r7, lr
 800bb62:	f849 1b04 	str.w	r1, [r9], #4
 800bb66:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bb6a:	d8e2      	bhi.n	800bb32 <__multiply+0xb2>
 800bb6c:	9a01      	ldr	r2, [sp, #4]
 800bb6e:	f845 c002 	str.w	ip, [r5, r2]
 800bb72:	9a03      	ldr	r2, [sp, #12]
 800bb74:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bb78:	3304      	adds	r3, #4
 800bb7a:	f1b9 0f00 	cmp.w	r9, #0
 800bb7e:	d021      	beq.n	800bbc4 <__multiply+0x144>
 800bb80:	6829      	ldr	r1, [r5, #0]
 800bb82:	f104 0c14 	add.w	ip, r4, #20
 800bb86:	46ae      	mov	lr, r5
 800bb88:	f04f 0a00 	mov.w	sl, #0
 800bb8c:	f8bc b000 	ldrh.w	fp, [ip]
 800bb90:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bb94:	fb09 220b 	mla	r2, r9, fp, r2
 800bb98:	4452      	add	r2, sl
 800bb9a:	b289      	uxth	r1, r1
 800bb9c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bba0:	f84e 1b04 	str.w	r1, [lr], #4
 800bba4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bba8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bbac:	f8be 1000 	ldrh.w	r1, [lr]
 800bbb0:	fb09 110a 	mla	r1, r9, sl, r1
 800bbb4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800bbb8:	4567      	cmp	r7, ip
 800bbba:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bbbe:	d8e5      	bhi.n	800bb8c <__multiply+0x10c>
 800bbc0:	9a01      	ldr	r2, [sp, #4]
 800bbc2:	50a9      	str	r1, [r5, r2]
 800bbc4:	3504      	adds	r5, #4
 800bbc6:	e799      	b.n	800bafc <__multiply+0x7c>
 800bbc8:	3e01      	subs	r6, #1
 800bbca:	e79b      	b.n	800bb04 <__multiply+0x84>
 800bbcc:	0800d42c 	.word	0x0800d42c
 800bbd0:	0800d44e 	.word	0x0800d44e

0800bbd4 <__pow5mult>:
 800bbd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbd8:	4615      	mov	r5, r2
 800bbda:	f012 0203 	ands.w	r2, r2, #3
 800bbde:	4606      	mov	r6, r0
 800bbe0:	460f      	mov	r7, r1
 800bbe2:	d007      	beq.n	800bbf4 <__pow5mult+0x20>
 800bbe4:	4c25      	ldr	r4, [pc, #148]	; (800bc7c <__pow5mult+0xa8>)
 800bbe6:	3a01      	subs	r2, #1
 800bbe8:	2300      	movs	r3, #0
 800bbea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bbee:	f7ff fe9d 	bl	800b92c <__multadd>
 800bbf2:	4607      	mov	r7, r0
 800bbf4:	10ad      	asrs	r5, r5, #2
 800bbf6:	d03d      	beq.n	800bc74 <__pow5mult+0xa0>
 800bbf8:	69f4      	ldr	r4, [r6, #28]
 800bbfa:	b97c      	cbnz	r4, 800bc1c <__pow5mult+0x48>
 800bbfc:	2010      	movs	r0, #16
 800bbfe:	f7ff fcd1 	bl	800b5a4 <malloc>
 800bc02:	4602      	mov	r2, r0
 800bc04:	61f0      	str	r0, [r6, #28]
 800bc06:	b928      	cbnz	r0, 800bc14 <__pow5mult+0x40>
 800bc08:	4b1d      	ldr	r3, [pc, #116]	; (800bc80 <__pow5mult+0xac>)
 800bc0a:	481e      	ldr	r0, [pc, #120]	; (800bc84 <__pow5mult+0xb0>)
 800bc0c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800bc10:	f000 fa88 	bl	800c124 <__assert_func>
 800bc14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc18:	6004      	str	r4, [r0, #0]
 800bc1a:	60c4      	str	r4, [r0, #12]
 800bc1c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800bc20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc24:	b94c      	cbnz	r4, 800bc3a <__pow5mult+0x66>
 800bc26:	f240 2171 	movw	r1, #625	; 0x271
 800bc2a:	4630      	mov	r0, r6
 800bc2c:	f7ff ff12 	bl	800ba54 <__i2b>
 800bc30:	2300      	movs	r3, #0
 800bc32:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc36:	4604      	mov	r4, r0
 800bc38:	6003      	str	r3, [r0, #0]
 800bc3a:	f04f 0900 	mov.w	r9, #0
 800bc3e:	07eb      	lsls	r3, r5, #31
 800bc40:	d50a      	bpl.n	800bc58 <__pow5mult+0x84>
 800bc42:	4639      	mov	r1, r7
 800bc44:	4622      	mov	r2, r4
 800bc46:	4630      	mov	r0, r6
 800bc48:	f7ff ff1a 	bl	800ba80 <__multiply>
 800bc4c:	4639      	mov	r1, r7
 800bc4e:	4680      	mov	r8, r0
 800bc50:	4630      	mov	r0, r6
 800bc52:	f7ff fe49 	bl	800b8e8 <_Bfree>
 800bc56:	4647      	mov	r7, r8
 800bc58:	106d      	asrs	r5, r5, #1
 800bc5a:	d00b      	beq.n	800bc74 <__pow5mult+0xa0>
 800bc5c:	6820      	ldr	r0, [r4, #0]
 800bc5e:	b938      	cbnz	r0, 800bc70 <__pow5mult+0x9c>
 800bc60:	4622      	mov	r2, r4
 800bc62:	4621      	mov	r1, r4
 800bc64:	4630      	mov	r0, r6
 800bc66:	f7ff ff0b 	bl	800ba80 <__multiply>
 800bc6a:	6020      	str	r0, [r4, #0]
 800bc6c:	f8c0 9000 	str.w	r9, [r0]
 800bc70:	4604      	mov	r4, r0
 800bc72:	e7e4      	b.n	800bc3e <__pow5mult+0x6a>
 800bc74:	4638      	mov	r0, r7
 800bc76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc7a:	bf00      	nop
 800bc7c:	0800d598 	.word	0x0800d598
 800bc80:	0800d3bd 	.word	0x0800d3bd
 800bc84:	0800d44e 	.word	0x0800d44e

0800bc88 <__lshift>:
 800bc88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc8c:	460c      	mov	r4, r1
 800bc8e:	6849      	ldr	r1, [r1, #4]
 800bc90:	6923      	ldr	r3, [r4, #16]
 800bc92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc96:	68a3      	ldr	r3, [r4, #8]
 800bc98:	4607      	mov	r7, r0
 800bc9a:	4691      	mov	r9, r2
 800bc9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bca0:	f108 0601 	add.w	r6, r8, #1
 800bca4:	42b3      	cmp	r3, r6
 800bca6:	db0b      	blt.n	800bcc0 <__lshift+0x38>
 800bca8:	4638      	mov	r0, r7
 800bcaa:	f7ff fddd 	bl	800b868 <_Balloc>
 800bcae:	4605      	mov	r5, r0
 800bcb0:	b948      	cbnz	r0, 800bcc6 <__lshift+0x3e>
 800bcb2:	4602      	mov	r2, r0
 800bcb4:	4b28      	ldr	r3, [pc, #160]	; (800bd58 <__lshift+0xd0>)
 800bcb6:	4829      	ldr	r0, [pc, #164]	; (800bd5c <__lshift+0xd4>)
 800bcb8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bcbc:	f000 fa32 	bl	800c124 <__assert_func>
 800bcc0:	3101      	adds	r1, #1
 800bcc2:	005b      	lsls	r3, r3, #1
 800bcc4:	e7ee      	b.n	800bca4 <__lshift+0x1c>
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	f100 0114 	add.w	r1, r0, #20
 800bccc:	f100 0210 	add.w	r2, r0, #16
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	4553      	cmp	r3, sl
 800bcd4:	db33      	blt.n	800bd3e <__lshift+0xb6>
 800bcd6:	6920      	ldr	r0, [r4, #16]
 800bcd8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bcdc:	f104 0314 	add.w	r3, r4, #20
 800bce0:	f019 091f 	ands.w	r9, r9, #31
 800bce4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bce8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bcec:	d02b      	beq.n	800bd46 <__lshift+0xbe>
 800bcee:	f1c9 0e20 	rsb	lr, r9, #32
 800bcf2:	468a      	mov	sl, r1
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	6818      	ldr	r0, [r3, #0]
 800bcf8:	fa00 f009 	lsl.w	r0, r0, r9
 800bcfc:	4310      	orrs	r0, r2
 800bcfe:	f84a 0b04 	str.w	r0, [sl], #4
 800bd02:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd06:	459c      	cmp	ip, r3
 800bd08:	fa22 f20e 	lsr.w	r2, r2, lr
 800bd0c:	d8f3      	bhi.n	800bcf6 <__lshift+0x6e>
 800bd0e:	ebac 0304 	sub.w	r3, ip, r4
 800bd12:	3b15      	subs	r3, #21
 800bd14:	f023 0303 	bic.w	r3, r3, #3
 800bd18:	3304      	adds	r3, #4
 800bd1a:	f104 0015 	add.w	r0, r4, #21
 800bd1e:	4584      	cmp	ip, r0
 800bd20:	bf38      	it	cc
 800bd22:	2304      	movcc	r3, #4
 800bd24:	50ca      	str	r2, [r1, r3]
 800bd26:	b10a      	cbz	r2, 800bd2c <__lshift+0xa4>
 800bd28:	f108 0602 	add.w	r6, r8, #2
 800bd2c:	3e01      	subs	r6, #1
 800bd2e:	4638      	mov	r0, r7
 800bd30:	612e      	str	r6, [r5, #16]
 800bd32:	4621      	mov	r1, r4
 800bd34:	f7ff fdd8 	bl	800b8e8 <_Bfree>
 800bd38:	4628      	mov	r0, r5
 800bd3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd3e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd42:	3301      	adds	r3, #1
 800bd44:	e7c5      	b.n	800bcd2 <__lshift+0x4a>
 800bd46:	3904      	subs	r1, #4
 800bd48:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd4c:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd50:	459c      	cmp	ip, r3
 800bd52:	d8f9      	bhi.n	800bd48 <__lshift+0xc0>
 800bd54:	e7ea      	b.n	800bd2c <__lshift+0xa4>
 800bd56:	bf00      	nop
 800bd58:	0800d42c 	.word	0x0800d42c
 800bd5c:	0800d44e 	.word	0x0800d44e

0800bd60 <__mcmp>:
 800bd60:	b530      	push	{r4, r5, lr}
 800bd62:	6902      	ldr	r2, [r0, #16]
 800bd64:	690c      	ldr	r4, [r1, #16]
 800bd66:	1b12      	subs	r2, r2, r4
 800bd68:	d10e      	bne.n	800bd88 <__mcmp+0x28>
 800bd6a:	f100 0314 	add.w	r3, r0, #20
 800bd6e:	3114      	adds	r1, #20
 800bd70:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bd74:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bd78:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bd7c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bd80:	42a5      	cmp	r5, r4
 800bd82:	d003      	beq.n	800bd8c <__mcmp+0x2c>
 800bd84:	d305      	bcc.n	800bd92 <__mcmp+0x32>
 800bd86:	2201      	movs	r2, #1
 800bd88:	4610      	mov	r0, r2
 800bd8a:	bd30      	pop	{r4, r5, pc}
 800bd8c:	4283      	cmp	r3, r0
 800bd8e:	d3f3      	bcc.n	800bd78 <__mcmp+0x18>
 800bd90:	e7fa      	b.n	800bd88 <__mcmp+0x28>
 800bd92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bd96:	e7f7      	b.n	800bd88 <__mcmp+0x28>

0800bd98 <__mdiff>:
 800bd98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd9c:	460c      	mov	r4, r1
 800bd9e:	4606      	mov	r6, r0
 800bda0:	4611      	mov	r1, r2
 800bda2:	4620      	mov	r0, r4
 800bda4:	4690      	mov	r8, r2
 800bda6:	f7ff ffdb 	bl	800bd60 <__mcmp>
 800bdaa:	1e05      	subs	r5, r0, #0
 800bdac:	d110      	bne.n	800bdd0 <__mdiff+0x38>
 800bdae:	4629      	mov	r1, r5
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	f7ff fd59 	bl	800b868 <_Balloc>
 800bdb6:	b930      	cbnz	r0, 800bdc6 <__mdiff+0x2e>
 800bdb8:	4b3a      	ldr	r3, [pc, #232]	; (800bea4 <__mdiff+0x10c>)
 800bdba:	4602      	mov	r2, r0
 800bdbc:	f240 2137 	movw	r1, #567	; 0x237
 800bdc0:	4839      	ldr	r0, [pc, #228]	; (800bea8 <__mdiff+0x110>)
 800bdc2:	f000 f9af 	bl	800c124 <__assert_func>
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bdcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd0:	bfa4      	itt	ge
 800bdd2:	4643      	movge	r3, r8
 800bdd4:	46a0      	movge	r8, r4
 800bdd6:	4630      	mov	r0, r6
 800bdd8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bddc:	bfa6      	itte	ge
 800bdde:	461c      	movge	r4, r3
 800bde0:	2500      	movge	r5, #0
 800bde2:	2501      	movlt	r5, #1
 800bde4:	f7ff fd40 	bl	800b868 <_Balloc>
 800bde8:	b920      	cbnz	r0, 800bdf4 <__mdiff+0x5c>
 800bdea:	4b2e      	ldr	r3, [pc, #184]	; (800bea4 <__mdiff+0x10c>)
 800bdec:	4602      	mov	r2, r0
 800bdee:	f240 2145 	movw	r1, #581	; 0x245
 800bdf2:	e7e5      	b.n	800bdc0 <__mdiff+0x28>
 800bdf4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bdf8:	6926      	ldr	r6, [r4, #16]
 800bdfa:	60c5      	str	r5, [r0, #12]
 800bdfc:	f104 0914 	add.w	r9, r4, #20
 800be00:	f108 0514 	add.w	r5, r8, #20
 800be04:	f100 0e14 	add.w	lr, r0, #20
 800be08:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800be0c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800be10:	f108 0210 	add.w	r2, r8, #16
 800be14:	46f2      	mov	sl, lr
 800be16:	2100      	movs	r1, #0
 800be18:	f859 3b04 	ldr.w	r3, [r9], #4
 800be1c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800be20:	fa11 f88b 	uxtah	r8, r1, fp
 800be24:	b299      	uxth	r1, r3
 800be26:	0c1b      	lsrs	r3, r3, #16
 800be28:	eba8 0801 	sub.w	r8, r8, r1
 800be2c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800be30:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800be34:	fa1f f888 	uxth.w	r8, r8
 800be38:	1419      	asrs	r1, r3, #16
 800be3a:	454e      	cmp	r6, r9
 800be3c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800be40:	f84a 3b04 	str.w	r3, [sl], #4
 800be44:	d8e8      	bhi.n	800be18 <__mdiff+0x80>
 800be46:	1b33      	subs	r3, r6, r4
 800be48:	3b15      	subs	r3, #21
 800be4a:	f023 0303 	bic.w	r3, r3, #3
 800be4e:	3304      	adds	r3, #4
 800be50:	3415      	adds	r4, #21
 800be52:	42a6      	cmp	r6, r4
 800be54:	bf38      	it	cc
 800be56:	2304      	movcc	r3, #4
 800be58:	441d      	add	r5, r3
 800be5a:	4473      	add	r3, lr
 800be5c:	469e      	mov	lr, r3
 800be5e:	462e      	mov	r6, r5
 800be60:	4566      	cmp	r6, ip
 800be62:	d30e      	bcc.n	800be82 <__mdiff+0xea>
 800be64:	f10c 0203 	add.w	r2, ip, #3
 800be68:	1b52      	subs	r2, r2, r5
 800be6a:	f022 0203 	bic.w	r2, r2, #3
 800be6e:	3d03      	subs	r5, #3
 800be70:	45ac      	cmp	ip, r5
 800be72:	bf38      	it	cc
 800be74:	2200      	movcc	r2, #0
 800be76:	4413      	add	r3, r2
 800be78:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800be7c:	b17a      	cbz	r2, 800be9e <__mdiff+0x106>
 800be7e:	6107      	str	r7, [r0, #16]
 800be80:	e7a4      	b.n	800bdcc <__mdiff+0x34>
 800be82:	f856 8b04 	ldr.w	r8, [r6], #4
 800be86:	fa11 f288 	uxtah	r2, r1, r8
 800be8a:	1414      	asrs	r4, r2, #16
 800be8c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800be90:	b292      	uxth	r2, r2
 800be92:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800be96:	f84e 2b04 	str.w	r2, [lr], #4
 800be9a:	1421      	asrs	r1, r4, #16
 800be9c:	e7e0      	b.n	800be60 <__mdiff+0xc8>
 800be9e:	3f01      	subs	r7, #1
 800bea0:	e7ea      	b.n	800be78 <__mdiff+0xe0>
 800bea2:	bf00      	nop
 800bea4:	0800d42c 	.word	0x0800d42c
 800bea8:	0800d44e 	.word	0x0800d44e

0800beac <__d2b>:
 800beac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800beb0:	460f      	mov	r7, r1
 800beb2:	2101      	movs	r1, #1
 800beb4:	ec59 8b10 	vmov	r8, r9, d0
 800beb8:	4616      	mov	r6, r2
 800beba:	f7ff fcd5 	bl	800b868 <_Balloc>
 800bebe:	4604      	mov	r4, r0
 800bec0:	b930      	cbnz	r0, 800bed0 <__d2b+0x24>
 800bec2:	4602      	mov	r2, r0
 800bec4:	4b24      	ldr	r3, [pc, #144]	; (800bf58 <__d2b+0xac>)
 800bec6:	4825      	ldr	r0, [pc, #148]	; (800bf5c <__d2b+0xb0>)
 800bec8:	f240 310f 	movw	r1, #783	; 0x30f
 800becc:	f000 f92a 	bl	800c124 <__assert_func>
 800bed0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bed4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bed8:	bb2d      	cbnz	r5, 800bf26 <__d2b+0x7a>
 800beda:	9301      	str	r3, [sp, #4]
 800bedc:	f1b8 0300 	subs.w	r3, r8, #0
 800bee0:	d026      	beq.n	800bf30 <__d2b+0x84>
 800bee2:	4668      	mov	r0, sp
 800bee4:	9300      	str	r3, [sp, #0]
 800bee6:	f7ff fd87 	bl	800b9f8 <__lo0bits>
 800beea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800beee:	b1e8      	cbz	r0, 800bf2c <__d2b+0x80>
 800bef0:	f1c0 0320 	rsb	r3, r0, #32
 800bef4:	fa02 f303 	lsl.w	r3, r2, r3
 800bef8:	430b      	orrs	r3, r1
 800befa:	40c2      	lsrs	r2, r0
 800befc:	6163      	str	r3, [r4, #20]
 800befe:	9201      	str	r2, [sp, #4]
 800bf00:	9b01      	ldr	r3, [sp, #4]
 800bf02:	61a3      	str	r3, [r4, #24]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	bf14      	ite	ne
 800bf08:	2202      	movne	r2, #2
 800bf0a:	2201      	moveq	r2, #1
 800bf0c:	6122      	str	r2, [r4, #16]
 800bf0e:	b1bd      	cbz	r5, 800bf40 <__d2b+0x94>
 800bf10:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bf14:	4405      	add	r5, r0
 800bf16:	603d      	str	r5, [r7, #0]
 800bf18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bf1c:	6030      	str	r0, [r6, #0]
 800bf1e:	4620      	mov	r0, r4
 800bf20:	b003      	add	sp, #12
 800bf22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bf2a:	e7d6      	b.n	800beda <__d2b+0x2e>
 800bf2c:	6161      	str	r1, [r4, #20]
 800bf2e:	e7e7      	b.n	800bf00 <__d2b+0x54>
 800bf30:	a801      	add	r0, sp, #4
 800bf32:	f7ff fd61 	bl	800b9f8 <__lo0bits>
 800bf36:	9b01      	ldr	r3, [sp, #4]
 800bf38:	6163      	str	r3, [r4, #20]
 800bf3a:	3020      	adds	r0, #32
 800bf3c:	2201      	movs	r2, #1
 800bf3e:	e7e5      	b.n	800bf0c <__d2b+0x60>
 800bf40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bf48:	6038      	str	r0, [r7, #0]
 800bf4a:	6918      	ldr	r0, [r3, #16]
 800bf4c:	f7ff fd34 	bl	800b9b8 <__hi0bits>
 800bf50:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf54:	e7e2      	b.n	800bf1c <__d2b+0x70>
 800bf56:	bf00      	nop
 800bf58:	0800d42c 	.word	0x0800d42c
 800bf5c:	0800d44e 	.word	0x0800d44e

0800bf60 <__sread>:
 800bf60:	b510      	push	{r4, lr}
 800bf62:	460c      	mov	r4, r1
 800bf64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf68:	f000 f8a8 	bl	800c0bc <_read_r>
 800bf6c:	2800      	cmp	r0, #0
 800bf6e:	bfab      	itete	ge
 800bf70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bf72:	89a3      	ldrhlt	r3, [r4, #12]
 800bf74:	181b      	addge	r3, r3, r0
 800bf76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bf7a:	bfac      	ite	ge
 800bf7c:	6563      	strge	r3, [r4, #84]	; 0x54
 800bf7e:	81a3      	strhlt	r3, [r4, #12]
 800bf80:	bd10      	pop	{r4, pc}

0800bf82 <__swrite>:
 800bf82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf86:	461f      	mov	r7, r3
 800bf88:	898b      	ldrh	r3, [r1, #12]
 800bf8a:	05db      	lsls	r3, r3, #23
 800bf8c:	4605      	mov	r5, r0
 800bf8e:	460c      	mov	r4, r1
 800bf90:	4616      	mov	r6, r2
 800bf92:	d505      	bpl.n	800bfa0 <__swrite+0x1e>
 800bf94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf98:	2302      	movs	r3, #2
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	f000 f87c 	bl	800c098 <_lseek_r>
 800bfa0:	89a3      	ldrh	r3, [r4, #12]
 800bfa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfa6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bfaa:	81a3      	strh	r3, [r4, #12]
 800bfac:	4632      	mov	r2, r6
 800bfae:	463b      	mov	r3, r7
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfb6:	f000 b8a3 	b.w	800c100 <_write_r>

0800bfba <__sseek>:
 800bfba:	b510      	push	{r4, lr}
 800bfbc:	460c      	mov	r4, r1
 800bfbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfc2:	f000 f869 	bl	800c098 <_lseek_r>
 800bfc6:	1c43      	adds	r3, r0, #1
 800bfc8:	89a3      	ldrh	r3, [r4, #12]
 800bfca:	bf15      	itete	ne
 800bfcc:	6560      	strne	r0, [r4, #84]	; 0x54
 800bfce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bfd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bfd6:	81a3      	strheq	r3, [r4, #12]
 800bfd8:	bf18      	it	ne
 800bfda:	81a3      	strhne	r3, [r4, #12]
 800bfdc:	bd10      	pop	{r4, pc}

0800bfde <__sclose>:
 800bfde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfe2:	f000 b849 	b.w	800c078 <_close_r>

0800bfe6 <_realloc_r>:
 800bfe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfea:	4680      	mov	r8, r0
 800bfec:	4614      	mov	r4, r2
 800bfee:	460e      	mov	r6, r1
 800bff0:	b921      	cbnz	r1, 800bffc <_realloc_r+0x16>
 800bff2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bff6:	4611      	mov	r1, r2
 800bff8:	f7ff bafc 	b.w	800b5f4 <_malloc_r>
 800bffc:	b92a      	cbnz	r2, 800c00a <_realloc_r+0x24>
 800bffe:	f000 f8c5 	bl	800c18c <_free_r>
 800c002:	4625      	mov	r5, r4
 800c004:	4628      	mov	r0, r5
 800c006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c00a:	f000 f91d 	bl	800c248 <_malloc_usable_size_r>
 800c00e:	4284      	cmp	r4, r0
 800c010:	4607      	mov	r7, r0
 800c012:	d802      	bhi.n	800c01a <_realloc_r+0x34>
 800c014:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c018:	d812      	bhi.n	800c040 <_realloc_r+0x5a>
 800c01a:	4621      	mov	r1, r4
 800c01c:	4640      	mov	r0, r8
 800c01e:	f7ff fae9 	bl	800b5f4 <_malloc_r>
 800c022:	4605      	mov	r5, r0
 800c024:	2800      	cmp	r0, #0
 800c026:	d0ed      	beq.n	800c004 <_realloc_r+0x1e>
 800c028:	42bc      	cmp	r4, r7
 800c02a:	4622      	mov	r2, r4
 800c02c:	4631      	mov	r1, r6
 800c02e:	bf28      	it	cs
 800c030:	463a      	movcs	r2, r7
 800c032:	f7fe fad4 	bl	800a5de <memcpy>
 800c036:	4631      	mov	r1, r6
 800c038:	4640      	mov	r0, r8
 800c03a:	f000 f8a7 	bl	800c18c <_free_r>
 800c03e:	e7e1      	b.n	800c004 <_realloc_r+0x1e>
 800c040:	4635      	mov	r5, r6
 800c042:	e7df      	b.n	800c004 <_realloc_r+0x1e>

0800c044 <memmove>:
 800c044:	4288      	cmp	r0, r1
 800c046:	b510      	push	{r4, lr}
 800c048:	eb01 0402 	add.w	r4, r1, r2
 800c04c:	d902      	bls.n	800c054 <memmove+0x10>
 800c04e:	4284      	cmp	r4, r0
 800c050:	4623      	mov	r3, r4
 800c052:	d807      	bhi.n	800c064 <memmove+0x20>
 800c054:	1e43      	subs	r3, r0, #1
 800c056:	42a1      	cmp	r1, r4
 800c058:	d008      	beq.n	800c06c <memmove+0x28>
 800c05a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c05e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c062:	e7f8      	b.n	800c056 <memmove+0x12>
 800c064:	4402      	add	r2, r0
 800c066:	4601      	mov	r1, r0
 800c068:	428a      	cmp	r2, r1
 800c06a:	d100      	bne.n	800c06e <memmove+0x2a>
 800c06c:	bd10      	pop	{r4, pc}
 800c06e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c072:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c076:	e7f7      	b.n	800c068 <memmove+0x24>

0800c078 <_close_r>:
 800c078:	b538      	push	{r3, r4, r5, lr}
 800c07a:	4d06      	ldr	r5, [pc, #24]	; (800c094 <_close_r+0x1c>)
 800c07c:	2300      	movs	r3, #0
 800c07e:	4604      	mov	r4, r0
 800c080:	4608      	mov	r0, r1
 800c082:	602b      	str	r3, [r5, #0]
 800c084:	f7f7 f885 	bl	8003192 <_close>
 800c088:	1c43      	adds	r3, r0, #1
 800c08a:	d102      	bne.n	800c092 <_close_r+0x1a>
 800c08c:	682b      	ldr	r3, [r5, #0]
 800c08e:	b103      	cbz	r3, 800c092 <_close_r+0x1a>
 800c090:	6023      	str	r3, [r4, #0]
 800c092:	bd38      	pop	{r3, r4, r5, pc}
 800c094:	20004840 	.word	0x20004840

0800c098 <_lseek_r>:
 800c098:	b538      	push	{r3, r4, r5, lr}
 800c09a:	4d07      	ldr	r5, [pc, #28]	; (800c0b8 <_lseek_r+0x20>)
 800c09c:	4604      	mov	r4, r0
 800c09e:	4608      	mov	r0, r1
 800c0a0:	4611      	mov	r1, r2
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	602a      	str	r2, [r5, #0]
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	f7f7 f89a 	bl	80031e0 <_lseek>
 800c0ac:	1c43      	adds	r3, r0, #1
 800c0ae:	d102      	bne.n	800c0b6 <_lseek_r+0x1e>
 800c0b0:	682b      	ldr	r3, [r5, #0]
 800c0b2:	b103      	cbz	r3, 800c0b6 <_lseek_r+0x1e>
 800c0b4:	6023      	str	r3, [r4, #0]
 800c0b6:	bd38      	pop	{r3, r4, r5, pc}
 800c0b8:	20004840 	.word	0x20004840

0800c0bc <_read_r>:
 800c0bc:	b538      	push	{r3, r4, r5, lr}
 800c0be:	4d07      	ldr	r5, [pc, #28]	; (800c0dc <_read_r+0x20>)
 800c0c0:	4604      	mov	r4, r0
 800c0c2:	4608      	mov	r0, r1
 800c0c4:	4611      	mov	r1, r2
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	602a      	str	r2, [r5, #0]
 800c0ca:	461a      	mov	r2, r3
 800c0cc:	f7f7 f828 	bl	8003120 <_read>
 800c0d0:	1c43      	adds	r3, r0, #1
 800c0d2:	d102      	bne.n	800c0da <_read_r+0x1e>
 800c0d4:	682b      	ldr	r3, [r5, #0]
 800c0d6:	b103      	cbz	r3, 800c0da <_read_r+0x1e>
 800c0d8:	6023      	str	r3, [r4, #0]
 800c0da:	bd38      	pop	{r3, r4, r5, pc}
 800c0dc:	20004840 	.word	0x20004840

0800c0e0 <_sbrk_r>:
 800c0e0:	b538      	push	{r3, r4, r5, lr}
 800c0e2:	4d06      	ldr	r5, [pc, #24]	; (800c0fc <_sbrk_r+0x1c>)
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	4604      	mov	r4, r0
 800c0e8:	4608      	mov	r0, r1
 800c0ea:	602b      	str	r3, [r5, #0]
 800c0ec:	f7f7 f886 	bl	80031fc <_sbrk>
 800c0f0:	1c43      	adds	r3, r0, #1
 800c0f2:	d102      	bne.n	800c0fa <_sbrk_r+0x1a>
 800c0f4:	682b      	ldr	r3, [r5, #0]
 800c0f6:	b103      	cbz	r3, 800c0fa <_sbrk_r+0x1a>
 800c0f8:	6023      	str	r3, [r4, #0]
 800c0fa:	bd38      	pop	{r3, r4, r5, pc}
 800c0fc:	20004840 	.word	0x20004840

0800c100 <_write_r>:
 800c100:	b538      	push	{r3, r4, r5, lr}
 800c102:	4d07      	ldr	r5, [pc, #28]	; (800c120 <_write_r+0x20>)
 800c104:	4604      	mov	r4, r0
 800c106:	4608      	mov	r0, r1
 800c108:	4611      	mov	r1, r2
 800c10a:	2200      	movs	r2, #0
 800c10c:	602a      	str	r2, [r5, #0]
 800c10e:	461a      	mov	r2, r3
 800c110:	f7f7 f823 	bl	800315a <_write>
 800c114:	1c43      	adds	r3, r0, #1
 800c116:	d102      	bne.n	800c11e <_write_r+0x1e>
 800c118:	682b      	ldr	r3, [r5, #0]
 800c11a:	b103      	cbz	r3, 800c11e <_write_r+0x1e>
 800c11c:	6023      	str	r3, [r4, #0]
 800c11e:	bd38      	pop	{r3, r4, r5, pc}
 800c120:	20004840 	.word	0x20004840

0800c124 <__assert_func>:
 800c124:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c126:	4614      	mov	r4, r2
 800c128:	461a      	mov	r2, r3
 800c12a:	4b09      	ldr	r3, [pc, #36]	; (800c150 <__assert_func+0x2c>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	4605      	mov	r5, r0
 800c130:	68d8      	ldr	r0, [r3, #12]
 800c132:	b14c      	cbz	r4, 800c148 <__assert_func+0x24>
 800c134:	4b07      	ldr	r3, [pc, #28]	; (800c154 <__assert_func+0x30>)
 800c136:	9100      	str	r1, [sp, #0]
 800c138:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c13c:	4906      	ldr	r1, [pc, #24]	; (800c158 <__assert_func+0x34>)
 800c13e:	462b      	mov	r3, r5
 800c140:	f000 f88a 	bl	800c258 <fiprintf>
 800c144:	f000 f8a7 	bl	800c296 <abort>
 800c148:	4b04      	ldr	r3, [pc, #16]	; (800c15c <__assert_func+0x38>)
 800c14a:	461c      	mov	r4, r3
 800c14c:	e7f3      	b.n	800c136 <__assert_func+0x12>
 800c14e:	bf00      	nop
 800c150:	20000118 	.word	0x20000118
 800c154:	0800d6af 	.word	0x0800d6af
 800c158:	0800d6bc 	.word	0x0800d6bc
 800c15c:	0800d6ea 	.word	0x0800d6ea

0800c160 <_calloc_r>:
 800c160:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c162:	fba1 2402 	umull	r2, r4, r1, r2
 800c166:	b94c      	cbnz	r4, 800c17c <_calloc_r+0x1c>
 800c168:	4611      	mov	r1, r2
 800c16a:	9201      	str	r2, [sp, #4]
 800c16c:	f7ff fa42 	bl	800b5f4 <_malloc_r>
 800c170:	9a01      	ldr	r2, [sp, #4]
 800c172:	4605      	mov	r5, r0
 800c174:	b930      	cbnz	r0, 800c184 <_calloc_r+0x24>
 800c176:	4628      	mov	r0, r5
 800c178:	b003      	add	sp, #12
 800c17a:	bd30      	pop	{r4, r5, pc}
 800c17c:	220c      	movs	r2, #12
 800c17e:	6002      	str	r2, [r0, #0]
 800c180:	2500      	movs	r5, #0
 800c182:	e7f8      	b.n	800c176 <_calloc_r+0x16>
 800c184:	4621      	mov	r1, r4
 800c186:	f7fe f9f1 	bl	800a56c <memset>
 800c18a:	e7f4      	b.n	800c176 <_calloc_r+0x16>

0800c18c <_free_r>:
 800c18c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c18e:	2900      	cmp	r1, #0
 800c190:	d044      	beq.n	800c21c <_free_r+0x90>
 800c192:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c196:	9001      	str	r0, [sp, #4]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	f1a1 0404 	sub.w	r4, r1, #4
 800c19e:	bfb8      	it	lt
 800c1a0:	18e4      	addlt	r4, r4, r3
 800c1a2:	f7ff fb55 	bl	800b850 <__malloc_lock>
 800c1a6:	4a1e      	ldr	r2, [pc, #120]	; (800c220 <_free_r+0x94>)
 800c1a8:	9801      	ldr	r0, [sp, #4]
 800c1aa:	6813      	ldr	r3, [r2, #0]
 800c1ac:	b933      	cbnz	r3, 800c1bc <_free_r+0x30>
 800c1ae:	6063      	str	r3, [r4, #4]
 800c1b0:	6014      	str	r4, [r2, #0]
 800c1b2:	b003      	add	sp, #12
 800c1b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c1b8:	f7ff bb50 	b.w	800b85c <__malloc_unlock>
 800c1bc:	42a3      	cmp	r3, r4
 800c1be:	d908      	bls.n	800c1d2 <_free_r+0x46>
 800c1c0:	6825      	ldr	r5, [r4, #0]
 800c1c2:	1961      	adds	r1, r4, r5
 800c1c4:	428b      	cmp	r3, r1
 800c1c6:	bf01      	itttt	eq
 800c1c8:	6819      	ldreq	r1, [r3, #0]
 800c1ca:	685b      	ldreq	r3, [r3, #4]
 800c1cc:	1949      	addeq	r1, r1, r5
 800c1ce:	6021      	streq	r1, [r4, #0]
 800c1d0:	e7ed      	b.n	800c1ae <_free_r+0x22>
 800c1d2:	461a      	mov	r2, r3
 800c1d4:	685b      	ldr	r3, [r3, #4]
 800c1d6:	b10b      	cbz	r3, 800c1dc <_free_r+0x50>
 800c1d8:	42a3      	cmp	r3, r4
 800c1da:	d9fa      	bls.n	800c1d2 <_free_r+0x46>
 800c1dc:	6811      	ldr	r1, [r2, #0]
 800c1de:	1855      	adds	r5, r2, r1
 800c1e0:	42a5      	cmp	r5, r4
 800c1e2:	d10b      	bne.n	800c1fc <_free_r+0x70>
 800c1e4:	6824      	ldr	r4, [r4, #0]
 800c1e6:	4421      	add	r1, r4
 800c1e8:	1854      	adds	r4, r2, r1
 800c1ea:	42a3      	cmp	r3, r4
 800c1ec:	6011      	str	r1, [r2, #0]
 800c1ee:	d1e0      	bne.n	800c1b2 <_free_r+0x26>
 800c1f0:	681c      	ldr	r4, [r3, #0]
 800c1f2:	685b      	ldr	r3, [r3, #4]
 800c1f4:	6053      	str	r3, [r2, #4]
 800c1f6:	440c      	add	r4, r1
 800c1f8:	6014      	str	r4, [r2, #0]
 800c1fa:	e7da      	b.n	800c1b2 <_free_r+0x26>
 800c1fc:	d902      	bls.n	800c204 <_free_r+0x78>
 800c1fe:	230c      	movs	r3, #12
 800c200:	6003      	str	r3, [r0, #0]
 800c202:	e7d6      	b.n	800c1b2 <_free_r+0x26>
 800c204:	6825      	ldr	r5, [r4, #0]
 800c206:	1961      	adds	r1, r4, r5
 800c208:	428b      	cmp	r3, r1
 800c20a:	bf04      	itt	eq
 800c20c:	6819      	ldreq	r1, [r3, #0]
 800c20e:	685b      	ldreq	r3, [r3, #4]
 800c210:	6063      	str	r3, [r4, #4]
 800c212:	bf04      	itt	eq
 800c214:	1949      	addeq	r1, r1, r5
 800c216:	6021      	streq	r1, [r4, #0]
 800c218:	6054      	str	r4, [r2, #4]
 800c21a:	e7ca      	b.n	800c1b2 <_free_r+0x26>
 800c21c:	b003      	add	sp, #12
 800c21e:	bd30      	pop	{r4, r5, pc}
 800c220:	20004838 	.word	0x20004838

0800c224 <__ascii_mbtowc>:
 800c224:	b082      	sub	sp, #8
 800c226:	b901      	cbnz	r1, 800c22a <__ascii_mbtowc+0x6>
 800c228:	a901      	add	r1, sp, #4
 800c22a:	b142      	cbz	r2, 800c23e <__ascii_mbtowc+0x1a>
 800c22c:	b14b      	cbz	r3, 800c242 <__ascii_mbtowc+0x1e>
 800c22e:	7813      	ldrb	r3, [r2, #0]
 800c230:	600b      	str	r3, [r1, #0]
 800c232:	7812      	ldrb	r2, [r2, #0]
 800c234:	1e10      	subs	r0, r2, #0
 800c236:	bf18      	it	ne
 800c238:	2001      	movne	r0, #1
 800c23a:	b002      	add	sp, #8
 800c23c:	4770      	bx	lr
 800c23e:	4610      	mov	r0, r2
 800c240:	e7fb      	b.n	800c23a <__ascii_mbtowc+0x16>
 800c242:	f06f 0001 	mvn.w	r0, #1
 800c246:	e7f8      	b.n	800c23a <__ascii_mbtowc+0x16>

0800c248 <_malloc_usable_size_r>:
 800c248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c24c:	1f18      	subs	r0, r3, #4
 800c24e:	2b00      	cmp	r3, #0
 800c250:	bfbc      	itt	lt
 800c252:	580b      	ldrlt	r3, [r1, r0]
 800c254:	18c0      	addlt	r0, r0, r3
 800c256:	4770      	bx	lr

0800c258 <fiprintf>:
 800c258:	b40e      	push	{r1, r2, r3}
 800c25a:	b503      	push	{r0, r1, lr}
 800c25c:	4601      	mov	r1, r0
 800c25e:	ab03      	add	r3, sp, #12
 800c260:	4805      	ldr	r0, [pc, #20]	; (800c278 <fiprintf+0x20>)
 800c262:	f853 2b04 	ldr.w	r2, [r3], #4
 800c266:	6800      	ldr	r0, [r0, #0]
 800c268:	9301      	str	r3, [sp, #4]
 800c26a:	f000 f845 	bl	800c2f8 <_vfiprintf_r>
 800c26e:	b002      	add	sp, #8
 800c270:	f85d eb04 	ldr.w	lr, [sp], #4
 800c274:	b003      	add	sp, #12
 800c276:	4770      	bx	lr
 800c278:	20000118 	.word	0x20000118

0800c27c <__ascii_wctomb>:
 800c27c:	b149      	cbz	r1, 800c292 <__ascii_wctomb+0x16>
 800c27e:	2aff      	cmp	r2, #255	; 0xff
 800c280:	bf85      	ittet	hi
 800c282:	238a      	movhi	r3, #138	; 0x8a
 800c284:	6003      	strhi	r3, [r0, #0]
 800c286:	700a      	strbls	r2, [r1, #0]
 800c288:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c28c:	bf98      	it	ls
 800c28e:	2001      	movls	r0, #1
 800c290:	4770      	bx	lr
 800c292:	4608      	mov	r0, r1
 800c294:	4770      	bx	lr

0800c296 <abort>:
 800c296:	b508      	push	{r3, lr}
 800c298:	2006      	movs	r0, #6
 800c29a:	f000 fa89 	bl	800c7b0 <raise>
 800c29e:	2001      	movs	r0, #1
 800c2a0:	f7f6 ff34 	bl	800310c <_exit>

0800c2a4 <__sfputc_r>:
 800c2a4:	6893      	ldr	r3, [r2, #8]
 800c2a6:	3b01      	subs	r3, #1
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	b410      	push	{r4}
 800c2ac:	6093      	str	r3, [r2, #8]
 800c2ae:	da08      	bge.n	800c2c2 <__sfputc_r+0x1e>
 800c2b0:	6994      	ldr	r4, [r2, #24]
 800c2b2:	42a3      	cmp	r3, r4
 800c2b4:	db01      	blt.n	800c2ba <__sfputc_r+0x16>
 800c2b6:	290a      	cmp	r1, #10
 800c2b8:	d103      	bne.n	800c2c2 <__sfputc_r+0x1e>
 800c2ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2be:	f000 b935 	b.w	800c52c <__swbuf_r>
 800c2c2:	6813      	ldr	r3, [r2, #0]
 800c2c4:	1c58      	adds	r0, r3, #1
 800c2c6:	6010      	str	r0, [r2, #0]
 800c2c8:	7019      	strb	r1, [r3, #0]
 800c2ca:	4608      	mov	r0, r1
 800c2cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2d0:	4770      	bx	lr

0800c2d2 <__sfputs_r>:
 800c2d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2d4:	4606      	mov	r6, r0
 800c2d6:	460f      	mov	r7, r1
 800c2d8:	4614      	mov	r4, r2
 800c2da:	18d5      	adds	r5, r2, r3
 800c2dc:	42ac      	cmp	r4, r5
 800c2de:	d101      	bne.n	800c2e4 <__sfputs_r+0x12>
 800c2e0:	2000      	movs	r0, #0
 800c2e2:	e007      	b.n	800c2f4 <__sfputs_r+0x22>
 800c2e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2e8:	463a      	mov	r2, r7
 800c2ea:	4630      	mov	r0, r6
 800c2ec:	f7ff ffda 	bl	800c2a4 <__sfputc_r>
 800c2f0:	1c43      	adds	r3, r0, #1
 800c2f2:	d1f3      	bne.n	800c2dc <__sfputs_r+0xa>
 800c2f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c2f8 <_vfiprintf_r>:
 800c2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2fc:	460d      	mov	r5, r1
 800c2fe:	b09d      	sub	sp, #116	; 0x74
 800c300:	4614      	mov	r4, r2
 800c302:	4698      	mov	r8, r3
 800c304:	4606      	mov	r6, r0
 800c306:	b118      	cbz	r0, 800c310 <_vfiprintf_r+0x18>
 800c308:	6a03      	ldr	r3, [r0, #32]
 800c30a:	b90b      	cbnz	r3, 800c310 <_vfiprintf_r+0x18>
 800c30c:	f7fe f8d8 	bl	800a4c0 <__sinit>
 800c310:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c312:	07d9      	lsls	r1, r3, #31
 800c314:	d405      	bmi.n	800c322 <_vfiprintf_r+0x2a>
 800c316:	89ab      	ldrh	r3, [r5, #12]
 800c318:	059a      	lsls	r2, r3, #22
 800c31a:	d402      	bmi.n	800c322 <_vfiprintf_r+0x2a>
 800c31c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c31e:	f7fe f95c 	bl	800a5da <__retarget_lock_acquire_recursive>
 800c322:	89ab      	ldrh	r3, [r5, #12]
 800c324:	071b      	lsls	r3, r3, #28
 800c326:	d501      	bpl.n	800c32c <_vfiprintf_r+0x34>
 800c328:	692b      	ldr	r3, [r5, #16]
 800c32a:	b99b      	cbnz	r3, 800c354 <_vfiprintf_r+0x5c>
 800c32c:	4629      	mov	r1, r5
 800c32e:	4630      	mov	r0, r6
 800c330:	f000 f93a 	bl	800c5a8 <__swsetup_r>
 800c334:	b170      	cbz	r0, 800c354 <_vfiprintf_r+0x5c>
 800c336:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c338:	07dc      	lsls	r4, r3, #31
 800c33a:	d504      	bpl.n	800c346 <_vfiprintf_r+0x4e>
 800c33c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c340:	b01d      	add	sp, #116	; 0x74
 800c342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c346:	89ab      	ldrh	r3, [r5, #12]
 800c348:	0598      	lsls	r0, r3, #22
 800c34a:	d4f7      	bmi.n	800c33c <_vfiprintf_r+0x44>
 800c34c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c34e:	f7fe f945 	bl	800a5dc <__retarget_lock_release_recursive>
 800c352:	e7f3      	b.n	800c33c <_vfiprintf_r+0x44>
 800c354:	2300      	movs	r3, #0
 800c356:	9309      	str	r3, [sp, #36]	; 0x24
 800c358:	2320      	movs	r3, #32
 800c35a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c35e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c362:	2330      	movs	r3, #48	; 0x30
 800c364:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c518 <_vfiprintf_r+0x220>
 800c368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c36c:	f04f 0901 	mov.w	r9, #1
 800c370:	4623      	mov	r3, r4
 800c372:	469a      	mov	sl, r3
 800c374:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c378:	b10a      	cbz	r2, 800c37e <_vfiprintf_r+0x86>
 800c37a:	2a25      	cmp	r2, #37	; 0x25
 800c37c:	d1f9      	bne.n	800c372 <_vfiprintf_r+0x7a>
 800c37e:	ebba 0b04 	subs.w	fp, sl, r4
 800c382:	d00b      	beq.n	800c39c <_vfiprintf_r+0xa4>
 800c384:	465b      	mov	r3, fp
 800c386:	4622      	mov	r2, r4
 800c388:	4629      	mov	r1, r5
 800c38a:	4630      	mov	r0, r6
 800c38c:	f7ff ffa1 	bl	800c2d2 <__sfputs_r>
 800c390:	3001      	adds	r0, #1
 800c392:	f000 80a9 	beq.w	800c4e8 <_vfiprintf_r+0x1f0>
 800c396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c398:	445a      	add	r2, fp
 800c39a:	9209      	str	r2, [sp, #36]	; 0x24
 800c39c:	f89a 3000 	ldrb.w	r3, [sl]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	f000 80a1 	beq.w	800c4e8 <_vfiprintf_r+0x1f0>
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c3ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3b0:	f10a 0a01 	add.w	sl, sl, #1
 800c3b4:	9304      	str	r3, [sp, #16]
 800c3b6:	9307      	str	r3, [sp, #28]
 800c3b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c3bc:	931a      	str	r3, [sp, #104]	; 0x68
 800c3be:	4654      	mov	r4, sl
 800c3c0:	2205      	movs	r2, #5
 800c3c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3c6:	4854      	ldr	r0, [pc, #336]	; (800c518 <_vfiprintf_r+0x220>)
 800c3c8:	f7f3 ff0a 	bl	80001e0 <memchr>
 800c3cc:	9a04      	ldr	r2, [sp, #16]
 800c3ce:	b9d8      	cbnz	r0, 800c408 <_vfiprintf_r+0x110>
 800c3d0:	06d1      	lsls	r1, r2, #27
 800c3d2:	bf44      	itt	mi
 800c3d4:	2320      	movmi	r3, #32
 800c3d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3da:	0713      	lsls	r3, r2, #28
 800c3dc:	bf44      	itt	mi
 800c3de:	232b      	movmi	r3, #43	; 0x2b
 800c3e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c3e8:	2b2a      	cmp	r3, #42	; 0x2a
 800c3ea:	d015      	beq.n	800c418 <_vfiprintf_r+0x120>
 800c3ec:	9a07      	ldr	r2, [sp, #28]
 800c3ee:	4654      	mov	r4, sl
 800c3f0:	2000      	movs	r0, #0
 800c3f2:	f04f 0c0a 	mov.w	ip, #10
 800c3f6:	4621      	mov	r1, r4
 800c3f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3fc:	3b30      	subs	r3, #48	; 0x30
 800c3fe:	2b09      	cmp	r3, #9
 800c400:	d94d      	bls.n	800c49e <_vfiprintf_r+0x1a6>
 800c402:	b1b0      	cbz	r0, 800c432 <_vfiprintf_r+0x13a>
 800c404:	9207      	str	r2, [sp, #28]
 800c406:	e014      	b.n	800c432 <_vfiprintf_r+0x13a>
 800c408:	eba0 0308 	sub.w	r3, r0, r8
 800c40c:	fa09 f303 	lsl.w	r3, r9, r3
 800c410:	4313      	orrs	r3, r2
 800c412:	9304      	str	r3, [sp, #16]
 800c414:	46a2      	mov	sl, r4
 800c416:	e7d2      	b.n	800c3be <_vfiprintf_r+0xc6>
 800c418:	9b03      	ldr	r3, [sp, #12]
 800c41a:	1d19      	adds	r1, r3, #4
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	9103      	str	r1, [sp, #12]
 800c420:	2b00      	cmp	r3, #0
 800c422:	bfbb      	ittet	lt
 800c424:	425b      	neglt	r3, r3
 800c426:	f042 0202 	orrlt.w	r2, r2, #2
 800c42a:	9307      	strge	r3, [sp, #28]
 800c42c:	9307      	strlt	r3, [sp, #28]
 800c42e:	bfb8      	it	lt
 800c430:	9204      	strlt	r2, [sp, #16]
 800c432:	7823      	ldrb	r3, [r4, #0]
 800c434:	2b2e      	cmp	r3, #46	; 0x2e
 800c436:	d10c      	bne.n	800c452 <_vfiprintf_r+0x15a>
 800c438:	7863      	ldrb	r3, [r4, #1]
 800c43a:	2b2a      	cmp	r3, #42	; 0x2a
 800c43c:	d134      	bne.n	800c4a8 <_vfiprintf_r+0x1b0>
 800c43e:	9b03      	ldr	r3, [sp, #12]
 800c440:	1d1a      	adds	r2, r3, #4
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	9203      	str	r2, [sp, #12]
 800c446:	2b00      	cmp	r3, #0
 800c448:	bfb8      	it	lt
 800c44a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c44e:	3402      	adds	r4, #2
 800c450:	9305      	str	r3, [sp, #20]
 800c452:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c528 <_vfiprintf_r+0x230>
 800c456:	7821      	ldrb	r1, [r4, #0]
 800c458:	2203      	movs	r2, #3
 800c45a:	4650      	mov	r0, sl
 800c45c:	f7f3 fec0 	bl	80001e0 <memchr>
 800c460:	b138      	cbz	r0, 800c472 <_vfiprintf_r+0x17a>
 800c462:	9b04      	ldr	r3, [sp, #16]
 800c464:	eba0 000a 	sub.w	r0, r0, sl
 800c468:	2240      	movs	r2, #64	; 0x40
 800c46a:	4082      	lsls	r2, r0
 800c46c:	4313      	orrs	r3, r2
 800c46e:	3401      	adds	r4, #1
 800c470:	9304      	str	r3, [sp, #16]
 800c472:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c476:	4829      	ldr	r0, [pc, #164]	; (800c51c <_vfiprintf_r+0x224>)
 800c478:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c47c:	2206      	movs	r2, #6
 800c47e:	f7f3 feaf 	bl	80001e0 <memchr>
 800c482:	2800      	cmp	r0, #0
 800c484:	d03f      	beq.n	800c506 <_vfiprintf_r+0x20e>
 800c486:	4b26      	ldr	r3, [pc, #152]	; (800c520 <_vfiprintf_r+0x228>)
 800c488:	bb1b      	cbnz	r3, 800c4d2 <_vfiprintf_r+0x1da>
 800c48a:	9b03      	ldr	r3, [sp, #12]
 800c48c:	3307      	adds	r3, #7
 800c48e:	f023 0307 	bic.w	r3, r3, #7
 800c492:	3308      	adds	r3, #8
 800c494:	9303      	str	r3, [sp, #12]
 800c496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c498:	443b      	add	r3, r7
 800c49a:	9309      	str	r3, [sp, #36]	; 0x24
 800c49c:	e768      	b.n	800c370 <_vfiprintf_r+0x78>
 800c49e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4a2:	460c      	mov	r4, r1
 800c4a4:	2001      	movs	r0, #1
 800c4a6:	e7a6      	b.n	800c3f6 <_vfiprintf_r+0xfe>
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	3401      	adds	r4, #1
 800c4ac:	9305      	str	r3, [sp, #20]
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	f04f 0c0a 	mov.w	ip, #10
 800c4b4:	4620      	mov	r0, r4
 800c4b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4ba:	3a30      	subs	r2, #48	; 0x30
 800c4bc:	2a09      	cmp	r2, #9
 800c4be:	d903      	bls.n	800c4c8 <_vfiprintf_r+0x1d0>
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d0c6      	beq.n	800c452 <_vfiprintf_r+0x15a>
 800c4c4:	9105      	str	r1, [sp, #20]
 800c4c6:	e7c4      	b.n	800c452 <_vfiprintf_r+0x15a>
 800c4c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4cc:	4604      	mov	r4, r0
 800c4ce:	2301      	movs	r3, #1
 800c4d0:	e7f0      	b.n	800c4b4 <_vfiprintf_r+0x1bc>
 800c4d2:	ab03      	add	r3, sp, #12
 800c4d4:	9300      	str	r3, [sp, #0]
 800c4d6:	462a      	mov	r2, r5
 800c4d8:	4b12      	ldr	r3, [pc, #72]	; (800c524 <_vfiprintf_r+0x22c>)
 800c4da:	a904      	add	r1, sp, #16
 800c4dc:	4630      	mov	r0, r6
 800c4de:	f7fd fb9d 	bl	8009c1c <_printf_float>
 800c4e2:	4607      	mov	r7, r0
 800c4e4:	1c78      	adds	r0, r7, #1
 800c4e6:	d1d6      	bne.n	800c496 <_vfiprintf_r+0x19e>
 800c4e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c4ea:	07d9      	lsls	r1, r3, #31
 800c4ec:	d405      	bmi.n	800c4fa <_vfiprintf_r+0x202>
 800c4ee:	89ab      	ldrh	r3, [r5, #12]
 800c4f0:	059a      	lsls	r2, r3, #22
 800c4f2:	d402      	bmi.n	800c4fa <_vfiprintf_r+0x202>
 800c4f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4f6:	f7fe f871 	bl	800a5dc <__retarget_lock_release_recursive>
 800c4fa:	89ab      	ldrh	r3, [r5, #12]
 800c4fc:	065b      	lsls	r3, r3, #25
 800c4fe:	f53f af1d 	bmi.w	800c33c <_vfiprintf_r+0x44>
 800c502:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c504:	e71c      	b.n	800c340 <_vfiprintf_r+0x48>
 800c506:	ab03      	add	r3, sp, #12
 800c508:	9300      	str	r3, [sp, #0]
 800c50a:	462a      	mov	r2, r5
 800c50c:	4b05      	ldr	r3, [pc, #20]	; (800c524 <_vfiprintf_r+0x22c>)
 800c50e:	a904      	add	r1, sp, #16
 800c510:	4630      	mov	r0, r6
 800c512:	f7fd fe27 	bl	800a164 <_printf_i>
 800c516:	e7e4      	b.n	800c4e2 <_vfiprintf_r+0x1ea>
 800c518:	0800d43d 	.word	0x0800d43d
 800c51c:	0800d447 	.word	0x0800d447
 800c520:	08009c1d 	.word	0x08009c1d
 800c524:	0800c2d3 	.word	0x0800c2d3
 800c528:	0800d443 	.word	0x0800d443

0800c52c <__swbuf_r>:
 800c52c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c52e:	460e      	mov	r6, r1
 800c530:	4614      	mov	r4, r2
 800c532:	4605      	mov	r5, r0
 800c534:	b118      	cbz	r0, 800c53e <__swbuf_r+0x12>
 800c536:	6a03      	ldr	r3, [r0, #32]
 800c538:	b90b      	cbnz	r3, 800c53e <__swbuf_r+0x12>
 800c53a:	f7fd ffc1 	bl	800a4c0 <__sinit>
 800c53e:	69a3      	ldr	r3, [r4, #24]
 800c540:	60a3      	str	r3, [r4, #8]
 800c542:	89a3      	ldrh	r3, [r4, #12]
 800c544:	071a      	lsls	r2, r3, #28
 800c546:	d525      	bpl.n	800c594 <__swbuf_r+0x68>
 800c548:	6923      	ldr	r3, [r4, #16]
 800c54a:	b31b      	cbz	r3, 800c594 <__swbuf_r+0x68>
 800c54c:	6823      	ldr	r3, [r4, #0]
 800c54e:	6922      	ldr	r2, [r4, #16]
 800c550:	1a98      	subs	r0, r3, r2
 800c552:	6963      	ldr	r3, [r4, #20]
 800c554:	b2f6      	uxtb	r6, r6
 800c556:	4283      	cmp	r3, r0
 800c558:	4637      	mov	r7, r6
 800c55a:	dc04      	bgt.n	800c566 <__swbuf_r+0x3a>
 800c55c:	4621      	mov	r1, r4
 800c55e:	4628      	mov	r0, r5
 800c560:	f7ff f94e 	bl	800b800 <_fflush_r>
 800c564:	b9e0      	cbnz	r0, 800c5a0 <__swbuf_r+0x74>
 800c566:	68a3      	ldr	r3, [r4, #8]
 800c568:	3b01      	subs	r3, #1
 800c56a:	60a3      	str	r3, [r4, #8]
 800c56c:	6823      	ldr	r3, [r4, #0]
 800c56e:	1c5a      	adds	r2, r3, #1
 800c570:	6022      	str	r2, [r4, #0]
 800c572:	701e      	strb	r6, [r3, #0]
 800c574:	6962      	ldr	r2, [r4, #20]
 800c576:	1c43      	adds	r3, r0, #1
 800c578:	429a      	cmp	r2, r3
 800c57a:	d004      	beq.n	800c586 <__swbuf_r+0x5a>
 800c57c:	89a3      	ldrh	r3, [r4, #12]
 800c57e:	07db      	lsls	r3, r3, #31
 800c580:	d506      	bpl.n	800c590 <__swbuf_r+0x64>
 800c582:	2e0a      	cmp	r6, #10
 800c584:	d104      	bne.n	800c590 <__swbuf_r+0x64>
 800c586:	4621      	mov	r1, r4
 800c588:	4628      	mov	r0, r5
 800c58a:	f7ff f939 	bl	800b800 <_fflush_r>
 800c58e:	b938      	cbnz	r0, 800c5a0 <__swbuf_r+0x74>
 800c590:	4638      	mov	r0, r7
 800c592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c594:	4621      	mov	r1, r4
 800c596:	4628      	mov	r0, r5
 800c598:	f000 f806 	bl	800c5a8 <__swsetup_r>
 800c59c:	2800      	cmp	r0, #0
 800c59e:	d0d5      	beq.n	800c54c <__swbuf_r+0x20>
 800c5a0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c5a4:	e7f4      	b.n	800c590 <__swbuf_r+0x64>
	...

0800c5a8 <__swsetup_r>:
 800c5a8:	b538      	push	{r3, r4, r5, lr}
 800c5aa:	4b2a      	ldr	r3, [pc, #168]	; (800c654 <__swsetup_r+0xac>)
 800c5ac:	4605      	mov	r5, r0
 800c5ae:	6818      	ldr	r0, [r3, #0]
 800c5b0:	460c      	mov	r4, r1
 800c5b2:	b118      	cbz	r0, 800c5bc <__swsetup_r+0x14>
 800c5b4:	6a03      	ldr	r3, [r0, #32]
 800c5b6:	b90b      	cbnz	r3, 800c5bc <__swsetup_r+0x14>
 800c5b8:	f7fd ff82 	bl	800a4c0 <__sinit>
 800c5bc:	89a3      	ldrh	r3, [r4, #12]
 800c5be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5c2:	0718      	lsls	r0, r3, #28
 800c5c4:	d422      	bmi.n	800c60c <__swsetup_r+0x64>
 800c5c6:	06d9      	lsls	r1, r3, #27
 800c5c8:	d407      	bmi.n	800c5da <__swsetup_r+0x32>
 800c5ca:	2309      	movs	r3, #9
 800c5cc:	602b      	str	r3, [r5, #0]
 800c5ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c5d2:	81a3      	strh	r3, [r4, #12]
 800c5d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5d8:	e034      	b.n	800c644 <__swsetup_r+0x9c>
 800c5da:	0758      	lsls	r0, r3, #29
 800c5dc:	d512      	bpl.n	800c604 <__swsetup_r+0x5c>
 800c5de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c5e0:	b141      	cbz	r1, 800c5f4 <__swsetup_r+0x4c>
 800c5e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5e6:	4299      	cmp	r1, r3
 800c5e8:	d002      	beq.n	800c5f0 <__swsetup_r+0x48>
 800c5ea:	4628      	mov	r0, r5
 800c5ec:	f7ff fdce 	bl	800c18c <_free_r>
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	6363      	str	r3, [r4, #52]	; 0x34
 800c5f4:	89a3      	ldrh	r3, [r4, #12]
 800c5f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c5fa:	81a3      	strh	r3, [r4, #12]
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	6063      	str	r3, [r4, #4]
 800c600:	6923      	ldr	r3, [r4, #16]
 800c602:	6023      	str	r3, [r4, #0]
 800c604:	89a3      	ldrh	r3, [r4, #12]
 800c606:	f043 0308 	orr.w	r3, r3, #8
 800c60a:	81a3      	strh	r3, [r4, #12]
 800c60c:	6923      	ldr	r3, [r4, #16]
 800c60e:	b94b      	cbnz	r3, 800c624 <__swsetup_r+0x7c>
 800c610:	89a3      	ldrh	r3, [r4, #12]
 800c612:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c616:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c61a:	d003      	beq.n	800c624 <__swsetup_r+0x7c>
 800c61c:	4621      	mov	r1, r4
 800c61e:	4628      	mov	r0, r5
 800c620:	f000 f840 	bl	800c6a4 <__smakebuf_r>
 800c624:	89a0      	ldrh	r0, [r4, #12]
 800c626:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c62a:	f010 0301 	ands.w	r3, r0, #1
 800c62e:	d00a      	beq.n	800c646 <__swsetup_r+0x9e>
 800c630:	2300      	movs	r3, #0
 800c632:	60a3      	str	r3, [r4, #8]
 800c634:	6963      	ldr	r3, [r4, #20]
 800c636:	425b      	negs	r3, r3
 800c638:	61a3      	str	r3, [r4, #24]
 800c63a:	6923      	ldr	r3, [r4, #16]
 800c63c:	b943      	cbnz	r3, 800c650 <__swsetup_r+0xa8>
 800c63e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c642:	d1c4      	bne.n	800c5ce <__swsetup_r+0x26>
 800c644:	bd38      	pop	{r3, r4, r5, pc}
 800c646:	0781      	lsls	r1, r0, #30
 800c648:	bf58      	it	pl
 800c64a:	6963      	ldrpl	r3, [r4, #20]
 800c64c:	60a3      	str	r3, [r4, #8]
 800c64e:	e7f4      	b.n	800c63a <__swsetup_r+0x92>
 800c650:	2000      	movs	r0, #0
 800c652:	e7f7      	b.n	800c644 <__swsetup_r+0x9c>
 800c654:	20000118 	.word	0x20000118

0800c658 <__swhatbuf_r>:
 800c658:	b570      	push	{r4, r5, r6, lr}
 800c65a:	460c      	mov	r4, r1
 800c65c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c660:	2900      	cmp	r1, #0
 800c662:	b096      	sub	sp, #88	; 0x58
 800c664:	4615      	mov	r5, r2
 800c666:	461e      	mov	r6, r3
 800c668:	da0d      	bge.n	800c686 <__swhatbuf_r+0x2e>
 800c66a:	89a3      	ldrh	r3, [r4, #12]
 800c66c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c670:	f04f 0100 	mov.w	r1, #0
 800c674:	bf0c      	ite	eq
 800c676:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c67a:	2340      	movne	r3, #64	; 0x40
 800c67c:	2000      	movs	r0, #0
 800c67e:	6031      	str	r1, [r6, #0]
 800c680:	602b      	str	r3, [r5, #0]
 800c682:	b016      	add	sp, #88	; 0x58
 800c684:	bd70      	pop	{r4, r5, r6, pc}
 800c686:	466a      	mov	r2, sp
 800c688:	f000 f848 	bl	800c71c <_fstat_r>
 800c68c:	2800      	cmp	r0, #0
 800c68e:	dbec      	blt.n	800c66a <__swhatbuf_r+0x12>
 800c690:	9901      	ldr	r1, [sp, #4]
 800c692:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c696:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c69a:	4259      	negs	r1, r3
 800c69c:	4159      	adcs	r1, r3
 800c69e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c6a2:	e7eb      	b.n	800c67c <__swhatbuf_r+0x24>

0800c6a4 <__smakebuf_r>:
 800c6a4:	898b      	ldrh	r3, [r1, #12]
 800c6a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c6a8:	079d      	lsls	r5, r3, #30
 800c6aa:	4606      	mov	r6, r0
 800c6ac:	460c      	mov	r4, r1
 800c6ae:	d507      	bpl.n	800c6c0 <__smakebuf_r+0x1c>
 800c6b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c6b4:	6023      	str	r3, [r4, #0]
 800c6b6:	6123      	str	r3, [r4, #16]
 800c6b8:	2301      	movs	r3, #1
 800c6ba:	6163      	str	r3, [r4, #20]
 800c6bc:	b002      	add	sp, #8
 800c6be:	bd70      	pop	{r4, r5, r6, pc}
 800c6c0:	ab01      	add	r3, sp, #4
 800c6c2:	466a      	mov	r2, sp
 800c6c4:	f7ff ffc8 	bl	800c658 <__swhatbuf_r>
 800c6c8:	9900      	ldr	r1, [sp, #0]
 800c6ca:	4605      	mov	r5, r0
 800c6cc:	4630      	mov	r0, r6
 800c6ce:	f7fe ff91 	bl	800b5f4 <_malloc_r>
 800c6d2:	b948      	cbnz	r0, 800c6e8 <__smakebuf_r+0x44>
 800c6d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6d8:	059a      	lsls	r2, r3, #22
 800c6da:	d4ef      	bmi.n	800c6bc <__smakebuf_r+0x18>
 800c6dc:	f023 0303 	bic.w	r3, r3, #3
 800c6e0:	f043 0302 	orr.w	r3, r3, #2
 800c6e4:	81a3      	strh	r3, [r4, #12]
 800c6e6:	e7e3      	b.n	800c6b0 <__smakebuf_r+0xc>
 800c6e8:	89a3      	ldrh	r3, [r4, #12]
 800c6ea:	6020      	str	r0, [r4, #0]
 800c6ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6f0:	81a3      	strh	r3, [r4, #12]
 800c6f2:	9b00      	ldr	r3, [sp, #0]
 800c6f4:	6163      	str	r3, [r4, #20]
 800c6f6:	9b01      	ldr	r3, [sp, #4]
 800c6f8:	6120      	str	r0, [r4, #16]
 800c6fa:	b15b      	cbz	r3, 800c714 <__smakebuf_r+0x70>
 800c6fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c700:	4630      	mov	r0, r6
 800c702:	f000 f81d 	bl	800c740 <_isatty_r>
 800c706:	b128      	cbz	r0, 800c714 <__smakebuf_r+0x70>
 800c708:	89a3      	ldrh	r3, [r4, #12]
 800c70a:	f023 0303 	bic.w	r3, r3, #3
 800c70e:	f043 0301 	orr.w	r3, r3, #1
 800c712:	81a3      	strh	r3, [r4, #12]
 800c714:	89a3      	ldrh	r3, [r4, #12]
 800c716:	431d      	orrs	r5, r3
 800c718:	81a5      	strh	r5, [r4, #12]
 800c71a:	e7cf      	b.n	800c6bc <__smakebuf_r+0x18>

0800c71c <_fstat_r>:
 800c71c:	b538      	push	{r3, r4, r5, lr}
 800c71e:	4d07      	ldr	r5, [pc, #28]	; (800c73c <_fstat_r+0x20>)
 800c720:	2300      	movs	r3, #0
 800c722:	4604      	mov	r4, r0
 800c724:	4608      	mov	r0, r1
 800c726:	4611      	mov	r1, r2
 800c728:	602b      	str	r3, [r5, #0]
 800c72a:	f7f6 fd3e 	bl	80031aa <_fstat>
 800c72e:	1c43      	adds	r3, r0, #1
 800c730:	d102      	bne.n	800c738 <_fstat_r+0x1c>
 800c732:	682b      	ldr	r3, [r5, #0]
 800c734:	b103      	cbz	r3, 800c738 <_fstat_r+0x1c>
 800c736:	6023      	str	r3, [r4, #0]
 800c738:	bd38      	pop	{r3, r4, r5, pc}
 800c73a:	bf00      	nop
 800c73c:	20004840 	.word	0x20004840

0800c740 <_isatty_r>:
 800c740:	b538      	push	{r3, r4, r5, lr}
 800c742:	4d06      	ldr	r5, [pc, #24]	; (800c75c <_isatty_r+0x1c>)
 800c744:	2300      	movs	r3, #0
 800c746:	4604      	mov	r4, r0
 800c748:	4608      	mov	r0, r1
 800c74a:	602b      	str	r3, [r5, #0]
 800c74c:	f7f6 fd3d 	bl	80031ca <_isatty>
 800c750:	1c43      	adds	r3, r0, #1
 800c752:	d102      	bne.n	800c75a <_isatty_r+0x1a>
 800c754:	682b      	ldr	r3, [r5, #0]
 800c756:	b103      	cbz	r3, 800c75a <_isatty_r+0x1a>
 800c758:	6023      	str	r3, [r4, #0]
 800c75a:	bd38      	pop	{r3, r4, r5, pc}
 800c75c:	20004840 	.word	0x20004840

0800c760 <_raise_r>:
 800c760:	291f      	cmp	r1, #31
 800c762:	b538      	push	{r3, r4, r5, lr}
 800c764:	4604      	mov	r4, r0
 800c766:	460d      	mov	r5, r1
 800c768:	d904      	bls.n	800c774 <_raise_r+0x14>
 800c76a:	2316      	movs	r3, #22
 800c76c:	6003      	str	r3, [r0, #0]
 800c76e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c772:	bd38      	pop	{r3, r4, r5, pc}
 800c774:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c776:	b112      	cbz	r2, 800c77e <_raise_r+0x1e>
 800c778:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c77c:	b94b      	cbnz	r3, 800c792 <_raise_r+0x32>
 800c77e:	4620      	mov	r0, r4
 800c780:	f000 f830 	bl	800c7e4 <_getpid_r>
 800c784:	462a      	mov	r2, r5
 800c786:	4601      	mov	r1, r0
 800c788:	4620      	mov	r0, r4
 800c78a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c78e:	f000 b817 	b.w	800c7c0 <_kill_r>
 800c792:	2b01      	cmp	r3, #1
 800c794:	d00a      	beq.n	800c7ac <_raise_r+0x4c>
 800c796:	1c59      	adds	r1, r3, #1
 800c798:	d103      	bne.n	800c7a2 <_raise_r+0x42>
 800c79a:	2316      	movs	r3, #22
 800c79c:	6003      	str	r3, [r0, #0]
 800c79e:	2001      	movs	r0, #1
 800c7a0:	e7e7      	b.n	800c772 <_raise_r+0x12>
 800c7a2:	2400      	movs	r4, #0
 800c7a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c7a8:	4628      	mov	r0, r5
 800c7aa:	4798      	blx	r3
 800c7ac:	2000      	movs	r0, #0
 800c7ae:	e7e0      	b.n	800c772 <_raise_r+0x12>

0800c7b0 <raise>:
 800c7b0:	4b02      	ldr	r3, [pc, #8]	; (800c7bc <raise+0xc>)
 800c7b2:	4601      	mov	r1, r0
 800c7b4:	6818      	ldr	r0, [r3, #0]
 800c7b6:	f7ff bfd3 	b.w	800c760 <_raise_r>
 800c7ba:	bf00      	nop
 800c7bc:	20000118 	.word	0x20000118

0800c7c0 <_kill_r>:
 800c7c0:	b538      	push	{r3, r4, r5, lr}
 800c7c2:	4d07      	ldr	r5, [pc, #28]	; (800c7e0 <_kill_r+0x20>)
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	4608      	mov	r0, r1
 800c7ca:	4611      	mov	r1, r2
 800c7cc:	602b      	str	r3, [r5, #0]
 800c7ce:	f7f6 fc8d 	bl	80030ec <_kill>
 800c7d2:	1c43      	adds	r3, r0, #1
 800c7d4:	d102      	bne.n	800c7dc <_kill_r+0x1c>
 800c7d6:	682b      	ldr	r3, [r5, #0]
 800c7d8:	b103      	cbz	r3, 800c7dc <_kill_r+0x1c>
 800c7da:	6023      	str	r3, [r4, #0]
 800c7dc:	bd38      	pop	{r3, r4, r5, pc}
 800c7de:	bf00      	nop
 800c7e0:	20004840 	.word	0x20004840

0800c7e4 <_getpid_r>:
 800c7e4:	f7f6 bc7a 	b.w	80030dc <_getpid>

0800c7e8 <_init>:
 800c7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7ea:	bf00      	nop
 800c7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7ee:	bc08      	pop	{r3}
 800c7f0:	469e      	mov	lr, r3
 800c7f2:	4770      	bx	lr

0800c7f4 <_fini>:
 800c7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7f6:	bf00      	nop
 800c7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7fa:	bc08      	pop	{r3}
 800c7fc:	469e      	mov	lr, r3
 800c7fe:	4770      	bx	lr
