

================================================================
== Vitis HLS Report for 'needwun_Pipeline_fill_in1'
================================================================
* Date:           Sat Oct  4 21:45:10 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      677|      677|  6.770 us|  6.770 us|  677|  677|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- fill_in  |      675|      675|        41|          5|          1|   128|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 41


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 1
  Pipeline-0 : II = 5, D = 41, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.54>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 44 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 45 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_idx = alloca i32 1"   --->   Operation 46 'alloca' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty"   --->   Operation 47 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty_16"   --->   Operation 48 'read' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast21_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_cast21"   --->   Operation 49 'read' 'p_cast21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%SEQB_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %SEQB_load_3"   --->   Operation 50 'read' 'SEQB_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ptr, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln0 = store i8 1, i8 %a_idx"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 58 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16.1"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%a_idx_5 = load i8 %a_idx" [nw.c:32]   --->   Operation 60 'load' 'a_idx_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp_eq  i8 %a_idx_5, i8 129" [nw.c:31]   --->   Operation 61 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 62 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %fpga_resource_hint.for.body16.1.2, void %for.inc77.1.exitStub" [nw.c:31]   --->   Operation 63 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %a_idx_5" [nw.c:31]   --->   Operation 64 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i8 %a_idx_5" [nw.c:32]   --->   Operation 65 'trunc' 'trunc_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.35ns)   --->   "%add_ln32 = add i8 %a_idx_5, i8 255" [nw.c:32]   --->   Operation 66 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %add_ln32" [nw.c:32]   --->   Operation 67 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.09ns)   --->   "%add_ln32_1 = add i5 %trunc_ln32_2, i5 31" [nw.c:32]   --->   Operation 68 'add' 'add_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i5 %add_ln32_1" [nw.c:32]   --->   Operation 69 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%SEQA_0_addr = getelementptr i16 %SEQA_0, i64 0, i64 %zext_ln32_1" [nw.c:32]   --->   Operation 70 'getelementptr' 'SEQA_0_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.14ns)   --->   "%SEQA_0_load = load i5 %SEQA_0_addr" [nw.c:32]   --->   Operation 71 'load' 'SEQA_0_load' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%SEQA_1_addr = getelementptr i16 %SEQA_1, i64 0, i64 %zext_ln32_1" [nw.c:32]   --->   Operation 72 'getelementptr' 'SEQA_1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (1.14ns)   --->   "%SEQA_1_load = load i5 %SEQA_1_addr" [nw.c:32]   --->   Operation 73 'load' 'SEQA_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 74 [1/1] (1.31ns)   --->   "%add_ln41 = add i15 %zext_ln32, i15 %tmp_11" [nw.c:41]   --->   Operation 74 'add' 'add_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [19/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 75 'urem' 'urem_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.31ns)   --->   "%add_ln42 = add i15 %zext_ln31, i15 %tmp_11" [nw.c:42]   --->   Operation 76 'add' 'add_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [19/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 77 'urem' 'urem_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.31ns)   --->   "%add_ln43 = add i15 %zext_ln32, i15 %tmp" [nw.c:43]   --->   Operation 78 'add' 'add_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.31ns)   --->   "%add_ln47 = add i15 %zext_ln31, i15 %tmp" [nw.c:47]   --->   Operation 79 'add' 'add_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.03>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i8 %a_idx_5" [nw.c:32]   --->   Operation 80 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i8 %a_idx_5" [nw.c:32]   --->   Operation 81 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.18ns)   --->   "%add_ln32_2 = add i6 %trunc_ln32_1, i6 63" [nw.c:32]   --->   Operation 82 'add' 'add_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.27ns)   --->   "%add_ln32_3 = add i7 %trunc_ln32, i7 127" [nw.c:32]   --->   Operation 83 'add' 'add_ln32_3' <Predicate = (!icmp_ln31)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln32_3, i32 6" [nw.c:32]   --->   Operation 84 'bitselect' 'tmp_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln32_2, i32 5" [nw.c:32]   --->   Operation 85 'bitselect' 'tmp_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln32_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_13, i3 0" [nw.c:32]   --->   Operation 86 'bitconcatenate' 'and_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (1.14ns)   --->   "%SEQA_0_load = load i5 %SEQA_0_addr" [nw.c:32]   --->   Operation 87 'load' 'SEQA_0_load' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i4 %and_ln32_1" [nw.c:32]   --->   Operation 88 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.00ns)   --->   "%lshr_ln32 = lshr i16 %SEQA_0_load, i16 %zext_ln32_2" [nw.c:32]   --->   Operation 89 'lshr' 'lshr_ln32' <Predicate = (!icmp_ln31)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln32_3 = trunc i16 %lshr_ln32" [nw.c:32]   --->   Operation 90 'trunc' 'trunc_ln32_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (1.14ns)   --->   "%SEQA_1_load = load i5 %SEQA_1_addr" [nw.c:32]   --->   Operation 91 'load' 'SEQA_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i4 %and_ln32_1" [nw.c:32]   --->   Operation 92 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.00ns)   --->   "%lshr_ln32_1 = lshr i16 %SEQA_1_load, i16 %zext_ln32_3" [nw.c:32]   --->   Operation 93 'lshr' 'lshr_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln32_4 = trunc i16 %lshr_ln32_1" [nw.c:32]   --->   Operation 94 'trunc' 'trunc_ln32_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.84ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln32_3, i8 %trunc_ln32_4, i1 %tmp_12" [nw.c:32]   --->   Operation 95 'mux' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [18/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 96 'urem' 'urem_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [18/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 97 'urem' 'urem_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [19/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 98 'urem' 'urem_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [19/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 99 'urem' 'urem_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 100 [17/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 100 'urem' 'urem_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [17/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 101 'urem' 'urem_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [18/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 102 'urem' 'urem_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [18/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 103 'urem' 'urem_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 104 [16/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 104 'urem' 'urem_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [16/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 105 'urem' 'urem_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [17/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 106 'urem' 'urem_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [17/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 107 'urem' 'urem_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.20>
ST_5 : Operation 108 [15/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 108 'urem' 'urem_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [15/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 109 'urem' 'urem_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [16/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 110 'urem' 'urem_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [16/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 111 'urem' 'urem_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.35ns)   --->   "%add_ln31 = add i8 %a_idx_5, i8 1" [nw.c:31]   --->   Operation 112 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.84ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %a_idx" [nw.c:31]   --->   Operation 113 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.84>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 114 [14/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 114 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [14/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 115 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [15/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 116 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [15/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 117 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.87>
ST_7 : Operation 118 [13/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 118 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [13/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 119 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [14/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 120 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [14/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 121 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.87>
ST_8 : Operation 122 [12/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 122 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [12/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 123 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [13/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 124 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [13/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 125 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.87>
ST_9 : Operation 126 [11/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 126 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [11/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 127 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [12/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 128 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [12/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 129 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.87>
ST_10 : Operation 130 [10/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 130 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [10/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 131 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [11/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 132 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [11/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 133 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.87>
ST_11 : Operation 134 [9/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 134 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [9/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 135 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [10/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 136 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [10/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 137 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.87>
ST_12 : Operation 138 [8/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 138 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [8/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 139 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [9/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 140 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [9/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 141 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.87>
ST_13 : Operation 142 [7/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 142 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [7/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 143 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [8/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 144 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [8/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 145 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.87>
ST_14 : Operation 146 [6/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 146 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [6/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 147 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [7/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 148 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [7/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 149 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.87>
ST_15 : Operation 150 [5/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 150 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [5/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 151 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [6/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 152 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [6/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 153 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.87>
ST_16 : Operation 154 [4/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 154 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [4/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 155 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [5/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 156 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [5/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 157 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.87>
ST_17 : Operation 158 [3/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 158 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [3/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 159 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [4/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 160 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [4/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 161 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.87>
ST_18 : Operation 162 [2/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 162 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [2/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 163 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [3/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 164 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [3/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 165 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.68>
ST_19 : Operation 166 [1/19] (1.87ns)   --->   "%urem_ln41 = urem i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 166 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i14 %urem_ln41" [nw.c:41]   --->   Operation 167 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 168 [18/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 168 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/19] (1.87ns)   --->   "%urem_ln42 = urem i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 169 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i14 %urem_ln42" [nw.c:42]   --->   Operation 170 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 171 [18/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 171 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [2/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 172 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [2/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 173 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.68>
ST_20 : Operation 174 [17/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 174 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [17/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 175 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 176 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i14 %urem_ln43" [nw.c:43]   --->   Operation 177 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [18/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 178 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 179 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i15 %urem_ln47" [nw.c:47]   --->   Operation 180 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [18/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 181 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.81>
ST_21 : Operation 182 [16/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 182 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 183 [16/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 183 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [17/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 184 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [17/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 185 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.81>
ST_22 : Operation 186 [15/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 186 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [15/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 187 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [16/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 188 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 189 [16/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 189 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.81>
ST_23 : Operation 190 [14/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 190 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [14/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 191 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [15/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 192 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [15/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 193 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.81>
ST_24 : Operation 194 [13/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 194 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [13/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 195 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [14/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 196 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [14/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 197 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.81>
ST_25 : Operation 198 [12/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 198 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [12/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 199 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [13/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 200 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [13/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 201 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.81>
ST_26 : Operation 202 [11/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 202 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [11/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 203 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 204 [12/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 204 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 205 [12/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 205 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.81>
ST_27 : Operation 206 [10/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 206 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 207 [10/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 207 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [11/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 208 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [11/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 209 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.81>
ST_28 : Operation 210 [9/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 210 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [9/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 211 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 212 [10/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 212 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [10/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 213 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.81>
ST_29 : Operation 214 [8/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 214 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 215 [8/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 215 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 216 [9/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 216 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 217 [9/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 217 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.81>
ST_30 : Operation 218 [7/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 218 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [7/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 219 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [8/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 220 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 221 [8/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 221 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.81>
ST_31 : Operation 222 [6/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 222 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [6/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 223 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 224 [7/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 224 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 225 [7/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 225 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.81>
ST_32 : Operation 226 [5/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 226 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 227 [5/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 227 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i15 %add_ln43" [nw.c:43]   --->   Operation 228 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 229 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43 = mul i31 %zext_ln43, i31 64520" [nw.c:43]   --->   Operation 229 'mul' 'mul_ln43' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 230 [6/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 230 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i15 %add_ln47" [nw.c:47]   --->   Operation 231 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 232 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47 = mul i31 %zext_ln47, i31 64520" [nw.c:47]   --->   Operation 232 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 233 [6/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 233 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.81>
ST_33 : Operation 234 [4/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 234 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 235 [4/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 235 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43 = mul i31 %zext_ln43, i31 64520" [nw.c:43]   --->   Operation 236 'mul' 'mul_ln43' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 237 [5/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 237 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 238 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47 = mul i31 %zext_ln47, i31 64520" [nw.c:47]   --->   Operation 238 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 239 [5/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 239 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.81>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i14 %trunc_ln41" [nw.c:41]   --->   Operation 240 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 241 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i29 %zext_ln41_1, i29 32257" [nw.c:41]   --->   Operation 241 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 242 [3/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 242 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i14 %trunc_ln42" [nw.c:42]   --->   Operation 243 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 244 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i29 %zext_ln42_1, i29 32257" [nw.c:42]   --->   Operation 244 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 245 [3/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 245 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 246 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43 = mul i31 %zext_ln43, i31 64520" [nw.c:43]   --->   Operation 246 'mul' 'mul_ln43' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 247 [4/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 247 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 248 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47 = mul i31 %zext_ln47, i31 64520" [nw.c:47]   --->   Operation 248 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 249 [4/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 249 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.81>
ST_35 : Operation 250 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i29 %zext_ln41_1, i29 32257" [nw.c:41]   --->   Operation 250 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 251 [2/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 251 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 252 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i29 %zext_ln42_1, i29 32257" [nw.c:42]   --->   Operation 252 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 253 [2/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 253 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 254 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43 = mul i31 %zext_ln43, i31 64520" [nw.c:43]   --->   Operation 254 'mul' 'mul_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln43, i32 29, i32 30" [nw.c:43]   --->   Operation 255 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i14 %trunc_ln43" [nw.c:43]   --->   Operation 256 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 257 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i29 %zext_ln43_1, i29 32257" [nw.c:43]   --->   Operation 257 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 258 [3/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 258 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 259 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln47 = mul i31 %zext_ln47, i31 64520" [nw.c:47]   --->   Operation 259 'mul' 'mul_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i14 %trunc_ln47" [nw.c:47]   --->   Operation 260 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 261 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47_1 = mul i29 %zext_ln47_2, i29 32257" [nw.c:47]   --->   Operation 261 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 262 [3/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 262 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln47, i32 29" [nw.c:47]   --->   Operation 263 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %tmp_22, void %arrayidx56.115.case.0, void %arrayidx56.115.case.1" [nw.c:47]   --->   Operation 264 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 4.07>
ST_36 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i15 %add_ln41" [nw.c:41]   --->   Operation 265 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 266 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41 = mul i31 %zext_ln41, i31 64520" [nw.c:41]   --->   Operation 266 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 267 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i29 %zext_ln41_1, i29 32257" [nw.c:41]   --->   Operation 267 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 268 [1/18] (1.81ns)   --->   "%urem_ln41_1 = urem i14 %trunc_ln41, i14 4161" [nw.c:41]   --->   Operation 268 'urem' 'urem_ln41_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i14 %urem_ln41_1" [nw.c:41]   --->   Operation 269 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i64 %M_0, i64 0, i64 %zext_ln41_2" [nw.c:41]   --->   Operation 270 'getelementptr' 'M_0_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [2/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:41]   --->   Operation 271 'load' 'M_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr i64 %M_1, i64 0, i64 %zext_ln41_2" [nw.c:41]   --->   Operation 272 'getelementptr' 'M_1_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 273 [2/2] (2.26ns)   --->   "%M_1_load = load i13 %M_1_addr" [nw.c:41]   --->   Operation 273 'load' 'M_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i15 %add_ln42" [nw.c:42]   --->   Operation 274 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 275 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42 = mul i31 %zext_ln42, i31 64520" [nw.c:42]   --->   Operation 275 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 276 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i29 %zext_ln42_1, i29 32257" [nw.c:42]   --->   Operation 276 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 277 [1/18] (1.81ns)   --->   "%urem_ln42_1 = urem i14 %trunc_ln42, i14 4161" [nw.c:42]   --->   Operation 277 'urem' 'urem_ln42_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i14 %urem_ln42_1" [nw.c:42]   --->   Operation 278 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 279 [1/1] (0.00ns)   --->   "%M_0_addr_2 = getelementptr i64 %M_0, i64 0, i64 %zext_ln42_2" [nw.c:42]   --->   Operation 279 'getelementptr' 'M_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 280 [2/2] (2.26ns)   --->   "%M_0_load_2 = load i13 %M_0_addr_2" [nw.c:42]   --->   Operation 280 'load' 'M_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 281 [1/1] (0.00ns)   --->   "%M_1_addr_2 = getelementptr i64 %M_1, i64 0, i64 %zext_ln42_2" [nw.c:42]   --->   Operation 281 'getelementptr' 'M_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 282 [2/2] (2.26ns)   --->   "%M_1_load_2 = load i13 %M_1_addr_2" [nw.c:42]   --->   Operation 282 'load' 'M_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 283 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i29 %zext_ln43_1, i29 32257" [nw.c:43]   --->   Operation 283 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 284 [2/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 284 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 285 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47_1 = mul i29 %zext_ln47_2, i29 32257" [nw.c:47]   --->   Operation 285 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 286 [2/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 286 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 419 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 419 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 4.62>
ST_37 : Operation 287 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41 = mul i31 %zext_ln41, i31 64520" [nw.c:41]   --->   Operation 287 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 288 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i29 %zext_ln41_1, i29 32257" [nw.c:41]   --->   Operation 288 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln41_1, i32 27" [nw.c:41]   --->   Operation 289 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln41_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_15, i5 0" [nw.c:41]   --->   Operation 290 'bitconcatenate' 'shl_ln41_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 291 [1/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:41]   --->   Operation 291 'load' 'M_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i6 %shl_ln41_1" [nw.c:41]   --->   Operation 292 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 293 [1/1] (2.35ns)   --->   "%lshr_ln41 = lshr i64 %M_0_load, i64 %zext_ln41_3" [nw.c:41]   --->   Operation 293 'lshr' 'lshr_ln41' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %lshr_ln41" [nw.c:41]   --->   Operation 294 'trunc' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 295 [1/2] (2.26ns)   --->   "%M_1_load = load i13 %M_1_addr" [nw.c:41]   --->   Operation 295 'load' 'M_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 296 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42 = mul i31 %zext_ln42, i31 64520" [nw.c:42]   --->   Operation 296 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 297 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i29 %zext_ln42_1, i29 32257" [nw.c:42]   --->   Operation 297 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln42_1, i32 27" [nw.c:42]   --->   Operation 298 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 299 [1/2] (2.26ns)   --->   "%M_0_load_2 = load i13 %M_0_addr_2" [nw.c:42]   --->   Operation 299 'load' 'M_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 300 [1/2] (2.26ns)   --->   "%M_1_load_2 = load i13 %M_1_addr_2" [nw.c:42]   --->   Operation 300 'load' 'M_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 301 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i29 %zext_ln43_1, i29 32257" [nw.c:43]   --->   Operation 301 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 302 [1/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 302 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i14 %urem_ln43_1" [nw.c:43]   --->   Operation 303 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%M_0_addr_3 = getelementptr i64 %M_0, i64 0, i64 %zext_ln43_2" [nw.c:43]   --->   Operation 304 'getelementptr' 'M_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 305 [2/2] (2.26ns)   --->   "%M_0_load_3 = load i13 %M_0_addr_3" [nw.c:43]   --->   Operation 305 'load' 'M_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%M_1_addr_3 = getelementptr i64 %M_1, i64 0, i64 %zext_ln43_2" [nw.c:43]   --->   Operation 306 'getelementptr' 'M_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 307 [2/2] (2.26ns)   --->   "%M_1_load_3 = load i13 %M_1_addr_3" [nw.c:43]   --->   Operation 307 'load' 'M_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i15 %urem_ln47" [nw.c:47]   --->   Operation 308 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 309 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47_1 = mul i29 %zext_ln47_2, i29 32257" [nw.c:47]   --->   Operation 309 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 310 [1/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 310 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i14 %urem_ln47_1" [nw.c:47]   --->   Operation 311 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (0.00ns)   --->   "%M_0_addr_4 = getelementptr i64 %M_0, i64 0, i64 %zext_ln47_3" [nw.c:47]   --->   Operation 312 'getelementptr' 'M_0_addr_4' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_37 : Operation 313 [2/2] (2.26ns)   --->   "%M_0_load_4 = load i13 %M_0_addr_4" [nw.c:47]   --->   Operation 313 'load' 'M_0_load_4' <Predicate = (!tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%M_1_addr_4 = getelementptr i64 %M_1, i64 0, i64 %zext_ln47_3" [nw.c:47]   --->   Operation 314 'getelementptr' 'M_1_addr_4' <Predicate = (tmp_22)> <Delay = 0.00>
ST_37 : Operation 315 [2/2] (2.26ns)   --->   "%M_1_load_4 = load i13 %M_1_addr_4" [nw.c:47]   --->   Operation 315 'load' 'M_1_load_4' <Predicate = (tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%ptr_addr = getelementptr i16 %ptr, i64 0, i64 %zext_ln47_1" [nw.c:53]   --->   Operation 316 'getelementptr' 'ptr_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 317 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 318 [2/2] (2.26ns)   --->   "%ptr_load = load i14 %ptr_addr" [nw.c:53]   --->   Operation 318 'load' 'ptr_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8321> <RAM>
ST_37 : Operation 319 [1/1] (1.40ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln47_1" [nw.c:47]   --->   Operation 319 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 320 [1/1] (0.84ns)   --->   "%store_ln47 = store i64 %zext_ln47_1, i64 %reuse_addr_reg" [nw.c:47]   --->   Operation 320 'store' 'store_ln47' <Predicate = true> <Delay = 0.84>

State 38 <SV = 37> <Delay = 2.35>
ST_38 : Operation 321 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41 = mul i31 %zext_ln41, i31 64520" [nw.c:41]   --->   Operation 321 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i6 %shl_ln41_1" [nw.c:41]   --->   Operation 322 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (2.35ns)   --->   "%lshr_ln41_1 = lshr i64 %M_1_load, i64 %zext_ln41_4" [nw.c:41]   --->   Operation 323 'lshr' 'lshr_ln41_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i64 %lshr_ln41_1" [nw.c:41]   --->   Operation 324 'trunc' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 325 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42 = mul i31 %zext_ln42, i31 64520" [nw.c:42]   --->   Operation 325 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_17, i5 0" [nw.c:42]   --->   Operation 326 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i6 %shl_ln42_1" [nw.c:42]   --->   Operation 327 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 328 [1/1] (2.35ns)   --->   "%lshr_ln42 = lshr i64 %M_0_load_2, i64 %zext_ln42_3" [nw.c:42]   --->   Operation 328 'lshr' 'lshr_ln42' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i64 %lshr_ln42" [nw.c:42]   --->   Operation 329 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i6 %shl_ln42_1" [nw.c:42]   --->   Operation 330 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (2.35ns)   --->   "%lshr_ln42_1 = lshr i64 %M_1_load_2, i64 %zext_ln42_4" [nw.c:42]   --->   Operation 331 'lshr' 'lshr_ln42_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i64 %lshr_ln42_1" [nw.c:42]   --->   Operation 332 'trunc' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 333 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i29 %zext_ln43_1, i29 32257" [nw.c:43]   --->   Operation 333 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln43_1, i32 27" [nw.c:43]   --->   Operation 334 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 335 [1/2] (2.26ns)   --->   "%M_0_load_3 = load i13 %M_0_addr_3" [nw.c:43]   --->   Operation 335 'load' 'M_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_38 : Operation 336 [1/2] (2.26ns)   --->   "%M_1_load_3 = load i13 %M_1_addr_3" [nw.c:43]   --->   Operation 336 'load' 'M_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_38 : Operation 337 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln47_1 = mul i29 %zext_ln47_2, i29 32257" [nw.c:47]   --->   Operation 337 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln47_1, i32 27" [nw.c:47]   --->   Operation 338 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 339 [1/2] (2.26ns)   --->   "%M_0_load_4 = load i13 %M_0_addr_4" [nw.c:47]   --->   Operation 339 'load' 'M_0_load_4' <Predicate = (!tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_38 : Operation 340 [1/2] (2.26ns)   --->   "%M_1_load_4 = load i13 %M_1_addr_4" [nw.c:47]   --->   Operation 340 'load' 'M_1_load_4' <Predicate = (tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_38 : Operation 341 [1/2] (2.26ns)   --->   "%ptr_load = load i14 %ptr_addr" [nw.c:53]   --->   Operation 341 'load' 'ptr_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8321> <RAM>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln32)   --->   "%zext_ln32_4 = zext i4 %p_cast21_read" [nw.c:32]   --->   Operation 342 'zext' 'zext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln32)   --->   "%lshr_ln32_2 = lshr i16 %SEQB_load_3_read, i16 %zext_ln32_4" [nw.c:32]   --->   Operation 343 'lshr' 'lshr_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln32)   --->   "%trunc_ln32_5 = trunc i16 %lshr_ln32_2" [nw.c:32]   --->   Operation 344 'trunc' 'trunc_ln32_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 345 [1/1] (2.00ns) (out node of the LUT)   --->   "%icmp_ln32 = icmp_eq  i8 %tmp_s, i8 %trunc_ln32_5" [nw.c:32]   --->   Operation 345 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node up_left)   --->   "%select_ln39 = select i1 %icmp_ln32, i32 1, i32 4294967295" [nw.c:39]   --->   Operation 346 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 347 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln41 = mul i31 %zext_ln41, i31 64520" [nw.c:41]   --->   Operation 347 'mul' 'mul_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln41, i32 29, i32 30" [nw.c:41]   --->   Operation 348 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 349 [1/1] (0.84ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln41_1, i32 %trunc_ln41_2, i2 %tmp_14" [nw.c:41]   --->   Operation 349 'mux' 'tmp_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 350 [1/1] (2.55ns) (out node of the LUT)   --->   "%up_left = add i32 %tmp_9, i32 %select_ln39" [nw.c:41]   --->   Operation 350 'add' 'up_left' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 351 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i32 %up_left, i64 8, i64 3, i64 18446744073709551615" [nw.c:17]   --->   Operation 351 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 352 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln42 = mul i31 %zext_ln42, i31 64520" [nw.c:42]   --->   Operation 352 'mul' 'mul_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln42, i32 29, i32 30" [nw.c:42]   --->   Operation 353 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 354 [1/1] (0.84ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln42_1, i32 %trunc_ln42_2, i2 %tmp_16" [nw.c:42]   --->   Operation 354 'mux' 'tmp_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 355 [1/1] (2.55ns)   --->   "%up = add i32 %tmp_10, i32 4294967295" [nw.c:42]   --->   Operation 355 'add' 'up' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 356 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i32 %up, i64 8, i64 3, i64 18446744073709551615" [nw.c:17]   --->   Operation 356 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln43_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_19, i5 0" [nw.c:43]   --->   Operation 357 'bitconcatenate' 'shl_ln43_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i6 %shl_ln43_1" [nw.c:43]   --->   Operation 358 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 359 [1/1] (2.35ns)   --->   "%lshr_ln43 = lshr i64 %M_0_load_3, i64 %zext_ln43_3" [nw.c:43]   --->   Operation 359 'lshr' 'lshr_ln43' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i64 %lshr_ln43" [nw.c:43]   --->   Operation 360 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i6 %shl_ln43_1" [nw.c:43]   --->   Operation 361 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 362 [1/1] (2.35ns)   --->   "%lshr_ln43_1 = lshr i64 %M_1_load_3, i64 %zext_ln43_4" [nw.c:43]   --->   Operation 362 'lshr' 'lshr_ln43_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i64 %lshr_ln43_1" [nw.c:43]   --->   Operation 363 'trunc' 'trunc_ln43_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 364 [1/1] (0.84ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln43_1, i32 %trunc_ln43_2, i2 %tmp_18" [nw.c:43]   --->   Operation 364 'mux' 'tmp_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 365 [1/1] (2.55ns)   --->   "%left = add i32 %tmp_20, i32 4294967295" [nw.c:43]   --->   Operation 365 'add' 'left' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 366 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i32 %left, i64 8, i64 3, i64 18446744073709551615" [nw.c:17]   --->   Operation 366 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 367 [1/1] (1.26ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %up, i32 %left" [nw.c:45]   --->   Operation 367 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.19>
ST_40 : Operation 368 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/dir_test.tcl:10]   --->   Operation 368 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 369 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [nw.c:19]   --->   Operation 369 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 370 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [nw.c:39]   --->   Operation 370 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 371 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin6" [nw.c:41]   --->   Operation 371 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 372 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [nw.c:41]   --->   Operation 372 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 373 [1/1] (0.00ns)   --->   "%rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin4" [nw.c:42]   --->   Operation 373 'specregionend' 'rend5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 374 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [nw.c:42]   --->   Operation 374 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 375 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin" [nw.c:43]   --->   Operation 375 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 376 [1/1] (0.87ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i32 %up, i32 %left" [nw.c:45]   --->   Operation 376 'select' 'select_ln45' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 377 [1/1] (1.26ns)   --->   "%icmp_ln45_1 = icmp_sgt  i32 %up_left, i32 %select_ln45" [nw.c:45]   --->   Operation 377 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 378 [1/1] (0.87ns)   --->   "%max = select i1 %icmp_ln45_1, i32 %up_left, i32 %select_ln45" [nw.c:45]   --->   Operation 378 'select' 'max' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln47_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_21, i5 0" [nw.c:47]   --->   Operation 379 'bitconcatenate' 'shl_ln47_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln47_6 = zext i6 %shl_ln47_1" [nw.c:47]   --->   Operation 380 'zext' 'zext_ln47_6' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_40 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_1)   --->   "%shl_ln47_3 = shl i64 4294967295, i64 %zext_ln47_6" [nw.c:47]   --->   Operation 381 'shl' 'shl_ln47_3' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_1)   --->   "%xor_ln47_1 = xor i64 %shl_ln47_3, i64 18446744073709551615" [nw.c:47]   --->   Operation 382 'xor' 'xor_ln47_1' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_1)   --->   "%and_ln47_1 = and i64 %M_0_load_4, i64 %xor_ln47_1" [nw.c:47]   --->   Operation 383 'and' 'and_ln47_1' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_1)   --->   "%zext_ln47_7 = zext i32 %max" [nw.c:47]   --->   Operation 384 'zext' 'zext_ln47_7' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_40 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_1)   --->   "%shl_ln47_4 = shl i64 %zext_ln47_7, i64 %zext_ln47_6" [nw.c:47]   --->   Operation 385 'shl' 'shl_ln47_4' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 386 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln47_1 = or i64 %and_ln47_1, i64 %shl_ln47_4" [nw.c:47]   --->   Operation 386 'or' 'or_ln47_1' <Predicate = (!tmp_22)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 387 [1/1] (2.26ns)   --->   "%store_ln47 = store i64 %or_ln47_1, i13 %M_0_addr_4" [nw.c:47]   --->   Operation 387 'store' 'store_ln47' <Predicate = (!tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_40 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx56.115.exit_ifconv" [nw.c:47]   --->   Operation 388 'br' 'br_ln47' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_40 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i6 %shl_ln47_1" [nw.c:47]   --->   Operation 389 'zext' 'zext_ln47_4' <Predicate = (tmp_22)> <Delay = 0.00>
ST_40 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%shl_ln47 = shl i64 4294967295, i64 %zext_ln47_4" [nw.c:47]   --->   Operation 390 'shl' 'shl_ln47' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%xor_ln47 = xor i64 %shl_ln47, i64 18446744073709551615" [nw.c:47]   --->   Operation 391 'xor' 'xor_ln47' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%and_ln47 = and i64 %M_1_load_4, i64 %xor_ln47" [nw.c:47]   --->   Operation 392 'and' 'and_ln47' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%zext_ln47_5 = zext i32 %max" [nw.c:47]   --->   Operation 393 'zext' 'zext_ln47_5' <Predicate = (tmp_22)> <Delay = 0.00>
ST_40 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%shl_ln47_2 = shl i64 %zext_ln47_5, i64 %zext_ln47_4" [nw.c:47]   --->   Operation 394 'shl' 'shl_ln47_2' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 395 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln47 = or i64 %and_ln47, i64 %shl_ln47_2" [nw.c:47]   --->   Operation 395 'or' 'or_ln47' <Predicate = (tmp_22)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 396 [1/1] (2.26ns)   --->   "%store_ln47 = store i64 %or_ln47, i13 %M_1_addr_4" [nw.c:47]   --->   Operation 396 'store' 'store_ln47' <Predicate = (tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_40 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx56.115.exit_ifconv" [nw.c:47]   --->   Operation 397 'br' 'br_ln47' <Predicate = (tmp_22)> <Delay = 0.00>
ST_40 : Operation 398 [1/1] (1.26ns)   --->   "%icmp_ln48 = icmp_eq  i32 %left, i32 %max" [nw.c:48]   --->   Operation 398 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln47, i32 29" [nw.c:53]   --->   Operation 399 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 400 [1/1] (1.26ns)   --->   "%icmp_ln50 = icmp_eq  i32 %max, i32 %up" [nw.c:50]   --->   Operation 400 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%xor_ln48 = xor i1 %icmp_ln48, i1 1" [nw.c:48]   --->   Operation 401 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 402 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %icmp_ln50, i1 %xor_ln48" [nw.c:50]   --->   Operation 402 'and' 'and_ln50' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50_1)   --->   "%select_ln50 = select i1 %and_ln50, i7 94, i7 60" [nw.c:50]   --->   Operation 403 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50_1)   --->   "%or_ln50 = or i1 %and_ln50, i1 %icmp_ln48" [nw.c:50]   --->   Operation 404 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50_1)   --->   "%select_ln50_1 = select i1 %or_ln50, i7 %select_ln50, i7 92" [nw.c:50]   --->   Operation 405 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_23, i3 0" [nw.c:50]   --->   Operation 406 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %tmp_24" [nw.c:50]   --->   Operation 407 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50_1)   --->   "%zext_ln50_1 = zext i7 %select_ln50_1" [nw.c:50]   --->   Operation 408 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 409 [1/1] (1.58ns) (out node of the LUT)   --->   "%shl_ln50_1 = shl i16 %zext_ln50_1, i16 %zext_ln50" [nw.c:50]   --->   Operation 409 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.94>
ST_41 : Operation 410 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 410 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_41 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %ptr_load" [nw.c:47]   --->   Operation 411 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%shl_ln50 = shl i16 255, i16 %zext_ln50" [nw.c:50]   --->   Operation 412 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%xor_ln50 = xor i16 %shl_ln50, i16 65535" [nw.c:50]   --->   Operation 413 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%and_ln50_1 = and i16 %reuse_select, i16 %xor_ln50" [nw.c:50]   --->   Operation 414 'and' 'and_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 415 [1/1] (1.67ns) (out node of the LUT)   --->   "%or_ln50_1 = or i16 %and_ln50_1, i16 %shl_ln50_1" [nw.c:50]   --->   Operation 415 'or' 'or_ln50_1' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 416 [1/1] (2.26ns)   --->   "%store_ln49 = store i16 %or_ln50_1, i14 %ptr_addr" [nw.c:49]   --->   Operation 416 'store' 'store_ln49' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8321> <RAM>
ST_41 : Operation 417 [1/1] (0.84ns)   --->   "%store_ln50 = store i16 %or_ln50_1, i16 %reuse_reg" [nw.c:50]   --->   Operation 417 'store' 'store_ln50' <Predicate = true> <Delay = 0.84>
ST_41 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body16.1" [nw.c:31]   --->   Operation 418 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.54ns
The critical path consists of the following:
	'alloca' operation ('a_idx') [12]  (0 ns)
	'load' operation ('a_idx', nw.c:32) on local variable 'a_idx' [27]  (0 ns)
	'add' operation ('add_ln32', nw.c:32) [38]  (1.36 ns)
	'add' operation ('add_ln41', nw.c:41) [64]  (1.32 ns)
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 2>: 4.04ns
The critical path consists of the following:
	'add' operation ('add_ln32_2', nw.c:32) [41]  (1.19 ns)
	'lshr' operation ('lshr_ln32', nw.c:32) [50]  (2.01 ns)
	'mux' operation ('tmp_s', nw.c:32) [57]  (0.844 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 4>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 5>: 2.2ns
The critical path consists of the following:
	'add' operation ('add_ln31', nw.c:31) [212]  (1.36 ns)
	'store' operation ('store_ln31', nw.c:31) of variable 'add_ln31', nw.c:31 on local variable 'a_idx' [213]  (0.844 ns)

 <State 6>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 7>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 8>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 9>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 10>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 11>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 12>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 13>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 14>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 15>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 16>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 17>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 18>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)

 <State 19>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', nw.c:41) [68]  (1.87 ns)
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 20>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [122]  (1.87 ns)
	'urem' operation ('urem_ln43_1', nw.c:43) [128]  (1.81 ns)

 <State 21>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 22>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 23>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 24>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 25>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 26>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 27>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 28>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 29>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 30>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 31>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 32>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 33>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 34>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 35>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)

 <State 36>: 4.08ns
The critical path consists of the following:
	'urem' operation ('urem_ln41_1', nw.c:41) [74]  (1.81 ns)
	'getelementptr' operation ('M_0_addr', nw.c:41) [76]  (0 ns)
	'load' operation ('M_0_load', nw.c:41) on array 'M_0' [77]  (2.27 ns)

 <State 37>: 4.62ns
The critical path consists of the following:
	'load' operation ('M_0_load', nw.c:41) on array 'M_0' [77]  (2.27 ns)
	'lshr' operation ('lshr_ln41', nw.c:41) [79]  (2.35 ns)

 <State 38>: 2.35ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln41_1', nw.c:41) [84]  (2.35 ns)

 <State 39>: 7.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln43', nw.c:43) [133]  (2.35 ns)
	'mux' operation ('tmp_20', nw.c:43) [140]  (0.844 ns)
	'add' operation ('left', nw.c:43) [141]  (2.55 ns)
	'icmp' operation ('icmp_ln45', nw.c:45) [144]  (1.26 ns)

 <State 40>: 7.2ns
The critical path consists of the following:
	'select' operation ('select_ln45', nw.c:45) [145]  (0.87 ns)
	'icmp' operation ('icmp_ln45_1', nw.c:45) [146]  (1.26 ns)
	'select' operation ('max', nw.c:45) [147]  (0.87 ns)
	'shl' operation ('shl_ln47_4', nw.c:47) [170]  (0 ns)
	'or' operation ('or_ln47_1', nw.c:47) [171]  (1.93 ns)
	'store' operation ('store_ln47', nw.c:47) of variable 'or_ln47_1', nw.c:47 on array 'M_0' [172]  (2.27 ns)

 <State 41>: 3.94ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [190]  (0 ns)
	'select' operation ('reuse_select', nw.c:47) [194]  (0 ns)
	'and' operation ('and_ln50_1', nw.c:50) [205]  (0 ns)
	'or' operation ('or_ln50_1', nw.c:50) [208]  (1.68 ns)
	'store' operation ('store_ln49', nw.c:49) of variable 'or_ln50_1', nw.c:50 on array 'ptr' [209]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
