/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// NVIC peripheral register templates
// Total unique registers: 23

// nvic_iabr4_v2: IABR4 (version 2)
// Used by: NVIC.IABR4@stm32h7a3x, NVIC.IABR4@stm32h7b0x, NVIC.IABR4@stm32h7b3x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_iabr4_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"active", std::uint32_t, 31, 0>>;

// nvic_icer4_v2: ICER4 (version 2)
// Used by: NVIC.ICER4@stm32h7a3x, NVIC.ICER4@stm32h7b0x, NVIC.ICER4@stm32h7b3x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_icer4_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"clrena", std::uint32_t, 31, 0>>;

// nvic_icpr3_v1: ICPR3 (version 1)
// Used by: NVIC.ICPR3@stm32f767, NVIC.ICPR3@stm32f777, NVIC.ICPR3@stm32g431xx, NVIC.ICPR3@stm32g441xx, NVIC.ICPR3@stm32g471xx, ... +7 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_icpr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"clrpend", std::uint32_t, 31, 0>>;

// nvic_ipr0_v1: IPR0 (version 1)
// Used by: NVIC.IPR0@stm32f0x0, NVIC.IPR0@stm32f0x1, NVIC.IPR0@stm32f0x2, NVIC.IPR0@stm32f0x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_03", std::uint8_t, 31, 30>,
             groov::field<"reserved3", std::uint8_t, 29, 24, access::ro>,
             groov::field<"pri_02", std::uint8_t, 23, 22>,
             groov::field<"reserved2", std::uint8_t, 21, 16, access::ro>,
             groov::field<"pri_01", std::uint8_t, 15, 14>,
             groov::field<"reserved1", std::uint8_t, 13, 8, access::ro>,
             groov::field<"pri_00", std::uint8_t, 7, 6>,
             groov::field<"reserved0", std::uint8_t, 5, 0, access::ro>>;

// nvic_ipr0_v3: IPR0 (version 3)
// Used by: NVIC.IPR0@stm32l052, NVIC.IPR0@stm32l053, NVIC.IPR0@stm32l062, NVIC.IPR0@stm32l063, NVIC.IPR0@stm32l0x0, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr0_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_3", std::uint8_t, 31, 24>,
             groov::field<"pri_2", std::uint8_t, 23, 16>,
             groov::field<"pri_1", std::uint8_t, 15, 8>,
             groov::field<"pri_0", std::uint8_t, 7, 0>>;

// nvic_ipr1_v1: IPR1 (version 1)
// Used by: NVIC.IPR1@stm32f0x0, NVIC.IPR1@stm32f0x1, NVIC.IPR1@stm32f0x2, NVIC.IPR1@stm32f0x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_43", std::uint8_t, 31, 30>,
             groov::field<"reserved3", std::uint8_t, 29, 24, access::ro>,
             groov::field<"pri_42", std::uint8_t, 23, 22>,
             groov::field<"reserved2", std::uint8_t, 21, 16, access::ro>,
             groov::field<"pri_41", std::uint8_t, 15, 14>,
             groov::field<"reserved1", std::uint8_t, 13, 8, access::ro>,
             groov::field<"pri_40", std::uint8_t, 7, 6>,
             groov::field<"reserved0", std::uint8_t, 5, 0, access::ro>>;

// nvic_ipr1_v3: IPR1 (version 3)
// Used by: NVIC.IPR1@stm32l052, NVIC.IPR1@stm32l053, NVIC.IPR1@stm32l062, NVIC.IPR1@stm32l063, NVIC.IPR1@stm32l0x0, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr1_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_7", std::uint8_t, 31, 24>,
             groov::field<"pri_6", std::uint8_t, 23, 16>,
             groov::field<"pri_5", std::uint8_t, 15, 8>,
             groov::field<"pri_4", std::uint8_t, 7, 0>>;

// nvic_ipr2_v1: IPR2 (version 1)
// Used by: NVIC.IPR2@stm32f0x0, NVIC.IPR2@stm32f0x1, NVIC.IPR2@stm32f0x2, NVIC.IPR2@stm32f0x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_83", std::uint8_t, 31, 30>,
             groov::field<"reserved3", std::uint8_t, 29, 24, access::ro>,
             groov::field<"pri_82", std::uint8_t, 23, 22>,
             groov::field<"reserved2", std::uint8_t, 21, 16, access::ro>,
             groov::field<"pri_81", std::uint8_t, 15, 14>,
             groov::field<"reserved1", std::uint8_t, 13, 8, access::ro>,
             groov::field<"pri_80", std::uint8_t, 7, 6>,
             groov::field<"reserved0", std::uint8_t, 5, 0, access::ro>>;

// nvic_ipr2_v3: IPR2 (version 3)
// Used by: NVIC.IPR2@stm32l052, NVIC.IPR2@stm32l053, NVIC.IPR2@stm32l062, NVIC.IPR2@stm32l063, NVIC.IPR2@stm32l0x0, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr2_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_11", std::uint8_t, 31, 24>,
             groov::field<"pri_10", std::uint8_t, 23, 16>,
             groov::field<"pri_9", std::uint8_t, 15, 8>,
             groov::field<"pri_8", std::uint8_t, 7, 0>>;

// nvic_ipr3_v1: IPR3 (version 1)
// Used by: NVIC.IPR3@stm32f0x0, NVIC.IPR3@stm32f0x1, NVIC.IPR3@stm32f0x2, NVIC.IPR3@stm32f0x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_123", std::uint8_t, 31, 30>,
             groov::field<"reserved3", std::uint8_t, 29, 24, access::ro>,
             groov::field<"pri_122", std::uint8_t, 23, 22>,
             groov::field<"reserved2", std::uint8_t, 21, 16, access::ro>,
             groov::field<"pri_121", std::uint8_t, 15, 14>,
             groov::field<"reserved1", std::uint8_t, 13, 8, access::ro>,
             groov::field<"pri_120", std::uint8_t, 7, 6>,
             groov::field<"reserved0", std::uint8_t, 5, 0, access::ro>>;

// nvic_ipr3_v3: IPR3 (version 3)
// Used by: NVIC.IPR3@stm32l052, NVIC.IPR3@stm32l053, NVIC.IPR3@stm32l062, NVIC.IPR3@stm32l063, NVIC.IPR3@stm32l0x0, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr3_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_15", std::uint8_t, 31, 24>,
             groov::field<"pri_14", std::uint8_t, 23, 16>,
             groov::field<"pri_13", std::uint8_t, 15, 8>,
             groov::field<"pri_12", std::uint8_t, 7, 0>>;

// nvic_ipr4_v1: IPR4 (version 1)
// Used by: NVIC.IPR4@stm32f0x0, NVIC.IPR4@stm32f0x1, NVIC.IPR4@stm32f0x2, NVIC.IPR4@stm32f0x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_163", std::uint8_t, 31, 30>,
             groov::field<"reserved3", std::uint8_t, 29, 24, access::ro>,
             groov::field<"pri_162", std::uint8_t, 23, 22>,
             groov::field<"reserved2", std::uint8_t, 21, 16, access::ro>,
             groov::field<"pri_161", std::uint8_t, 15, 14>,
             groov::field<"reserved1", std::uint8_t, 13, 8, access::ro>,
             groov::field<"pri_160", std::uint8_t, 7, 6>,
             groov::field<"reserved0", std::uint8_t, 5, 0, access::ro>>;

// nvic_ipr4_v3: IPR4 (version 3)
// Used by: NVIC.IPR4@stm32l052, NVIC.IPR4@stm32l053, NVIC.IPR4@stm32l062, NVIC.IPR4@stm32l063, NVIC.IPR4@stm32l0x0, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr4_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_19", std::uint8_t, 31, 24>,
             groov::field<"pri_18", std::uint8_t, 23, 16>,
             groov::field<"pri_17", std::uint8_t, 15, 8>,
             groov::field<"pri_16", std::uint8_t, 7, 0>>;

// nvic_ipr40_v1: IPR40 (version 1)
// Used by: NVIC.IPR40@stm32h7a3x, NVIC.IPR40@stm32h7b0x, NVIC.IPR40@stm32h7b3x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr40_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"ipr_n3", std::uint8_t, 31, 24>,
             groov::field<"ipr_n2", std::uint8_t, 23, 16>,
             groov::field<"ipr_n1", std::uint8_t, 15, 8>,
             groov::field<"ipr_n0", std::uint8_t, 7, 0>>;

// nvic_ipr5_v1: IPR5 (version 1)
// Used by: NVIC.IPR5@stm32f0x0, NVIC.IPR5@stm32f0x1, NVIC.IPR5@stm32f0x2, NVIC.IPR5@stm32f0x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr5_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_203", std::uint8_t, 31, 30>,
             groov::field<"reserved3", std::uint8_t, 29, 24, access::ro>,
             groov::field<"pri_202", std::uint8_t, 23, 22>,
             groov::field<"reserved2", std::uint8_t, 21, 16, access::ro>,
             groov::field<"pri_201", std::uint8_t, 15, 14>,
             groov::field<"reserved1", std::uint8_t, 13, 8, access::ro>,
             groov::field<"pri_200", std::uint8_t, 7, 6>,
             groov::field<"reserved0", std::uint8_t, 5, 0, access::ro>>;

// nvic_ipr5_v3: IPR5 (version 3)
// Used by: NVIC.IPR5@stm32l052, NVIC.IPR5@stm32l053, NVIC.IPR5@stm32l062, NVIC.IPR5@stm32l063, NVIC.IPR5@stm32l0x0, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr5_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_23", std::uint8_t, 31, 24>,
             groov::field<"pri_22", std::uint8_t, 23, 16>,
             groov::field<"pri_21", std::uint8_t, 15, 8>,
             groov::field<"pri_20", std::uint8_t, 7, 0>>;

// nvic_ipr6_v1: IPR6 (version 1)
// Used by: NVIC.IPR6@stm32f0x0, NVIC.IPR6@stm32f0x1, NVIC.IPR6@stm32f0x2, NVIC.IPR6@stm32f0x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr6_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_243", std::uint8_t, 31, 30>,
             groov::field<"reserved3", std::uint8_t, 29, 24, access::ro>,
             groov::field<"pri_242", std::uint8_t, 23, 22>,
             groov::field<"reserved2", std::uint8_t, 21, 16, access::ro>,
             groov::field<"pri_241", std::uint8_t, 15, 14>,
             groov::field<"reserved1", std::uint8_t, 13, 8, access::ro>,
             groov::field<"pri_240", std::uint8_t, 7, 6>,
             groov::field<"reserved0", std::uint8_t, 5, 0, access::ro>>;

// nvic_ipr6_v3: IPR6 (version 3)
// Used by: NVIC.IPR6@stm32l052, NVIC.IPR6@stm32l053, NVIC.IPR6@stm32l062, NVIC.IPR6@stm32l063, NVIC.IPR6@stm32l0x0, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr6_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_27", std::uint8_t, 31, 24>,
             groov::field<"pri_26", std::uint8_t, 23, 16>,
             groov::field<"pri_25", std::uint8_t, 15, 8>,
             groov::field<"pri_24", std::uint8_t, 7, 0>>;

// nvic_ipr7_v1: IPR7 (version 1)
// Used by: NVIC.IPR7@stm32f0x0, NVIC.IPR7@stm32f0x1, NVIC.IPR7@stm32f0x2, NVIC.IPR7@stm32f0x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr7_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_283", std::uint8_t, 31, 30>,
             groov::field<"reserved3", std::uint8_t, 29, 24, access::ro>,
             groov::field<"pri_282", std::uint8_t, 23, 22>,
             groov::field<"reserved2", std::uint8_t, 21, 16, access::ro>,
             groov::field<"pri_281", std::uint8_t, 15, 14>,
             groov::field<"reserved1", std::uint8_t, 13, 8, access::ro>,
             groov::field<"pri_280", std::uint8_t, 7, 6>,
             groov::field<"reserved0", std::uint8_t, 5, 0, access::ro>>;

// nvic_ipr7_v3: IPR7 (version 3)
// Used by: NVIC.IPR7@stm32l052, NVIC.IPR7@stm32l053, NVIC.IPR7@stm32l062, NVIC.IPR7@stm32l063, NVIC.IPR7@stm32l0x0, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ipr7_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pri_31", std::uint8_t, 31, 24>,
             groov::field<"pri_30", std::uint8_t, 23, 16>,
             groov::field<"pri_29", std::uint8_t, 15, 8>,
             groov::field<"pri_28", std::uint8_t, 7, 0>>;

// nvic_iser4_v2: ISER4 (version 2)
// Used by: NVIC.ISER4@stm32h7a3x, NVIC.ISER4@stm32h7b0x, NVIC.ISER4@stm32h7b3x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_iser4_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"setena", std::uint32_t, 31, 0>>;

// nvic_ispr4_v2: ISPR4 (version 2)
// Used by: NVIC.ISPR4@stm32h7a3x, NVIC.ISPR4@stm32h7b0x, NVIC.ISPR4@stm32h7b3x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_ispr4_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"setpend", std::uint32_t, 31, 0>>;

// nvic_stir_v1: STIR (version 1)
// Used by: NVIC_STIR.STIR@stm32f215, NVIC_STIR.STIR@stm32f217, NVIC_STIR.STIR@stm32f301, NVIC_STIR.STIR@stm32f302, NVIC_STIR.STIR@stm32f303, ... +87 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using nvic_stir_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 9, access::ro>,
             groov::field<"intid", std::uint16_t, 8, 0>>;

} // namespace stm32::registers
