$date
  Fri Mar 20 12:31:37 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ha_testbench $end
$var reg 1 ! ain $end
$var reg 1 " bin $end
$var reg 1 # carry $end
$var reg 1 $ sum $end
$scope module half_adder $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#1000000
1"
1$
1&
1(
#2000000
1!
0"
1%
0&
#3000000
1"
1#
0$
1&
1'
0(
#4000000
