Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Jenna/ProgFiles/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dfd7440c505246179ee0f05c42107e29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_Wrapper_Sim_behav xil_defaultlib.OTTER_Wrapper_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.Immed_Gen
Compiling module xil_defaultlib.Data_CU
Compiling module xil_defaultlib.Branch_Address_Generator
Compiling module xil_defaultlib.Branch_Condition_Generator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.OTTER_PIPELINE_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_Wrapper_Sim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_ALU_sv
Built simulation snapshot OTTER_Wrapper_Sim_behav
