1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/DotMultirange/top.sv:6:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/DotMultirange/top.sv:6:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/DotMultirange/top.sv:6:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.status_out00), line:7:21, endln:7:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out00
    |vpiFullName:work@top.status_out00
  |vpiNet:
  \_logic_net: (work@top.status_out01), line:8:21, endln:8:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out01
    |vpiFullName:work@top.status_out01
  |vpiNet:
  \_logic_net: (work@top.status_out10), line:9:21, endln:9:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out10
    |vpiFullName:work@top.status_out10
  |vpiNet:
  \_logic_net: (work@top.status_out11), line:10:21, endln:10:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out11
    |vpiFullName:work@top.status_out11
  |vpiNet:
  \_logic_net: (work@top.group_status), line:13:23, endln:13:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiTypespec:
    \_packed_array_typespec: , line:13:3, endln:13:17
      |vpiRange:
      \_range: , line:13:12, endln:13:17
        |vpiParent:
        \_packed_array_typespec: , line:13:3, endln:13:17
        |vpiLeftRange:
        \_constant: , line:13:13, endln:13:14
          |vpiParent:
          \_range: , line:13:12, endln:13:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:15, endln:13:16
          |vpiParent:
          \_range: , line:13:12, endln:13:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:13:17, endln:13:22
        |vpiParent:
        \_packed_array_typespec: , line:13:3, endln:13:17
        |vpiLeftRange:
        \_constant: , line:13:18, endln:13:19
          |vpiParent:
          \_range: , line:13:17, endln:13:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:20, endln:13:21
          |vpiParent:
          \_range: , line:13:17, endln:13:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_struct_typespec: (status_t), line:1:9, endln:4:2
        |vpiName:status_t
        |vpiInstance:
        \_design: (work@top)
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (a), line:2:9, endln:2:10
          |vpiParent:
          \_struct_typespec: (status_t), line:1:9, endln:4:2
          |vpiName:a
          |vpiTypespec:
          \_logic_typespec: , line:2:3, endln:2:8
            |vpiParent:
            \_typespec_member: (a), line:2:9, endln:2:10
          |vpiRefFile:UHDM-integration-tests/tests/DotMultirange/top.sv
          |vpiRefLineNo:2
          |vpiRefColumnNo:3
          |vpiRefEndLineNo:2
          |vpiRefEndColumnNo:8
        |vpiTypespecMember:
        \_typespec_member: (b), line:3:9, endln:3:10
          |vpiParent:
          \_struct_typespec: (status_t), line:1:9, endln:4:2
          |vpiName:b
          |vpiTypespec:
          \_logic_typespec: , line:3:3, endln:3:8
            |vpiParent:
            \_typespec_member: (b), line:3:9, endln:3:10
          |vpiRefFile:UHDM-integration-tests/tests/DotMultirange/top.sv
          |vpiRefLineNo:3
          |vpiRefColumnNo:3
          |vpiRefEndLineNo:3
          |vpiRefEndColumnNo:8
    |vpiName:group_status
    |vpiFullName:work@top.group_status
  |vpiPort:
  \_port: (status_out00), line:7:21, endln:7:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out00
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.status_out00.status_out00), line:7:21, endln:7:33
      |vpiParent:
      \_port: (status_out00), line:7:21, endln:7:33
      |vpiName:status_out00
      |vpiFullName:work@top.status_out00.status_out00
      |vpiActual:
      \_logic_net: (work@top.status_out00), line:7:21, endln:7:33
    |vpiTypedef:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
  |vpiPort:
  \_port: (status_out01), line:8:21, endln:8:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out01
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.status_out01.status_out01), line:8:21, endln:8:33
      |vpiParent:
      \_port: (status_out01), line:8:21, endln:8:33
      |vpiName:status_out01
      |vpiFullName:work@top.status_out01.status_out01
      |vpiActual:
      \_logic_net: (work@top.status_out01), line:8:21, endln:8:33
    |vpiTypedef:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
  |vpiPort:
  \_port: (status_out10), line:9:21, endln:9:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out10
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.status_out10.status_out10), line:9:21, endln:9:33
      |vpiParent:
      \_port: (status_out10), line:9:21, endln:9:33
      |vpiName:status_out10
      |vpiFullName:work@top.status_out10.status_out10
      |vpiActual:
      \_logic_net: (work@top.status_out10), line:9:21, endln:9:33
    |vpiTypedef:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
  |vpiPort:
  \_port: (status_out11), line:10:21, endln:10:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out11
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.status_out11.status_out11), line:10:21, endln:10:33
      |vpiParent:
      \_port: (status_out11), line:10:21, endln:10:33
      |vpiName:status_out11
      |vpiFullName:work@top.status_out11.status_out11
      |vpiActual:
      \_logic_net: (work@top.status_out11), line:10:21, endln:10:33
    |vpiTypedef:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
  |vpiContAssign:
  \_cont_assign: , line:15:10, endln:15:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:15:33, endln:15:37
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:37
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (group_status[0][0].a), line:15:10, endln:15:22
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:37
      |vpiName:group_status[0][0].a
      |vpiActual:
      \_bit_select: (group_status[0]), line:15:10, endln:15:22
        |vpiParent:
        \_hier_path: (group_status[0][0].a), line:15:10, endln:15:22
        |vpiName:group_status
        |vpiFullName:group_status[0]
        |vpiIndex:
        \_constant: , line:15:23, endln:15:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[0][0]), line:15:23, endln:15:24
        |vpiParent:
        \_hier_path: (group_status[0][0].a), line:15:10, endln:15:22
        |vpiFullName:group_status[0][0]
        |vpiIndex:
        \_constant: , line:15:26, endln:15:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[0][0].a), line:15:29, endln:15:30
        |vpiParent:
        \_hier_path: (group_status[0][0].a), line:15:10, endln:15:22
        |vpiName:a
        |vpiFullName:group_status[0][0].a
  |vpiContAssign:
  \_cont_assign: , line:16:10, endln:16:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:16:33, endln:16:37
      |vpiParent:
      \_cont_assign: , line:16:10, endln:16:37
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (group_status[0][0].b), line:16:10, endln:16:22
      |vpiParent:
      \_cont_assign: , line:16:10, endln:16:37
      |vpiName:group_status[0][0].b
      |vpiActual:
      \_bit_select: (group_status[0]), line:16:10, endln:16:22
        |vpiParent:
        \_hier_path: (group_status[0][0].b), line:16:10, endln:16:22
        |vpiName:group_status
        |vpiFullName:group_status[0]
        |vpiIndex:
        \_constant: , line:16:23, endln:16:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[0][0]), line:16:23, endln:16:24
        |vpiParent:
        \_hier_path: (group_status[0][0].b), line:16:10, endln:16:22
        |vpiFullName:group_status[0][0]
        |vpiIndex:
        \_constant: , line:16:26, endln:16:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[0][0].b), line:16:29, endln:16:30
        |vpiParent:
        \_hier_path: (group_status[0][0].b), line:16:10, endln:16:22
        |vpiName:b
        |vpiFullName:group_status[0][0].b
  |vpiContAssign:
  \_cont_assign: , line:17:10, endln:17:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_var_select: (work@top.group_status), line:17:25, endln:17:43
      |vpiParent:
      \_cont_assign: , line:17:10, endln:17:43
      |vpiName:group_status
      |vpiFullName:work@top.group_status
      |vpiIndex:
      \_constant: , line:17:38, endln:17:39
        |vpiParent:
        \_var_select: (work@top.group_status), line:17:25, endln:17:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:17:41, endln:17:42
        |vpiParent:
        \_var_select: (work@top.group_status), line:17:25, endln:17:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.status_out00), line:17:10, endln:17:22
      |vpiParent:
      \_cont_assign: , line:17:10, endln:17:43
      |vpiName:status_out00
      |vpiFullName:work@top.status_out00
      |vpiActual:
      \_logic_net: (work@top.status_out00), line:7:21, endln:7:33
  |vpiContAssign:
  \_cont_assign: , line:19:10, endln:19:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:19:33, endln:19:37
      |vpiParent:
      \_cont_assign: , line:19:10, endln:19:37
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (group_status[0][1].a), line:19:10, endln:19:22
      |vpiParent:
      \_cont_assign: , line:19:10, endln:19:37
      |vpiName:group_status[0][1].a
      |vpiActual:
      \_bit_select: (group_status[0]), line:19:10, endln:19:22
        |vpiParent:
        \_hier_path: (group_status[0][1].a), line:19:10, endln:19:22
        |vpiName:group_status
        |vpiFullName:group_status[0]
        |vpiIndex:
        \_constant: , line:19:23, endln:19:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[0][1]), line:19:23, endln:19:24
        |vpiParent:
        \_hier_path: (group_status[0][1].a), line:19:10, endln:19:22
        |vpiFullName:group_status[0][1]
        |vpiIndex:
        \_constant: , line:19:26, endln:19:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[0][1].a), line:19:29, endln:19:30
        |vpiParent:
        \_hier_path: (group_status[0][1].a), line:19:10, endln:19:22
        |vpiName:a
        |vpiFullName:group_status[0][1].a
  |vpiContAssign:
  \_cont_assign: , line:20:10, endln:20:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:20:33, endln:20:37
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:37
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (group_status[0][1].b), line:20:10, endln:20:22
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:37
      |vpiName:group_status[0][1].b
      |vpiActual:
      \_bit_select: (group_status[0]), line:20:10, endln:20:22
        |vpiParent:
        \_hier_path: (group_status[0][1].b), line:20:10, endln:20:22
        |vpiName:group_status
        |vpiFullName:group_status[0]
        |vpiIndex:
        \_constant: , line:20:23, endln:20:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[0][1]), line:20:23, endln:20:24
        |vpiParent:
        \_hier_path: (group_status[0][1].b), line:20:10, endln:20:22
        |vpiFullName:group_status[0][1]
        |vpiIndex:
        \_constant: , line:20:26, endln:20:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[0][1].b), line:20:29, endln:20:30
        |vpiParent:
        \_hier_path: (group_status[0][1].b), line:20:10, endln:20:22
        |vpiName:b
        |vpiFullName:group_status[0][1].b
  |vpiContAssign:
  \_cont_assign: , line:21:10, endln:21:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_var_select: (work@top.group_status), line:21:25, endln:21:43
      |vpiParent:
      \_cont_assign: , line:21:10, endln:21:43
      |vpiName:group_status
      |vpiFullName:work@top.group_status
      |vpiIndex:
      \_constant: , line:21:38, endln:21:39
        |vpiParent:
        \_var_select: (work@top.group_status), line:21:25, endln:21:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:21:41, endln:21:42
        |vpiParent:
        \_var_select: (work@top.group_status), line:21:25, endln:21:43
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.status_out01), line:21:10, endln:21:22
      |vpiParent:
      \_cont_assign: , line:21:10, endln:21:43
      |vpiName:status_out01
      |vpiFullName:work@top.status_out01
      |vpiActual:
      \_logic_net: (work@top.status_out01), line:8:21, endln:8:33
  |vpiContAssign:
  \_cont_assign: , line:23:10, endln:23:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:23:33, endln:23:37
      |vpiParent:
      \_cont_assign: , line:23:10, endln:23:37
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (group_status[1][0].a), line:23:10, endln:23:22
      |vpiParent:
      \_cont_assign: , line:23:10, endln:23:37
      |vpiName:group_status[1][0].a
      |vpiActual:
      \_bit_select: (group_status[1]), line:23:10, endln:23:22
        |vpiParent:
        \_hier_path: (group_status[1][0].a), line:23:10, endln:23:22
        |vpiName:group_status
        |vpiFullName:group_status[1]
        |vpiIndex:
        \_constant: , line:23:23, endln:23:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[1][0]), line:23:23, endln:23:24
        |vpiParent:
        \_hier_path: (group_status[1][0].a), line:23:10, endln:23:22
        |vpiFullName:group_status[1][0]
        |vpiIndex:
        \_constant: , line:23:26, endln:23:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[1][0].a), line:23:29, endln:23:30
        |vpiParent:
        \_hier_path: (group_status[1][0].a), line:23:10, endln:23:22
        |vpiName:a
        |vpiFullName:group_status[1][0].a
  |vpiContAssign:
  \_cont_assign: , line:24:10, endln:24:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:24:33, endln:24:37
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:37
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (group_status[1][0].b), line:24:10, endln:24:22
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:37
      |vpiName:group_status[1][0].b
      |vpiActual:
      \_bit_select: (group_status[1]), line:24:10, endln:24:22
        |vpiParent:
        \_hier_path: (group_status[1][0].b), line:24:10, endln:24:22
        |vpiName:group_status
        |vpiFullName:group_status[1]
        |vpiIndex:
        \_constant: , line:24:23, endln:24:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[1][0]), line:24:23, endln:24:24
        |vpiParent:
        \_hier_path: (group_status[1][0].b), line:24:10, endln:24:22
        |vpiFullName:group_status[1][0]
        |vpiIndex:
        \_constant: , line:24:26, endln:24:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[1][0].b), line:24:29, endln:24:30
        |vpiParent:
        \_hier_path: (group_status[1][0].b), line:24:10, endln:24:22
        |vpiName:b
        |vpiFullName:group_status[1][0].b
  |vpiContAssign:
  \_cont_assign: , line:25:10, endln:25:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_var_select: (work@top.group_status), line:25:25, endln:25:43
      |vpiParent:
      \_cont_assign: , line:25:10, endln:25:43
      |vpiName:group_status
      |vpiFullName:work@top.group_status
      |vpiIndex:
      \_constant: , line:25:38, endln:25:39
        |vpiParent:
        \_var_select: (work@top.group_status), line:25:25, endln:25:43
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:25:41, endln:25:42
        |vpiParent:
        \_var_select: (work@top.group_status), line:25:25, endln:25:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.status_out10), line:25:10, endln:25:22
      |vpiParent:
      \_cont_assign: , line:25:10, endln:25:43
      |vpiName:status_out10
      |vpiFullName:work@top.status_out10
      |vpiActual:
      \_logic_net: (work@top.status_out10), line:9:21, endln:9:33
  |vpiContAssign:
  \_cont_assign: , line:27:10, endln:27:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:27:33, endln:27:37
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:37
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (group_status[1][1].a), line:27:10, endln:27:22
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:37
      |vpiName:group_status[1][1].a
      |vpiActual:
      \_bit_select: (group_status[1]), line:27:10, endln:27:22
        |vpiParent:
        \_hier_path: (group_status[1][1].a), line:27:10, endln:27:22
        |vpiName:group_status
        |vpiFullName:group_status[1]
        |vpiIndex:
        \_constant: , line:27:23, endln:27:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[1][1]), line:27:23, endln:27:24
        |vpiParent:
        \_hier_path: (group_status[1][1].a), line:27:10, endln:27:22
        |vpiFullName:group_status[1][1]
        |vpiIndex:
        \_constant: , line:27:26, endln:27:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[1][1].a), line:27:29, endln:27:30
        |vpiParent:
        \_hier_path: (group_status[1][1].a), line:27:10, endln:27:22
        |vpiName:a
        |vpiFullName:group_status[1][1].a
  |vpiContAssign:
  \_cont_assign: , line:28:10, endln:28:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:28:33, endln:28:37
      |vpiParent:
      \_cont_assign: , line:28:10, endln:28:37
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (group_status[1][1].b), line:28:10, endln:28:22
      |vpiParent:
      \_cont_assign: , line:28:10, endln:28:37
      |vpiName:group_status[1][1].b
      |vpiActual:
      \_bit_select: (group_status[1]), line:28:10, endln:28:22
        |vpiParent:
        \_hier_path: (group_status[1][1].b), line:28:10, endln:28:22
        |vpiName:group_status
        |vpiFullName:group_status[1]
        |vpiIndex:
        \_constant: , line:28:23, endln:28:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[1][1]), line:28:23, endln:28:24
        |vpiParent:
        \_hier_path: (group_status[1][1].b), line:28:10, endln:28:22
        |vpiFullName:group_status[1][1]
        |vpiIndex:
        \_constant: , line:28:26, endln:28:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[1][1].b), line:28:29, endln:28:30
        |vpiParent:
        \_hier_path: (group_status[1][1].b), line:28:10, endln:28:22
        |vpiName:b
        |vpiFullName:group_status[1][1].b
  |vpiContAssign:
  \_cont_assign: , line:29:10, endln:29:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_var_select: (work@top.group_status), line:29:25, endln:29:43
      |vpiParent:
      \_cont_assign: , line:29:10, endln:29:43
      |vpiName:group_status
      |vpiFullName:work@top.group_status
      |vpiIndex:
      \_constant: , line:29:38, endln:29:39
        |vpiParent:
        \_var_select: (work@top.group_status), line:29:25, endln:29:43
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:29:41, endln:29:42
        |vpiParent:
        \_var_select: (work@top.group_status), line:29:25, endln:29:43
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.status_out11), line:29:10, endln:29:22
      |vpiParent:
      \_cont_assign: , line:29:10, endln:29:43
      |vpiName:status_out11
      |vpiFullName:work@top.status_out11
      |vpiActual:
      \_logic_net: (work@top.status_out11), line:10:21, endln:10:33
|vpiTypedef:
\_struct_typespec: (status_t), line:1:9, endln:4:2
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
  |vpiName:work@top
  |vpiVariables:
  \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:group_status
    |vpiFullName:work@top.group_status
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:13:12, endln:13:17
      |vpiParent:
      \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
      |vpiLeftRange:
      \_constant: , line:13:13, endln:13:14
        |vpiParent:
        \_range: , line:13:12, endln:13:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:13:15, endln:13:16
        |vpiParent:
        \_range: , line:13:12, endln:13:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:13:17, endln:13:22
      |vpiParent:
      \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
      |vpiLeftRange:
      \_constant: , line:13:18, endln:13:19
        |vpiParent:
        \_range: , line:13:17, endln:13:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:13:20, endln:13:21
        |vpiParent:
        \_range: , line:13:17, endln:13:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_var: (work@top.group_status)
      |vpiParent:
      \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
      |vpiTypespec:
      \_struct_typespec: (status_t), line:1:9, endln:4:2
      |vpiFullName:work@top.group_status
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@top.status_out00), line:7:21, endln:7:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiTypespec:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
    |vpiName:status_out00
    |vpiFullName:work@top.status_out00
  |vpiNet:
  \_struct_net: (work@top.status_out01), line:8:21, endln:8:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiTypespec:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
    |vpiName:status_out01
    |vpiFullName:work@top.status_out01
  |vpiNet:
  \_struct_net: (work@top.status_out10), line:9:21, endln:9:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiTypespec:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
    |vpiName:status_out10
    |vpiFullName:work@top.status_out10
  |vpiNet:
  \_struct_net: (work@top.status_out11), line:10:21, endln:10:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiTypespec:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
    |vpiName:status_out11
    |vpiFullName:work@top.status_out11
  |vpiTopModule:1
  |vpiPort:
  \_port: (status_out00), line:7:21, endln:7:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out00
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.status_out00), line:7:21, endln:7:33
      |vpiParent:
      \_port: (status_out00), line:7:21, endln:7:33
      |vpiName:status_out00
      |vpiFullName:work@top.status_out00
      |vpiActual:
      \_struct_net: (work@top.status_out00), line:7:21, endln:7:33
    |vpiTypedef:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
  |vpiPort:
  \_port: (status_out01), line:8:21, endln:8:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out01
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.status_out01), line:8:21, endln:8:33
      |vpiParent:
      \_port: (status_out01), line:8:21, endln:8:33
      |vpiName:status_out01
      |vpiFullName:work@top.status_out01
      |vpiActual:
      \_struct_net: (work@top.status_out01), line:8:21, endln:8:33
    |vpiTypedef:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
  |vpiPort:
  \_port: (status_out10), line:9:21, endln:9:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out10
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.status_out10), line:9:21, endln:9:33
      |vpiParent:
      \_port: (status_out10), line:9:21, endln:9:33
      |vpiName:status_out10
      |vpiFullName:work@top.status_out10
      |vpiActual:
      \_struct_net: (work@top.status_out10), line:9:21, endln:9:33
    |vpiTypedef:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
  |vpiPort:
  \_port: (status_out11), line:10:21, endln:10:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiName:status_out11
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.status_out11), line:10:21, endln:10:33
      |vpiParent:
      \_port: (status_out11), line:10:21, endln:10:33
      |vpiName:status_out11
      |vpiFullName:work@top.status_out11
      |vpiActual:
      \_struct_net: (work@top.status_out11), line:10:21, endln:10:33
    |vpiTypedef:
    \_struct_typespec: (status_t), line:1:9, endln:4:2
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
  |vpiContAssign:
  \_cont_assign: , line:15:10, endln:15:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:15:33, endln:15:37
    |vpiLhs:
    \_hier_path: (group_status[0][0].a), line:15:10, endln:15:22
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:37
      |vpiName:group_status[0][0].a
      |vpiActual:
      \_bit_select: (group_status[0]), line:15:10, endln:15:22
        |vpiParent:
        \_hier_path: (group_status[0][0].a), line:15:10, endln:15:22
        |vpiName:group_status
        |vpiFullName:group_status[0]
        |vpiActual:
        \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
        |vpiIndex:
        \_constant: , line:15:23, endln:15:24
          |vpiParent:
          \_bit_select: (group_status[0]), line:15:10, endln:15:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[0][0]), line:15:23, endln:15:24
        |vpiParent:
        \_hier_path: (group_status[0][0].a), line:15:10, endln:15:22
        |vpiFullName:group_status[0][0]
        |vpiIndex:
        \_constant: , line:15:26, endln:15:27
          |vpiParent:
          \_bit_select: (group_status[0][0]), line:15:23, endln:15:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[0][0].a), line:15:29, endln:15:30
        |vpiParent:
        \_hier_path: (group_status[0][0].a), line:15:10, endln:15:22
        |vpiName:a
        |vpiFullName:group_status[0][0].a
        |vpiActual:
        \_typespec_member: (a), line:2:9, endln:2:10
  |vpiContAssign:
  \_cont_assign: , line:16:10, endln:16:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:16:33, endln:16:37
    |vpiLhs:
    \_hier_path: (group_status[0][0].b), line:16:10, endln:16:22
      |vpiParent:
      \_cont_assign: , line:16:10, endln:16:37
      |vpiName:group_status[0][0].b
      |vpiActual:
      \_bit_select: (group_status[0]), line:16:10, endln:16:22
        |vpiParent:
        \_hier_path: (group_status[0][0].b), line:16:10, endln:16:22
        |vpiName:group_status
        |vpiFullName:group_status[0]
        |vpiActual:
        \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
        |vpiIndex:
        \_constant: , line:16:23, endln:16:24
          |vpiParent:
          \_bit_select: (group_status[0]), line:16:10, endln:16:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[0][0]), line:16:23, endln:16:24
        |vpiParent:
        \_hier_path: (group_status[0][0].b), line:16:10, endln:16:22
        |vpiFullName:group_status[0][0]
        |vpiIndex:
        \_constant: , line:16:26, endln:16:27
          |vpiParent:
          \_bit_select: (group_status[0][0]), line:16:23, endln:16:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[0][0].b), line:16:29, endln:16:30
        |vpiParent:
        \_hier_path: (group_status[0][0].b), line:16:10, endln:16:22
        |vpiName:b
        |vpiFullName:group_status[0][0].b
        |vpiActual:
        \_typespec_member: (b), line:3:9, endln:3:10
  |vpiContAssign:
  \_cont_assign: , line:17:10, endln:17:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_var_select: (work@top.group_status), line:17:25, endln:17:43
      |vpiParent:
      \_cont_assign: , line:17:10, endln:17:43
      |vpiName:group_status
      |vpiFullName:work@top.group_status
      |vpiActual:
      \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
      |vpiIndex:
      \_constant: , line:17:38, endln:17:39
      |vpiIndex:
      \_constant: , line:17:41, endln:17:42
    |vpiLhs:
    \_ref_obj: (work@top.status_out00), line:17:10, endln:17:22
      |vpiParent:
      \_cont_assign: , line:17:10, endln:17:43
      |vpiName:status_out00
      |vpiFullName:work@top.status_out00
      |vpiActual:
      \_struct_net: (work@top.status_out00), line:7:21, endln:7:33
  |vpiContAssign:
  \_cont_assign: , line:19:10, endln:19:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:19:33, endln:19:37
    |vpiLhs:
    \_hier_path: (group_status[0][1].a), line:19:10, endln:19:22
      |vpiParent:
      \_cont_assign: , line:19:10, endln:19:37
      |vpiName:group_status[0][1].a
      |vpiActual:
      \_bit_select: (group_status[0]), line:19:10, endln:19:22
        |vpiParent:
        \_hier_path: (group_status[0][1].a), line:19:10, endln:19:22
        |vpiName:group_status
        |vpiFullName:group_status[0]
        |vpiActual:
        \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
        |vpiIndex:
        \_constant: , line:19:23, endln:19:24
          |vpiParent:
          \_bit_select: (group_status[0]), line:19:10, endln:19:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[0][1]), line:19:23, endln:19:24
        |vpiParent:
        \_hier_path: (group_status[0][1].a), line:19:10, endln:19:22
        |vpiFullName:group_status[0][1]
        |vpiIndex:
        \_constant: , line:19:26, endln:19:27
          |vpiParent:
          \_bit_select: (group_status[0][1]), line:19:23, endln:19:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[0][1].a), line:19:29, endln:19:30
        |vpiParent:
        \_hier_path: (group_status[0][1].a), line:19:10, endln:19:22
        |vpiName:a
        |vpiFullName:group_status[0][1].a
        |vpiActual:
        \_typespec_member: (a), line:2:9, endln:2:10
  |vpiContAssign:
  \_cont_assign: , line:20:10, endln:20:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:20:33, endln:20:37
    |vpiLhs:
    \_hier_path: (group_status[0][1].b), line:20:10, endln:20:22
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:37
      |vpiName:group_status[0][1].b
      |vpiActual:
      \_bit_select: (group_status[0]), line:20:10, endln:20:22
        |vpiParent:
        \_hier_path: (group_status[0][1].b), line:20:10, endln:20:22
        |vpiName:group_status
        |vpiFullName:group_status[0]
        |vpiActual:
        \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
        |vpiIndex:
        \_constant: , line:20:23, endln:20:24
          |vpiParent:
          \_bit_select: (group_status[0]), line:20:10, endln:20:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[0][1]), line:20:23, endln:20:24
        |vpiParent:
        \_hier_path: (group_status[0][1].b), line:20:10, endln:20:22
        |vpiFullName:group_status[0][1]
        |vpiIndex:
        \_constant: , line:20:26, endln:20:27
          |vpiParent:
          \_bit_select: (group_status[0][1]), line:20:23, endln:20:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[0][1].b), line:20:29, endln:20:30
        |vpiParent:
        \_hier_path: (group_status[0][1].b), line:20:10, endln:20:22
        |vpiName:b
        |vpiFullName:group_status[0][1].b
        |vpiActual:
        \_typespec_member: (b), line:3:9, endln:3:10
  |vpiContAssign:
  \_cont_assign: , line:21:10, endln:21:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_var_select: (work@top.group_status), line:21:25, endln:21:43
      |vpiParent:
      \_cont_assign: , line:21:10, endln:21:43
      |vpiName:group_status
      |vpiFullName:work@top.group_status
      |vpiActual:
      \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
      |vpiIndex:
      \_constant: , line:21:38, endln:21:39
      |vpiIndex:
      \_constant: , line:21:41, endln:21:42
    |vpiLhs:
    \_ref_obj: (work@top.status_out01), line:21:10, endln:21:22
      |vpiParent:
      \_cont_assign: , line:21:10, endln:21:43
      |vpiName:status_out01
      |vpiFullName:work@top.status_out01
      |vpiActual:
      \_struct_net: (work@top.status_out01), line:8:21, endln:8:33
  |vpiContAssign:
  \_cont_assign: , line:23:10, endln:23:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:23:33, endln:23:37
    |vpiLhs:
    \_hier_path: (group_status[1][0].a), line:23:10, endln:23:22
      |vpiParent:
      \_cont_assign: , line:23:10, endln:23:37
      |vpiName:group_status[1][0].a
      |vpiActual:
      \_bit_select: (group_status[1]), line:23:10, endln:23:22
        |vpiParent:
        \_hier_path: (group_status[1][0].a), line:23:10, endln:23:22
        |vpiName:group_status
        |vpiFullName:group_status[1]
        |vpiActual:
        \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
        |vpiIndex:
        \_constant: , line:23:23, endln:23:24
          |vpiParent:
          \_bit_select: (group_status[1]), line:23:10, endln:23:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[1][0]), line:23:23, endln:23:24
        |vpiParent:
        \_hier_path: (group_status[1][0].a), line:23:10, endln:23:22
        |vpiFullName:group_status[1][0]
        |vpiIndex:
        \_constant: , line:23:26, endln:23:27
          |vpiParent:
          \_bit_select: (group_status[1][0]), line:23:23, endln:23:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[1][0].a), line:23:29, endln:23:30
        |vpiParent:
        \_hier_path: (group_status[1][0].a), line:23:10, endln:23:22
        |vpiName:a
        |vpiFullName:group_status[1][0].a
        |vpiActual:
        \_typespec_member: (a), line:2:9, endln:2:10
  |vpiContAssign:
  \_cont_assign: , line:24:10, endln:24:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:24:33, endln:24:37
    |vpiLhs:
    \_hier_path: (group_status[1][0].b), line:24:10, endln:24:22
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:37
      |vpiName:group_status[1][0].b
      |vpiActual:
      \_bit_select: (group_status[1]), line:24:10, endln:24:22
        |vpiParent:
        \_hier_path: (group_status[1][0].b), line:24:10, endln:24:22
        |vpiName:group_status
        |vpiFullName:group_status[1]
        |vpiActual:
        \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
        |vpiIndex:
        \_constant: , line:24:23, endln:24:24
          |vpiParent:
          \_bit_select: (group_status[1]), line:24:10, endln:24:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[1][0]), line:24:23, endln:24:24
        |vpiParent:
        \_hier_path: (group_status[1][0].b), line:24:10, endln:24:22
        |vpiFullName:group_status[1][0]
        |vpiIndex:
        \_constant: , line:24:26, endln:24:27
          |vpiParent:
          \_bit_select: (group_status[1][0]), line:24:23, endln:24:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[1][0].b), line:24:29, endln:24:30
        |vpiParent:
        \_hier_path: (group_status[1][0].b), line:24:10, endln:24:22
        |vpiName:b
        |vpiFullName:group_status[1][0].b
        |vpiActual:
        \_typespec_member: (b), line:3:9, endln:3:10
  |vpiContAssign:
  \_cont_assign: , line:25:10, endln:25:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_var_select: (work@top.group_status), line:25:25, endln:25:43
      |vpiParent:
      \_cont_assign: , line:25:10, endln:25:43
      |vpiName:group_status
      |vpiFullName:work@top.group_status
      |vpiActual:
      \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
      |vpiIndex:
      \_constant: , line:25:38, endln:25:39
      |vpiIndex:
      \_constant: , line:25:41, endln:25:42
    |vpiLhs:
    \_ref_obj: (work@top.status_out10), line:25:10, endln:25:22
      |vpiParent:
      \_cont_assign: , line:25:10, endln:25:43
      |vpiName:status_out10
      |vpiFullName:work@top.status_out10
      |vpiActual:
      \_struct_net: (work@top.status_out10), line:9:21, endln:9:33
  |vpiContAssign:
  \_cont_assign: , line:27:10, endln:27:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:27:33, endln:27:37
    |vpiLhs:
    \_hier_path: (group_status[1][1].a), line:27:10, endln:27:22
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:37
      |vpiName:group_status[1][1].a
      |vpiActual:
      \_bit_select: (group_status[1]), line:27:10, endln:27:22
        |vpiParent:
        \_hier_path: (group_status[1][1].a), line:27:10, endln:27:22
        |vpiName:group_status
        |vpiFullName:group_status[1]
        |vpiActual:
        \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
        |vpiIndex:
        \_constant: , line:27:23, endln:27:24
          |vpiParent:
          \_bit_select: (group_status[1]), line:27:10, endln:27:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[1][1]), line:27:23, endln:27:24
        |vpiParent:
        \_hier_path: (group_status[1][1].a), line:27:10, endln:27:22
        |vpiFullName:group_status[1][1]
        |vpiIndex:
        \_constant: , line:27:26, endln:27:27
          |vpiParent:
          \_bit_select: (group_status[1][1]), line:27:23, endln:27:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[1][1].a), line:27:29, endln:27:30
        |vpiParent:
        \_hier_path: (group_status[1][1].a), line:27:10, endln:27:22
        |vpiName:a
        |vpiFullName:group_status[1][1].a
        |vpiActual:
        \_typespec_member: (a), line:2:9, endln:2:10
  |vpiContAssign:
  \_cont_assign: , line:28:10, endln:28:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_constant: , line:28:33, endln:28:37
    |vpiLhs:
    \_hier_path: (group_status[1][1].b), line:28:10, endln:28:22
      |vpiParent:
      \_cont_assign: , line:28:10, endln:28:37
      |vpiName:group_status[1][1].b
      |vpiActual:
      \_bit_select: (group_status[1]), line:28:10, endln:28:22
        |vpiParent:
        \_hier_path: (group_status[1][1].b), line:28:10, endln:28:22
        |vpiName:group_status
        |vpiFullName:group_status[1]
        |vpiActual:
        \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
        |vpiIndex:
        \_constant: , line:28:23, endln:28:24
          |vpiParent:
          \_bit_select: (group_status[1]), line:28:10, endln:28:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (group_status[1][1]), line:28:23, endln:28:24
        |vpiParent:
        \_hier_path: (group_status[1][1].b), line:28:10, endln:28:22
        |vpiFullName:group_status[1][1]
        |vpiIndex:
        \_constant: , line:28:26, endln:28:27
          |vpiParent:
          \_bit_select: (group_status[1][1]), line:28:23, endln:28:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (group_status[1][1].b), line:28:29, endln:28:30
        |vpiParent:
        \_hier_path: (group_status[1][1].b), line:28:10, endln:28:22
        |vpiName:b
        |vpiFullName:group_status[1][1].b
        |vpiActual:
        \_typespec_member: (b), line:3:9, endln:3:10
  |vpiContAssign:
  \_cont_assign: , line:29:10, endln:29:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/DotMultirange/top.sv, line:6:1, endln:31:16
    |vpiRhs:
    \_var_select: (work@top.group_status), line:29:25, endln:29:43
      |vpiParent:
      \_cont_assign: , line:29:10, endln:29:43
      |vpiName:group_status
      |vpiFullName:work@top.group_status
      |vpiActual:
      \_packed_array_var: (work@top.group_status), line:13:23, endln:13:35
      |vpiIndex:
      \_constant: , line:29:38, endln:29:39
      |vpiIndex:
      \_constant: , line:29:41, endln:29:42
    |vpiLhs:
    \_ref_obj: (work@top.status_out11), line:29:10, endln:29:22
      |vpiParent:
      \_cont_assign: , line:29:10, endln:29:43
      |vpiName:status_out11
      |vpiFullName:work@top.status_out11
      |vpiActual:
      \_struct_net: (work@top.status_out11), line:10:21, endln:10:33
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'status_out00' of type 'logic_net'
    Object 'status_out01' of type 'logic_net'
    Object 'status_out10' of type 'logic_net'
    Object 'status_out11' of type 'logic_net'
    Object 'group_status' of type 'logic_net'
      Object '' of type 'packed_array_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object 'status_t' of type 'struct_typespec'
          Object 'a' of type 'typespec_member'
          Object 'b' of type 'typespec_member'
  Object 'work@top' of type 'module_inst'
    Object 'status_out00' of type 'port'
      Object 'status_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
        Object 'b' of type 'typespec_member'
    Object 'status_out01' of type 'port'
      Object 'status_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
        Object 'b' of type 'typespec_member'
    Object 'status_out10' of type 'port'
      Object 'status_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
        Object 'b' of type 'typespec_member'
    Object 'status_out11' of type 'port'
      Object 'status_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
        Object 'b' of type 'typespec_member'
    Object 'status_out00' of type 'struct_net'
      Object 'status_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
        Object 'b' of type 'typespec_member'
    Object 'status_out01' of type 'struct_net'
      Object 'status_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
        Object 'b' of type 'typespec_member'
    Object 'status_out10' of type 'struct_net'
      Object 'status_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
        Object 'b' of type 'typespec_member'
    Object 'status_out11' of type 'struct_net'
      Object 'status_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
        Object 'b' of type 'typespec_member'
    Object '' of type 'cont_assign'
      Object 'group_status[0][0].a' of type 'hier_path'
        Object 'group_status' of type 'bit_select'
          Object '' of type 'constant'
        Object '' of type 'bit_select'
          Object '' of type 'constant'
        Object 'a' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'group_status[0][0].b' of type 'hier_path'
        Object 'group_status' of type 'bit_select'
          Object '' of type 'constant'
        Object '' of type 'bit_select'
          Object '' of type 'constant'
        Object 'b' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'status_out00' of type 'ref_obj'
      Object 'group_status' of type 'var_select'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'group_status[0][1].a' of type 'hier_path'
        Object 'group_status' of type 'bit_select'
          Object '' of type 'constant'
        Object '' of type 'bit_select'
          Object '' of type 'constant'
        Object 'a' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'group_status[0][1].b' of type 'hier_path'
        Object 'group_status' of type 'bit_select'
          Object '' of type 'constant'
        Object '' of type 'bit_select'
          Object '' of type 'constant'
        Object 'b' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'status_out01' of type 'ref_obj'
      Object 'group_status' of type 'var_select'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'group_status[1][0].a' of type 'hier_path'
        Object 'group_status' of type 'bit_select'
          Object '' of type 'constant'
        Object '' of type 'bit_select'
          Object '' of type 'constant'
        Object 'a' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'group_status[1][0].b' of type 'hier_path'
        Object 'group_status' of type 'bit_select'
          Object '' of type 'constant'
        Object '' of type 'bit_select'
          Object '' of type 'constant'
        Object 'b' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'status_out10' of type 'ref_obj'
      Object 'group_status' of type 'var_select'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'group_status[1][1].a' of type 'hier_path'
        Object 'group_status' of type 'bit_select'
          Object '' of type 'constant'
        Object '' of type 'bit_select'
          Object '' of type 'constant'
        Object 'a' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'group_status[1][1].b' of type 'hier_path'
        Object 'group_status' of type 'bit_select'
          Object '' of type 'constant'
        Object '' of type 'bit_select'
          Object '' of type 'constant'
        Object 'b' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'status_out11' of type 'ref_obj'
      Object 'group_status' of type 'var_select'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'group_status' of type 'packed_array_var'
      Object 'status_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
        Object 'b' of type 'typespec_member'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
  Object 'status_t' of type 'struct_typespec'
    Object 'a' of type 'typespec_member'
    Object 'b' of type 'typespec_member'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/DotMultirange/top.sv:6.1-31.16> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:7.21-7.33> str='\status_out00' output logic basic_prep range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:8.21-8.33> str='\status_out01' output logic basic_prep range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:9.21-9.33> str='\status_out10' output logic basic_prep range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:10.21-10.33> str='\status_out11' output logic basic_prep range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:13.23-13.35> str='\group_status' logic basic_prep range=[1:0] multirange=[ 0 2 0 2 0 2 ] multirange_swapped=[ 0 0 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:15.10-15.37>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:15.10-15.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:16.10-16.37>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:16.10-16.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='0'(1) range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:17.10-17.43>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:17.10-17.22> str='\status_out00'
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:17.25-17.43> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_SUB <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
                AST_SUB <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:19.10-19.37>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:19.10-19.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:20.10-20.37>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:20.10-20.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='0'(1) range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:21.10-21.43>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:21.10-21.22> str='\status_out01'
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:21.25-21.43> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_SUB <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
                AST_SUB <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:23.10-23.37>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:23.10-23.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:24.10-24.37>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:24.10-24.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='0'(1) range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:25.10-25.43>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:25.10-25.22> str='\status_out10'
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:25.25-25.43> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_SUB <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
                AST_SUB <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:27.10-27.37>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:27.10-27.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:28.10-28.37>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:28.10-28.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='0'(1) range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:29.10-29.43>
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:29.10-29.22> str='\status_out11'
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:29.25-29.43> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
            AST_SUB <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
                AST_SUB <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
                  AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
            AST_ADD <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
              AST_MUL <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
      AST_TYPEDEF <UHDM-integration-tests/tests/DotMultirange/top.sv:1.9-4.2> str='\status_t'
        AST_STRUCT <UHDM-integration-tests/tests/DotMultirange/top.sv:1.9-4.2> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/DotMultirange/top.sv:2.9-2.10> str='a' logic basic_prep range=[1:1]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/DotMultirange/top.sv:3.9-3.10> str='b' logic basic_prep range=[0:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(status_out00, status_out01, status_out10, status_out11);
      (* wiretype = "\status_t" *)
      output [1:0] status_out00;
      (* wiretype = "\status_t" *)
      output [1:0] status_out01;
      (* wiretype = "\status_t" *)
      output [1:0] status_out10;
      (* wiretype = "\status_t" *)
      output [1:0] status_out11;
      (* wiretype = "\status_t" *)
      wire [7:0] group_status;
      assign group_status[((4)*(0))+(((2)*(0))+(1)):((4)*(0))+(((2)*(0))+(1))] = 1'b 1;
      assign group_status[((4)*(0))+(((2)*(0))+(0)):((4)*(0))+(((2)*(0))+(0))] = 1'b 0;
      assign status_out00 = group_status[((((0)*(4))+((0)*(2)))+((((0)+(1))*(2))-(1)))-((0)*(2)):((0)*(4))+((0)*(2))];
      assign group_status[((4)*(0))+(((2)*(1))+(1)):((4)*(0))+(((2)*(1))+(1))] = 1'b 1;
      assign group_status[((4)*(0))+(((2)*(1))+(0)):((4)*(0))+(((2)*(1))+(0))] = 1'b 0;
      assign status_out01 = group_status[((((0)*(4))+((1)*(2)))+((((1)+(1))*(2))-(1)))-((1)*(2)):((0)*(4))+((1)*(2))];
      assign group_status[((4)*(1))+(((2)*(0))+(1)):((4)*(1))+(((2)*(0))+(1))] = 1'b 1;
      assign group_status[((4)*(1))+(((2)*(0))+(0)):((4)*(1))+(((2)*(0))+(0))] = 1'b 0;
      assign status_out10 = group_status[((((1)*(4))+((0)*(2)))+((((0)+(1))*(2))-(1)))-((0)*(2)):((1)*(4))+((0)*(2))];
      assign group_status[((4)*(1))+(((2)*(1))+(1)):((4)*(1))+(((2)*(1))+(1))] = 1'b 1;
      assign group_status[((4)*(1))+(((2)*(1))+(0)):((4)*(1))+(((2)*(1))+(0))] = 1'b 0;
      assign status_out11 = group_status[((((1)*(4))+((1)*(2)))+((((1)+(1))*(2))-(1)))-((1)*(2)):((1)*(4))+((1)*(2))];
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/DotMultirange/top.sv:6.1-31.16> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:7.21-7.33> str='\status_out00' output logic basic_prep range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:8.21-8.33> str='\status_out01' output logic basic_prep range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:9.21-9.33> str='\status_out10' output logic basic_prep range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:10.21-10.33> str='\status_out11' output logic basic_prep range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/DotMultirange/top.sv:13.23-13.35> str='\group_status' logic basic_prep range=[7:0] multirange=[ 0 2 0 2 0 2 ] multirange_swapped=[ 0 0 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> str='\status_t' bits='010111000111001101110100011000010111010001110101011100110101111101110100'(72) basic_prep range=[71:0] int=1970495348
        AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:15.10-15.37> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:15.10-15.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:1]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:16.10-16.37> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:16.10-16.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[0:0]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:17.10-17.43> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:17.10-17.22> str='\status_out00' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:17.25-17.43> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[1:0]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:19.10-19.37> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:19.10-19.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[3:3]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:20.10-20.37> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:20.10-20.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[2:2]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:21.10-21.43> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:21.10-21.22> str='\status_out01' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:21.25-21.43> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[3:2]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:23.10-23.37> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:23.10-23.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[5:5]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) signed basic_prep range=[31:0] int=5
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) signed basic_prep range=[31:0] int=5
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:24.10-24.37> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:24.10-24.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[4:4]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed basic_prep range=[31:0] int=4
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:25.10-25.43> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:25.10-25.22> str='\status_out10' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:25.25-25.43> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[5:4]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) basic_prep range=[31:0] int=5
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:27.10-27.37> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:27.10-27.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[7:7]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:28.10-28.37> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:28.10-28.22> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[6:6]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) signed basic_prep range=[31:0] int=6
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) signed basic_prep range=[31:0] int=6
        AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/DotMultirange/top.sv:29.10-29.43> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:29.10-29.22> str='\status_out11' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/DotMultirange/top.sv:29.25-29.43> str='\group_status' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> basic_prep range=[7:6]
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) basic_prep range=[31:0] int=7
            AST_CONSTANT <UHDM-integration-tests/tests/DotMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) basic_prep range=[31:0] int=6
      AST_TYPEDEF <UHDM-integration-tests/tests/DotMultirange/top.sv:1.9-4.2> str='\status_t' basic_prep
        AST_STRUCT <UHDM-integration-tests/tests/DotMultirange/top.sv:1.9-4.2> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/DotMultirange/top.sv:2.9-2.10> str='a' logic basic_prep range=[1:1]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/DotMultirange/top.sv:3.9-3.10> str='b' logic basic_prep range=[0:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(status_out00, status_out01, status_out10, status_out11);
      (* wiretype = "\status_t" *)
      output [1:0] status_out00;
      (* wiretype = "\status_t" *)
      output [1:0] status_out01;
      (* wiretype = "\status_t" *)
      output [1:0] status_out10;
      (* wiretype = "\status_t" *)
      output [1:0] status_out11;
      (* wiretype = "\status_t" *)
      wire [7:0] group_status;
      assign group_status[1:1] = 1'b 1;
      assign group_status[0:0] = 1'b 0;
      assign status_out00 = group_status[1:0];
      assign group_status[3:3] = 1'b 1;
      assign group_status[2:2] = 1'b 0;
      assign status_out01 = group_status[3:2];
      assign group_status[5:5] = 1'b 1;
      assign group_status[4:4] = 1'b 0;
      assign status_out10 = group_status[5:4];
      assign group_status[7:7] = 1'b 1;
      assign group_status[6:6] = 1'b 0;
      assign status_out11 = group_status[7:6];
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/DotMultirange/top.sv:6.1-31.16" *)
module top(status_out10, status_out11, status_out01, status_out00);
  (* src = "UHDM-integration-tests/tests/DotMultirange/top.sv:13.23-13.35" *)
  (* wiretype = "\\status_t" *)
  wire [7:0] group_status;
  (* src = "UHDM-integration-tests/tests/DotMultirange/top.sv:7.21-7.33" *)
  (* wiretype = "\\status_t" *)
  output [1:0] status_out00;
  wire [1:0] status_out00;
  (* src = "UHDM-integration-tests/tests/DotMultirange/top.sv:8.21-8.33" *)
  (* wiretype = "\\status_t" *)
  output [1:0] status_out01;
  wire [1:0] status_out01;
  (* src = "UHDM-integration-tests/tests/DotMultirange/top.sv:9.21-9.33" *)
  (* wiretype = "\\status_t" *)
  output [1:0] status_out10;
  wire [1:0] status_out10;
  (* src = "UHDM-integration-tests/tests/DotMultirange/top.sv:10.21-10.33" *)
  (* wiretype = "\\status_t" *)
  output [1:0] status_out11;
  wire [1:0] status_out11;
  assign group_status[1] = 1'h1;
  assign group_status[0] = 1'h0;
  assign status_out00 = group_status[1:0];
  assign group_status[3] = 1'h1;
  assign group_status[2] = 1'h0;
  assign status_out01 = group_status[3:2];
  assign group_status[5] = 1'h1;
  assign group_status[4] = 1'h0;
  assign status_out10 = group_status[5:4];
  assign group_status[7] = 1'h1;
  assign group_status[6] = 1'h0;
  assign status_out11 = group_status[7:6];
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\top'.

Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
