{
  "topModuleName": "UART_rx",
  "exportedPorts": [
    {
      "type": "cond_pred",
      "signals": [
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 38:20]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_1",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 45:39]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_10",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 38:20]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_11",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 87:40]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_2",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 38:20]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_3",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 52:46]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_4",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 58:41]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_5",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 38:20]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_6",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 67:40]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_8",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 74:43]"
      },
      {
        "name": "_cond_pred_UART_rx__M__UART_rx__S___T_9",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 80:43]"
      }
      ]
    },
    {
      "type": "register",
      "signals": [
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__bitCnterReg",
        "type": "UInt<4>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 24:28]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__clkCnterReg",
        "type": "UInt<9>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 23:28]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__outDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 26:27]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__outDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 26:27]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__outDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 26:27]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__outDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 26:27]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__outDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 26:27]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__outDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 26:27]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__outDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 26:27]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__outDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 26:27]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__outRxDoneReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 29:29]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__serialDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 33:30]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__serialDataReg_REG",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 33:38]"
      },
      {
        "name": "_reg_signals_UART_rx__M__UART_rx__S__stateReg",
        "type": "UInt<2>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 30:25]"
      }
      ]
    }
  ]
}