#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 19 11:59:33 2018
# Process ID: 17836
# Current directory: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11276 C:\Users\jld\M1 basys3\basys3V6\Basys3V6\Basys3V6\Basys3V6.xpr
# Log file: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/vivado.log
# Journal file: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 907.027 ; gain = 108.445
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Nexys4v6.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Nexys4v6.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Basys3V6.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Basys3V6.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property flow {Vivado Implementation 2018} [get_runs impl_1]
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2018} -strategy {Vivado Implementation Defaults} -report_strategy {Vivado Implementation Default Reports}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7a100tcsg324-1
current_run [get_runs impl_2]
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
WARNING: [Project 1-153] The current project device 'xc7a100tcsg324-1' does not match with the device on the 'DIGILENTINC.COM:BASYS3:PART0:1.1' board part. A device change to match the device on 'DIGILENTINC.COM:BASYS3:PART0:1.1' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to artix7 (xc7a35tcpg236-1)
set_property STEPS.WRITE_BITSTREAM.ARGS.VERBOSE true [get_runs impl_2]
update_ip_catalog
export_ip_user_files -of_objects  [get_files {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc}}
file delete -force {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc}
add_files -fileset constrs_1 -norecurse {{C:/Users/jld/M1 basys3/TP6prepa/TP6_prepa/TP6_prepa.srcs/constrs_1/imports/M1 basys3/Basys3_Master.xdc}}
import_files -fileset constrs_1 {{C:/Users/jld/M1 basys3/TP6prepa/TP6_prepa/TP6_prepa.srcs/constrs_1/imports/M1 basys3/Basys3_Master.xdc}}
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'masterbench' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/my_ram/my_ram.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/timer/timer.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj masterbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ip/my_ram/my_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_ram_spram
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity my_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_3
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_3
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_12
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ip/multiply/sim/multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiply
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPcode.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Funit
ERROR: [VRFC 10-1012] mismatch on label ; expected myfunit [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd:172]
ERROR: [VRFC 10-1504] unit myfunit ignored due to previous errors [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1049.750 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'masterbench' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/my_ram/my_ram.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/timer/timer.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj masterbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ip/my_ram/my_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_ram_spram
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity my_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_3
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_3
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_12
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ip/multiply/sim/multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiply
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPcode.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Funit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/homade_opcodes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hcontrolunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HMaster
WARNING: [VRFC 10-280] actual for formal port e_shift is neither a static name nor a globally static expression [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:555]
WARNING: [VRFC 10-280] actual for formal port e_shift is neither a static name nor a globally static expression [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:575]
WARNING: [VRFC 10-280] actual for formal port reset is neither a static name nor a globally static expression [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:594]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hsalve.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HSlave
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Hstack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPBufO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_BufO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPTic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Tic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPWait.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_delay
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Actif.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Actif
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Com.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Com
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Led.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Led
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_MEcom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_MEcom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Put.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Put
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Rdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_rdm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Snum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Snum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_datastack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_datastack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_switch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_switch
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPfibo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_fibo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPget.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_get
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPidentity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_identity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPmul16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_mul16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPsleep.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_sleep
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_stack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IPwaitBT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_waitbt
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Mux2x32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2x32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/QD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/QDE_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QDE_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Ram8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ram8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/add_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/constant32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity constant32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/dstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dstack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/mem_bank_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_bank_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/netring.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity netring
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/netring_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity netring_master
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/next_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity next_count
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/predicat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity predicat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pulse
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/qde.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/rdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity random
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/reg1c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg1c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/regc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg0c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D4_16
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/reset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/returnstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rstack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/select_in0_save.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_in
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/select_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_out
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/slavedual_prom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inst_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity masterbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1053.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 770c07ef9a10480987b0f01d7eaf08c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_7 -L xbip_pipe_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L secureip -L xpm --snapshot masterbench_behav xil_defaultlib.masterbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2065] size mismatch between entity and component port [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:38]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:38]
WARNING: [VRFC 10-2686] null range choice is ignored [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Rdm.vhd:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipcodes
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.opcodes
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.IP_Led [\IP_Led(mycode="00000000011")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_switch [\IP_switch(mycode="00000000100")...]
Compiling architecture behavioral of entity xil_defaultlib.IP_BufO [\IP_BufO(mycode="00000000010")\]
Compiling architecture behavioral of entity xil_defaultlib.pulse [pulse_default]
Compiling architecture reg1c of entity xil_defaultlib.reg1c [\reg1c(n=5)\]
Compiling architecture fsm of entity xil_defaultlib.IP_waitbt [\IP_waitbt(mycode="10000000010")...]
Compiling architecture dummyfibo of entity xil_defaultlib.IP_fibo [ip_fibo_default]
Compiling architecture myfunit of entity xil_defaultlib.IP_Funit [\IP_Funit(mycode="000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_stack [\IP_stack(mycode="00000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_identity [\IP_identity(mycode="00000000101...]
Compiling architecture reg0c of entity xil_defaultlib.reg0c [reg0c_default]
Compiling architecture behavioral of entity xil_defaultlib.dstack [dstack_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_datastack [\IP_datastack(mycode="0000000011...]
Compiling architecture reg1c of entity xil_defaultlib.reg1c [reg1c_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_Tic [\IP_Tic(mycode="00000000001")\]
Compiling architecture behavioral of entity xil_defaultlib.random [random_default]
Compiling architecture rdm of entity xil_defaultlib.IP_rdm [\IP_rdm(mycode="00000010000")\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_type=1,bi_type=1,a...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_latency=0,c...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_mul16 [\IP_mul16(mycode="00000010100")\]
Compiling architecture behavioral of entity xil_defaultlib.mem_bank_1bit [mem_bank_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.add_gen [add_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.reset_mem [reset_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.constant32 [constant32_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4 [mux4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.predicat [predicat_default]
Compiling architecture rtl of entity xil_defaultlib.Ram8 [ram8_default]
Compiling architecture qde of entity xil_defaultlib.QDE [qde_default]
Compiling architecture behavioral of entity xil_defaultlib.select_in [select_in_default]
Compiling architecture behavioral of entity xil_defaultlib.select_out [select_out_default]
Compiling architecture behavioral of entity xil_defaultlib.next_count [next_count_default]
Compiling architecture behavioral of entity xil_defaultlib.Hstack [hstack_default]
Compiling architecture behavioral of entity xil_defaultlib.rstack [rstack_default]
Compiling architecture behavioral of entity xil_defaultlib.HCU [hcu_default]
Compiling architecture reg0 of entity xil_defaultlib.reg0 [reg0_default]
Compiling architecture reg0 of entity xil_defaultlib.reg0 [\reg0(n=16)\]
Compiling architecture reg0c of entity xil_defaultlib.reg0c [\reg0c(n=16)\]
Compiling architecture behavioral of entity xil_defaultlib.HMaster [hmaster_default]
Compiling architecture behavior of entity xil_defaultlib.masterbench
Built simulation snapshot masterbench_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/jld/M1 -notrace
couldn't read file "C:/Users/jld/M1": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 12:24:56 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1053.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "masterbench_behav -key {Behavioral:sim_1:Functional:masterbench} -tclbatch {masterbench.tcl} -view {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vivado/masterbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vivado/masterbench_behav.wcfg}
source masterbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1083.215 ; gain = 30.176
INFO: [USF-XSim-96] XSim completed. Design snapshot 'masterbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1083.215 ; gain = 30.176
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 10 ns
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.957 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'masterbench' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/my_ram/my_ram.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/timer/timer.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj masterbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ip/my_ram/my_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_ram_spram
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity my_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.ip_user_files/ip/multiply/sim/multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiply
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity masterbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 770c07ef9a10480987b0f01d7eaf08c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_7 -L xbip_pipe_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L secureip -L xpm --snapshot masterbench_behav xil_defaultlib.masterbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2065] size mismatch between entity and component port [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:38]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:38]
WARNING: [VRFC 10-2686] null range choice is ignored [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Rdm.vhd:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipcodes
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.opcodes
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.IP_Led [\IP_Led(mycode="00000000011")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_switch [\IP_switch(mycode="00000000100")...]
Compiling architecture behavioral of entity xil_defaultlib.IP_BufO [\IP_BufO(mycode="00000000010")\]
Compiling architecture behavioral of entity xil_defaultlib.pulse [pulse_default]
Compiling architecture reg1c of entity xil_defaultlib.reg1c [\reg1c(n=5)\]
Compiling architecture fsm of entity xil_defaultlib.IP_waitbt [\IP_waitbt(mycode="10000000010")...]
Compiling architecture dummyfibo of entity xil_defaultlib.IP_fibo [ip_fibo_default]
Compiling architecture myfunit of entity xil_defaultlib.IP_Funit [\IP_Funit(mycode="000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_stack [\IP_stack(mycode="00000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_identity [\IP_identity(mycode="00000000101...]
Compiling architecture reg0c of entity xil_defaultlib.reg0c [reg0c_default]
Compiling architecture behavioral of entity xil_defaultlib.dstack [dstack_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_datastack [\IP_datastack(mycode="0000000011...]
Compiling architecture reg1c of entity xil_defaultlib.reg1c [reg1c_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_Tic [\IP_Tic(mycode="00000000001")\]
Compiling architecture behavioral of entity xil_defaultlib.random [random_default]
Compiling architecture rdm of entity xil_defaultlib.IP_rdm [\IP_rdm(mycode="00000010000")\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_type=1,bi_type=1,a...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_latency=0,c...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_mul16 [\IP_mul16(mycode="00000010100")\]
Compiling architecture behavioral of entity xil_defaultlib.mem_bank_1bit [mem_bank_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.add_gen [add_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.reset_mem [reset_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.constant32 [constant32_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4 [mux4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.predicat [predicat_default]
Compiling architecture rtl of entity xil_defaultlib.Ram8 [ram8_default]
Compiling architecture qde of entity xil_defaultlib.QDE [qde_default]
Compiling architecture behavioral of entity xil_defaultlib.select_in [select_in_default]
Compiling architecture behavioral of entity xil_defaultlib.select_out [select_out_default]
Compiling architecture behavioral of entity xil_defaultlib.next_count [next_count_default]
Compiling architecture behavioral of entity xil_defaultlib.Hstack [hstack_default]
Compiling architecture behavioral of entity xil_defaultlib.rstack [rstack_default]
Compiling architecture behavioral of entity xil_defaultlib.HCU [hcu_default]
Compiling architecture reg0 of entity xil_defaultlib.reg0 [reg0_default]
Compiling architecture reg0 of entity xil_defaultlib.reg0 [\reg0(n=16)\]
Compiling architecture reg0c of entity xil_defaultlib.reg0c [\reg0c(n=16)\]
Compiling architecture behavioral of entity xil_defaultlib.HMaster [hmaster_default]
Compiling architecture behavior of entity xil_defaultlib.masterbench
Built simulation snapshot masterbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1105.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "masterbench_behav -key {Behavioral:sim_1:Functional:masterbench} -tclbatch {masterbench.tcl} -view {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vivado/masterbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vivado/masterbench_behav.wcfg}
source masterbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1105.406 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'masterbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1105.406 ; gain = 0.000
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
reset_run timer_synth_1
reset_run multiply_synth_1
reset_run my_ram_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 24
WARNING: [Project 1-577] IP run timer_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xci' in run multiply_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run my_ram_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/timer/timer.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/timer/timer.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/my_ram/my_ram.xci

WARNING: [Project 1-577] IP run timer_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xci' in run multiply_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run my_ram_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2406] Cannot identify part xc7vx485tffg1761-2
ERROR: [IP_Flow 19-2232] Current project options are not valid, cannot get 'PROJECT_PARAM.PART'
[Tue Jun 19 15:06:45 2018] Launched timer_synth_1, multiply_synth_1, my_ram_synth_1, synth_1...
Run output will be captured here:
timer_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/timer_synth_1/runme.log
multiply_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/multiply_synth_1/runme.log
my_ram_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/my_ram_synth_1/runme.log
synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/synth_1/runme.log
[Tue Jun 19 15:06:45 2018] Launched impl_2...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/testmaster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Nexys4v6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Basys3V6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/testmaster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Nexys4v6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Basys3V6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/testmaster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Nexys4v6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Basys3V6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/testmaster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Nexys4v6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/Basys3V6.vhd:]
reset_run synth_1
reset_run multiply_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 24
WARNING: [Project 1-576] IP 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xci' in run multiply_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xci

WARNING: [Project 1-576] IP 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xci' in run multiply_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2406] Cannot identify part xc7vx485tffg1761-2
ERROR: [IP_Flow 19-2232] Current project options are not valid, cannot get 'PROJECT_PARAM.PART'
[Tue Jun 19 15:11:59 2018] Launched multiply_synth_1, synth_1...
Run output will be captured here:
multiply_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/multiply_synth_1/runme.log
synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/synth_1/runme.log
[Tue Jun 19 15:11:59 2018] Launched impl_2...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
upgrade_ip -srcset multiply -vlnv xilinx.com:ip:mult_gen:12.0 [get_ips  multiply] -log ip_upgrade.log
Upgrading 'multiply'
INFO: [Project 1-386] Moving file 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply/multiply.xci' from fileset 'multiply' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/multiply.xcix' from fileset 'multiply' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded multiply (Multiplier 12.0) from revision 12 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiply'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips multiply] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset my_ram -vlnv xilinx.com:ip:dist_mem_gen:8.0 [get_ips  my_ram] -log ip_upgrade.log
Upgrading 'my_ram'
INFO: [Project 1-386] Moving file 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/my_ram/my_ram.xci' from fileset 'my_ram' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/my_ram.xcix' from fileset 'my_ram' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded my_ram (Distributed Memory Generator 8.0) from revision 11 to revision 12
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'my_ram'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips my_ram] -no_script -sync -force -quiet
upgrade_ip -srcset timer -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  timer] -log ip_upgrade.log
Upgrading 'timer'
INFO: [Project 1-386] Moving file 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/timer/timer.xci' from fileset 'timer' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/ip/timer.xcix' from fileset 'timer' to fileset 'sources_1'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'timer'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'timer'
WARNING: [IP_Flow 19-3501] Upgraded timer from Clocking Wizard 5.3 to Clocking Wizard 6.0, with warnings. Please review the message log.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'timer'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'timer' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1358.973 ; gain = 122.254
export_ip_user_files -of_objects [get_ips timer] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 24
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'timer'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'timer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'my_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiply'...
[Tue Jun 19 15:17:15 2018] Launched timer_synth_1, multiply_synth_1, my_ram_synth_1, synth_1...
Run output will be captured here:
timer_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/timer_synth_1/runme.log
multiply_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/multiply_synth_1/runme.log
my_ram_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/my_ram_synth_1/runme.log
synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/synth_1/runme.log
[Tue Jun 19 15:17:15 2018] Launched impl_2...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.973 ; gain = 0.000
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 24
[Tue Jun 19 15:17:29 2018] Launched timer_synth_1, multiply_synth_1, my_ram_synth_1, synth_1...
Run output will be captured here:
timer_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/timer_synth_1/runme.log
multiply_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/multiply_synth_1/runme.log
my_ram_synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/my_ram_synth_1/runme.log
synth_1: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/synth_1/runme.log
[Tue Jun 19 15:17:29 2018] Launched impl_2...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 24
[Tue Jun 19 15:30:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/synth_1/runme.log
[Tue Jun 19 15:30:19 2018] Launched impl_2...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/runme.log
update_compile_order -fileset sources_1
reset_run impl_2
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 24
[Tue Jun 19 15:43:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/synth_1/runme.log
[Tue Jun 19 15:43:51 2018] Launched impl_2...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 24
[Tue Jun 19 15:46:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/synth_1/runme.log
[Tue Jun 19 15:46:06 2018] Launched impl_2...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Rdm.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Rdm.vhd}}
file delete -force {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/IP_Rdm.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 24
[Tue Jun 19 16:03:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/synth_1/runme.log
[Tue Jun 19 16:03:28 2018] Launched impl_2...
Run output will be captured here: C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637282A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1988.777 ; gain = 599.230
set_property PROGRAM.FILE {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/Basys3V6.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.runs/impl_2/Basys3V6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
export_ip_user_files -of_objects  [get_files {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/testmaster.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/testmaster.vhd}}
file delete -force {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/testmaster.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/rdm.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/rdm.vhd}}
file delete -force {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/Basys3V6.srcs/sources_1/imports/nexys3V6_vhdl/rdm.vhd}
archive_project C:/Users/jld/Downloads/Basys3V6.xpr.zip -temp_dir {C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/.Xil/Vivado-17836-jld-HP} -force -exclude_run_results -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/.Xil/Vivado-17836-jld-HP' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/jld/M1 basys3/basys3V6/Basys3V6/Basys3V6/.Xil/Vivado-17836-jld-HP/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'timer_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'timer_synth_1'...
WARNING: [Coretcl 2-105] Run 'multiply_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'multiply_synth_1'...
WARNING: [Coretcl 2-105] Run 'my_ram_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'my_ram_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_2'...
INFO: [Coretcl 2-133] re-setting run 'timer_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'multiply_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'my_ram_impl_1'...
