# tb.yml - Simulation Testbench Configuration

# Toplevel simulation module name
sim.inputs.tb_name: "cache_tb"
# sim.inputs.dut_path: "cache_tb.dut"

# List of Verilog testbenches (or other sources) needed for simulations.
sim.inputs.tb_input_files: [
  # Defines/Packages (keep at the top)
  "${bsg_root}/bsg_misc/bsg_defines.sv",

  "${bsg_root}/bsg_test/bsg_nonsynth_clock_gen.sv",
  "${bsg_root}/bsg_test/bsg_nonsynth_reset_gen.sv",
  "${bsg_root}/bsg_legacy/bsg_fsb/bsg_fsb_node_trace_replay.v",

  "v/bus.sv",
  "v/priority_lru.sv",
  "v/main_memory.sv",

  # REVISIT (11/10, autoinclude rom up to num_cache-1)
  "tb/bsg_core_intf_trace_rom0.v",
  "tb/bsg_core_intf_trace_rom1.v",
  "tb/bsg_core_intf_trace_rom2.v",
  "tb/bsg_core_intf_trace_rom3.v",
  "tb/cache_tb.sv"
]
sim.inputs.tb_input_files_meta: [subst]

# Search directories for `include directives in simulations
sim.inputs.tb_incdir: [
  "${bsg_root}/bsg_misc"
]

sim.inputs.tb_incdir_meta: [subst]

# Macro definitions for simulations
# sim.inputs.tb_defines: []
# sim.inputs.tb_defines_meta: [subst]

# Created before simulation start with make gen_rom
# List of trace files for the simulation
# sim.inputs.trace_files: []
# sim.inputs.trace_files_meta: [subst]
