Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 23 12:38:42 2023
| Host         : ARGUS-IT-WS1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_out_wrapper_control_sets_placed.rpt
| Design       : hdmi_out_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   736 |
|    Minimum number of control sets                        |   736 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1944 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   736 |
| >= 0 to < 4        |    69 |
| >= 4 to < 6        |   100 |
| >= 6 to < 8        |    48 |
| >= 8 to < 10       |   103 |
| >= 10 to < 12      |    45 |
| >= 12 to < 14      |    39 |
| >= 14 to < 16      |    14 |
| >= 16              |   318 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4510 |          871 |
| No           | No                    | Yes                    |             283 |           81 |
| No           | Yes                   | No                     |            2077 |          596 |
| Yes          | No                    | No                     |            5453 |         1218 |
| Yes          | No                    | Yes                    |             242 |           49 |
| Yes          | Yes                   | No                     |            5339 |         1344 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                            |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                          | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                              |                1 |              1 |         1.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                       | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                          |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                          | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                           | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_640/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                 |                1 |              1 |         1.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                            |                1 |              1 |         1.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                 |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                    |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                1 |              1 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                               |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[19]                                                                                                                   | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/DPtpgBarArray_U/v1_v2_gen[18].v2_reg[18]                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                               |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                               |                1 |              2 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/rst                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                          |                1 |              2 |         2.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                  |                1 |              3 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                  |                1 |              3 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                   |                1 |              3 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                       |                1 |              3 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                       |                2 |              3 |         1.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                   |                1 |              3 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                            | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                2 |              4 |         2.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                              | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_awready0                                                                                                                                                                                                            | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                      | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2324_state19_i_1_n_3                                                                                                                   |                3 |              4 |         1.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_arready0                                                                                                                                                                                                            | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                          | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_0[9]_i_2_n_3                                                                                                                                | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_0[9]_i_1_n_3                                                                                                                                   |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                   | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                              | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                         |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                          | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                  |                1 |              4 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                      | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/src_rst                                                                                                               |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                2 |              4 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                  | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                               | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                               | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                               | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                     | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/reg_15150                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                              | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                   | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                 |                2 |              4 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                               | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_2[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                         |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                                                            | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2255_state22_i_1_n_3                                                                                                                   |                1 |              5 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred620_state20_i_1_n_3                                                                                                                    |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[4][0]                     |                1 |              5 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                             | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                3 |              5 |         1.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                            | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              5 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/empty_n_reg_0[0]                                                                                                                                     | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_rst                                                                                                         |                2 |              5 |         2.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/empty_n_reg[0]                                                                                                                                       | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_rst                                                                                                         |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              5 |         1.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/frame_number_i                                                                                                                                                                                       | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                                                          |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[1]                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[2]                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/s2mm_cdc2dmac_fsync                                                                                                                                                             | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out[0]                                                                                                                           | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                              |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgBarSelYuv_v_U/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_0[9]_i_2_n_3                                                                                                                                | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_01                                                                                                                                             |                2 |              6 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                               | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2680_state22_i_1_n_3                                                                                                                   |                1 |              6 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | hdmi_out_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2381_state18_i_1_n_3                                                                                                                   |                2 |              6 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                             | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2434_state18_i_1_n_3                                                                                                                   |                3 |              6 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                    | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | hdmi_out_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | hdmi_out_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/entry_proc_U0/E[0]                                                                                                                                                                                                       | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_rst                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                |                1 |              6 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                      |                2 |              6 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount_10                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/icmp_ln1095_reg_4970_reg[0]_0[0]                                                                               |                2 |              6 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                      | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                        |                2 |              7 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[7]                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[13]                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[9]                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[6]                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[8]                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[10]                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[12]                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[14]                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[3]                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[4]                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[15]                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[5]                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[16]                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[17]                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[19]                                                                                                                   | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter20_phi_ln1144_reg_1476[1]_i_1_n_3                                                                                                    |                2 |              7 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                                                           |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[11]                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                                                                             |                2 |              7 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                              | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              7 |         3.50 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                            |                2 |              7 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_colorFormat                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_dpDynamicRange                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_motionSpeed                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_maskId                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_ovrlayId                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_dpYUVCoef                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                          |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                          |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/rampVal_10                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/pf_bckgndYUV_U/fifo_full                                                                                                                             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_rst                                                                                                         |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgBarSelYuv_y_U/ce00_out                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_8s_16s_16_4_1_U41/hdmi_out_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/SS[0]                                                        |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3][0]                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_0[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_1[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_3[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_2[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/v1_v2_gen[19].v2_reg[19][0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/trunc_ln1281_1_fu_2508_p1[8]                                                                                                                            |                3 |              8 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/v1_v2_gen[20].v2_reg[20]_0[0]                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/v1_v2_gen[20].v2_reg[20]_1[0]                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/ap_CS_fsm_state3                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/hdata0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/trunc_ln1285_1_fu_2533_p1[8]                                                                                                                            |                4 |              8 |         2.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/rampVal_20                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/trunc_ln1289_1_fu_2558_p1[8]                                                                                                                            |                3 |              8 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_5ns_16ns_17_4_1_U42/hdmi_out_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_7_U/SS[0]                                                    |                1 |              8 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_6s_15ns_16_4_1_U39/hdmi_out_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_5_U/SS[0]                                                      |                1 |              8 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_3_reg_3630                                                                                                                  | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_0                                                                                                                      |                3 |              8 |         2.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/v1_v2_gen[20].v2_reg[20][0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                    | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                          | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                                  |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                             | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                             | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0                                                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                    | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                   | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                    | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_0[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                          |                1 |              8 |         8.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                   | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                      | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |              9 |         2.25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                             |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |         4.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                   | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_rst                                                                                                         |                2 |              9 |         4.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              9 |         4.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |         4.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                3 |              9 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                         | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/grp_reg_ap_uint_10_s_fu_1715/E[0]                                                                                                                    | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg_reg_0[0]                                       |                3 |             10 |         3.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount_2[9]_i_2_n_3                                                                                                                                  | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/v1_v2_gen[0].v2_reg[0][0]                                                                                      |                3 |             10 |         3.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount_30                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/icmp_ln1072_reg_4903_reg[0][0]                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwd_rev_pipeline1.s_ready_i_reg[0]                                            | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_3_0[9]_i_2_n_3                                                                                                                                | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg_reg[0]                                         |                3 |             10 |         3.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                           | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                4 |             10 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                3 |             10 |         3.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                4 |             10 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                           | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                              | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                2 |             10 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                              | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                               |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                    | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                5 |             10 |         2.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                4 |             10 |         2.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_0[9]_i_2_n_3                                                                                                                                  | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                          |                3 |             10 |         3.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                4 |             10 |         2.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                3 |             10 |         3.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount0                                                                                                                                              | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/icmp_ln1095_reg_4970_reg[0][0]                                                                                 |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                          |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                           | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                4 |             11 |         2.75 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                4 |             11 |         2.75 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                4 |             11 |         2.75 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xBar_0[10]_i_2_n_3                                                                                                                                   | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/bckgndId_read_reg_761_reg[0][0]                                                                                |                3 |             11 |         3.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                       | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                   |                3 |             12 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/motionSpeed_val14_c_U/E[0]                                                                                                                                                                                               | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_rst                                                                                                         |                2 |             12 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             12 |         6.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                                             | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                          |                2 |             12 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                          |                2 |             12 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/ap_start0                                                                                                                                                                                     | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val8_read                                                                                                                                                    |                3 |             12 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                          |                2 |             12 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                               | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                4 |             13 |         3.25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                6 |             13 |         2.17 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                  |                3 |             13 |         4.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/ap_CS_fsm_state1                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[20]                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             13 |         2.60 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                3 |             13 |         4.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/j_fu_124[0]_i_2_n_3                                                                                                              | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/ap_NS_fsm1                                                                                                                          |                4 |             13 |         3.25 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                4 |             13 |         3.25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                               | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                                  | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                                            |                4 |             14 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                     |                4 |             14 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[18]                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                5 |             14 |         2.80 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/E[0]                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_2[0]                                    |                5 |             14 |         2.80 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                              | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                                            |                4 |             14 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             14 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                   | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/rdata_data[15]_i_1_n_3                                                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_3_reg_3630                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                     |                4 |             15 |         3.75 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/zonePlateVDelta[0]_i_1_n_3                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_4[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2354_state6_reg_0[0]                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/motionSpeed_val14_c_U/we                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/ap_start0                                                                                                                                                                                               | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/we                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/x_fu_132                                                                                                                                             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/full_n_reg                                                                                                     |                4 |             16 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             16 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             16 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                          |                2 |             16 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/E[0]                                                                                                                                                                                                                           | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                          |                2 |             16 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[6]                                                                                                                    | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                   |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContStart                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorB                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_bck_motion_en                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContStart                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorG                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxSize                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorR                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                   |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairY                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_width                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_field_id                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_height                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             17 |         3.40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |             17 |         4.25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                          |                3 |             18 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                3 |             18 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                          |                3 |             18 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                4 |             18 |         4.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                4 |             18 |         4.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                           | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             18 |         3.60 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                  |                3 |             18 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                  |                4 |             18 |         4.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                5 |             18 |         3.60 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                  |                                                                                                                                                                                                                                                                               |                3 |             19 |         6.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                       |                5 |             20 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                       |                5 |             20 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                               |                3 |             20 |         6.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                               |                3 |             20 |         6.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_gpio_btn_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                      | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                3 |             21 |         7.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                   |                6 |             21 |         3.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             21 |         2.62 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             22 |         3.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                       |                4 |             22 |         5.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                          |                4 |             22 |         5.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                               | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                5 |             22 |         4.40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                          | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                4 |             22 |         5.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             23 |         5.75 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                            |                5 |             23 |         4.60 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/E[0]                                                                                                                                                                                                    | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_rst                                                                                                         |                8 |             24 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/we_0                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                   |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                   |                                                                                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                   | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/we                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                       |                                                                                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             24 |         2.18 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                        | hdmi_out_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                7 |             25 |         3.57 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                        | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                7 |             25 |         3.57 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                7 |             25 |         3.57 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                               |                4 |             25 |         6.25 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/pf_bckgndYUV_U/write_enable                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                        |                                                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                   |                                                                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                8 |             28 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                  |                                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                5 |             28 |         5.60 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                4 |             28 |         7.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                    |                6 |             29 |         4.83 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                          | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                    |                9 |             29 |         3.22 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                        |                5 |             31 |         6.20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               10 |             31 |         3.10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                                |                7 |             31 |         4.43 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_640/E[0]                                                                                                                                                                                                                 | hdmi_out_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_640/count_new_0_reg_432                                                                                                                                                                                                     |                8 |             31 |         3.88 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                          |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                      |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                   |                7 |             32 |         4.57 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                            | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_CS_fsm_reg[3][0]                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[9]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_640/count_new_0_reg_432                                                                                                                                                                                                  | hdmi_out_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_640/s                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                9 |             32 |         3.56 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                9 |             32 |         3.56 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/frp_pipeline_valid_U/valid_out[19]                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/count0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                        | hdmi_out_i/v_axi4s_vid_out_1/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                        | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[1][0]                                                                | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                          |               11 |             32 |         2.91 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                   | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               11 |             33 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                7 |             33 |         4.71 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                        |               15 |             33 |         2.20 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/bSerie0                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                      |                                                                                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ce0                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                  |                6 |             35 |         5.83 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             35 |         5.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                8 |             36 |         4.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                      |                8 |             36 |         4.50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |               10 |             37 |         3.70 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                         |                                                                                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                               | hdmi_out_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |               10 |             37 |         3.70 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                     |                                                                                                                                                                                                                                                                               |                7 |             38 |         5.43 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                7 |             38 |         5.43 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                         |               11 |             38 |         3.45 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               12 |             38 |         3.17 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                         |                7 |             38 |         5.43 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                9 |             38 |         4.22 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             41 |         5.12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                               |                6 |             41 |         6.83 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |               11 |             41 |         3.73 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                        |                7 |             42 |         6.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                               |                                                                                                                                                                                                                                                                               |                6 |             42 |         7.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             42 |         4.20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             43 |         6.14 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               10 |             43 |         4.30 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                8 |             44 |         5.50 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |               14 |             44 |         3.14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                           | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                     |                7 |             45 |         6.43 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val8_read                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             46 |         4.18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               12 |             47 |         3.92 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             48 |         5.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             48 |         5.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             48 |         6.86 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/s_axis_cmd_tvalid_reg                                                                               | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |               10 |             48 |         4.80 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                            |                7 |             48 |         6.86 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             48 |         6.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/Q[1]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               16 |             49 |         3.06 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             50 |         7.14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                              |                8 |             50 |         6.25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             50 |         7.14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                        | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                        |                7 |             50 |         7.14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[50]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             53 |         4.08 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[50]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             53 |         5.30 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2_2                                                                                                                                                                                                                         |               10 |             54 |         5.40 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_block_pp0_stage0_subdone                                                                                                                          |                                                                                                                                                                                                                                                                               |               16 |             54 |         3.38 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                            |                                                                                                                                                                                                                                                                               |               11 |             57 |         5.18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                        | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             57 |         5.18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1_n_0                                                                 |                                                                                                                                                                                                                                                                               |               11 |             57 |         5.18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           |                                                                                                                                                                                                                                                                               |               11 |             57 |         5.18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1_n_0                                                           |                                                                                                                                                                                                                                                                               |                9 |             57 |         6.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             57 |         6.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            |                                                                                                                                                                                                                                                                               |               10 |             57 |         5.70 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            |                                                                                                                                                                                                                                                                               |               14 |             58 |         4.14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                               |                                                                                                                                                                                                                                                                               |               10 |             58 |         5.80 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                           |                                                                                                                                                                                                                                                                               |               10 |             58 |         5.80 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                           |                                                                                                                                                                                                                                                                               |               11 |             58 |         5.27 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           |                                                                                                                                                                                                                                                                               |               11 |             58 |         5.27 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                        | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             58 |         5.27 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1__0_n_0                                                              |                                                                                                                                                                                                                                                                               |                9 |             58 |         6.44 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               14 |             59 |         4.21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             64 |         5.33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]_0[0]                                                                                                               |                                                                                                                                                                                                                                                                               |               13 |             67 |         5.15 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             67 |         6.70 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             67 |         4.47 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             67 |         6.70 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]              |                                                                                                                                                                                                                                                                               |               12 |             67 |         5.58 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0[0]                                                      |                                                                                                                                                                                                                                                                               |               12 |             67 |         5.58 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               11 |             68 |         6.18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               14 |             68 |         4.86 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]             |                                                                                                                                                                                                                                                                               |               14 |             72 |         5.14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               24 |             72 |         3.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               14 |             73 |         5.21 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               14 |             73 |         5.21 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]             |                                                                                                                                                                                                                                                                               |               15 |             73 |         4.87 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               10 |             74 |         7.40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               13 |             74 |         5.69 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               16 |             78 |         4.88 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               24 |             78 |         3.25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               15 |             82 |         5.47 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             84 |         7.64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                               |               11 |             84 |         7.64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                          | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             86 |         5.06 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             86 |         5.06 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/entry_proc_U0/we                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                        |                                                                                                                                                                                                                                                                               |               13 |             98 |         7.54 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               31 |            102 |         3.29 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               25 |            103 |         4.12 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                     |                                                                                                                                                                                                                                                                               |               18 |            109 |         6.06 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |               24 |            116 |         4.83 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_rst                                                                                                         |               48 |            134 |         2.79 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/motionSpeed_val14_c_U/we                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               35 |            138 |         3.94 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               23 |            145 |         6.30 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               29 |            173 |         5.97 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               28 |            173 |         6.18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |               29 |            173 |         5.97 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/we                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               39 |            196 |         5.03 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             | hdmi_out_i/v_tpg_0/U0/ap_CS_fsm_state3                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               57 |            208 |         3.65 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |              111 |            567 |         5.11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |              152 |            759 |         4.99 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |              221 |           1148 |         5.19 |
|  hdmi_out_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |              373 |           2122 |         5.69 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


