// Seed: 2963887844
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input id_3
    , id_5,
    output id_4
);
  assign id_4 = ~id_5;
endmodule
`timescale 1ps / 1 ps `timescale 1ps / 1ps `default_nettype wire
