

================================================================
== Synthesis Summary Report of 'fw'
================================================================
+ General Information: 
    * Date:           Sun Jan 28 20:57:27 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_fw
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |                             Modules                            | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |            |     |
    |                             & Loops                            | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +----------------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ fw                                                            |     -|   7.84|    12561|  2.512e+05|         -|    12562|     -|        no|  2 (~0%)|   -|  970 (~0%)|  1233 (~0%)|    -|
    | + fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2                  |     -|   7.84|      268|  5.360e+03|         -|      268|     -|        no|        -|   -|  801 (~0%)|   701 (~0%)|    -|
    |  o VITIS_LOOP_30_1_VITIS_LOOP_31_2                             |     -|  14.60|      266|  5.320e+03|        12|        1|   256|       yes|        -|   -|          -|           -|    -|
    | + fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |     -|   7.94|    12290|  2.458e+05|         -|    12290|     -|        no|        -|   -|  163 (~0%)|   450 (~0%)|    -|
    |  o VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5             |    II|  14.60|    12288|  2.458e+05|         3|        3|  4096|       yes|        -|   -|          -|           -|    -|
    +----------------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Empty

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------+-----+--------+-------------------------+-----+--------+---------+
| Name                                                           | DSP | Pragma | Variable                | Op  | Impl   | Latency |
+----------------------------------------------------------------+-----+--------+-------------------------+-----+--------+---------+
| + fw                                                           | 0   |        |                         |     |        |         |
|  + fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2                 | 0   |        |                         |     |        |         |
|    indvar_flatten_next_fu_113_p2                               | -   |        | indvar_flatten_next     | add | fabric | 0       |
|    indvars_iv_next26_dup39_fu_139_p2                           | -   |        | indvars_iv_next26_dup39 | add | fabric | 0       |
|    mul_5ns_5ns_8_1_1_U1                                        | -   |        | empty_16                | mul | auto   | 0       |
|    conv_s5_27fixp_fu_290_p2                                    | -   |        | conv_s5_27fixp          | add | fabric | 0       |
|    empty_18_fu_189_p2                                          | -   |        | empty_18                | add | fabric | 0       |
|    empty_20_fu_203_p2                                          | -   |        | empty_20                | add | fabric | 0       |
|    indvars_iv_next20_fu_227_p2                                 | -   |        | indvars_iv_next20       | add | fabric | 0       |
|  + fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5 | 0   |        |                         |     |        |         |
|    empty_4_fu_158_p2                                           | -   |        | empty_4                 | add | fabric | 0       |
|    indvar_flatten_next37_fu_170_p2                             | -   |        | indvar_flatten_next37   | add | fabric | 0       |
|    indvars_iv_next16_dup42_fu_193_p2                           | -   |        | indvars_iv_next16_dup42 | add | fabric | 0       |
|    indvars_iv_next11_fu_261_p2                                 | -   |        | indvars_iv_next11       | add | fabric | 0       |
|    p_mid111_fu_301_p2                                          | -   |        | p_mid111                | add | fabric | 0       |
|    empty_10_fu_332_p2                                          | -   |        | empty_10                | add | fabric | 0       |
|    empty_11_fu_343_p2                                          | -   |        | empty_11                | add | fabric | 0       |
|    add61_s12_20fixp_fu_353_p2                                  | -   |        | add61_s12_20fixp        | add | fabric | 0       |
|    path_s12_20fixp_d0                                          | -   |        | add73_s12_20fixp        | add | fabric | 0       |
|    indvars_iv_next_fu_384_p2                                   | -   |        | indvars_iv_next         | add | fabric | 0       |
|    indvar_flatten13_op_fu_389_p2                               | -   |        | indvar_flatten13_op     | add | fabric | 0       |
+----------------------------------------------------------------+-----+--------+-------------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+-----------------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable        | Storage | Impl | Latency |
+---------------------+------+------+--------+-----------------+---------+------+---------+
| + fw                | 2    | 0    |        |                 |         |      |         |
|   path_s12_20fixp_U | 2    | -    |        | path_s12_20fixp | rom_np  | auto | 1       |
+---------------------+------+------+--------+-----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

