
006BlockingOnQueues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a60  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  08004bf0  08004bf0  00014bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d28  08004d28  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004d28  08004d28  00014d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d30  08004d30  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d30  08004d30  00014d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d34  08004d34  00014d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004d38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00001e30  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001ea4  20001ea4  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000147c2  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002acf  00000000  00000000  00034866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001138  00000000  00000000  00037338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001020  00000000  00000000  00038470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002b45  00000000  00000000  00039490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000118a0  00000000  00000000  0003bfd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d217a  00000000  00000000  0004d875  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0011f9ef  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b6c  00000000  00000000  0011fa40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bd8 	.word	0x08004bd8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08004bd8 	.word	0x08004bd8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004e0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80004e4:	f003 0301 	and.w	r3, r3, #1
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d013      	beq.n	8000514 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80004ec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004f0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80004f4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d00b      	beq.n	8000514 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004fc:	e000      	b.n	8000500 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004fe:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000500:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d0f9      	beq.n	80004fe <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800050a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	b2d2      	uxtb	r2, r2
 8000512:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000514:	687b      	ldr	r3, [r7, #4]
}
 8000516:	4618      	mov	r0, r3
 8000518:	370c      	adds	r7, #12
 800051a:	46bd      	mov	sp, r7
 800051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000520:	4770      	bx	lr
	...

08000524 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000528:	f000 fa2a 	bl	8000980 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052c:	f000 f83e 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000530:	f000 f8a4 	bl	800067c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000534:	f001 faf0 	bl	8001b18 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue1 */
  Queue1Handle = osMessageQueueNew (8, sizeof(uint8_t), &Queue1_attributes);
 8000538:	4a11      	ldr	r2, [pc, #68]	; (8000580 <main+0x5c>)
 800053a:	2101      	movs	r1, #1
 800053c:	2008      	movs	r0, #8
 800053e:	f001 fbe2 	bl	8001d06 <osMessageQueueNew>
 8000542:	4603      	mov	r3, r0
 8000544:	4a0f      	ldr	r2, [pc, #60]	; (8000584 <main+0x60>)
 8000546:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sender1 */
  Sender1Handle = osThreadNew(StartSender1, NULL, &Sender1_attributes);
 8000548:	4a0f      	ldr	r2, [pc, #60]	; (8000588 <main+0x64>)
 800054a:	2100      	movs	r1, #0
 800054c:	480f      	ldr	r0, [pc, #60]	; (800058c <main+0x68>)
 800054e:	f001 fb2d 	bl	8001bac <osThreadNew>
 8000552:	4603      	mov	r3, r0
 8000554:	4a0e      	ldr	r2, [pc, #56]	; (8000590 <main+0x6c>)
 8000556:	6013      	str	r3, [r2, #0]

  /* creation of Receiver */
  ReceiverHandle = osThreadNew(StartReceiver, NULL, &Receiver_attributes);
 8000558:	4a0e      	ldr	r2, [pc, #56]	; (8000594 <main+0x70>)
 800055a:	2100      	movs	r1, #0
 800055c:	480e      	ldr	r0, [pc, #56]	; (8000598 <main+0x74>)
 800055e:	f001 fb25 	bl	8001bac <osThreadNew>
 8000562:	4603      	mov	r3, r0
 8000564:	4a0d      	ldr	r2, [pc, #52]	; (800059c <main+0x78>)
 8000566:	6013      	str	r3, [r2, #0]

  /* creation of Sender2 */
  Sender2Handle = osThreadNew(StartSender2, NULL, &Sender2_attributes);
 8000568:	4a0d      	ldr	r2, [pc, #52]	; (80005a0 <main+0x7c>)
 800056a:	2100      	movs	r1, #0
 800056c:	480d      	ldr	r0, [pc, #52]	; (80005a4 <main+0x80>)
 800056e:	f001 fb1d 	bl	8001bac <osThreadNew>
 8000572:	4603      	mov	r3, r0
 8000574:	4a0c      	ldr	r2, [pc, #48]	; (80005a8 <main+0x84>)
 8000576:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000578:	f001 faf2 	bl	8001b60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800057c:	e7fe      	b.n	800057c <main+0x58>
 800057e:	bf00      	nop
 8000580:	08004c98 	.word	0x08004c98
 8000584:	2000009c 	.word	0x2000009c
 8000588:	08004c2c 	.word	0x08004c2c
 800058c:	080006ed 	.word	0x080006ed
 8000590:	20000090 	.word	0x20000090
 8000594:	08004c50 	.word	0x08004c50
 8000598:	0800071d 	.word	0x0800071d
 800059c:	20000094 	.word	0x20000094
 80005a0:	08004c74 	.word	0x08004c74
 80005a4:	08000761 	.word	0x08000761
 80005a8:	20000098 	.word	0x20000098

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b094      	sub	sp, #80	; 0x50
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 0320 	add.w	r3, r7, #32
 80005b6:	2230      	movs	r2, #48	; 0x30
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f004 fa42 	bl	8004a44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	f107 030c 	add.w	r3, r7, #12
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d0:	2300      	movs	r3, #0
 80005d2:	60bb      	str	r3, [r7, #8]
 80005d4:	4b27      	ldr	r3, [pc, #156]	; (8000674 <SystemClock_Config+0xc8>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d8:	4a26      	ldr	r2, [pc, #152]	; (8000674 <SystemClock_Config+0xc8>)
 80005da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005de:	6413      	str	r3, [r2, #64]	; 0x40
 80005e0:	4b24      	ldr	r3, [pc, #144]	; (8000674 <SystemClock_Config+0xc8>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e8:	60bb      	str	r3, [r7, #8]
 80005ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005ec:	2300      	movs	r3, #0
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	4b21      	ldr	r3, [pc, #132]	; (8000678 <SystemClock_Config+0xcc>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a20      	ldr	r2, [pc, #128]	; (8000678 <SystemClock_Config+0xcc>)
 80005f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005fa:	6013      	str	r3, [r2, #0]
 80005fc:	4b1e      	ldr	r3, [pc, #120]	; (8000678 <SystemClock_Config+0xcc>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000608:	2302      	movs	r3, #2
 800060a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800060c:	2301      	movs	r3, #1
 800060e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000610:	2310      	movs	r3, #16
 8000612:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000614:	2302      	movs	r3, #2
 8000616:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000618:	2300      	movs	r3, #0
 800061a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800061c:	2308      	movs	r3, #8
 800061e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000620:	2340      	movs	r3, #64	; 0x40
 8000622:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000624:	2302      	movs	r3, #2
 8000626:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000628:	2307      	movs	r3, #7
 800062a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062c:	f107 0320 	add.w	r3, r7, #32
 8000630:	4618      	mov	r0, r3
 8000632:	f000 fac9 	bl	8000bc8 <HAL_RCC_OscConfig>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800063c:	f000 f8ba 	bl	80007b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000640:	230f      	movs	r3, #15
 8000642:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000644:	2302      	movs	r3, #2
 8000646:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV16;
 8000648:	23b0      	movs	r3, #176	; 0xb0
 800064a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800064c:	2300      	movs	r3, #0
 800064e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000654:	f107 030c 	add.w	r3, r7, #12
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f000 fd2c 	bl	80010b8 <HAL_RCC_ClockConfig>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000666:	f000 f8a5 	bl	80007b4 <Error_Handler>
  }
}
 800066a:	bf00      	nop
 800066c:	3750      	adds	r7, #80	; 0x50
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40023800 	.word	0x40023800
 8000678:	40007000 	.word	0x40007000

0800067c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000682:	2300      	movs	r3, #0
 8000684:	607b      	str	r3, [r7, #4]
 8000686:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <MX_GPIO_Init+0x4c>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	4a0f      	ldr	r2, [pc, #60]	; (80006c8 <MX_GPIO_Init+0x4c>)
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6313      	str	r3, [r2, #48]	; 0x30
 8000692:	4b0d      	ldr	r3, [pc, #52]	; (80006c8 <MX_GPIO_Init+0x4c>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <MX_GPIO_Init+0x4c>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a6:	4a08      	ldr	r2, [pc, #32]	; (80006c8 <MX_GPIO_Init+0x4c>)
 80006a8:	f043 0302 	orr.w	r3, r3, #2
 80006ac:	6313      	str	r3, [r2, #48]	; 0x30
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <MX_GPIO_Init+0x4c>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b2:	f003 0302 	and.w	r3, r3, #2
 80006b6:	603b      	str	r3, [r7, #0]
 80006b8:	683b      	ldr	r3, [r7, #0]

}
 80006ba:	bf00      	nop
 80006bc:	370c      	adds	r7, #12
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	40023800 	.word	0x40023800

080006cc <task_action>:

/* USER CODE BEGIN 4 */
void task_action(char message)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	4603      	mov	r3, r0
 80006d4:	71fb      	strb	r3, [r7, #7]
	ITM_SendChar(message);
 80006d6:	79fb      	ldrb	r3, [r7, #7]
 80006d8:	4618      	mov	r0, r3
 80006da:	f7ff fefb 	bl	80004d4 <ITM_SendChar>
	ITM_SendChar('\n');
 80006de:	200a      	movs	r0, #10
 80006e0:	f7ff fef8 	bl	80004d4 <ITM_SendChar>
}
 80006e4:	bf00      	nop
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <StartSender1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSender1 */
void StartSender1(void *argument)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t x = 1;
 80006f4:	2301      	movs	r3, #1
 80006f6:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	task_action('s');
 80006f8:	2073      	movs	r0, #115	; 0x73
 80006fa:	f7ff ffe7 	bl	80006cc <task_action>
    osMessageQueuePut(Queue1Handle, &x, 0, 200);
 80006fe:	4b06      	ldr	r3, [pc, #24]	; (8000718 <StartSender1+0x2c>)
 8000700:	6818      	ldr	r0, [r3, #0]
 8000702:	f107 010f 	add.w	r1, r7, #15
 8000706:	23c8      	movs	r3, #200	; 0xc8
 8000708:	2200      	movs	r2, #0
 800070a:	f001 fb6f 	bl	8001dec <osMessageQueuePut>
    osDelay(2000);
 800070e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000712:	f001 fadd 	bl	8001cd0 <osDelay>
	task_action('s');
 8000716:	e7ef      	b.n	80006f8 <StartSender1+0xc>
 8000718:	2000009c 	.word	0x2000009c

0800071c <StartReceiver>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReceiver */
void StartReceiver(void *argument)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReceiver */
	uint8_t res = 0;
 8000724:	2300      	movs	r3, #0
 8000726:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	task_action('R');
 8000728:	2052      	movs	r0, #82	; 0x52
 800072a:	f7ff ffcf 	bl	80006cc <task_action>
	if(osMessageQueueGet(Queue1Handle, &res, NULL, 4000) == osOK){
 800072e:	4b0b      	ldr	r3, [pc, #44]	; (800075c <StartReceiver+0x40>)
 8000730:	6818      	ldr	r0, [r3, #0]
 8000732:	f107 010f 	add.w	r1, r7, #15
 8000736:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800073a:	2200      	movs	r2, #0
 800073c:	f001 fbb6 	bl	8001eac <osMessageQueueGet>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d105      	bne.n	8000752 <StartReceiver+0x36>
		task_action(res+48);
 8000746:	7bfb      	ldrb	r3, [r7, #15]
 8000748:	3330      	adds	r3, #48	; 0x30
 800074a:	b2db      	uxtb	r3, r3
 800074c:	4618      	mov	r0, r3
 800074e:	f7ff ffbd 	bl	80006cc <task_action>
	}
	osDelay(2000);
 8000752:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000756:	f001 fabb 	bl	8001cd0 <osDelay>
	task_action('R');
 800075a:	e7e5      	b.n	8000728 <StartReceiver+0xc>
 800075c:	2000009c 	.word	0x2000009c

08000760 <StartSender2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSender2 */
void StartSender2(void *argument)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSender2 */
	uint8_t x = 2;
 8000768:	2302      	movs	r3, #2
 800076a:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	task_action('S');
 800076c:	2053      	movs	r0, #83	; 0x53
 800076e:	f7ff ffad 	bl	80006cc <task_action>
	osMessageQueuePut(Queue1Handle, &x, 0, 200);
 8000772:	4b06      	ldr	r3, [pc, #24]	; (800078c <StartSender2+0x2c>)
 8000774:	6818      	ldr	r0, [r3, #0]
 8000776:	f107 010f 	add.w	r1, r7, #15
 800077a:	23c8      	movs	r3, #200	; 0xc8
 800077c:	2200      	movs	r2, #0
 800077e:	f001 fb35 	bl	8001dec <osMessageQueuePut>
    osDelay(2000);
 8000782:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000786:	f001 faa3 	bl	8001cd0 <osDelay>
	task_action('S');
 800078a:	e7ef      	b.n	800076c <StartSender2+0xc>
 800078c:	2000009c 	.word	0x2000009c

08000790 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a04      	ldr	r2, [pc, #16]	; (80007b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d101      	bne.n	80007a6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007a2:	f000 f90f 	bl	80009c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40001000 	.word	0x40001000

080007b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b8:	b672      	cpsid	i
}
 80007ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007bc:	e7fe      	b.n	80007bc <Error_Handler+0x8>
	...

080007c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4b12      	ldr	r3, [pc, #72]	; (8000814 <HAL_MspInit+0x54>)
 80007cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ce:	4a11      	ldr	r2, [pc, #68]	; (8000814 <HAL_MspInit+0x54>)
 80007d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007d4:	6453      	str	r3, [r2, #68]	; 0x44
 80007d6:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <HAL_MspInit+0x54>)
 80007d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <HAL_MspInit+0x54>)
 80007e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ea:	4a0a      	ldr	r2, [pc, #40]	; (8000814 <HAL_MspInit+0x54>)
 80007ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f0:	6413      	str	r3, [r2, #64]	; 0x40
 80007f2:	4b08      	ldr	r3, [pc, #32]	; (8000814 <HAL_MspInit+0x54>)
 80007f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	210f      	movs	r1, #15
 8000802:	f06f 0001 	mvn.w	r0, #1
 8000806:	f000 f9b5 	bl	8000b74 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40023800 	.word	0x40023800

08000818 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08c      	sub	sp, #48	; 0x30
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000828:	2200      	movs	r2, #0
 800082a:	6879      	ldr	r1, [r7, #4]
 800082c:	2036      	movs	r0, #54	; 0x36
 800082e:	f000 f9a1 	bl	8000b74 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000832:	2036      	movs	r0, #54	; 0x36
 8000834:	f000 f9ba 	bl	8000bac <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	4b1e      	ldr	r3, [pc, #120]	; (80008b8 <HAL_InitTick+0xa0>)
 800083e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000840:	4a1d      	ldr	r2, [pc, #116]	; (80008b8 <HAL_InitTick+0xa0>)
 8000842:	f043 0310 	orr.w	r3, r3, #16
 8000846:	6413      	str	r3, [r2, #64]	; 0x40
 8000848:	4b1b      	ldr	r3, [pc, #108]	; (80008b8 <HAL_InitTick+0xa0>)
 800084a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084c:	f003 0310 	and.w	r3, r3, #16
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000854:	f107 0210 	add.w	r2, r7, #16
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4611      	mov	r1, r2
 800085e:	4618      	mov	r0, r3
 8000860:	f000 fe36 	bl	80014d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000864:	f000 fe20 	bl	80014a8 <HAL_RCC_GetPCLK1Freq>
 8000868:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800086a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800086c:	4a13      	ldr	r2, [pc, #76]	; (80008bc <HAL_InitTick+0xa4>)
 800086e:	fba2 2303 	umull	r2, r3, r2, r3
 8000872:	0c9b      	lsrs	r3, r3, #18
 8000874:	3b01      	subs	r3, #1
 8000876:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000878:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <HAL_InitTick+0xa8>)
 800087a:	4a12      	ldr	r2, [pc, #72]	; (80008c4 <HAL_InitTick+0xac>)
 800087c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800087e:	4b10      	ldr	r3, [pc, #64]	; (80008c0 <HAL_InitTick+0xa8>)
 8000880:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000884:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000886:	4a0e      	ldr	r2, [pc, #56]	; (80008c0 <HAL_InitTick+0xa8>)
 8000888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800088a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800088c:	4b0c      	ldr	r3, [pc, #48]	; (80008c0 <HAL_InitTick+0xa8>)
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000892:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <HAL_InitTick+0xa8>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000898:	4809      	ldr	r0, [pc, #36]	; (80008c0 <HAL_InitTick+0xa8>)
 800089a:	f000 fe4b 	bl	8001534 <HAL_TIM_Base_Init>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d104      	bne.n	80008ae <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80008a4:	4806      	ldr	r0, [pc, #24]	; (80008c0 <HAL_InitTick+0xa8>)
 80008a6:	f000 fe9f 	bl	80015e8 <HAL_TIM_Base_Start_IT>
 80008aa:	4603      	mov	r3, r0
 80008ac:	e000      	b.n	80008b0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80008ae:	2301      	movs	r3, #1
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3730      	adds	r7, #48	; 0x30
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40023800 	.word	0x40023800
 80008bc:	431bde83 	.word	0x431bde83
 80008c0:	200000a0 	.word	0x200000a0
 80008c4:	40001000 	.word	0x40001000

080008c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008cc:	e7fe      	b.n	80008cc <NMI_Handler+0x4>

080008ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ce:	b480      	push	{r7}
 80008d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d2:	e7fe      	b.n	80008d2 <HardFault_Handler+0x4>

080008d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <MemManage_Handler+0x4>

080008da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008de:	e7fe      	b.n	80008de <BusFault_Handler+0x4>

080008e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <UsageFault_Handler+0x4>

080008e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80008f8:	4802      	ldr	r0, [pc, #8]	; (8000904 <TIM6_DAC_IRQHandler+0x10>)
 80008fa:	f000 fee5 	bl	80016c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200000a0 	.word	0x200000a0

08000908 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800090c:	4b06      	ldr	r3, [pc, #24]	; (8000928 <SystemInit+0x20>)
 800090e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000912:	4a05      	ldr	r2, [pc, #20]	; (8000928 <SystemInit+0x20>)
 8000914:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000918:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800091c:	bf00      	nop
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	e000ed00 	.word	0xe000ed00

0800092c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800092c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000964 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000930:	480d      	ldr	r0, [pc, #52]	; (8000968 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000932:	490e      	ldr	r1, [pc, #56]	; (800096c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000934:	4a0e      	ldr	r2, [pc, #56]	; (8000970 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000936:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000938:	e002      	b.n	8000940 <LoopCopyDataInit>

0800093a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800093a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800093c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800093e:	3304      	adds	r3, #4

08000940 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000940:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000942:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000944:	d3f9      	bcc.n	800093a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000946:	4a0b      	ldr	r2, [pc, #44]	; (8000974 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000948:	4c0b      	ldr	r4, [pc, #44]	; (8000978 <LoopFillZerobss+0x26>)
  movs r3, #0
 800094a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800094c:	e001      	b.n	8000952 <LoopFillZerobss>

0800094e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800094e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000950:	3204      	adds	r2, #4

08000952 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000952:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000954:	d3fb      	bcc.n	800094e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000956:	f7ff ffd7 	bl	8000908 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800095a:	f004 f83f 	bl	80049dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800095e:	f7ff fde1 	bl	8000524 <main>
  bx  lr    
 8000962:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000964:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000968:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800096c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000970:	08004d38 	.word	0x08004d38
  ldr r2, =_sbss
 8000974:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000978:	20001ea4 	.word	0x20001ea4

0800097c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800097c:	e7fe      	b.n	800097c <ADC_IRQHandler>
	...

08000980 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000984:	4b0e      	ldr	r3, [pc, #56]	; (80009c0 <HAL_Init+0x40>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a0d      	ldr	r2, [pc, #52]	; (80009c0 <HAL_Init+0x40>)
 800098a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800098e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000990:	4b0b      	ldr	r3, [pc, #44]	; (80009c0 <HAL_Init+0x40>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <HAL_Init+0x40>)
 8000996:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800099a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800099c:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <HAL_Init+0x40>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a07      	ldr	r2, [pc, #28]	; (80009c0 <HAL_Init+0x40>)
 80009a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009a8:	2003      	movs	r0, #3
 80009aa:	f000 f8d8 	bl	8000b5e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ae:	200f      	movs	r0, #15
 80009b0:	f7ff ff32 	bl	8000818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009b4:	f7ff ff04 	bl	80007c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023c00 	.word	0x40023c00

080009c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c8:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <HAL_IncTick+0x20>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	461a      	mov	r2, r3
 80009ce:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <HAL_IncTick+0x24>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4413      	add	r3, r2
 80009d4:	4a04      	ldr	r2, [pc, #16]	; (80009e8 <HAL_IncTick+0x24>)
 80009d6:	6013      	str	r3, [r2, #0]
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	20000008 	.word	0x20000008
 80009e8:	200000e8 	.word	0x200000e8

080009ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  return uwTick;
 80009f0:	4b03      	ldr	r3, [pc, #12]	; (8000a00 <HAL_GetTick+0x14>)
 80009f2:	681b      	ldr	r3, [r3, #0]
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	200000e8 	.word	0x200000e8

08000a04 <__NVIC_SetPriorityGrouping>:
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	f003 0307 	and.w	r3, r3, #7
 8000a12:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <__NVIC_SetPriorityGrouping+0x44>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a1a:	68ba      	ldr	r2, [r7, #8]
 8000a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a20:	4013      	ands	r3, r2
 8000a22:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a36:	4a04      	ldr	r2, [pc, #16]	; (8000a48 <__NVIC_SetPriorityGrouping+0x44>)
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	60d3      	str	r3, [r2, #12]
}
 8000a3c:	bf00      	nop
 8000a3e:	3714      	adds	r7, #20
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <__NVIC_GetPriorityGrouping>:
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a50:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <__NVIC_GetPriorityGrouping+0x18>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	0a1b      	lsrs	r3, r3, #8
 8000a56:	f003 0307 	and.w	r3, r3, #7
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	e000ed00 	.word	0xe000ed00

08000a68 <__NVIC_EnableIRQ>:
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	db0b      	blt.n	8000a92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	f003 021f 	and.w	r2, r3, #31
 8000a80:	4907      	ldr	r1, [pc, #28]	; (8000aa0 <__NVIC_EnableIRQ+0x38>)
 8000a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a86:	095b      	lsrs	r3, r3, #5
 8000a88:	2001      	movs	r0, #1
 8000a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a92:	bf00      	nop
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	e000e100 	.word	0xe000e100

08000aa4 <__NVIC_SetPriority>:
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	6039      	str	r1, [r7, #0]
 8000aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	db0a      	blt.n	8000ace <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	490c      	ldr	r1, [pc, #48]	; (8000af0 <__NVIC_SetPriority+0x4c>)
 8000abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac2:	0112      	lsls	r2, r2, #4
 8000ac4:	b2d2      	uxtb	r2, r2
 8000ac6:	440b      	add	r3, r1
 8000ac8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000acc:	e00a      	b.n	8000ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	b2da      	uxtb	r2, r3
 8000ad2:	4908      	ldr	r1, [pc, #32]	; (8000af4 <__NVIC_SetPriority+0x50>)
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	f003 030f 	and.w	r3, r3, #15
 8000ada:	3b04      	subs	r3, #4
 8000adc:	0112      	lsls	r2, r2, #4
 8000ade:	b2d2      	uxtb	r2, r2
 8000ae0:	440b      	add	r3, r1
 8000ae2:	761a      	strb	r2, [r3, #24]
}
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	e000e100 	.word	0xe000e100
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <NVIC_EncodePriority>:
{
 8000af8:	b480      	push	{r7}
 8000afa:	b089      	sub	sp, #36	; 0x24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	60b9      	str	r1, [r7, #8]
 8000b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	f003 0307 	and.w	r3, r3, #7
 8000b0a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b0c:	69fb      	ldr	r3, [r7, #28]
 8000b0e:	f1c3 0307 	rsb	r3, r3, #7
 8000b12:	2b04      	cmp	r3, #4
 8000b14:	bf28      	it	cs
 8000b16:	2304      	movcs	r3, #4
 8000b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	3304      	adds	r3, #4
 8000b1e:	2b06      	cmp	r3, #6
 8000b20:	d902      	bls.n	8000b28 <NVIC_EncodePriority+0x30>
 8000b22:	69fb      	ldr	r3, [r7, #28]
 8000b24:	3b03      	subs	r3, #3
 8000b26:	e000      	b.n	8000b2a <NVIC_EncodePriority+0x32>
 8000b28:	2300      	movs	r3, #0
 8000b2a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b30:	69bb      	ldr	r3, [r7, #24]
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	43da      	mvns	r2, r3
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	401a      	ands	r2, r3
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b40:	f04f 31ff 	mov.w	r1, #4294967295
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	fa01 f303 	lsl.w	r3, r1, r3
 8000b4a:	43d9      	mvns	r1, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b50:	4313      	orrs	r3, r2
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3724      	adds	r7, #36	; 0x24
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr

08000b5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b082      	sub	sp, #8
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f7ff ff4c 	bl	8000a04 <__NVIC_SetPriorityGrouping>
}
 8000b6c:	bf00      	nop
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b86:	f7ff ff61 	bl	8000a4c <__NVIC_GetPriorityGrouping>
 8000b8a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	68b9      	ldr	r1, [r7, #8]
 8000b90:	6978      	ldr	r0, [r7, #20]
 8000b92:	f7ff ffb1 	bl	8000af8 <NVIC_EncodePriority>
 8000b96:	4602      	mov	r2, r0
 8000b98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b9c:	4611      	mov	r1, r2
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff80 	bl	8000aa4 <__NVIC_SetPriority>
}
 8000ba4:	bf00      	nop
 8000ba6:	3718      	adds	r7, #24
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff ff54 	bl	8000a68 <__NVIC_EnableIRQ>
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d101      	bne.n	8000bda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e267      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d075      	beq.n	8000cd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000be6:	4b88      	ldr	r3, [pc, #544]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000be8:	689b      	ldr	r3, [r3, #8]
 8000bea:	f003 030c 	and.w	r3, r3, #12
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	d00c      	beq.n	8000c0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bf2:	4b85      	ldr	r3, [pc, #532]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bfa:	2b08      	cmp	r3, #8
 8000bfc:	d112      	bne.n	8000c24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bfe:	4b82      	ldr	r3, [pc, #520]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000c0a:	d10b      	bne.n	8000c24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c0c:	4b7e      	ldr	r3, [pc, #504]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d05b      	beq.n	8000cd0 <HAL_RCC_OscConfig+0x108>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d157      	bne.n	8000cd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000c20:	2301      	movs	r3, #1
 8000c22:	e242      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c2c:	d106      	bne.n	8000c3c <HAL_RCC_OscConfig+0x74>
 8000c2e:	4b76      	ldr	r3, [pc, #472]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a75      	ldr	r2, [pc, #468]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c38:	6013      	str	r3, [r2, #0]
 8000c3a:	e01d      	b.n	8000c78 <HAL_RCC_OscConfig+0xb0>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c44:	d10c      	bne.n	8000c60 <HAL_RCC_OscConfig+0x98>
 8000c46:	4b70      	ldr	r3, [pc, #448]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a6f      	ldr	r2, [pc, #444]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c50:	6013      	str	r3, [r2, #0]
 8000c52:	4b6d      	ldr	r3, [pc, #436]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a6c      	ldr	r2, [pc, #432]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	e00b      	b.n	8000c78 <HAL_RCC_OscConfig+0xb0>
 8000c60:	4b69      	ldr	r3, [pc, #420]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a68      	ldr	r2, [pc, #416]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c6a:	6013      	str	r3, [r2, #0]
 8000c6c:	4b66      	ldr	r3, [pc, #408]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a65      	ldr	r2, [pc, #404]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d013      	beq.n	8000ca8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c80:	f7ff feb4 	bl	80009ec <HAL_GetTick>
 8000c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c86:	e008      	b.n	8000c9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c88:	f7ff feb0 	bl	80009ec <HAL_GetTick>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	2b64      	cmp	r3, #100	; 0x64
 8000c94:	d901      	bls.n	8000c9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c96:	2303      	movs	r3, #3
 8000c98:	e207      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c9a:	4b5b      	ldr	r3, [pc, #364]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d0f0      	beq.n	8000c88 <HAL_RCC_OscConfig+0xc0>
 8000ca6:	e014      	b.n	8000cd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fea0 	bl	80009ec <HAL_GetTick>
 8000cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cae:	e008      	b.n	8000cc2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cb0:	f7ff fe9c 	bl	80009ec <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	2b64      	cmp	r3, #100	; 0x64
 8000cbc:	d901      	bls.n	8000cc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e1f3      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cc2:	4b51      	ldr	r3, [pc, #324]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d1f0      	bne.n	8000cb0 <HAL_RCC_OscConfig+0xe8>
 8000cce:	e000      	b.n	8000cd2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d063      	beq.n	8000da6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000cde:	4b4a      	ldr	r3, [pc, #296]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	f003 030c 	and.w	r3, r3, #12
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d00b      	beq.n	8000d02 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cea:	4b47      	ldr	r3, [pc, #284]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000cf2:	2b08      	cmp	r3, #8
 8000cf4:	d11c      	bne.n	8000d30 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cf6:	4b44      	ldr	r3, [pc, #272]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d116      	bne.n	8000d30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d02:	4b41      	ldr	r3, [pc, #260]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d005      	beq.n	8000d1a <HAL_RCC_OscConfig+0x152>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	68db      	ldr	r3, [r3, #12]
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d001      	beq.n	8000d1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	e1c7      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d1a:	4b3b      	ldr	r3, [pc, #236]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	691b      	ldr	r3, [r3, #16]
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	4937      	ldr	r1, [pc, #220]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d2e:	e03a      	b.n	8000da6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d020      	beq.n	8000d7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d38:	4b34      	ldr	r3, [pc, #208]	; (8000e0c <HAL_RCC_OscConfig+0x244>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d3e:	f7ff fe55 	bl	80009ec <HAL_GetTick>
 8000d42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d44:	e008      	b.n	8000d58 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d46:	f7ff fe51 	bl	80009ec <HAL_GetTick>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d901      	bls.n	8000d58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000d54:	2303      	movs	r3, #3
 8000d56:	e1a8      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d58:	4b2b      	ldr	r3, [pc, #172]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 0302 	and.w	r3, r3, #2
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d0f0      	beq.n	8000d46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d64:	4b28      	ldr	r3, [pc, #160]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	691b      	ldr	r3, [r3, #16]
 8000d70:	00db      	lsls	r3, r3, #3
 8000d72:	4925      	ldr	r1, [pc, #148]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000d74:	4313      	orrs	r3, r2
 8000d76:	600b      	str	r3, [r1, #0]
 8000d78:	e015      	b.n	8000da6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d7a:	4b24      	ldr	r3, [pc, #144]	; (8000e0c <HAL_RCC_OscConfig+0x244>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d80:	f7ff fe34 	bl	80009ec <HAL_GetTick>
 8000d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d86:	e008      	b.n	8000d9a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d88:	f7ff fe30 	bl	80009ec <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e187      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d9a:	4b1b      	ldr	r3, [pc, #108]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d1f0      	bne.n	8000d88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 0308 	and.w	r3, r3, #8
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d036      	beq.n	8000e20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	695b      	ldr	r3, [r3, #20]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d016      	beq.n	8000de8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dba:	4b15      	ldr	r3, [pc, #84]	; (8000e10 <HAL_RCC_OscConfig+0x248>)
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dc0:	f7ff fe14 	bl	80009ec <HAL_GetTick>
 8000dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dc6:	e008      	b.n	8000dda <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dc8:	f7ff fe10 	bl	80009ec <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d901      	bls.n	8000dda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e167      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dda:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <HAL_RCC_OscConfig+0x240>)
 8000ddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000dde:	f003 0302 	and.w	r3, r3, #2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d0f0      	beq.n	8000dc8 <HAL_RCC_OscConfig+0x200>
 8000de6:	e01b      	b.n	8000e20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000de8:	4b09      	ldr	r3, [pc, #36]	; (8000e10 <HAL_RCC_OscConfig+0x248>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dee:	f7ff fdfd 	bl	80009ec <HAL_GetTick>
 8000df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000df4:	e00e      	b.n	8000e14 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000df6:	f7ff fdf9 	bl	80009ec <HAL_GetTick>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	2b02      	cmp	r3, #2
 8000e02:	d907      	bls.n	8000e14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000e04:	2303      	movs	r3, #3
 8000e06:	e150      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	42470000 	.word	0x42470000
 8000e10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e14:	4b88      	ldr	r3, [pc, #544]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000e16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000e18:	f003 0302 	and.w	r3, r3, #2
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d1ea      	bne.n	8000df6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 0304 	and.w	r3, r3, #4
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	f000 8097 	beq.w	8000f5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e32:	4b81      	ldr	r3, [pc, #516]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d10f      	bne.n	8000e5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60bb      	str	r3, [r7, #8]
 8000e42:	4b7d      	ldr	r3, [pc, #500]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e46:	4a7c      	ldr	r2, [pc, #496]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000e48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e4e:	4b7a      	ldr	r3, [pc, #488]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e5e:	4b77      	ldr	r3, [pc, #476]	; (800103c <HAL_RCC_OscConfig+0x474>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d118      	bne.n	8000e9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e6a:	4b74      	ldr	r3, [pc, #464]	; (800103c <HAL_RCC_OscConfig+0x474>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a73      	ldr	r2, [pc, #460]	; (800103c <HAL_RCC_OscConfig+0x474>)
 8000e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e76:	f7ff fdb9 	bl	80009ec <HAL_GetTick>
 8000e7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e7c:	e008      	b.n	8000e90 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e7e:	f7ff fdb5 	bl	80009ec <HAL_GetTick>
 8000e82:	4602      	mov	r2, r0
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d901      	bls.n	8000e90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	e10c      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e90:	4b6a      	ldr	r3, [pc, #424]	; (800103c <HAL_RCC_OscConfig+0x474>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d0f0      	beq.n	8000e7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d106      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x2ea>
 8000ea4:	4b64      	ldr	r3, [pc, #400]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ea8:	4a63      	ldr	r2, [pc, #396]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000eaa:	f043 0301 	orr.w	r3, r3, #1
 8000eae:	6713      	str	r3, [r2, #112]	; 0x70
 8000eb0:	e01c      	b.n	8000eec <HAL_RCC_OscConfig+0x324>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	2b05      	cmp	r3, #5
 8000eb8:	d10c      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x30c>
 8000eba:	4b5f      	ldr	r3, [pc, #380]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ebe:	4a5e      	ldr	r2, [pc, #376]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000ec0:	f043 0304 	orr.w	r3, r3, #4
 8000ec4:	6713      	str	r3, [r2, #112]	; 0x70
 8000ec6:	4b5c      	ldr	r3, [pc, #368]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eca:	4a5b      	ldr	r2, [pc, #364]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	6713      	str	r3, [r2, #112]	; 0x70
 8000ed2:	e00b      	b.n	8000eec <HAL_RCC_OscConfig+0x324>
 8000ed4:	4b58      	ldr	r3, [pc, #352]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000ed6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ed8:	4a57      	ldr	r2, [pc, #348]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000eda:	f023 0301 	bic.w	r3, r3, #1
 8000ede:	6713      	str	r3, [r2, #112]	; 0x70
 8000ee0:	4b55      	ldr	r3, [pc, #340]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ee4:	4a54      	ldr	r2, [pc, #336]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000ee6:	f023 0304 	bic.w	r3, r3, #4
 8000eea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d015      	beq.n	8000f20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ef4:	f7ff fd7a 	bl	80009ec <HAL_GetTick>
 8000ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000efa:	e00a      	b.n	8000f12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000efc:	f7ff fd76 	bl	80009ec <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d901      	bls.n	8000f12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	e0cb      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f12:	4b49      	ldr	r3, [pc, #292]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d0ee      	beq.n	8000efc <HAL_RCC_OscConfig+0x334>
 8000f1e:	e014      	b.n	8000f4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f20:	f7ff fd64 	bl	80009ec <HAL_GetTick>
 8000f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f26:	e00a      	b.n	8000f3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f28:	f7ff fd60 	bl	80009ec <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e0b5      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f3e:	4b3e      	ldr	r3, [pc, #248]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d1ee      	bne.n	8000f28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000f4a:	7dfb      	ldrb	r3, [r7, #23]
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d105      	bne.n	8000f5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f50:	4b39      	ldr	r3, [pc, #228]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f54:	4a38      	ldr	r2, [pc, #224]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000f56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	f000 80a1 	beq.w	80010a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f66:	4b34      	ldr	r3, [pc, #208]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	f003 030c 	and.w	r3, r3, #12
 8000f6e:	2b08      	cmp	r3, #8
 8000f70:	d05c      	beq.n	800102c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d141      	bne.n	8000ffe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f7a:	4b31      	ldr	r3, [pc, #196]	; (8001040 <HAL_RCC_OscConfig+0x478>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f80:	f7ff fd34 	bl	80009ec <HAL_GetTick>
 8000f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f86:	e008      	b.n	8000f9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f88:	f7ff fd30 	bl	80009ec <HAL_GetTick>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d901      	bls.n	8000f9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000f96:	2303      	movs	r3, #3
 8000f98:	e087      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f9a:	4b27      	ldr	r3, [pc, #156]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d1f0      	bne.n	8000f88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	69da      	ldr	r2, [r3, #28]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6a1b      	ldr	r3, [r3, #32]
 8000fae:	431a      	orrs	r2, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb4:	019b      	lsls	r3, r3, #6
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fbc:	085b      	lsrs	r3, r3, #1
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	041b      	lsls	r3, r3, #16
 8000fc2:	431a      	orrs	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc8:	061b      	lsls	r3, r3, #24
 8000fca:	491b      	ldr	r1, [pc, #108]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fd0:	4b1b      	ldr	r3, [pc, #108]	; (8001040 <HAL_RCC_OscConfig+0x478>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd6:	f7ff fd09 	bl	80009ec <HAL_GetTick>
 8000fda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fdc:	e008      	b.n	8000ff0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fde:	f7ff fd05 	bl	80009ec <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d901      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000fec:	2303      	movs	r3, #3
 8000fee:	e05c      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ff0:	4b11      	ldr	r3, [pc, #68]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d0f0      	beq.n	8000fde <HAL_RCC_OscConfig+0x416>
 8000ffc:	e054      	b.n	80010a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ffe:	4b10      	ldr	r3, [pc, #64]	; (8001040 <HAL_RCC_OscConfig+0x478>)
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001004:	f7ff fcf2 	bl	80009ec <HAL_GetTick>
 8001008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800100a:	e008      	b.n	800101e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800100c:	f7ff fcee 	bl	80009ec <HAL_GetTick>
 8001010:	4602      	mov	r2, r0
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b02      	cmp	r3, #2
 8001018:	d901      	bls.n	800101e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e045      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800101e:	4b06      	ldr	r3, [pc, #24]	; (8001038 <HAL_RCC_OscConfig+0x470>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d1f0      	bne.n	800100c <HAL_RCC_OscConfig+0x444>
 800102a:	e03d      	b.n	80010a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d107      	bne.n	8001044 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	e038      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
 8001038:	40023800 	.word	0x40023800
 800103c:	40007000 	.word	0x40007000
 8001040:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001044:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <HAL_RCC_OscConfig+0x4ec>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	699b      	ldr	r3, [r3, #24]
 800104e:	2b01      	cmp	r3, #1
 8001050:	d028      	beq.n	80010a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800105c:	429a      	cmp	r2, r3
 800105e:	d121      	bne.n	80010a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800106a:	429a      	cmp	r2, r3
 800106c:	d11a      	bne.n	80010a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001074:	4013      	ands	r3, r2
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800107a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800107c:	4293      	cmp	r3, r2
 800107e:	d111      	bne.n	80010a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800108a:	085b      	lsrs	r3, r3, #1
 800108c:	3b01      	subs	r3, #1
 800108e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001090:	429a      	cmp	r2, r3
 8001092:	d107      	bne.n	80010a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800109e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d001      	beq.n	80010a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80010a4:	2301      	movs	r3, #1
 80010a6:	e000      	b.n	80010aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80010a8:	2300      	movs	r3, #0
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3718      	adds	r7, #24
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40023800 	.word	0x40023800

080010b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e0cc      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010cc:	4b68      	ldr	r3, [pc, #416]	; (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d90c      	bls.n	80010f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010da:	4b65      	ldr	r3, [pc, #404]	; (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80010dc:	683a      	ldr	r2, [r7, #0]
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010e2:	4b63      	ldr	r3, [pc, #396]	; (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d001      	beq.n	80010f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e0b8      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d020      	beq.n	8001142 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 0304 	and.w	r3, r3, #4
 8001108:	2b00      	cmp	r3, #0
 800110a:	d005      	beq.n	8001118 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800110c:	4b59      	ldr	r3, [pc, #356]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	4a58      	ldr	r2, [pc, #352]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001112:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001116:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0308 	and.w	r3, r3, #8
 8001120:	2b00      	cmp	r3, #0
 8001122:	d005      	beq.n	8001130 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001124:	4b53      	ldr	r3, [pc, #332]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	4a52      	ldr	r2, [pc, #328]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800112a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800112e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001130:	4b50      	ldr	r3, [pc, #320]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	494d      	ldr	r1, [pc, #308]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800113e:	4313      	orrs	r3, r2
 8001140:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	2b00      	cmp	r3, #0
 800114c:	d044      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d107      	bne.n	8001166 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001156:	4b47      	ldr	r3, [pc, #284]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d119      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e07f      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d003      	beq.n	8001176 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001172:	2b03      	cmp	r3, #3
 8001174:	d107      	bne.n	8001186 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001176:	4b3f      	ldr	r3, [pc, #252]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d109      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e06f      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001186:	4b3b      	ldr	r3, [pc, #236]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e067      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001196:	4b37      	ldr	r3, [pc, #220]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f023 0203 	bic.w	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	4934      	ldr	r1, [pc, #208]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011a8:	f7ff fc20 	bl	80009ec <HAL_GetTick>
 80011ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ae:	e00a      	b.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011b0:	f7ff fc1c 	bl	80009ec <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80011be:	4293      	cmp	r3, r2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e04f      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011c6:	4b2b      	ldr	r3, [pc, #172]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 020c 	and.w	r2, r3, #12
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d1eb      	bne.n	80011b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011d8:	4b25      	ldr	r3, [pc, #148]	; (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0307 	and.w	r3, r3, #7
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d20c      	bcs.n	8001200 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011e6:	4b22      	ldr	r3, [pc, #136]	; (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80011e8:	683a      	ldr	r2, [r7, #0]
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ee:	4b20      	ldr	r3, [pc, #128]	; (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d001      	beq.n	8001200 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e032      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0304 	and.w	r3, r3, #4
 8001208:	2b00      	cmp	r3, #0
 800120a:	d008      	beq.n	800121e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800120c:	4b19      	ldr	r3, [pc, #100]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	4916      	ldr	r1, [pc, #88]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800121a:	4313      	orrs	r3, r2
 800121c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0308 	and.w	r3, r3, #8
 8001226:	2b00      	cmp	r3, #0
 8001228:	d009      	beq.n	800123e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800122a:	4b12      	ldr	r3, [pc, #72]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	691b      	ldr	r3, [r3, #16]
 8001236:	00db      	lsls	r3, r3, #3
 8001238:	490e      	ldr	r1, [pc, #56]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800123a:	4313      	orrs	r3, r2
 800123c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800123e:	f000 f821 	bl	8001284 <HAL_RCC_GetSysClockFreq>
 8001242:	4602      	mov	r2, r0
 8001244:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	091b      	lsrs	r3, r3, #4
 800124a:	f003 030f 	and.w	r3, r3, #15
 800124e:	490a      	ldr	r1, [pc, #40]	; (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 8001250:	5ccb      	ldrb	r3, [r1, r3]
 8001252:	fa22 f303 	lsr.w	r3, r2, r3
 8001256:	4a09      	ldr	r2, [pc, #36]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001258:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800125a:	4b09      	ldr	r3, [pc, #36]	; (8001280 <HAL_RCC_ClockConfig+0x1c8>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff fada 	bl	8000818 <HAL_InitTick>

  return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40023c00 	.word	0x40023c00
 8001274:	40023800 	.word	0x40023800
 8001278:	08004cb0 	.word	0x08004cb0
 800127c:	20000000 	.word	0x20000000
 8001280:	20000004 	.word	0x20000004

08001284 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001284:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001288:	b094      	sub	sp, #80	; 0x50
 800128a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800128c:	2300      	movs	r3, #0
 800128e:	647b      	str	r3, [r7, #68]	; 0x44
 8001290:	2300      	movs	r3, #0
 8001292:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001294:	2300      	movs	r3, #0
 8001296:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001298:	2300      	movs	r3, #0
 800129a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800129c:	4b79      	ldr	r3, [pc, #484]	; (8001484 <HAL_RCC_GetSysClockFreq+0x200>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f003 030c 	and.w	r3, r3, #12
 80012a4:	2b08      	cmp	r3, #8
 80012a6:	d00d      	beq.n	80012c4 <HAL_RCC_GetSysClockFreq+0x40>
 80012a8:	2b08      	cmp	r3, #8
 80012aa:	f200 80e1 	bhi.w	8001470 <HAL_RCC_GetSysClockFreq+0x1ec>
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <HAL_RCC_GetSysClockFreq+0x34>
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d003      	beq.n	80012be <HAL_RCC_GetSysClockFreq+0x3a>
 80012b6:	e0db      	b.n	8001470 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80012b8:	4b73      	ldr	r3, [pc, #460]	; (8001488 <HAL_RCC_GetSysClockFreq+0x204>)
 80012ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80012bc:	e0db      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80012be:	4b73      	ldr	r3, [pc, #460]	; (800148c <HAL_RCC_GetSysClockFreq+0x208>)
 80012c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80012c2:	e0d8      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012c4:	4b6f      	ldr	r3, [pc, #444]	; (8001484 <HAL_RCC_GetSysClockFreq+0x200>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80012cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80012ce:	4b6d      	ldr	r3, [pc, #436]	; (8001484 <HAL_RCC_GetSysClockFreq+0x200>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d063      	beq.n	80013a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012da:	4b6a      	ldr	r3, [pc, #424]	; (8001484 <HAL_RCC_GetSysClockFreq+0x200>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	099b      	lsrs	r3, r3, #6
 80012e0:	2200      	movs	r2, #0
 80012e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80012e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80012e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012ec:	633b      	str	r3, [r7, #48]	; 0x30
 80012ee:	2300      	movs	r3, #0
 80012f0:	637b      	str	r3, [r7, #52]	; 0x34
 80012f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80012f6:	4622      	mov	r2, r4
 80012f8:	462b      	mov	r3, r5
 80012fa:	f04f 0000 	mov.w	r0, #0
 80012fe:	f04f 0100 	mov.w	r1, #0
 8001302:	0159      	lsls	r1, r3, #5
 8001304:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001308:	0150      	lsls	r0, r2, #5
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	4621      	mov	r1, r4
 8001310:	1a51      	subs	r1, r2, r1
 8001312:	6139      	str	r1, [r7, #16]
 8001314:	4629      	mov	r1, r5
 8001316:	eb63 0301 	sbc.w	r3, r3, r1
 800131a:	617b      	str	r3, [r7, #20]
 800131c:	f04f 0200 	mov.w	r2, #0
 8001320:	f04f 0300 	mov.w	r3, #0
 8001324:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001328:	4659      	mov	r1, fp
 800132a:	018b      	lsls	r3, r1, #6
 800132c:	4651      	mov	r1, sl
 800132e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001332:	4651      	mov	r1, sl
 8001334:	018a      	lsls	r2, r1, #6
 8001336:	4651      	mov	r1, sl
 8001338:	ebb2 0801 	subs.w	r8, r2, r1
 800133c:	4659      	mov	r1, fp
 800133e:	eb63 0901 	sbc.w	r9, r3, r1
 8001342:	f04f 0200 	mov.w	r2, #0
 8001346:	f04f 0300 	mov.w	r3, #0
 800134a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800134e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001352:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001356:	4690      	mov	r8, r2
 8001358:	4699      	mov	r9, r3
 800135a:	4623      	mov	r3, r4
 800135c:	eb18 0303 	adds.w	r3, r8, r3
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	462b      	mov	r3, r5
 8001364:	eb49 0303 	adc.w	r3, r9, r3
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	f04f 0300 	mov.w	r3, #0
 8001372:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001376:	4629      	mov	r1, r5
 8001378:	024b      	lsls	r3, r1, #9
 800137a:	4621      	mov	r1, r4
 800137c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001380:	4621      	mov	r1, r4
 8001382:	024a      	lsls	r2, r1, #9
 8001384:	4610      	mov	r0, r2
 8001386:	4619      	mov	r1, r3
 8001388:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800138a:	2200      	movs	r2, #0
 800138c:	62bb      	str	r3, [r7, #40]	; 0x28
 800138e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001390:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001394:	f7fe ff1c 	bl	80001d0 <__aeabi_uldivmod>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	4613      	mov	r3, r2
 800139e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80013a0:	e058      	b.n	8001454 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013a2:	4b38      	ldr	r3, [pc, #224]	; (8001484 <HAL_RCC_GetSysClockFreq+0x200>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	099b      	lsrs	r3, r3, #6
 80013a8:	2200      	movs	r2, #0
 80013aa:	4618      	mov	r0, r3
 80013ac:	4611      	mov	r1, r2
 80013ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80013b2:	623b      	str	r3, [r7, #32]
 80013b4:	2300      	movs	r3, #0
 80013b6:	627b      	str	r3, [r7, #36]	; 0x24
 80013b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80013bc:	4642      	mov	r2, r8
 80013be:	464b      	mov	r3, r9
 80013c0:	f04f 0000 	mov.w	r0, #0
 80013c4:	f04f 0100 	mov.w	r1, #0
 80013c8:	0159      	lsls	r1, r3, #5
 80013ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80013ce:	0150      	lsls	r0, r2, #5
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4641      	mov	r1, r8
 80013d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80013da:	4649      	mov	r1, r9
 80013dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80013e0:	f04f 0200 	mov.w	r2, #0
 80013e4:	f04f 0300 	mov.w	r3, #0
 80013e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80013ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80013f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80013f4:	ebb2 040a 	subs.w	r4, r2, sl
 80013f8:	eb63 050b 	sbc.w	r5, r3, fp
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	f04f 0300 	mov.w	r3, #0
 8001404:	00eb      	lsls	r3, r5, #3
 8001406:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800140a:	00e2      	lsls	r2, r4, #3
 800140c:	4614      	mov	r4, r2
 800140e:	461d      	mov	r5, r3
 8001410:	4643      	mov	r3, r8
 8001412:	18e3      	adds	r3, r4, r3
 8001414:	603b      	str	r3, [r7, #0]
 8001416:	464b      	mov	r3, r9
 8001418:	eb45 0303 	adc.w	r3, r5, r3
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	f04f 0200 	mov.w	r2, #0
 8001422:	f04f 0300 	mov.w	r3, #0
 8001426:	e9d7 4500 	ldrd	r4, r5, [r7]
 800142a:	4629      	mov	r1, r5
 800142c:	028b      	lsls	r3, r1, #10
 800142e:	4621      	mov	r1, r4
 8001430:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001434:	4621      	mov	r1, r4
 8001436:	028a      	lsls	r2, r1, #10
 8001438:	4610      	mov	r0, r2
 800143a:	4619      	mov	r1, r3
 800143c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800143e:	2200      	movs	r2, #0
 8001440:	61bb      	str	r3, [r7, #24]
 8001442:	61fa      	str	r2, [r7, #28]
 8001444:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001448:	f7fe fec2 	bl	80001d0 <__aeabi_uldivmod>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4613      	mov	r3, r2
 8001452:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001454:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <HAL_RCC_GetSysClockFreq+0x200>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	0c1b      	lsrs	r3, r3, #16
 800145a:	f003 0303 	and.w	r3, r3, #3
 800145e:	3301      	adds	r3, #1
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001464:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001466:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001468:	fbb2 f3f3 	udiv	r3, r2, r3
 800146c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800146e:	e002      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001470:	4b05      	ldr	r3, [pc, #20]	; (8001488 <HAL_RCC_GetSysClockFreq+0x204>)
 8001472:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001476:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001478:	4618      	mov	r0, r3
 800147a:	3750      	adds	r7, #80	; 0x50
 800147c:	46bd      	mov	sp, r7
 800147e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001482:	bf00      	nop
 8001484:	40023800 	.word	0x40023800
 8001488:	00f42400 	.word	0x00f42400
 800148c:	007a1200 	.word	0x007a1200

08001490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001494:	4b03      	ldr	r3, [pc, #12]	; (80014a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001496:	681b      	ldr	r3, [r3, #0]
}
 8001498:	4618      	mov	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20000000 	.word	0x20000000

080014a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80014ac:	f7ff fff0 	bl	8001490 <HAL_RCC_GetHCLKFreq>
 80014b0:	4602      	mov	r2, r0
 80014b2:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	0a9b      	lsrs	r3, r3, #10
 80014b8:	f003 0307 	and.w	r3, r3, #7
 80014bc:	4903      	ldr	r1, [pc, #12]	; (80014cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80014be:	5ccb      	ldrb	r3, [r1, r3]
 80014c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40023800 	.word	0x40023800
 80014cc:	08004cc0 	.word	0x08004cc0

080014d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	220f      	movs	r2, #15
 80014de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <HAL_RCC_GetClockConfig+0x5c>)
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f003 0203 	and.w	r2, r3, #3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80014ec:	4b0f      	ldr	r3, [pc, #60]	; (800152c <HAL_RCC_GetClockConfig+0x5c>)
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80014f8:	4b0c      	ldr	r3, [pc, #48]	; (800152c <HAL_RCC_GetClockConfig+0x5c>)
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001504:	4b09      	ldr	r3, [pc, #36]	; (800152c <HAL_RCC_GetClockConfig+0x5c>)
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	08db      	lsrs	r3, r3, #3
 800150a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001512:	4b07      	ldr	r3, [pc, #28]	; (8001530 <HAL_RCC_GetClockConfig+0x60>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0207 	and.w	r2, r3, #7
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	601a      	str	r2, [r3, #0]
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40023800 	.word	0x40023800
 8001530:	40023c00 	.word	0x40023c00

08001534 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d101      	bne.n	8001546 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e041      	b.n	80015ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	d106      	bne.n	8001560 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 f839 	bl	80015d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2202      	movs	r2, #2
 8001564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3304      	adds	r3, #4
 8001570:	4619      	mov	r1, r3
 8001572:	4610      	mov	r0, r2
 8001574:	f000 f9d8 	bl	8001928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2201      	movs	r2, #1
 800158c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2201      	movs	r2, #1
 8001594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2201      	movs	r2, #1
 80015a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2201      	movs	r2, #1
 80015b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2201      	movs	r2, #1
 80015bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2201      	movs	r2, #1
 80015c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b083      	sub	sp, #12
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
	...

080015e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d001      	beq.n	8001600 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e04e      	b.n	800169e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2202      	movs	r2, #2
 8001604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68da      	ldr	r2, [r3, #12]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f042 0201 	orr.w	r2, r2, #1
 8001616:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a23      	ldr	r2, [pc, #140]	; (80016ac <HAL_TIM_Base_Start_IT+0xc4>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d022      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x80>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800162a:	d01d      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x80>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a1f      	ldr	r2, [pc, #124]	; (80016b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d018      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x80>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a1e      	ldr	r2, [pc, #120]	; (80016b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d013      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x80>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a1c      	ldr	r2, [pc, #112]	; (80016b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d00e      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x80>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a1b      	ldr	r2, [pc, #108]	; (80016bc <HAL_TIM_Base_Start_IT+0xd4>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d009      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x80>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a19      	ldr	r2, [pc, #100]	; (80016c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d004      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x80>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a18      	ldr	r2, [pc, #96]	; (80016c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d111      	bne.n	800168c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2b06      	cmp	r3, #6
 8001678:	d010      	beq.n	800169c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f042 0201 	orr.w	r2, r2, #1
 8001688:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800168a:	e007      	b.n	800169c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0201 	orr.w	r2, r2, #1
 800169a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3714      	adds	r7, #20
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	40010000 	.word	0x40010000
 80016b0:	40000400 	.word	0x40000400
 80016b4:	40000800 	.word	0x40000800
 80016b8:	40000c00 	.word	0x40000c00
 80016bc:	40010400 	.word	0x40010400
 80016c0:	40014000 	.word	0x40014000
 80016c4:	40001800 	.word	0x40001800

080016c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d122      	bne.n	8001724 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d11b      	bne.n	8001724 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f06f 0202 	mvn.w	r2, #2
 80016f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2201      	movs	r2, #1
 80016fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	f003 0303 	and.w	r3, r3, #3
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f000 f8ee 	bl	80018ec <HAL_TIM_IC_CaptureCallback>
 8001710:	e005      	b.n	800171e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f000 f8e0 	bl	80018d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f000 f8f1 	bl	8001900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	691b      	ldr	r3, [r3, #16]
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	2b04      	cmp	r3, #4
 8001730:	d122      	bne.n	8001778 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	f003 0304 	and.w	r3, r3, #4
 800173c:	2b04      	cmp	r3, #4
 800173e:	d11b      	bne.n	8001778 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f06f 0204 	mvn.w	r2, #4
 8001748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2202      	movs	r2, #2
 800174e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f000 f8c4 	bl	80018ec <HAL_TIM_IC_CaptureCallback>
 8001764:	e005      	b.n	8001772 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f000 f8b6 	bl	80018d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f000 f8c7 	bl	8001900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	f003 0308 	and.w	r3, r3, #8
 8001782:	2b08      	cmp	r3, #8
 8001784:	d122      	bne.n	80017cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	f003 0308 	and.w	r3, r3, #8
 8001790:	2b08      	cmp	r3, #8
 8001792:	d11b      	bne.n	80017cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f06f 0208 	mvn.w	r2, #8
 800179c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2204      	movs	r2, #4
 80017a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	69db      	ldr	r3, [r3, #28]
 80017aa:	f003 0303 	and.w	r3, r3, #3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f000 f89a 	bl	80018ec <HAL_TIM_IC_CaptureCallback>
 80017b8:	e005      	b.n	80017c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f000 f88c 	bl	80018d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f000 f89d 	bl	8001900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	f003 0310 	and.w	r3, r3, #16
 80017d6:	2b10      	cmp	r3, #16
 80017d8:	d122      	bne.n	8001820 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	f003 0310 	and.w	r3, r3, #16
 80017e4:	2b10      	cmp	r3, #16
 80017e6:	d11b      	bne.n	8001820 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f06f 0210 	mvn.w	r2, #16
 80017f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2208      	movs	r2, #8
 80017f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001802:	2b00      	cmp	r3, #0
 8001804:	d003      	beq.n	800180e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f000 f870 	bl	80018ec <HAL_TIM_IC_CaptureCallback>
 800180c:	e005      	b.n	800181a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f000 f862 	bl	80018d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 f873 	bl	8001900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	2b01      	cmp	r3, #1
 800182c:	d10e      	bne.n	800184c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	2b01      	cmp	r3, #1
 800183a:	d107      	bne.n	800184c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f06f 0201 	mvn.w	r2, #1
 8001844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7fe ffa2 	bl	8000790 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	691b      	ldr	r3, [r3, #16]
 8001852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001856:	2b80      	cmp	r3, #128	; 0x80
 8001858:	d10e      	bne.n	8001878 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001864:	2b80      	cmp	r3, #128	; 0x80
 8001866:	d107      	bne.n	8001878 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f000 f902 	bl	8001a7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001882:	2b40      	cmp	r3, #64	; 0x40
 8001884:	d10e      	bne.n	80018a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001890:	2b40      	cmp	r3, #64	; 0x40
 8001892:	d107      	bne.n	80018a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800189c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 f838 	bl	8001914 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	f003 0320 	and.w	r3, r3, #32
 80018ae:	2b20      	cmp	r3, #32
 80018b0:	d10e      	bne.n	80018d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	f003 0320 	and.w	r3, r3, #32
 80018bc:	2b20      	cmp	r3, #32
 80018be:	d107      	bne.n	80018d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f06f 0220 	mvn.w	r2, #32
 80018c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 f8cc 	bl	8001a68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a40      	ldr	r2, [pc, #256]	; (8001a3c <TIM_Base_SetConfig+0x114>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d013      	beq.n	8001968 <TIM_Base_SetConfig+0x40>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001946:	d00f      	beq.n	8001968 <TIM_Base_SetConfig+0x40>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a3d      	ldr	r2, [pc, #244]	; (8001a40 <TIM_Base_SetConfig+0x118>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d00b      	beq.n	8001968 <TIM_Base_SetConfig+0x40>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a3c      	ldr	r2, [pc, #240]	; (8001a44 <TIM_Base_SetConfig+0x11c>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d007      	beq.n	8001968 <TIM_Base_SetConfig+0x40>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a3b      	ldr	r2, [pc, #236]	; (8001a48 <TIM_Base_SetConfig+0x120>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d003      	beq.n	8001968 <TIM_Base_SetConfig+0x40>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a3a      	ldr	r2, [pc, #232]	; (8001a4c <TIM_Base_SetConfig+0x124>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d108      	bne.n	800197a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800196e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	68fa      	ldr	r2, [r7, #12]
 8001976:	4313      	orrs	r3, r2
 8001978:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a2f      	ldr	r2, [pc, #188]	; (8001a3c <TIM_Base_SetConfig+0x114>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d02b      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001988:	d027      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a2c      	ldr	r2, [pc, #176]	; (8001a40 <TIM_Base_SetConfig+0x118>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d023      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a2b      	ldr	r2, [pc, #172]	; (8001a44 <TIM_Base_SetConfig+0x11c>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d01f      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a2a      	ldr	r2, [pc, #168]	; (8001a48 <TIM_Base_SetConfig+0x120>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d01b      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a29      	ldr	r2, [pc, #164]	; (8001a4c <TIM_Base_SetConfig+0x124>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d017      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a28      	ldr	r2, [pc, #160]	; (8001a50 <TIM_Base_SetConfig+0x128>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d013      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a27      	ldr	r2, [pc, #156]	; (8001a54 <TIM_Base_SetConfig+0x12c>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d00f      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a26      	ldr	r2, [pc, #152]	; (8001a58 <TIM_Base_SetConfig+0x130>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d00b      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a25      	ldr	r2, [pc, #148]	; (8001a5c <TIM_Base_SetConfig+0x134>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d007      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a24      	ldr	r2, [pc, #144]	; (8001a60 <TIM_Base_SetConfig+0x138>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d003      	beq.n	80019da <TIM_Base_SetConfig+0xb2>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a23      	ldr	r2, [pc, #140]	; (8001a64 <TIM_Base_SetConfig+0x13c>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d108      	bne.n	80019ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	695b      	ldr	r3, [r3, #20]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	68fa      	ldr	r2, [r7, #12]
 80019fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	689a      	ldr	r2, [r3, #8]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4a0a      	ldr	r2, [pc, #40]	; (8001a3c <TIM_Base_SetConfig+0x114>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d003      	beq.n	8001a20 <TIM_Base_SetConfig+0xf8>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	4a0c      	ldr	r2, [pc, #48]	; (8001a4c <TIM_Base_SetConfig+0x124>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d103      	bne.n	8001a28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	691a      	ldr	r2, [r3, #16]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	615a      	str	r2, [r3, #20]
}
 8001a2e:	bf00      	nop
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	40010000 	.word	0x40010000
 8001a40:	40000400 	.word	0x40000400
 8001a44:	40000800 	.word	0x40000800
 8001a48:	40000c00 	.word	0x40000c00
 8001a4c:	40010400 	.word	0x40010400
 8001a50:	40014000 	.word	0x40014000
 8001a54:	40014400 	.word	0x40014400
 8001a58:	40014800 	.word	0x40014800
 8001a5c:	40001800 	.word	0x40001800
 8001a60:	40001c00 	.word	0x40001c00
 8001a64:	40002000 	.word	0x40002000

08001a68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001a70:	bf00      	nop
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <__NVIC_SetPriority>:
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	6039      	str	r1, [r7, #0]
 8001a9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	db0a      	blt.n	8001aba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	490c      	ldr	r1, [pc, #48]	; (8001adc <__NVIC_SetPriority+0x4c>)
 8001aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aae:	0112      	lsls	r2, r2, #4
 8001ab0:	b2d2      	uxtb	r2, r2
 8001ab2:	440b      	add	r3, r1
 8001ab4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ab8:	e00a      	b.n	8001ad0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	b2da      	uxtb	r2, r3
 8001abe:	4908      	ldr	r1, [pc, #32]	; (8001ae0 <__NVIC_SetPriority+0x50>)
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
 8001ac2:	f003 030f 	and.w	r3, r3, #15
 8001ac6:	3b04      	subs	r3, #4
 8001ac8:	0112      	lsls	r2, r2, #4
 8001aca:	b2d2      	uxtb	r2, r2
 8001acc:	440b      	add	r3, r1
 8001ace:	761a      	strb	r2, [r3, #24]
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	e000e100 	.word	0xe000e100
 8001ae0:	e000ed00 	.word	0xe000ed00

08001ae4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001ae8:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <SysTick_Handler+0x1c>)
 8001aea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001aec:	f001 ff12 	bl	8003914 <xTaskGetSchedulerState>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d001      	beq.n	8001afa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001af6:	f002 fcf7 	bl	80044e8 <xPortSysTickHandler>
  }
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	e000e010 	.word	0xe000e010

08001b04 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001b08:	2100      	movs	r1, #0
 8001b0a:	f06f 0004 	mvn.w	r0, #4
 8001b0e:	f7ff ffbf 	bl	8001a90 <__NVIC_SetPriority>
#endif
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
	...

08001b18 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b1e:	f3ef 8305 	mrs	r3, IPSR
 8001b22:	603b      	str	r3, [r7, #0]
  return(result);
 8001b24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001b2a:	f06f 0305 	mvn.w	r3, #5
 8001b2e:	607b      	str	r3, [r7, #4]
 8001b30:	e00c      	b.n	8001b4c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001b32:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <osKernelInitialize+0x44>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d105      	bne.n	8001b46 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001b3a:	4b08      	ldr	r3, [pc, #32]	; (8001b5c <osKernelInitialize+0x44>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001b40:	2300      	movs	r3, #0
 8001b42:	607b      	str	r3, [r7, #4]
 8001b44:	e002      	b.n	8001b4c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001b4c:	687b      	ldr	r3, [r7, #4]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	200000ec 	.word	0x200000ec

08001b60 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b66:	f3ef 8305 	mrs	r3, IPSR
 8001b6a:	603b      	str	r3, [r7, #0]
  return(result);
 8001b6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d003      	beq.n	8001b7a <osKernelStart+0x1a>
    stat = osErrorISR;
 8001b72:	f06f 0305 	mvn.w	r3, #5
 8001b76:	607b      	str	r3, [r7, #4]
 8001b78:	e010      	b.n	8001b9c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <osKernelStart+0x48>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d109      	bne.n	8001b96 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001b82:	f7ff ffbf 	bl	8001b04 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001b86:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <osKernelStart+0x48>)
 8001b88:	2202      	movs	r2, #2
 8001b8a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001b8c:	f001 fa66 	bl	800305c <vTaskStartScheduler>
      stat = osOK;
 8001b90:	2300      	movs	r3, #0
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	e002      	b.n	8001b9c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001b96:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001b9c:	687b      	ldr	r3, [r7, #4]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200000ec 	.word	0x200000ec

08001bac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08e      	sub	sp, #56	; 0x38
 8001bb0:	af04      	add	r7, sp, #16
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001bbc:	f3ef 8305 	mrs	r3, IPSR
 8001bc0:	617b      	str	r3, [r7, #20]
  return(result);
 8001bc2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d17e      	bne.n	8001cc6 <osThreadNew+0x11a>
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d07b      	beq.n	8001cc6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8001bce:	2380      	movs	r3, #128	; 0x80
 8001bd0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001bd2:	2318      	movs	r3, #24
 8001bd4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d045      	beq.n	8001c72 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d002      	beq.n	8001bf4 <osThreadNew+0x48>
        name = attr->name;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d002      	beq.n	8001c02 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d008      	beq.n	8001c1a <osThreadNew+0x6e>
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	2b38      	cmp	r3, #56	; 0x38
 8001c0c:	d805      	bhi.n	8001c1a <osThreadNew+0x6e>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <osThreadNew+0x72>
        return (NULL);
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	e054      	b.n	8001cc8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	695b      	ldr	r3, [r3, #20]
 8001c2a:	089b      	lsrs	r3, r3, #2
 8001c2c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00e      	beq.n	8001c54 <osThreadNew+0xa8>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	2bbb      	cmp	r3, #187	; 0xbb
 8001c3c:	d90a      	bls.n	8001c54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d006      	beq.n	8001c54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	695b      	ldr	r3, [r3, #20]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d002      	beq.n	8001c54 <osThreadNew+0xa8>
        mem = 1;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	61bb      	str	r3, [r7, #24]
 8001c52:	e010      	b.n	8001c76 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d10c      	bne.n	8001c76 <osThreadNew+0xca>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d108      	bne.n	8001c76 <osThreadNew+0xca>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d104      	bne.n	8001c76 <osThreadNew+0xca>
          mem = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61bb      	str	r3, [r7, #24]
 8001c70:	e001      	b.n	8001c76 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d110      	bne.n	8001c9e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001c84:	9202      	str	r2, [sp, #8]
 8001c86:	9301      	str	r3, [sp, #4]
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	6a3a      	ldr	r2, [r7, #32]
 8001c90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f000 fff6 	bl	8002c84 <xTaskCreateStatic>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	e013      	b.n	8001cc6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d110      	bne.n	8001cc6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001ca4:	6a3b      	ldr	r3, [r7, #32]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	f107 0310 	add.w	r3, r7, #16
 8001cac:	9301      	str	r3, [sp, #4]
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f001 f841 	bl	8002d3e <xTaskCreate>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d001      	beq.n	8001cc6 <osThreadNew+0x11a>
            hTask = NULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001cc6:	693b      	ldr	r3, [r7, #16]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3728      	adds	r7, #40	; 0x28
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001cd8:	f3ef 8305 	mrs	r3, IPSR
 8001cdc:	60bb      	str	r3, [r7, #8]
  return(result);
 8001cde:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d003      	beq.n	8001cec <osDelay+0x1c>
    stat = osErrorISR;
 8001ce4:	f06f 0305 	mvn.w	r3, #5
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	e007      	b.n	8001cfc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d002      	beq.n	8001cfc <osDelay+0x2c>
      vTaskDelay(ticks);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f001 f97c 	bl	8002ff4 <vTaskDelay>
    }
  }

  return (stat);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b08a      	sub	sp, #40	; 0x28
 8001d0a:	af02      	add	r7, sp, #8
 8001d0c:	60f8      	str	r0, [r7, #12]
 8001d0e:	60b9      	str	r1, [r7, #8]
 8001d10:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d16:	f3ef 8305 	mrs	r3, IPSR
 8001d1a:	613b      	str	r3, [r7, #16]
  return(result);
 8001d1c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d15f      	bne.n	8001de2 <osMessageQueueNew+0xdc>
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d05c      	beq.n	8001de2 <osMessageQueueNew+0xdc>
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d059      	beq.n	8001de2 <osMessageQueueNew+0xdc>
    mem = -1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d32:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d029      	beq.n	8001d8e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d012      	beq.n	8001d68 <osMessageQueueNew+0x62>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	68db      	ldr	r3, [r3, #12]
 8001d46:	2b4f      	cmp	r3, #79	; 0x4f
 8001d48:	d90e      	bls.n	8001d68 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00a      	beq.n	8001d68 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	695a      	ldr	r2, [r3, #20]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	68b9      	ldr	r1, [r7, #8]
 8001d5a:	fb01 f303 	mul.w	r3, r1, r3
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d302      	bcc.n	8001d68 <osMessageQueueNew+0x62>
        mem = 1;
 8001d62:	2301      	movs	r3, #1
 8001d64:	61bb      	str	r3, [r7, #24]
 8001d66:	e014      	b.n	8001d92 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d110      	bne.n	8001d92 <osMessageQueueNew+0x8c>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d10c      	bne.n	8001d92 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d108      	bne.n	8001d92 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	695b      	ldr	r3, [r3, #20]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d104      	bne.n	8001d92 <osMessageQueueNew+0x8c>
          mem = 0;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	61bb      	str	r3, [r7, #24]
 8001d8c:	e001      	b.n	8001d92 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d10b      	bne.n	8001db0 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691a      	ldr	r2, [r3, #16]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	2100      	movs	r1, #0
 8001da2:	9100      	str	r1, [sp, #0]
 8001da4:	68b9      	ldr	r1, [r7, #8]
 8001da6:	68f8      	ldr	r0, [r7, #12]
 8001da8:	f000 fa2e 	bl	8002208 <xQueueGenericCreateStatic>
 8001dac:	61f8      	str	r0, [r7, #28]
 8001dae:	e008      	b.n	8001dc2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d105      	bne.n	8001dc2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8001db6:	2200      	movs	r2, #0
 8001db8:	68b9      	ldr	r1, [r7, #8]
 8001dba:	68f8      	ldr	r0, [r7, #12]
 8001dbc:	f000 fa9c 	bl	80022f8 <xQueueGenericCreate>
 8001dc0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d00c      	beq.n	8001de2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <osMessageQueueNew+0xd0>
        name = attr->name;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	e001      	b.n	8001dda <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8001dda:	6979      	ldr	r1, [r7, #20]
 8001ddc:	69f8      	ldr	r0, [r7, #28]
 8001dde:	f000 fef3 	bl	8002bc8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8001de2:	69fb      	ldr	r3, [r7, #28]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3720      	adds	r7, #32
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b088      	sub	sp, #32
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	603b      	str	r3, [r7, #0]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e04:	f3ef 8305 	mrs	r3, IPSR
 8001e08:	617b      	str	r3, [r7, #20]
  return(result);
 8001e0a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d028      	beq.n	8001e62 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d005      	beq.n	8001e22 <osMessageQueuePut+0x36>
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d002      	beq.n	8001e22 <osMessageQueuePut+0x36>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8001e22:	f06f 0303 	mvn.w	r3, #3
 8001e26:	61fb      	str	r3, [r7, #28]
 8001e28:	e038      	b.n	8001e9c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8001e2e:	f107 0210 	add.w	r2, r7, #16
 8001e32:	2300      	movs	r3, #0
 8001e34:	68b9      	ldr	r1, [r7, #8]
 8001e36:	69b8      	ldr	r0, [r7, #24]
 8001e38:	f000 fbba 	bl	80025b0 <xQueueGenericSendFromISR>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d003      	beq.n	8001e4a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8001e42:	f06f 0302 	mvn.w	r3, #2
 8001e46:	61fb      	str	r3, [r7, #28]
 8001e48:	e028      	b.n	8001e9c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d025      	beq.n	8001e9c <osMessageQueuePut+0xb0>
 8001e50:	4b15      	ldr	r3, [pc, #84]	; (8001ea8 <osMessageQueuePut+0xbc>)
 8001e52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	f3bf 8f4f 	dsb	sy
 8001e5c:	f3bf 8f6f 	isb	sy
 8001e60:	e01c      	b.n	8001e9c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d002      	beq.n	8001e6e <osMessageQueuePut+0x82>
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d103      	bne.n	8001e76 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8001e6e:	f06f 0303 	mvn.w	r3, #3
 8001e72:	61fb      	str	r3, [r7, #28]
 8001e74:	e012      	b.n	8001e9c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001e76:	2300      	movs	r3, #0
 8001e78:	683a      	ldr	r2, [r7, #0]
 8001e7a:	68b9      	ldr	r1, [r7, #8]
 8001e7c:	69b8      	ldr	r0, [r7, #24]
 8001e7e:	f000 fa99 	bl	80023b4 <xQueueGenericSend>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d009      	beq.n	8001e9c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8001e8e:	f06f 0301 	mvn.w	r3, #1
 8001e92:	61fb      	str	r3, [r7, #28]
 8001e94:	e002      	b.n	8001e9c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8001e96:	f06f 0302 	mvn.w	r3, #2
 8001e9a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8001e9c:	69fb      	ldr	r3, [r7, #28]
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3720      	adds	r7, #32
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	e000ed04 	.word	0xe000ed04

08001eac <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ec2:	f3ef 8305 	mrs	r3, IPSR
 8001ec6:	617b      	str	r3, [r7, #20]
  return(result);
 8001ec8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d028      	beq.n	8001f20 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d005      	beq.n	8001ee0 <osMessageQueueGet+0x34>
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d002      	beq.n	8001ee0 <osMessageQueueGet+0x34>
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d003      	beq.n	8001ee8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8001ee0:	f06f 0303 	mvn.w	r3, #3
 8001ee4:	61fb      	str	r3, [r7, #28]
 8001ee6:	e037      	b.n	8001f58 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8001eec:	f107 0310 	add.w	r3, r7, #16
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	68b9      	ldr	r1, [r7, #8]
 8001ef4:	69b8      	ldr	r0, [r7, #24]
 8001ef6:	f000 fcd7 	bl	80028a8 <xQueueReceiveFromISR>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d003      	beq.n	8001f08 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8001f00:	f06f 0302 	mvn.w	r3, #2
 8001f04:	61fb      	str	r3, [r7, #28]
 8001f06:	e027      	b.n	8001f58 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d024      	beq.n	8001f58 <osMessageQueueGet+0xac>
 8001f0e:	4b15      	ldr	r3, [pc, #84]	; (8001f64 <osMessageQueueGet+0xb8>)
 8001f10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	f3bf 8f4f 	dsb	sy
 8001f1a:	f3bf 8f6f 	isb	sy
 8001f1e:	e01b      	b.n	8001f58 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d002      	beq.n	8001f2c <osMessageQueueGet+0x80>
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d103      	bne.n	8001f34 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8001f2c:	f06f 0303 	mvn.w	r3, #3
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	e011      	b.n	8001f58 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001f34:	683a      	ldr	r2, [r7, #0]
 8001f36:	68b9      	ldr	r1, [r7, #8]
 8001f38:	69b8      	ldr	r0, [r7, #24]
 8001f3a:	f000 fbd5 	bl	80026e8 <xQueueReceive>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d009      	beq.n	8001f58 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8001f4a:	f06f 0301 	mvn.w	r3, #1
 8001f4e:	61fb      	str	r3, [r7, #28]
 8001f50:	e002      	b.n	8001f58 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8001f52:	f06f 0302 	mvn.w	r3, #2
 8001f56:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8001f58:	69fb      	ldr	r3, [r7, #28]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3720      	adds	r7, #32
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	e000ed04 	.word	0xe000ed04

08001f68 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4a07      	ldr	r2, [pc, #28]	; (8001f94 <vApplicationGetIdleTaskMemory+0x2c>)
 8001f78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	4a06      	ldr	r2, [pc, #24]	; (8001f98 <vApplicationGetIdleTaskMemory+0x30>)
 8001f7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2280      	movs	r2, #128	; 0x80
 8001f84:	601a      	str	r2, [r3, #0]
}
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	200000f0 	.word	0x200000f0
 8001f98:	200001ac 	.word	0x200001ac

08001f9c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4a07      	ldr	r2, [pc, #28]	; (8001fc8 <vApplicationGetTimerTaskMemory+0x2c>)
 8001fac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	4a06      	ldr	r2, [pc, #24]	; (8001fcc <vApplicationGetTimerTaskMemory+0x30>)
 8001fb2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fba:	601a      	str	r2, [r3, #0]
}
 8001fbc:	bf00      	nop
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	200003ac 	.word	0x200003ac
 8001fcc:	20000468 	.word	0x20000468

08001fd0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f103 0208 	add.w	r2, r3, #8
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fe8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f103 0208 	add.w	r2, r3, #8
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f103 0208 	add.w	r2, r3, #8
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800202a:	b480      	push	{r7}
 800202c:	b085      	sub	sp, #20
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	683a      	ldr	r2, [r7, #0]
 8002054:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	601a      	str	r2, [r3, #0]
}
 8002066:	bf00      	nop
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002072:	b480      	push	{r7}
 8002074:	b085      	sub	sp, #20
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
 800207a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002088:	d103      	bne.n	8002092 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	e00c      	b.n	80020ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3308      	adds	r3, #8
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	e002      	b.n	80020a0 <vListInsert+0x2e>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d2f6      	bcs.n	800209a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	683a      	ldr	r2, [r7, #0]
 80020ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	1c5a      	adds	r2, r3, #1
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	601a      	str	r2, [r3, #0]
}
 80020d8:	bf00      	nop
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	6892      	ldr	r2, [r2, #8]
 80020fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	6852      	ldr	r2, [r2, #4]
 8002104:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	429a      	cmp	r2, r3
 800210e:	d103      	bne.n	8002118 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	1e5a      	subs	r2, r3, #1
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d10a      	bne.n	8002162 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800214c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002150:	f383 8811 	msr	BASEPRI, r3
 8002154:	f3bf 8f6f 	isb	sy
 8002158:	f3bf 8f4f 	dsb	sy
 800215c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800215e:	bf00      	nop
 8002160:	e7fe      	b.n	8002160 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002162:	f002 f92f 	bl	80043c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800216e:	68f9      	ldr	r1, [r7, #12]
 8002170:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002172:	fb01 f303 	mul.w	r3, r1, r3
 8002176:	441a      	add	r2, r3
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2200      	movs	r2, #0
 8002180:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002192:	3b01      	subs	r3, #1
 8002194:	68f9      	ldr	r1, [r7, #12]
 8002196:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002198:	fb01 f303 	mul.w	r3, r1, r3
 800219c:	441a      	add	r2, r3
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	22ff      	movs	r2, #255	; 0xff
 80021a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	22ff      	movs	r2, #255	; 0xff
 80021ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d114      	bne.n	80021e2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d01a      	beq.n	80021f6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	3310      	adds	r3, #16
 80021c4:	4618      	mov	r0, r3
 80021c6:	f001 f9e3 	bl	8003590 <xTaskRemoveFromEventList>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d012      	beq.n	80021f6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <xQueueGenericReset+0xcc>)
 80021d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	f3bf 8f4f 	dsb	sy
 80021dc:	f3bf 8f6f 	isb	sy
 80021e0:	e009      	b.n	80021f6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	3310      	adds	r3, #16
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fef2 	bl	8001fd0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	3324      	adds	r3, #36	; 0x24
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff feed 	bl	8001fd0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80021f6:	f002 f915 	bl	8004424 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80021fa:	2301      	movs	r3, #1
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	e000ed04 	.word	0xe000ed04

08002208 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08e      	sub	sp, #56	; 0x38
 800220c:	af02      	add	r7, sp, #8
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
 8002214:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d10a      	bne.n	8002232 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800221c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002220:	f383 8811 	msr	BASEPRI, r3
 8002224:	f3bf 8f6f 	isb	sy
 8002228:	f3bf 8f4f 	dsb	sy
 800222c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800222e:	bf00      	nop
 8002230:	e7fe      	b.n	8002230 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10a      	bne.n	800224e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800223c:	f383 8811 	msr	BASEPRI, r3
 8002240:	f3bf 8f6f 	isb	sy
 8002244:	f3bf 8f4f 	dsb	sy
 8002248:	627b      	str	r3, [r7, #36]	; 0x24
}
 800224a:	bf00      	nop
 800224c:	e7fe      	b.n	800224c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d002      	beq.n	800225a <xQueueGenericCreateStatic+0x52>
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <xQueueGenericCreateStatic+0x56>
 800225a:	2301      	movs	r3, #1
 800225c:	e000      	b.n	8002260 <xQueueGenericCreateStatic+0x58>
 800225e:	2300      	movs	r3, #0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d10a      	bne.n	800227a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002268:	f383 8811 	msr	BASEPRI, r3
 800226c:	f3bf 8f6f 	isb	sy
 8002270:	f3bf 8f4f 	dsb	sy
 8002274:	623b      	str	r3, [r7, #32]
}
 8002276:	bf00      	nop
 8002278:	e7fe      	b.n	8002278 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d102      	bne.n	8002286 <xQueueGenericCreateStatic+0x7e>
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <xQueueGenericCreateStatic+0x82>
 8002286:	2301      	movs	r3, #1
 8002288:	e000      	b.n	800228c <xQueueGenericCreateStatic+0x84>
 800228a:	2300      	movs	r3, #0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d10a      	bne.n	80022a6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002294:	f383 8811 	msr	BASEPRI, r3
 8002298:	f3bf 8f6f 	isb	sy
 800229c:	f3bf 8f4f 	dsb	sy
 80022a0:	61fb      	str	r3, [r7, #28]
}
 80022a2:	bf00      	nop
 80022a4:	e7fe      	b.n	80022a4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80022a6:	2350      	movs	r3, #80	; 0x50
 80022a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	2b50      	cmp	r3, #80	; 0x50
 80022ae:	d00a      	beq.n	80022c6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80022b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022b4:	f383 8811 	msr	BASEPRI, r3
 80022b8:	f3bf 8f6f 	isb	sy
 80022bc:	f3bf 8f4f 	dsb	sy
 80022c0:	61bb      	str	r3, [r7, #24]
}
 80022c2:	bf00      	nop
 80022c4:	e7fe      	b.n	80022c4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80022c6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80022cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d00d      	beq.n	80022ee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80022d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d4:	2201      	movs	r2, #1
 80022d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80022da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80022de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022e0:	9300      	str	r3, [sp, #0]
 80022e2:	4613      	mov	r3, r2
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	68b9      	ldr	r1, [r7, #8]
 80022e8:	68f8      	ldr	r0, [r7, #12]
 80022ea:	f000 f83f 	bl	800236c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80022ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3730      	adds	r7, #48	; 0x30
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b08a      	sub	sp, #40	; 0x28
 80022fc:	af02      	add	r7, sp, #8
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	4613      	mov	r3, r2
 8002304:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d10a      	bne.n	8002322 <xQueueGenericCreate+0x2a>
	__asm volatile
 800230c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002310:	f383 8811 	msr	BASEPRI, r3
 8002314:	f3bf 8f6f 	isb	sy
 8002318:	f3bf 8f4f 	dsb	sy
 800231c:	613b      	str	r3, [r7, #16]
}
 800231e:	bf00      	nop
 8002320:	e7fe      	b.n	8002320 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	68ba      	ldr	r2, [r7, #8]
 8002326:	fb02 f303 	mul.w	r3, r2, r3
 800232a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	3350      	adds	r3, #80	; 0x50
 8002330:	4618      	mov	r0, r3
 8002332:	f002 f969 	bl	8004608 <pvPortMalloc>
 8002336:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d011      	beq.n	8002362 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	3350      	adds	r3, #80	; 0x50
 8002346:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002350:	79fa      	ldrb	r2, [r7, #7]
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	4613      	mov	r3, r2
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	68b9      	ldr	r1, [r7, #8]
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f000 f805 	bl	800236c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002362:	69bb      	ldr	r3, [r7, #24]
	}
 8002364:	4618      	mov	r0, r3
 8002366:	3720      	adds	r7, #32
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
 8002378:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d103      	bne.n	8002388 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	e002      	b.n	800238e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	68ba      	ldr	r2, [r7, #8]
 8002398:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800239a:	2101      	movs	r1, #1
 800239c:	69b8      	ldr	r0, [r7, #24]
 800239e:	f7ff fecb 	bl	8002138 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	78fa      	ldrb	r2, [r7, #3]
 80023a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80023aa:	bf00      	nop
 80023ac:	3710      	adds	r7, #16
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b08e      	sub	sp, #56	; 0x38
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
 80023c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80023c2:	2300      	movs	r3, #0
 80023c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80023ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d10a      	bne.n	80023e6 <xQueueGenericSend+0x32>
	__asm volatile
 80023d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023d4:	f383 8811 	msr	BASEPRI, r3
 80023d8:	f3bf 8f6f 	isb	sy
 80023dc:	f3bf 8f4f 	dsb	sy
 80023e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80023e2:	bf00      	nop
 80023e4:	e7fe      	b.n	80023e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d103      	bne.n	80023f4 <xQueueGenericSend+0x40>
 80023ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <xQueueGenericSend+0x44>
 80023f4:	2301      	movs	r3, #1
 80023f6:	e000      	b.n	80023fa <xQueueGenericSend+0x46>
 80023f8:	2300      	movs	r3, #0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10a      	bne.n	8002414 <xQueueGenericSend+0x60>
	__asm volatile
 80023fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002402:	f383 8811 	msr	BASEPRI, r3
 8002406:	f3bf 8f6f 	isb	sy
 800240a:	f3bf 8f4f 	dsb	sy
 800240e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002410:	bf00      	nop
 8002412:	e7fe      	b.n	8002412 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d103      	bne.n	8002422 <xQueueGenericSend+0x6e>
 800241a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800241c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800241e:	2b01      	cmp	r3, #1
 8002420:	d101      	bne.n	8002426 <xQueueGenericSend+0x72>
 8002422:	2301      	movs	r3, #1
 8002424:	e000      	b.n	8002428 <xQueueGenericSend+0x74>
 8002426:	2300      	movs	r3, #0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10a      	bne.n	8002442 <xQueueGenericSend+0x8e>
	__asm volatile
 800242c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002430:	f383 8811 	msr	BASEPRI, r3
 8002434:	f3bf 8f6f 	isb	sy
 8002438:	f3bf 8f4f 	dsb	sy
 800243c:	623b      	str	r3, [r7, #32]
}
 800243e:	bf00      	nop
 8002440:	e7fe      	b.n	8002440 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002442:	f001 fa67 	bl	8003914 <xTaskGetSchedulerState>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d102      	bne.n	8002452 <xQueueGenericSend+0x9e>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <xQueueGenericSend+0xa2>
 8002452:	2301      	movs	r3, #1
 8002454:	e000      	b.n	8002458 <xQueueGenericSend+0xa4>
 8002456:	2300      	movs	r3, #0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10a      	bne.n	8002472 <xQueueGenericSend+0xbe>
	__asm volatile
 800245c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002460:	f383 8811 	msr	BASEPRI, r3
 8002464:	f3bf 8f6f 	isb	sy
 8002468:	f3bf 8f4f 	dsb	sy
 800246c:	61fb      	str	r3, [r7, #28]
}
 800246e:	bf00      	nop
 8002470:	e7fe      	b.n	8002470 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002472:	f001 ffa7 	bl	80043c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002478:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800247a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800247c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800247e:	429a      	cmp	r2, r3
 8002480:	d302      	bcc.n	8002488 <xQueueGenericSend+0xd4>
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	2b02      	cmp	r3, #2
 8002486:	d129      	bne.n	80024dc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002488:	683a      	ldr	r2, [r7, #0]
 800248a:	68b9      	ldr	r1, [r7, #8]
 800248c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800248e:	f000 fa8b 	bl	80029a8 <prvCopyDataToQueue>
 8002492:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002498:	2b00      	cmp	r3, #0
 800249a:	d010      	beq.n	80024be <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800249c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800249e:	3324      	adds	r3, #36	; 0x24
 80024a0:	4618      	mov	r0, r3
 80024a2:	f001 f875 	bl	8003590 <xTaskRemoveFromEventList>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d013      	beq.n	80024d4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80024ac:	4b3f      	ldr	r3, [pc, #252]	; (80025ac <xQueueGenericSend+0x1f8>)
 80024ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	f3bf 8f4f 	dsb	sy
 80024b8:	f3bf 8f6f 	isb	sy
 80024bc:	e00a      	b.n	80024d4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80024be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d007      	beq.n	80024d4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80024c4:	4b39      	ldr	r3, [pc, #228]	; (80025ac <xQueueGenericSend+0x1f8>)
 80024c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	f3bf 8f4f 	dsb	sy
 80024d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80024d4:	f001 ffa6 	bl	8004424 <vPortExitCritical>
				return pdPASS;
 80024d8:	2301      	movs	r3, #1
 80024da:	e063      	b.n	80025a4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d103      	bne.n	80024ea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80024e2:	f001 ff9f 	bl	8004424 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	e05c      	b.n	80025a4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80024ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d106      	bne.n	80024fe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80024f0:	f107 0314 	add.w	r3, r7, #20
 80024f4:	4618      	mov	r0, r3
 80024f6:	f001 f8af 	bl	8003658 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80024fa:	2301      	movs	r3, #1
 80024fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80024fe:	f001 ff91 	bl	8004424 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002502:	f000 fe1b 	bl	800313c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002506:	f001 ff5d 	bl	80043c4 <vPortEnterCritical>
 800250a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800250c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002510:	b25b      	sxtb	r3, r3
 8002512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002516:	d103      	bne.n	8002520 <xQueueGenericSend+0x16c>
 8002518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002522:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002526:	b25b      	sxtb	r3, r3
 8002528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800252c:	d103      	bne.n	8002536 <xQueueGenericSend+0x182>
 800252e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002530:	2200      	movs	r2, #0
 8002532:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002536:	f001 ff75 	bl	8004424 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800253a:	1d3a      	adds	r2, r7, #4
 800253c:	f107 0314 	add.w	r3, r7, #20
 8002540:	4611      	mov	r1, r2
 8002542:	4618      	mov	r0, r3
 8002544:	f001 f89e 	bl	8003684 <xTaskCheckForTimeOut>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d124      	bne.n	8002598 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800254e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002550:	f000 fb22 	bl	8002b98 <prvIsQueueFull>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d018      	beq.n	800258c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800255a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800255c:	3310      	adds	r3, #16
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	4611      	mov	r1, r2
 8002562:	4618      	mov	r0, r3
 8002564:	f000 ffc4 	bl	80034f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002568:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800256a:	f000 faad 	bl	8002ac8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800256e:	f000 fdf3 	bl	8003158 <xTaskResumeAll>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	f47f af7c 	bne.w	8002472 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800257a:	4b0c      	ldr	r3, [pc, #48]	; (80025ac <xQueueGenericSend+0x1f8>)
 800257c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	f3bf 8f4f 	dsb	sy
 8002586:	f3bf 8f6f 	isb	sy
 800258a:	e772      	b.n	8002472 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800258c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800258e:	f000 fa9b 	bl	8002ac8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002592:	f000 fde1 	bl	8003158 <xTaskResumeAll>
 8002596:	e76c      	b.n	8002472 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002598:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800259a:	f000 fa95 	bl	8002ac8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800259e:	f000 fddb 	bl	8003158 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80025a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3738      	adds	r7, #56	; 0x38
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	e000ed04 	.word	0xe000ed04

080025b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b090      	sub	sp, #64	; 0x40
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80025c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d10a      	bne.n	80025de <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80025c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025cc:	f383 8811 	msr	BASEPRI, r3
 80025d0:	f3bf 8f6f 	isb	sy
 80025d4:	f3bf 8f4f 	dsb	sy
 80025d8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80025da:	bf00      	nop
 80025dc:	e7fe      	b.n	80025dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d103      	bne.n	80025ec <xQueueGenericSendFromISR+0x3c>
 80025e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <xQueueGenericSendFromISR+0x40>
 80025ec:	2301      	movs	r3, #1
 80025ee:	e000      	b.n	80025f2 <xQueueGenericSendFromISR+0x42>
 80025f0:	2300      	movs	r3, #0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10a      	bne.n	800260c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80025f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025fa:	f383 8811 	msr	BASEPRI, r3
 80025fe:	f3bf 8f6f 	isb	sy
 8002602:	f3bf 8f4f 	dsb	sy
 8002606:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002608:	bf00      	nop
 800260a:	e7fe      	b.n	800260a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	2b02      	cmp	r3, #2
 8002610:	d103      	bne.n	800261a <xQueueGenericSendFromISR+0x6a>
 8002612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002616:	2b01      	cmp	r3, #1
 8002618:	d101      	bne.n	800261e <xQueueGenericSendFromISR+0x6e>
 800261a:	2301      	movs	r3, #1
 800261c:	e000      	b.n	8002620 <xQueueGenericSendFromISR+0x70>
 800261e:	2300      	movs	r3, #0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d10a      	bne.n	800263a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002628:	f383 8811 	msr	BASEPRI, r3
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f3bf 8f4f 	dsb	sy
 8002634:	623b      	str	r3, [r7, #32]
}
 8002636:	bf00      	nop
 8002638:	e7fe      	b.n	8002638 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800263a:	f001 ffa5 	bl	8004588 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800263e:	f3ef 8211 	mrs	r2, BASEPRI
 8002642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002646:	f383 8811 	msr	BASEPRI, r3
 800264a:	f3bf 8f6f 	isb	sy
 800264e:	f3bf 8f4f 	dsb	sy
 8002652:	61fa      	str	r2, [r7, #28]
 8002654:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002656:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002658:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800265a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800265c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800265e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002662:	429a      	cmp	r2, r3
 8002664:	d302      	bcc.n	800266c <xQueueGenericSendFromISR+0xbc>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	2b02      	cmp	r3, #2
 800266a:	d12f      	bne.n	80026cc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800266c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800266e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002672:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800267a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	68b9      	ldr	r1, [r7, #8]
 8002680:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002682:	f000 f991 	bl	80029a8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002686:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800268a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800268e:	d112      	bne.n	80026b6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002694:	2b00      	cmp	r3, #0
 8002696:	d016      	beq.n	80026c6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800269a:	3324      	adds	r3, #36	; 0x24
 800269c:	4618      	mov	r0, r3
 800269e:	f000 ff77 	bl	8003590 <xTaskRemoveFromEventList>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00e      	beq.n	80026c6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00b      	beq.n	80026c6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2201      	movs	r2, #1
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	e007      	b.n	80026c6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80026b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80026ba:	3301      	adds	r3, #1
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	b25a      	sxtb	r2, r3
 80026c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80026c6:	2301      	movs	r3, #1
 80026c8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80026ca:	e001      	b.n	80026d0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80026cc:	2300      	movs	r3, #0
 80026ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80026da:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80026dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3740      	adds	r7, #64	; 0x40
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
	...

080026e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b08c      	sub	sp, #48	; 0x30
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80026f4:	2300      	movs	r3, #0
 80026f6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80026fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10a      	bne.n	8002718 <xQueueReceive+0x30>
	__asm volatile
 8002702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002706:	f383 8811 	msr	BASEPRI, r3
 800270a:	f3bf 8f6f 	isb	sy
 800270e:	f3bf 8f4f 	dsb	sy
 8002712:	623b      	str	r3, [r7, #32]
}
 8002714:	bf00      	nop
 8002716:	e7fe      	b.n	8002716 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d103      	bne.n	8002726 <xQueueReceive+0x3e>
 800271e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <xQueueReceive+0x42>
 8002726:	2301      	movs	r3, #1
 8002728:	e000      	b.n	800272c <xQueueReceive+0x44>
 800272a:	2300      	movs	r3, #0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d10a      	bne.n	8002746 <xQueueReceive+0x5e>
	__asm volatile
 8002730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002734:	f383 8811 	msr	BASEPRI, r3
 8002738:	f3bf 8f6f 	isb	sy
 800273c:	f3bf 8f4f 	dsb	sy
 8002740:	61fb      	str	r3, [r7, #28]
}
 8002742:	bf00      	nop
 8002744:	e7fe      	b.n	8002744 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002746:	f001 f8e5 	bl	8003914 <xTaskGetSchedulerState>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d102      	bne.n	8002756 <xQueueReceive+0x6e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d101      	bne.n	800275a <xQueueReceive+0x72>
 8002756:	2301      	movs	r3, #1
 8002758:	e000      	b.n	800275c <xQueueReceive+0x74>
 800275a:	2300      	movs	r3, #0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d10a      	bne.n	8002776 <xQueueReceive+0x8e>
	__asm volatile
 8002760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002764:	f383 8811 	msr	BASEPRI, r3
 8002768:	f3bf 8f6f 	isb	sy
 800276c:	f3bf 8f4f 	dsb	sy
 8002770:	61bb      	str	r3, [r7, #24]
}
 8002772:	bf00      	nop
 8002774:	e7fe      	b.n	8002774 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002776:	f001 fe25 	bl	80043c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800277a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800277c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800277e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	2b00      	cmp	r3, #0
 8002784:	d01f      	beq.n	80027c6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002786:	68b9      	ldr	r1, [r7, #8]
 8002788:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800278a:	f000 f977 	bl	8002a7c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800278e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002790:	1e5a      	subs	r2, r3, #1
 8002792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002794:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00f      	beq.n	80027be <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800279e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027a0:	3310      	adds	r3, #16
 80027a2:	4618      	mov	r0, r3
 80027a4:	f000 fef4 	bl	8003590 <xTaskRemoveFromEventList>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d007      	beq.n	80027be <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80027ae:	4b3d      	ldr	r3, [pc, #244]	; (80028a4 <xQueueReceive+0x1bc>)
 80027b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	f3bf 8f4f 	dsb	sy
 80027ba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80027be:	f001 fe31 	bl	8004424 <vPortExitCritical>
				return pdPASS;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e069      	b.n	800289a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d103      	bne.n	80027d4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80027cc:	f001 fe2a 	bl	8004424 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80027d0:	2300      	movs	r3, #0
 80027d2:	e062      	b.n	800289a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80027d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d106      	bne.n	80027e8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80027da:	f107 0310 	add.w	r3, r7, #16
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 ff3a 	bl	8003658 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80027e4:	2301      	movs	r3, #1
 80027e6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80027e8:	f001 fe1c 	bl	8004424 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80027ec:	f000 fca6 	bl	800313c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80027f0:	f001 fde8 	bl	80043c4 <vPortEnterCritical>
 80027f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80027fa:	b25b      	sxtb	r3, r3
 80027fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002800:	d103      	bne.n	800280a <xQueueReceive+0x122>
 8002802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002804:	2200      	movs	r2, #0
 8002806:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800280a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800280c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002810:	b25b      	sxtb	r3, r3
 8002812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002816:	d103      	bne.n	8002820 <xQueueReceive+0x138>
 8002818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002820:	f001 fe00 	bl	8004424 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002824:	1d3a      	adds	r2, r7, #4
 8002826:	f107 0310 	add.w	r3, r7, #16
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f000 ff29 	bl	8003684 <xTaskCheckForTimeOut>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d123      	bne.n	8002880 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002838:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800283a:	f000 f997 	bl	8002b6c <prvIsQueueEmpty>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d017      	beq.n	8002874 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002846:	3324      	adds	r3, #36	; 0x24
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	4611      	mov	r1, r2
 800284c:	4618      	mov	r0, r3
 800284e:	f000 fe4f 	bl	80034f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002852:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002854:	f000 f938 	bl	8002ac8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002858:	f000 fc7e 	bl	8003158 <xTaskResumeAll>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d189      	bne.n	8002776 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002862:	4b10      	ldr	r3, [pc, #64]	; (80028a4 <xQueueReceive+0x1bc>)
 8002864:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	f3bf 8f4f 	dsb	sy
 800286e:	f3bf 8f6f 	isb	sy
 8002872:	e780      	b.n	8002776 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002874:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002876:	f000 f927 	bl	8002ac8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800287a:	f000 fc6d 	bl	8003158 <xTaskResumeAll>
 800287e:	e77a      	b.n	8002776 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002880:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002882:	f000 f921 	bl	8002ac8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002886:	f000 fc67 	bl	8003158 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800288a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800288c:	f000 f96e 	bl	8002b6c <prvIsQueueEmpty>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	f43f af6f 	beq.w	8002776 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002898:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800289a:	4618      	mov	r0, r3
 800289c:	3730      	adds	r7, #48	; 0x30
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	e000ed04 	.word	0xe000ed04

080028a8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08e      	sub	sp, #56	; 0x38
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80028b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10a      	bne.n	80028d4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80028be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028c2:	f383 8811 	msr	BASEPRI, r3
 80028c6:	f3bf 8f6f 	isb	sy
 80028ca:	f3bf 8f4f 	dsb	sy
 80028ce:	623b      	str	r3, [r7, #32]
}
 80028d0:	bf00      	nop
 80028d2:	e7fe      	b.n	80028d2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d103      	bne.n	80028e2 <xQueueReceiveFromISR+0x3a>
 80028da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <xQueueReceiveFromISR+0x3e>
 80028e2:	2301      	movs	r3, #1
 80028e4:	e000      	b.n	80028e8 <xQueueReceiveFromISR+0x40>
 80028e6:	2300      	movs	r3, #0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10a      	bne.n	8002902 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80028ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f0:	f383 8811 	msr	BASEPRI, r3
 80028f4:	f3bf 8f6f 	isb	sy
 80028f8:	f3bf 8f4f 	dsb	sy
 80028fc:	61fb      	str	r3, [r7, #28]
}
 80028fe:	bf00      	nop
 8002900:	e7fe      	b.n	8002900 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002902:	f001 fe41 	bl	8004588 <vPortValidateInterruptPriority>
	__asm volatile
 8002906:	f3ef 8211 	mrs	r2, BASEPRI
 800290a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800290e:	f383 8811 	msr	BASEPRI, r3
 8002912:	f3bf 8f6f 	isb	sy
 8002916:	f3bf 8f4f 	dsb	sy
 800291a:	61ba      	str	r2, [r7, #24]
 800291c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800291e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002920:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002926:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292a:	2b00      	cmp	r3, #0
 800292c:	d02f      	beq.n	800298e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800292e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002930:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002934:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002938:	68b9      	ldr	r1, [r7, #8]
 800293a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800293c:	f000 f89e 	bl	8002a7c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002942:	1e5a      	subs	r2, r3, #1
 8002944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002946:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8002948:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800294c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002950:	d112      	bne.n	8002978 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d016      	beq.n	8002988 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800295a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800295c:	3310      	adds	r3, #16
 800295e:	4618      	mov	r0, r3
 8002960:	f000 fe16 	bl	8003590 <xTaskRemoveFromEventList>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00e      	beq.n	8002988 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00b      	beq.n	8002988 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	e007      	b.n	8002988 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8002978:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800297c:	3301      	adds	r3, #1
 800297e:	b2db      	uxtb	r3, r3
 8002980:	b25a      	sxtb	r2, r3
 8002982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002984:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8002988:	2301      	movs	r3, #1
 800298a:	637b      	str	r3, [r7, #52]	; 0x34
 800298c:	e001      	b.n	8002992 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800298e:	2300      	movs	r3, #0
 8002990:	637b      	str	r3, [r7, #52]	; 0x34
 8002992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002994:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	f383 8811 	msr	BASEPRI, r3
}
 800299c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800299e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3738      	adds	r7, #56	; 0x38
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80029b4:	2300      	movs	r3, #0
 80029b6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029bc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10d      	bne.n	80029e2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d14d      	bne.n	8002a6a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f000 ffbc 	bl	8003950 <xTaskPriorityDisinherit>
 80029d8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	e043      	b.n	8002a6a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d119      	bne.n	8002a1c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6858      	ldr	r0, [r3, #4]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	461a      	mov	r2, r3
 80029f2:	68b9      	ldr	r1, [r7, #8]
 80029f4:	f002 f818 	bl	8004a28 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	685a      	ldr	r2, [r3, #4]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a00:	441a      	add	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d32b      	bcc.n	8002a6a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	605a      	str	r2, [r3, #4]
 8002a1a:	e026      	b.n	8002a6a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	68d8      	ldr	r0, [r3, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	461a      	mov	r2, r3
 8002a26:	68b9      	ldr	r1, [r7, #8]
 8002a28:	f001 fffe 	bl	8004a28 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a34:	425b      	negs	r3, r3
 8002a36:	441a      	add	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	68da      	ldr	r2, [r3, #12]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d207      	bcs.n	8002a58 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	425b      	negs	r3, r3
 8002a52:	441a      	add	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d105      	bne.n	8002a6a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d002      	beq.n	8002a6a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	3b01      	subs	r3, #1
 8002a68:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002a72:	697b      	ldr	r3, [r7, #20]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d018      	beq.n	8002ac0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	68da      	ldr	r2, [r3, #12]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	441a      	add	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	68da      	ldr	r2, [r3, #12]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d303      	bcc.n	8002ab0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68d9      	ldr	r1, [r3, #12]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	461a      	mov	r2, r3
 8002aba:	6838      	ldr	r0, [r7, #0]
 8002abc:	f001 ffb4 	bl	8004a28 <memcpy>
	}
}
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002ad0:	f001 fc78 	bl	80043c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ada:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002adc:	e011      	b.n	8002b02 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d012      	beq.n	8002b0c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3324      	adds	r3, #36	; 0x24
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 fd50 	bl	8003590 <xTaskRemoveFromEventList>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002af6:	f000 fe27 	bl	8003748 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002afa:	7bfb      	ldrb	r3, [r7, #15]
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	dce9      	bgt.n	8002ade <prvUnlockQueue+0x16>
 8002b0a:	e000      	b.n	8002b0e <prvUnlockQueue+0x46>
					break;
 8002b0c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	22ff      	movs	r2, #255	; 0xff
 8002b12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002b16:	f001 fc85 	bl	8004424 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002b1a:	f001 fc53 	bl	80043c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b24:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b26:	e011      	b.n	8002b4c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d012      	beq.n	8002b56 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3310      	adds	r3, #16
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 fd2b 	bl	8003590 <xTaskRemoveFromEventList>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002b40:	f000 fe02 	bl	8003748 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002b44:	7bbb      	ldrb	r3, [r7, #14]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	dce9      	bgt.n	8002b28 <prvUnlockQueue+0x60>
 8002b54:	e000      	b.n	8002b58 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002b56:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	22ff      	movs	r2, #255	; 0xff
 8002b5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002b60:	f001 fc60 	bl	8004424 <vPortExitCritical>
}
 8002b64:	bf00      	nop
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002b74:	f001 fc26 	bl	80043c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d102      	bne.n	8002b86 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002b80:	2301      	movs	r3, #1
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	e001      	b.n	8002b8a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002b86:	2300      	movs	r3, #0
 8002b88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002b8a:	f001 fc4b 	bl	8004424 <vPortExitCritical>

	return xReturn;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ba0:	f001 fc10 	bl	80043c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d102      	bne.n	8002bb6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	e001      	b.n	8002bba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002bba:	f001 fc33 	bl	8004424 <vPortExitCritical>

	return xReturn;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	e014      	b.n	8002c02 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002bd8:	4a0f      	ldr	r2, [pc, #60]	; (8002c18 <vQueueAddToRegistry+0x50>)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10b      	bne.n	8002bfc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002be4:	490c      	ldr	r1, [pc, #48]	; (8002c18 <vQueueAddToRegistry+0x50>)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002bee:	4a0a      	ldr	r2, [pc, #40]	; (8002c18 <vQueueAddToRegistry+0x50>)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	4413      	add	r3, r2
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002bfa:	e006      	b.n	8002c0a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	3301      	adds	r3, #1
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2b07      	cmp	r3, #7
 8002c06:	d9e7      	bls.n	8002bd8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002c08:	bf00      	nop
 8002c0a:	bf00      	nop
 8002c0c:	3714      	adds	r7, #20
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	20000868 	.word	0x20000868

08002c1c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002c2c:	f001 fbca 	bl	80043c4 <vPortEnterCritical>
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c36:	b25b      	sxtb	r3, r3
 8002c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c3c:	d103      	bne.n	8002c46 <vQueueWaitForMessageRestricted+0x2a>
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c4c:	b25b      	sxtb	r3, r3
 8002c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c52:	d103      	bne.n	8002c5c <vQueueWaitForMessageRestricted+0x40>
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c5c:	f001 fbe2 	bl	8004424 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d106      	bne.n	8002c76 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	3324      	adds	r3, #36	; 0x24
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	68b9      	ldr	r1, [r7, #8]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 fc61 	bl	8003538 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002c76:	6978      	ldr	r0, [r7, #20]
 8002c78:	f7ff ff26 	bl	8002ac8 <prvUnlockQueue>
	}
 8002c7c:	bf00      	nop
 8002c7e:	3718      	adds	r7, #24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08e      	sub	sp, #56	; 0x38
 8002c88:	af04      	add	r7, sp, #16
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
 8002c90:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10a      	bne.n	8002cae <xTaskCreateStatic+0x2a>
	__asm volatile
 8002c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c9c:	f383 8811 	msr	BASEPRI, r3
 8002ca0:	f3bf 8f6f 	isb	sy
 8002ca4:	f3bf 8f4f 	dsb	sy
 8002ca8:	623b      	str	r3, [r7, #32]
}
 8002caa:	bf00      	nop
 8002cac:	e7fe      	b.n	8002cac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10a      	bne.n	8002cca <xTaskCreateStatic+0x46>
	__asm volatile
 8002cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb8:	f383 8811 	msr	BASEPRI, r3
 8002cbc:	f3bf 8f6f 	isb	sy
 8002cc0:	f3bf 8f4f 	dsb	sy
 8002cc4:	61fb      	str	r3, [r7, #28]
}
 8002cc6:	bf00      	nop
 8002cc8:	e7fe      	b.n	8002cc8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002cca:	23bc      	movs	r3, #188	; 0xbc
 8002ccc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	2bbc      	cmp	r3, #188	; 0xbc
 8002cd2:	d00a      	beq.n	8002cea <xTaskCreateStatic+0x66>
	__asm volatile
 8002cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd8:	f383 8811 	msr	BASEPRI, r3
 8002cdc:	f3bf 8f6f 	isb	sy
 8002ce0:	f3bf 8f4f 	dsb	sy
 8002ce4:	61bb      	str	r3, [r7, #24]
}
 8002ce6:	bf00      	nop
 8002ce8:	e7fe      	b.n	8002ce8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002cea:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d01e      	beq.n	8002d30 <xTaskCreateStatic+0xac>
 8002cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d01b      	beq.n	8002d30 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cfa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d00:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d04:	2202      	movs	r2, #2
 8002d06:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	9303      	str	r3, [sp, #12]
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d10:	9302      	str	r3, [sp, #8]
 8002d12:	f107 0314 	add.w	r3, r7, #20
 8002d16:	9301      	str	r3, [sp, #4]
 8002d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	68b9      	ldr	r1, [r7, #8]
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f000 f850 	bl	8002dc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002d28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d2a:	f000 f8f3 	bl	8002f14 <prvAddNewTaskToReadyList>
 8002d2e:	e001      	b.n	8002d34 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002d34:	697b      	ldr	r3, [r7, #20]
	}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3728      	adds	r7, #40	; 0x28
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b08c      	sub	sp, #48	; 0x30
 8002d42:	af04      	add	r7, sp, #16
 8002d44:	60f8      	str	r0, [r7, #12]
 8002d46:	60b9      	str	r1, [r7, #8]
 8002d48:	603b      	str	r3, [r7, #0]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002d4e:	88fb      	ldrh	r3, [r7, #6]
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	4618      	mov	r0, r3
 8002d54:	f001 fc58 	bl	8004608 <pvPortMalloc>
 8002d58:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00e      	beq.n	8002d7e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002d60:	20bc      	movs	r0, #188	; 0xbc
 8002d62:	f001 fc51 	bl	8004608 <pvPortMalloc>
 8002d66:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	631a      	str	r2, [r3, #48]	; 0x30
 8002d74:	e005      	b.n	8002d82 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002d76:	6978      	ldr	r0, [r7, #20]
 8002d78:	f001 fd12 	bl	80047a0 <vPortFree>
 8002d7c:	e001      	b.n	8002d82 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d017      	beq.n	8002db8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002d90:	88fa      	ldrh	r2, [r7, #6]
 8002d92:	2300      	movs	r3, #0
 8002d94:	9303      	str	r3, [sp, #12]
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	9302      	str	r3, [sp, #8]
 8002d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d9c:	9301      	str	r3, [sp, #4]
 8002d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002da0:	9300      	str	r3, [sp, #0]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	68b9      	ldr	r1, [r7, #8]
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 f80e 	bl	8002dc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002dac:	69f8      	ldr	r0, [r7, #28]
 8002dae:	f000 f8b1 	bl	8002f14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002db2:	2301      	movs	r3, #1
 8002db4:	61bb      	str	r3, [r7, #24]
 8002db6:	e002      	b.n	8002dbe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002db8:	f04f 33ff 	mov.w	r3, #4294967295
 8002dbc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002dbe:	69bb      	ldr	r3, [r7, #24]
	}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3720      	adds	r7, #32
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b088      	sub	sp, #32
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
 8002dd4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	461a      	mov	r2, r3
 8002de0:	21a5      	movs	r1, #165	; 0xa5
 8002de2:	f001 fe2f 	bl	8004a44 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002df0:	3b01      	subs	r3, #1
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4413      	add	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	f023 0307 	bic.w	r3, r3, #7
 8002dfe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	f003 0307 	and.w	r3, r3, #7
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00a      	beq.n	8002e20 <prvInitialiseNewTask+0x58>
	__asm volatile
 8002e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e0e:	f383 8811 	msr	BASEPRI, r3
 8002e12:	f3bf 8f6f 	isb	sy
 8002e16:	f3bf 8f4f 	dsb	sy
 8002e1a:	617b      	str	r3, [r7, #20]
}
 8002e1c:	bf00      	nop
 8002e1e:	e7fe      	b.n	8002e1e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d01f      	beq.n	8002e66 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e26:	2300      	movs	r3, #0
 8002e28:	61fb      	str	r3, [r7, #28]
 8002e2a:	e012      	b.n	8002e52 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	4413      	add	r3, r2
 8002e32:	7819      	ldrb	r1, [r3, #0]
 8002e34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	4413      	add	r3, r2
 8002e3a:	3334      	adds	r3, #52	; 0x34
 8002e3c:	460a      	mov	r2, r1
 8002e3e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002e40:	68ba      	ldr	r2, [r7, #8]
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	4413      	add	r3, r2
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d006      	beq.n	8002e5a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	61fb      	str	r3, [r7, #28]
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	2b0f      	cmp	r3, #15
 8002e56:	d9e9      	bls.n	8002e2c <prvInitialiseNewTask+0x64>
 8002e58:	e000      	b.n	8002e5c <prvInitialiseNewTask+0x94>
			{
				break;
 8002e5a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e64:	e003      	b.n	8002e6e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e70:	2b37      	cmp	r3, #55	; 0x37
 8002e72:	d901      	bls.n	8002e78 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002e74:	2337      	movs	r3, #55	; 0x37
 8002e76:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e7c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e82:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e86:	2200      	movs	r2, #0
 8002e88:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff f8be 	bl	8002010 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e96:	3318      	adds	r3, #24
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff f8b9 	bl	8002010 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ea2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002eb2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec6:	3354      	adds	r3, #84	; 0x54
 8002ec8:	2260      	movs	r2, #96	; 0x60
 8002eca:	2100      	movs	r1, #0
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f001 fdb9 	bl	8004a44 <memset>
 8002ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed4:	4a0c      	ldr	r2, [pc, #48]	; (8002f08 <prvInitialiseNewTask+0x140>)
 8002ed6:	659a      	str	r2, [r3, #88]	; 0x58
 8002ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eda:	4a0c      	ldr	r2, [pc, #48]	; (8002f0c <prvInitialiseNewTask+0x144>)
 8002edc:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee0:	4a0b      	ldr	r2, [pc, #44]	; (8002f10 <prvInitialiseNewTask+0x148>)
 8002ee2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	68f9      	ldr	r1, [r7, #12]
 8002ee8:	69b8      	ldr	r0, [r7, #24]
 8002eea:	f001 f941 	bl	8004170 <pxPortInitialiseStack>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ef2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d002      	beq.n	8002f00 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002efc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002efe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f00:	bf00      	nop
 8002f02:	3720      	adds	r7, #32
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	08004ce8 	.word	0x08004ce8
 8002f0c:	08004d08 	.word	0x08004d08
 8002f10:	08004cc8 	.word	0x08004cc8

08002f14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002f1c:	f001 fa52 	bl	80043c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002f20:	4b2d      	ldr	r3, [pc, #180]	; (8002fd8 <prvAddNewTaskToReadyList+0xc4>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	3301      	adds	r3, #1
 8002f26:	4a2c      	ldr	r2, [pc, #176]	; (8002fd8 <prvAddNewTaskToReadyList+0xc4>)
 8002f28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002f2a:	4b2c      	ldr	r3, [pc, #176]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d109      	bne.n	8002f46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002f32:	4a2a      	ldr	r2, [pc, #168]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002f38:	4b27      	ldr	r3, [pc, #156]	; (8002fd8 <prvAddNewTaskToReadyList+0xc4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d110      	bne.n	8002f62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002f40:	f000 fc26 	bl	8003790 <prvInitialiseTaskLists>
 8002f44:	e00d      	b.n	8002f62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002f46:	4b26      	ldr	r3, [pc, #152]	; (8002fe0 <prvAddNewTaskToReadyList+0xcc>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d109      	bne.n	8002f62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002f4e:	4b23      	ldr	r3, [pc, #140]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d802      	bhi.n	8002f62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002f5c:	4a1f      	ldr	r2, [pc, #124]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002f62:	4b20      	ldr	r3, [pc, #128]	; (8002fe4 <prvAddNewTaskToReadyList+0xd0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	3301      	adds	r3, #1
 8002f68:	4a1e      	ldr	r2, [pc, #120]	; (8002fe4 <prvAddNewTaskToReadyList+0xd0>)
 8002f6a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002f6c:	4b1d      	ldr	r3, [pc, #116]	; (8002fe4 <prvAddNewTaskToReadyList+0xd0>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f78:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <prvAddNewTaskToReadyList+0xd4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d903      	bls.n	8002f88 <prvAddNewTaskToReadyList+0x74>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f84:	4a18      	ldr	r2, [pc, #96]	; (8002fe8 <prvAddNewTaskToReadyList+0xd4>)
 8002f86:	6013      	str	r3, [r2, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	4413      	add	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4a15      	ldr	r2, [pc, #84]	; (8002fec <prvAddNewTaskToReadyList+0xd8>)
 8002f96:	441a      	add	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	3304      	adds	r3, #4
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4610      	mov	r0, r2
 8002fa0:	f7ff f843 	bl	800202a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002fa4:	f001 fa3e 	bl	8004424 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002fa8:	4b0d      	ldr	r3, [pc, #52]	; (8002fe0 <prvAddNewTaskToReadyList+0xcc>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d00e      	beq.n	8002fce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002fb0:	4b0a      	ldr	r3, [pc, #40]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d207      	bcs.n	8002fce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002fbe:	4b0c      	ldr	r3, [pc, #48]	; (8002ff0 <prvAddNewTaskToReadyList+0xdc>)
 8002fc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	f3bf 8f4f 	dsb	sy
 8002fca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	20000d7c 	.word	0x20000d7c
 8002fdc:	200008a8 	.word	0x200008a8
 8002fe0:	20000d88 	.word	0x20000d88
 8002fe4:	20000d98 	.word	0x20000d98
 8002fe8:	20000d84 	.word	0x20000d84
 8002fec:	200008ac 	.word	0x200008ac
 8002ff0:	e000ed04 	.word	0xe000ed04

08002ff4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d017      	beq.n	8003036 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003006:	4b13      	ldr	r3, [pc, #76]	; (8003054 <vTaskDelay+0x60>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00a      	beq.n	8003024 <vTaskDelay+0x30>
	__asm volatile
 800300e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003012:	f383 8811 	msr	BASEPRI, r3
 8003016:	f3bf 8f6f 	isb	sy
 800301a:	f3bf 8f4f 	dsb	sy
 800301e:	60bb      	str	r3, [r7, #8]
}
 8003020:	bf00      	nop
 8003022:	e7fe      	b.n	8003022 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003024:	f000 f88a 	bl	800313c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003028:	2100      	movs	r1, #0
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 fcfe 	bl	8003a2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003030:	f000 f892 	bl	8003158 <xTaskResumeAll>
 8003034:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d107      	bne.n	800304c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800303c:	4b06      	ldr	r3, [pc, #24]	; (8003058 <vTaskDelay+0x64>)
 800303e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003042:	601a      	str	r2, [r3, #0]
 8003044:	f3bf 8f4f 	dsb	sy
 8003048:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800304c:	bf00      	nop
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	20000da4 	.word	0x20000da4
 8003058:	e000ed04 	.word	0xe000ed04

0800305c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08a      	sub	sp, #40	; 0x28
 8003060:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003062:	2300      	movs	r3, #0
 8003064:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003066:	2300      	movs	r3, #0
 8003068:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800306a:	463a      	mov	r2, r7
 800306c:	1d39      	adds	r1, r7, #4
 800306e:	f107 0308 	add.w	r3, r7, #8
 8003072:	4618      	mov	r0, r3
 8003074:	f7fe ff78 	bl	8001f68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003078:	6839      	ldr	r1, [r7, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68ba      	ldr	r2, [r7, #8]
 800307e:	9202      	str	r2, [sp, #8]
 8003080:	9301      	str	r3, [sp, #4]
 8003082:	2300      	movs	r3, #0
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	2300      	movs	r3, #0
 8003088:	460a      	mov	r2, r1
 800308a:	4924      	ldr	r1, [pc, #144]	; (800311c <vTaskStartScheduler+0xc0>)
 800308c:	4824      	ldr	r0, [pc, #144]	; (8003120 <vTaskStartScheduler+0xc4>)
 800308e:	f7ff fdf9 	bl	8002c84 <xTaskCreateStatic>
 8003092:	4603      	mov	r3, r0
 8003094:	4a23      	ldr	r2, [pc, #140]	; (8003124 <vTaskStartScheduler+0xc8>)
 8003096:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003098:	4b22      	ldr	r3, [pc, #136]	; (8003124 <vTaskStartScheduler+0xc8>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d002      	beq.n	80030a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80030a0:	2301      	movs	r3, #1
 80030a2:	617b      	str	r3, [r7, #20]
 80030a4:	e001      	b.n	80030aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d102      	bne.n	80030b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80030b0:	f000 fd10 	bl	8003ad4 <xTimerCreateTimerTask>
 80030b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d11b      	bne.n	80030f4 <vTaskStartScheduler+0x98>
	__asm volatile
 80030bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c0:	f383 8811 	msr	BASEPRI, r3
 80030c4:	f3bf 8f6f 	isb	sy
 80030c8:	f3bf 8f4f 	dsb	sy
 80030cc:	613b      	str	r3, [r7, #16]
}
 80030ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80030d0:	4b15      	ldr	r3, [pc, #84]	; (8003128 <vTaskStartScheduler+0xcc>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	3354      	adds	r3, #84	; 0x54
 80030d6:	4a15      	ldr	r2, [pc, #84]	; (800312c <vTaskStartScheduler+0xd0>)
 80030d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80030da:	4b15      	ldr	r3, [pc, #84]	; (8003130 <vTaskStartScheduler+0xd4>)
 80030dc:	f04f 32ff 	mov.w	r2, #4294967295
 80030e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80030e2:	4b14      	ldr	r3, [pc, #80]	; (8003134 <vTaskStartScheduler+0xd8>)
 80030e4:	2201      	movs	r2, #1
 80030e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80030e8:	4b13      	ldr	r3, [pc, #76]	; (8003138 <vTaskStartScheduler+0xdc>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80030ee:	f001 f8c7 	bl	8004280 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80030f2:	e00e      	b.n	8003112 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030fa:	d10a      	bne.n	8003112 <vTaskStartScheduler+0xb6>
	__asm volatile
 80030fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003100:	f383 8811 	msr	BASEPRI, r3
 8003104:	f3bf 8f6f 	isb	sy
 8003108:	f3bf 8f4f 	dsb	sy
 800310c:	60fb      	str	r3, [r7, #12]
}
 800310e:	bf00      	nop
 8003110:	e7fe      	b.n	8003110 <vTaskStartScheduler+0xb4>
}
 8003112:	bf00      	nop
 8003114:	3718      	adds	r7, #24
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	08004c14 	.word	0x08004c14
 8003120:	08003761 	.word	0x08003761
 8003124:	20000da0 	.word	0x20000da0
 8003128:	200008a8 	.word	0x200008a8
 800312c:	20000010 	.word	0x20000010
 8003130:	20000d9c 	.word	0x20000d9c
 8003134:	20000d88 	.word	0x20000d88
 8003138:	20000d80 	.word	0x20000d80

0800313c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003140:	4b04      	ldr	r3, [pc, #16]	; (8003154 <vTaskSuspendAll+0x18>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	3301      	adds	r3, #1
 8003146:	4a03      	ldr	r2, [pc, #12]	; (8003154 <vTaskSuspendAll+0x18>)
 8003148:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800314a:	bf00      	nop
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	20000da4 	.word	0x20000da4

08003158 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003162:	2300      	movs	r3, #0
 8003164:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003166:	4b42      	ldr	r3, [pc, #264]	; (8003270 <xTaskResumeAll+0x118>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10a      	bne.n	8003184 <xTaskResumeAll+0x2c>
	__asm volatile
 800316e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003172:	f383 8811 	msr	BASEPRI, r3
 8003176:	f3bf 8f6f 	isb	sy
 800317a:	f3bf 8f4f 	dsb	sy
 800317e:	603b      	str	r3, [r7, #0]
}
 8003180:	bf00      	nop
 8003182:	e7fe      	b.n	8003182 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003184:	f001 f91e 	bl	80043c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003188:	4b39      	ldr	r3, [pc, #228]	; (8003270 <xTaskResumeAll+0x118>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	3b01      	subs	r3, #1
 800318e:	4a38      	ldr	r2, [pc, #224]	; (8003270 <xTaskResumeAll+0x118>)
 8003190:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003192:	4b37      	ldr	r3, [pc, #220]	; (8003270 <xTaskResumeAll+0x118>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d162      	bne.n	8003260 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800319a:	4b36      	ldr	r3, [pc, #216]	; (8003274 <xTaskResumeAll+0x11c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d05e      	beq.n	8003260 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80031a2:	e02f      	b.n	8003204 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031a4:	4b34      	ldr	r3, [pc, #208]	; (8003278 <xTaskResumeAll+0x120>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	3318      	adds	r3, #24
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7fe ff97 	bl	80020e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	3304      	adds	r3, #4
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fe ff92 	bl	80020e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031c4:	4b2d      	ldr	r3, [pc, #180]	; (800327c <xTaskResumeAll+0x124>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d903      	bls.n	80031d4 <xTaskResumeAll+0x7c>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d0:	4a2a      	ldr	r2, [pc, #168]	; (800327c <xTaskResumeAll+0x124>)
 80031d2:	6013      	str	r3, [r2, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031d8:	4613      	mov	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4a27      	ldr	r2, [pc, #156]	; (8003280 <xTaskResumeAll+0x128>)
 80031e2:	441a      	add	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	3304      	adds	r3, #4
 80031e8:	4619      	mov	r1, r3
 80031ea:	4610      	mov	r0, r2
 80031ec:	f7fe ff1d 	bl	800202a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f4:	4b23      	ldr	r3, [pc, #140]	; (8003284 <xTaskResumeAll+0x12c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d302      	bcc.n	8003204 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80031fe:	4b22      	ldr	r3, [pc, #136]	; (8003288 <xTaskResumeAll+0x130>)
 8003200:	2201      	movs	r2, #1
 8003202:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003204:	4b1c      	ldr	r3, [pc, #112]	; (8003278 <xTaskResumeAll+0x120>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1cb      	bne.n	80031a4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003212:	f000 fb5f 	bl	80038d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003216:	4b1d      	ldr	r3, [pc, #116]	; (800328c <xTaskResumeAll+0x134>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d010      	beq.n	8003244 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003222:	f000 f847 	bl	80032b4 <xTaskIncrementTick>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d002      	beq.n	8003232 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800322c:	4b16      	ldr	r3, [pc, #88]	; (8003288 <xTaskResumeAll+0x130>)
 800322e:	2201      	movs	r2, #1
 8003230:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3b01      	subs	r3, #1
 8003236:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1f1      	bne.n	8003222 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800323e:	4b13      	ldr	r3, [pc, #76]	; (800328c <xTaskResumeAll+0x134>)
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003244:	4b10      	ldr	r3, [pc, #64]	; (8003288 <xTaskResumeAll+0x130>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d009      	beq.n	8003260 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800324c:	2301      	movs	r3, #1
 800324e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003250:	4b0f      	ldr	r3, [pc, #60]	; (8003290 <xTaskResumeAll+0x138>)
 8003252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003256:	601a      	str	r2, [r3, #0]
 8003258:	f3bf 8f4f 	dsb	sy
 800325c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003260:	f001 f8e0 	bl	8004424 <vPortExitCritical>

	return xAlreadyYielded;
 8003264:	68bb      	ldr	r3, [r7, #8]
}
 8003266:	4618      	mov	r0, r3
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	20000da4 	.word	0x20000da4
 8003274:	20000d7c 	.word	0x20000d7c
 8003278:	20000d3c 	.word	0x20000d3c
 800327c:	20000d84 	.word	0x20000d84
 8003280:	200008ac 	.word	0x200008ac
 8003284:	200008a8 	.word	0x200008a8
 8003288:	20000d90 	.word	0x20000d90
 800328c:	20000d8c 	.word	0x20000d8c
 8003290:	e000ed04 	.word	0xe000ed04

08003294 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800329a:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <xTaskGetTickCount+0x1c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80032a0:	687b      	ldr	r3, [r7, #4]
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	20000d80 	.word	0x20000d80

080032b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032be:	4b4f      	ldr	r3, [pc, #316]	; (80033fc <xTaskIncrementTick+0x148>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f040 808f 	bne.w	80033e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80032c8:	4b4d      	ldr	r3, [pc, #308]	; (8003400 <xTaskIncrementTick+0x14c>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	3301      	adds	r3, #1
 80032ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80032d0:	4a4b      	ldr	r2, [pc, #300]	; (8003400 <xTaskIncrementTick+0x14c>)
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d120      	bne.n	800331e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80032dc:	4b49      	ldr	r3, [pc, #292]	; (8003404 <xTaskIncrementTick+0x150>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00a      	beq.n	80032fc <xTaskIncrementTick+0x48>
	__asm volatile
 80032e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ea:	f383 8811 	msr	BASEPRI, r3
 80032ee:	f3bf 8f6f 	isb	sy
 80032f2:	f3bf 8f4f 	dsb	sy
 80032f6:	603b      	str	r3, [r7, #0]
}
 80032f8:	bf00      	nop
 80032fa:	e7fe      	b.n	80032fa <xTaskIncrementTick+0x46>
 80032fc:	4b41      	ldr	r3, [pc, #260]	; (8003404 <xTaskIncrementTick+0x150>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	60fb      	str	r3, [r7, #12]
 8003302:	4b41      	ldr	r3, [pc, #260]	; (8003408 <xTaskIncrementTick+0x154>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a3f      	ldr	r2, [pc, #252]	; (8003404 <xTaskIncrementTick+0x150>)
 8003308:	6013      	str	r3, [r2, #0]
 800330a:	4a3f      	ldr	r2, [pc, #252]	; (8003408 <xTaskIncrementTick+0x154>)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6013      	str	r3, [r2, #0]
 8003310:	4b3e      	ldr	r3, [pc, #248]	; (800340c <xTaskIncrementTick+0x158>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	3301      	adds	r3, #1
 8003316:	4a3d      	ldr	r2, [pc, #244]	; (800340c <xTaskIncrementTick+0x158>)
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	f000 fadb 	bl	80038d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800331e:	4b3c      	ldr	r3, [pc, #240]	; (8003410 <xTaskIncrementTick+0x15c>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	429a      	cmp	r2, r3
 8003326:	d349      	bcc.n	80033bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003328:	4b36      	ldr	r3, [pc, #216]	; (8003404 <xTaskIncrementTick+0x150>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d104      	bne.n	800333c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003332:	4b37      	ldr	r3, [pc, #220]	; (8003410 <xTaskIncrementTick+0x15c>)
 8003334:	f04f 32ff 	mov.w	r2, #4294967295
 8003338:	601a      	str	r2, [r3, #0]
					break;
 800333a:	e03f      	b.n	80033bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800333c:	4b31      	ldr	r3, [pc, #196]	; (8003404 <xTaskIncrementTick+0x150>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	429a      	cmp	r2, r3
 8003352:	d203      	bcs.n	800335c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003354:	4a2e      	ldr	r2, [pc, #184]	; (8003410 <xTaskIncrementTick+0x15c>)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800335a:	e02f      	b.n	80033bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	3304      	adds	r3, #4
 8003360:	4618      	mov	r0, r3
 8003362:	f7fe febf 	bl	80020e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800336a:	2b00      	cmp	r3, #0
 800336c:	d004      	beq.n	8003378 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	3318      	adds	r3, #24
 8003372:	4618      	mov	r0, r3
 8003374:	f7fe feb6 	bl	80020e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800337c:	4b25      	ldr	r3, [pc, #148]	; (8003414 <xTaskIncrementTick+0x160>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	429a      	cmp	r2, r3
 8003382:	d903      	bls.n	800338c <xTaskIncrementTick+0xd8>
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003388:	4a22      	ldr	r2, [pc, #136]	; (8003414 <xTaskIncrementTick+0x160>)
 800338a:	6013      	str	r3, [r2, #0]
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003390:	4613      	mov	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	4413      	add	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	4a1f      	ldr	r2, [pc, #124]	; (8003418 <xTaskIncrementTick+0x164>)
 800339a:	441a      	add	r2, r3
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	3304      	adds	r3, #4
 80033a0:	4619      	mov	r1, r3
 80033a2:	4610      	mov	r0, r2
 80033a4:	f7fe fe41 	bl	800202a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033ac:	4b1b      	ldr	r3, [pc, #108]	; (800341c <xTaskIncrementTick+0x168>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d3b8      	bcc.n	8003328 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80033b6:	2301      	movs	r3, #1
 80033b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033ba:	e7b5      	b.n	8003328 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80033bc:	4b17      	ldr	r3, [pc, #92]	; (800341c <xTaskIncrementTick+0x168>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033c2:	4915      	ldr	r1, [pc, #84]	; (8003418 <xTaskIncrementTick+0x164>)
 80033c4:	4613      	mov	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d901      	bls.n	80033d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80033d4:	2301      	movs	r3, #1
 80033d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80033d8:	4b11      	ldr	r3, [pc, #68]	; (8003420 <xTaskIncrementTick+0x16c>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d007      	beq.n	80033f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80033e0:	2301      	movs	r3, #1
 80033e2:	617b      	str	r3, [r7, #20]
 80033e4:	e004      	b.n	80033f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80033e6:	4b0f      	ldr	r3, [pc, #60]	; (8003424 <xTaskIncrementTick+0x170>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	3301      	adds	r3, #1
 80033ec:	4a0d      	ldr	r2, [pc, #52]	; (8003424 <xTaskIncrementTick+0x170>)
 80033ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80033f0:	697b      	ldr	r3, [r7, #20]
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3718      	adds	r7, #24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	20000da4 	.word	0x20000da4
 8003400:	20000d80 	.word	0x20000d80
 8003404:	20000d34 	.word	0x20000d34
 8003408:	20000d38 	.word	0x20000d38
 800340c:	20000d94 	.word	0x20000d94
 8003410:	20000d9c 	.word	0x20000d9c
 8003414:	20000d84 	.word	0x20000d84
 8003418:	200008ac 	.word	0x200008ac
 800341c:	200008a8 	.word	0x200008a8
 8003420:	20000d90 	.word	0x20000d90
 8003424:	20000d8c 	.word	0x20000d8c

08003428 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800342e:	4b2a      	ldr	r3, [pc, #168]	; (80034d8 <vTaskSwitchContext+0xb0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d003      	beq.n	800343e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003436:	4b29      	ldr	r3, [pc, #164]	; (80034dc <vTaskSwitchContext+0xb4>)
 8003438:	2201      	movs	r2, #1
 800343a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800343c:	e046      	b.n	80034cc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800343e:	4b27      	ldr	r3, [pc, #156]	; (80034dc <vTaskSwitchContext+0xb4>)
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003444:	4b26      	ldr	r3, [pc, #152]	; (80034e0 <vTaskSwitchContext+0xb8>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	e010      	b.n	800346e <vTaskSwitchContext+0x46>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10a      	bne.n	8003468 <vTaskSwitchContext+0x40>
	__asm volatile
 8003452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003456:	f383 8811 	msr	BASEPRI, r3
 800345a:	f3bf 8f6f 	isb	sy
 800345e:	f3bf 8f4f 	dsb	sy
 8003462:	607b      	str	r3, [r7, #4]
}
 8003464:	bf00      	nop
 8003466:	e7fe      	b.n	8003466 <vTaskSwitchContext+0x3e>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	3b01      	subs	r3, #1
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	491d      	ldr	r1, [pc, #116]	; (80034e4 <vTaskSwitchContext+0xbc>)
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	4613      	mov	r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	4413      	add	r3, r2
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	440b      	add	r3, r1
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0e4      	beq.n	800344c <vTaskSwitchContext+0x24>
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	4613      	mov	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	4413      	add	r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4a15      	ldr	r2, [pc, #84]	; (80034e4 <vTaskSwitchContext+0xbc>)
 800348e:	4413      	add	r3, r2
 8003490:	60bb      	str	r3, [r7, #8]
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	605a      	str	r2, [r3, #4]
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	3308      	adds	r3, #8
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d104      	bne.n	80034b2 <vTaskSwitchContext+0x8a>
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	605a      	str	r2, [r3, #4]
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4a0b      	ldr	r2, [pc, #44]	; (80034e8 <vTaskSwitchContext+0xc0>)
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	4a08      	ldr	r2, [pc, #32]	; (80034e0 <vTaskSwitchContext+0xb8>)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80034c2:	4b09      	ldr	r3, [pc, #36]	; (80034e8 <vTaskSwitchContext+0xc0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	3354      	adds	r3, #84	; 0x54
 80034c8:	4a08      	ldr	r2, [pc, #32]	; (80034ec <vTaskSwitchContext+0xc4>)
 80034ca:	6013      	str	r3, [r2, #0]
}
 80034cc:	bf00      	nop
 80034ce:	3714      	adds	r7, #20
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	20000da4 	.word	0x20000da4
 80034dc:	20000d90 	.word	0x20000d90
 80034e0:	20000d84 	.word	0x20000d84
 80034e4:	200008ac 	.word	0x200008ac
 80034e8:	200008a8 	.word	0x200008a8
 80034ec:	20000010 	.word	0x20000010

080034f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10a      	bne.n	8003516 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003504:	f383 8811 	msr	BASEPRI, r3
 8003508:	f3bf 8f6f 	isb	sy
 800350c:	f3bf 8f4f 	dsb	sy
 8003510:	60fb      	str	r3, [r7, #12]
}
 8003512:	bf00      	nop
 8003514:	e7fe      	b.n	8003514 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003516:	4b07      	ldr	r3, [pc, #28]	; (8003534 <vTaskPlaceOnEventList+0x44>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	3318      	adds	r3, #24
 800351c:	4619      	mov	r1, r3
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f7fe fda7 	bl	8002072 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003524:	2101      	movs	r1, #1
 8003526:	6838      	ldr	r0, [r7, #0]
 8003528:	f000 fa80 	bl	8003a2c <prvAddCurrentTaskToDelayedList>
}
 800352c:	bf00      	nop
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	200008a8 	.word	0x200008a8

08003538 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10a      	bne.n	8003560 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800354a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800354e:	f383 8811 	msr	BASEPRI, r3
 8003552:	f3bf 8f6f 	isb	sy
 8003556:	f3bf 8f4f 	dsb	sy
 800355a:	617b      	str	r3, [r7, #20]
}
 800355c:	bf00      	nop
 800355e:	e7fe      	b.n	800355e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003560:	4b0a      	ldr	r3, [pc, #40]	; (800358c <vTaskPlaceOnEventListRestricted+0x54>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	3318      	adds	r3, #24
 8003566:	4619      	mov	r1, r3
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f7fe fd5e 	bl	800202a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d002      	beq.n	800357a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003574:	f04f 33ff 	mov.w	r3, #4294967295
 8003578:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	68b8      	ldr	r0, [r7, #8]
 800357e:	f000 fa55 	bl	8003a2c <prvAddCurrentTaskToDelayedList>
	}
 8003582:	bf00      	nop
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	200008a8 	.word	0x200008a8

08003590 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d10a      	bne.n	80035bc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80035a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035aa:	f383 8811 	msr	BASEPRI, r3
 80035ae:	f3bf 8f6f 	isb	sy
 80035b2:	f3bf 8f4f 	dsb	sy
 80035b6:	60fb      	str	r3, [r7, #12]
}
 80035b8:	bf00      	nop
 80035ba:	e7fe      	b.n	80035ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	3318      	adds	r3, #24
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7fe fd8f 	bl	80020e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035c6:	4b1e      	ldr	r3, [pc, #120]	; (8003640 <xTaskRemoveFromEventList+0xb0>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d11d      	bne.n	800360a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	3304      	adds	r3, #4
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fe fd86 	bl	80020e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035dc:	4b19      	ldr	r3, [pc, #100]	; (8003644 <xTaskRemoveFromEventList+0xb4>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d903      	bls.n	80035ec <xTaskRemoveFromEventList+0x5c>
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e8:	4a16      	ldr	r2, [pc, #88]	; (8003644 <xTaskRemoveFromEventList+0xb4>)
 80035ea:	6013      	str	r3, [r2, #0]
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035f0:	4613      	mov	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4413      	add	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4a13      	ldr	r2, [pc, #76]	; (8003648 <xTaskRemoveFromEventList+0xb8>)
 80035fa:	441a      	add	r2, r3
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	3304      	adds	r3, #4
 8003600:	4619      	mov	r1, r3
 8003602:	4610      	mov	r0, r2
 8003604:	f7fe fd11 	bl	800202a <vListInsertEnd>
 8003608:	e005      	b.n	8003616 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	3318      	adds	r3, #24
 800360e:	4619      	mov	r1, r3
 8003610:	480e      	ldr	r0, [pc, #56]	; (800364c <xTaskRemoveFromEventList+0xbc>)
 8003612:	f7fe fd0a 	bl	800202a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800361a:	4b0d      	ldr	r3, [pc, #52]	; (8003650 <xTaskRemoveFromEventList+0xc0>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003620:	429a      	cmp	r2, r3
 8003622:	d905      	bls.n	8003630 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003624:	2301      	movs	r3, #1
 8003626:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003628:	4b0a      	ldr	r3, [pc, #40]	; (8003654 <xTaskRemoveFromEventList+0xc4>)
 800362a:	2201      	movs	r2, #1
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	e001      	b.n	8003634 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003630:	2300      	movs	r3, #0
 8003632:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003634:	697b      	ldr	r3, [r7, #20]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	20000da4 	.word	0x20000da4
 8003644:	20000d84 	.word	0x20000d84
 8003648:	200008ac 	.word	0x200008ac
 800364c:	20000d3c 	.word	0x20000d3c
 8003650:	200008a8 	.word	0x200008a8
 8003654:	20000d90 	.word	0x20000d90

08003658 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003660:	4b06      	ldr	r3, [pc, #24]	; (800367c <vTaskInternalSetTimeOutState+0x24>)
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003668:	4b05      	ldr	r3, [pc, #20]	; (8003680 <vTaskInternalSetTimeOutState+0x28>)
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	605a      	str	r2, [r3, #4]
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	20000d94 	.word	0x20000d94
 8003680:	20000d80 	.word	0x20000d80

08003684 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b088      	sub	sp, #32
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d10a      	bne.n	80036aa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003698:	f383 8811 	msr	BASEPRI, r3
 800369c:	f3bf 8f6f 	isb	sy
 80036a0:	f3bf 8f4f 	dsb	sy
 80036a4:	613b      	str	r3, [r7, #16]
}
 80036a6:	bf00      	nop
 80036a8:	e7fe      	b.n	80036a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10a      	bne.n	80036c6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80036b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b4:	f383 8811 	msr	BASEPRI, r3
 80036b8:	f3bf 8f6f 	isb	sy
 80036bc:	f3bf 8f4f 	dsb	sy
 80036c0:	60fb      	str	r3, [r7, #12]
}
 80036c2:	bf00      	nop
 80036c4:	e7fe      	b.n	80036c4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80036c6:	f000 fe7d 	bl	80043c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80036ca:	4b1d      	ldr	r3, [pc, #116]	; (8003740 <xTaskCheckForTimeOut+0xbc>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e2:	d102      	bne.n	80036ea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80036e4:	2300      	movs	r3, #0
 80036e6:	61fb      	str	r3, [r7, #28]
 80036e8:	e023      	b.n	8003732 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	4b15      	ldr	r3, [pc, #84]	; (8003744 <xTaskCheckForTimeOut+0xc0>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d007      	beq.n	8003706 <xTaskCheckForTimeOut+0x82>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d302      	bcc.n	8003706 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003700:	2301      	movs	r3, #1
 8003702:	61fb      	str	r3, [r7, #28]
 8003704:	e015      	b.n	8003732 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	429a      	cmp	r2, r3
 800370e:	d20b      	bcs.n	8003728 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	1ad2      	subs	r2, r2, r3
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f7ff ff9b 	bl	8003658 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
 8003726:	e004      	b.n	8003732 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	2200      	movs	r2, #0
 800372c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800372e:	2301      	movs	r3, #1
 8003730:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003732:	f000 fe77 	bl	8004424 <vPortExitCritical>

	return xReturn;
 8003736:	69fb      	ldr	r3, [r7, #28]
}
 8003738:	4618      	mov	r0, r3
 800373a:	3720      	adds	r7, #32
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	20000d80 	.word	0x20000d80
 8003744:	20000d94 	.word	0x20000d94

08003748 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003748:	b480      	push	{r7}
 800374a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800374c:	4b03      	ldr	r3, [pc, #12]	; (800375c <vTaskMissedYield+0x14>)
 800374e:	2201      	movs	r2, #1
 8003750:	601a      	str	r2, [r3, #0]
}
 8003752:	bf00      	nop
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	20000d90 	.word	0x20000d90

08003760 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003768:	f000 f852 	bl	8003810 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800376c:	4b06      	ldr	r3, [pc, #24]	; (8003788 <prvIdleTask+0x28>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d9f9      	bls.n	8003768 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003774:	4b05      	ldr	r3, [pc, #20]	; (800378c <prvIdleTask+0x2c>)
 8003776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	f3bf 8f4f 	dsb	sy
 8003780:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003784:	e7f0      	b.n	8003768 <prvIdleTask+0x8>
 8003786:	bf00      	nop
 8003788:	200008ac 	.word	0x200008ac
 800378c:	e000ed04 	.word	0xe000ed04

08003790 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003796:	2300      	movs	r3, #0
 8003798:	607b      	str	r3, [r7, #4]
 800379a:	e00c      	b.n	80037b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4413      	add	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4a12      	ldr	r2, [pc, #72]	; (80037f0 <prvInitialiseTaskLists+0x60>)
 80037a8:	4413      	add	r3, r2
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fe fc10 	bl	8001fd0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	3301      	adds	r3, #1
 80037b4:	607b      	str	r3, [r7, #4]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b37      	cmp	r3, #55	; 0x37
 80037ba:	d9ef      	bls.n	800379c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80037bc:	480d      	ldr	r0, [pc, #52]	; (80037f4 <prvInitialiseTaskLists+0x64>)
 80037be:	f7fe fc07 	bl	8001fd0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80037c2:	480d      	ldr	r0, [pc, #52]	; (80037f8 <prvInitialiseTaskLists+0x68>)
 80037c4:	f7fe fc04 	bl	8001fd0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80037c8:	480c      	ldr	r0, [pc, #48]	; (80037fc <prvInitialiseTaskLists+0x6c>)
 80037ca:	f7fe fc01 	bl	8001fd0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80037ce:	480c      	ldr	r0, [pc, #48]	; (8003800 <prvInitialiseTaskLists+0x70>)
 80037d0:	f7fe fbfe 	bl	8001fd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80037d4:	480b      	ldr	r0, [pc, #44]	; (8003804 <prvInitialiseTaskLists+0x74>)
 80037d6:	f7fe fbfb 	bl	8001fd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80037da:	4b0b      	ldr	r3, [pc, #44]	; (8003808 <prvInitialiseTaskLists+0x78>)
 80037dc:	4a05      	ldr	r2, [pc, #20]	; (80037f4 <prvInitialiseTaskLists+0x64>)
 80037de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80037e0:	4b0a      	ldr	r3, [pc, #40]	; (800380c <prvInitialiseTaskLists+0x7c>)
 80037e2:	4a05      	ldr	r2, [pc, #20]	; (80037f8 <prvInitialiseTaskLists+0x68>)
 80037e4:	601a      	str	r2, [r3, #0]
}
 80037e6:	bf00      	nop
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	200008ac 	.word	0x200008ac
 80037f4:	20000d0c 	.word	0x20000d0c
 80037f8:	20000d20 	.word	0x20000d20
 80037fc:	20000d3c 	.word	0x20000d3c
 8003800:	20000d50 	.word	0x20000d50
 8003804:	20000d68 	.word	0x20000d68
 8003808:	20000d34 	.word	0x20000d34
 800380c:	20000d38 	.word	0x20000d38

08003810 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003816:	e019      	b.n	800384c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003818:	f000 fdd4 	bl	80043c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800381c:	4b10      	ldr	r3, [pc, #64]	; (8003860 <prvCheckTasksWaitingTermination+0x50>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3304      	adds	r3, #4
 8003828:	4618      	mov	r0, r3
 800382a:	f7fe fc5b 	bl	80020e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800382e:	4b0d      	ldr	r3, [pc, #52]	; (8003864 <prvCheckTasksWaitingTermination+0x54>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	3b01      	subs	r3, #1
 8003834:	4a0b      	ldr	r2, [pc, #44]	; (8003864 <prvCheckTasksWaitingTermination+0x54>)
 8003836:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003838:	4b0b      	ldr	r3, [pc, #44]	; (8003868 <prvCheckTasksWaitingTermination+0x58>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	3b01      	subs	r3, #1
 800383e:	4a0a      	ldr	r2, [pc, #40]	; (8003868 <prvCheckTasksWaitingTermination+0x58>)
 8003840:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003842:	f000 fdef 	bl	8004424 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f810 	bl	800386c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800384c:	4b06      	ldr	r3, [pc, #24]	; (8003868 <prvCheckTasksWaitingTermination+0x58>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1e1      	bne.n	8003818 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003854:	bf00      	nop
 8003856:	bf00      	nop
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	20000d50 	.word	0x20000d50
 8003864:	20000d7c 	.word	0x20000d7c
 8003868:	20000d64 	.word	0x20000d64

0800386c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3354      	adds	r3, #84	; 0x54
 8003878:	4618      	mov	r0, r3
 800387a:	f001 f8f9 	bl	8004a70 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003884:	2b00      	cmp	r3, #0
 8003886:	d108      	bne.n	800389a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388c:	4618      	mov	r0, r3
 800388e:	f000 ff87 	bl	80047a0 <vPortFree>
				vPortFree( pxTCB );
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 ff84 	bl	80047a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003898:	e018      	b.n	80038cc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d103      	bne.n	80038ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 ff7b 	bl	80047a0 <vPortFree>
	}
 80038aa:	e00f      	b.n	80038cc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d00a      	beq.n	80038cc <prvDeleteTCB+0x60>
	__asm volatile
 80038b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ba:	f383 8811 	msr	BASEPRI, r3
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f3bf 8f4f 	dsb	sy
 80038c6:	60fb      	str	r3, [r7, #12]
}
 80038c8:	bf00      	nop
 80038ca:	e7fe      	b.n	80038ca <prvDeleteTCB+0x5e>
	}
 80038cc:	bf00      	nop
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038da:	4b0c      	ldr	r3, [pc, #48]	; (800390c <prvResetNextTaskUnblockTime+0x38>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d104      	bne.n	80038ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80038e4:	4b0a      	ldr	r3, [pc, #40]	; (8003910 <prvResetNextTaskUnblockTime+0x3c>)
 80038e6:	f04f 32ff 	mov.w	r2, #4294967295
 80038ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80038ec:	e008      	b.n	8003900 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038ee:	4b07      	ldr	r3, [pc, #28]	; (800390c <prvResetNextTaskUnblockTime+0x38>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	4a04      	ldr	r2, [pc, #16]	; (8003910 <prvResetNextTaskUnblockTime+0x3c>)
 80038fe:	6013      	str	r3, [r2, #0]
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	20000d34 	.word	0x20000d34
 8003910:	20000d9c 	.word	0x20000d9c

08003914 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800391a:	4b0b      	ldr	r3, [pc, #44]	; (8003948 <xTaskGetSchedulerState+0x34>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d102      	bne.n	8003928 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003922:	2301      	movs	r3, #1
 8003924:	607b      	str	r3, [r7, #4]
 8003926:	e008      	b.n	800393a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003928:	4b08      	ldr	r3, [pc, #32]	; (800394c <xTaskGetSchedulerState+0x38>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d102      	bne.n	8003936 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003930:	2302      	movs	r3, #2
 8003932:	607b      	str	r3, [r7, #4]
 8003934:	e001      	b.n	800393a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003936:	2300      	movs	r3, #0
 8003938:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800393a:	687b      	ldr	r3, [r7, #4]
	}
 800393c:	4618      	mov	r0, r3
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr
 8003948:	20000d88 	.word	0x20000d88
 800394c:	20000da4 	.word	0x20000da4

08003950 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800395c:	2300      	movs	r3, #0
 800395e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d056      	beq.n	8003a14 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003966:	4b2e      	ldr	r3, [pc, #184]	; (8003a20 <xTaskPriorityDisinherit+0xd0>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	429a      	cmp	r2, r3
 800396e:	d00a      	beq.n	8003986 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003974:	f383 8811 	msr	BASEPRI, r3
 8003978:	f3bf 8f6f 	isb	sy
 800397c:	f3bf 8f4f 	dsb	sy
 8003980:	60fb      	str	r3, [r7, #12]
}
 8003982:	bf00      	nop
 8003984:	e7fe      	b.n	8003984 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10a      	bne.n	80039a4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800398e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003992:	f383 8811 	msr	BASEPRI, r3
 8003996:	f3bf 8f6f 	isb	sy
 800399a:	f3bf 8f4f 	dsb	sy
 800399e:	60bb      	str	r3, [r7, #8]
}
 80039a0:	bf00      	nop
 80039a2:	e7fe      	b.n	80039a2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039a8:	1e5a      	subs	r2, r3, #1
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d02c      	beq.n	8003a14 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d128      	bne.n	8003a14 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	3304      	adds	r3, #4
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fe fb8c 	bl	80020e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e4:	4b0f      	ldr	r3, [pc, #60]	; (8003a24 <xTaskPriorityDisinherit+0xd4>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d903      	bls.n	80039f4 <xTaskPriorityDisinherit+0xa4>
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f0:	4a0c      	ldr	r2, [pc, #48]	; (8003a24 <xTaskPriorityDisinherit+0xd4>)
 80039f2:	6013      	str	r3, [r2, #0]
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039f8:	4613      	mov	r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4a09      	ldr	r2, [pc, #36]	; (8003a28 <xTaskPriorityDisinherit+0xd8>)
 8003a02:	441a      	add	r2, r3
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	3304      	adds	r3, #4
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4610      	mov	r0, r2
 8003a0c:	f7fe fb0d 	bl	800202a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003a10:	2301      	movs	r3, #1
 8003a12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003a14:	697b      	ldr	r3, [r7, #20]
	}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3718      	adds	r7, #24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	200008a8 	.word	0x200008a8
 8003a24:	20000d84 	.word	0x20000d84
 8003a28:	200008ac 	.word	0x200008ac

08003a2c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003a36:	4b21      	ldr	r3, [pc, #132]	; (8003abc <prvAddCurrentTaskToDelayedList+0x90>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a3c:	4b20      	ldr	r3, [pc, #128]	; (8003ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3304      	adds	r3, #4
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fe fb4e 	bl	80020e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4e:	d10a      	bne.n	8003a66 <prvAddCurrentTaskToDelayedList+0x3a>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d007      	beq.n	8003a66 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a56:	4b1a      	ldr	r3, [pc, #104]	; (8003ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	3304      	adds	r3, #4
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	4819      	ldr	r0, [pc, #100]	; (8003ac4 <prvAddCurrentTaskToDelayedList+0x98>)
 8003a60:	f7fe fae3 	bl	800202a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003a64:	e026      	b.n	8003ab4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a6e:	4b14      	ldr	r3, [pc, #80]	; (8003ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d209      	bcs.n	8003a92 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a7e:	4b12      	ldr	r3, [pc, #72]	; (8003ac8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	4b0f      	ldr	r3, [pc, #60]	; (8003ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	3304      	adds	r3, #4
 8003a88:	4619      	mov	r1, r3
 8003a8a:	4610      	mov	r0, r2
 8003a8c:	f7fe faf1 	bl	8002072 <vListInsert>
}
 8003a90:	e010      	b.n	8003ab4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a92:	4b0e      	ldr	r3, [pc, #56]	; (8003acc <prvAddCurrentTaskToDelayedList+0xa0>)
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	4b0a      	ldr	r3, [pc, #40]	; (8003ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4610      	mov	r0, r2
 8003aa0:	f7fe fae7 	bl	8002072 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003aa4:	4b0a      	ldr	r3, [pc, #40]	; (8003ad0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d202      	bcs.n	8003ab4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003aae:	4a08      	ldr	r2, [pc, #32]	; (8003ad0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	6013      	str	r3, [r2, #0]
}
 8003ab4:	bf00      	nop
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	20000d80 	.word	0x20000d80
 8003ac0:	200008a8 	.word	0x200008a8
 8003ac4:	20000d68 	.word	0x20000d68
 8003ac8:	20000d38 	.word	0x20000d38
 8003acc:	20000d34 	.word	0x20000d34
 8003ad0:	20000d9c 	.word	0x20000d9c

08003ad4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b08a      	sub	sp, #40	; 0x28
 8003ad8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003ada:	2300      	movs	r3, #0
 8003adc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003ade:	f000 fb07 	bl	80040f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003ae2:	4b1c      	ldr	r3, [pc, #112]	; (8003b54 <xTimerCreateTimerTask+0x80>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d021      	beq.n	8003b2e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003aee:	2300      	movs	r3, #0
 8003af0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003af2:	1d3a      	adds	r2, r7, #4
 8003af4:	f107 0108 	add.w	r1, r7, #8
 8003af8:	f107 030c 	add.w	r3, r7, #12
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7fe fa4d 	bl	8001f9c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	9202      	str	r2, [sp, #8]
 8003b0a:	9301      	str	r3, [sp, #4]
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	2300      	movs	r3, #0
 8003b12:	460a      	mov	r2, r1
 8003b14:	4910      	ldr	r1, [pc, #64]	; (8003b58 <xTimerCreateTimerTask+0x84>)
 8003b16:	4811      	ldr	r0, [pc, #68]	; (8003b5c <xTimerCreateTimerTask+0x88>)
 8003b18:	f7ff f8b4 	bl	8002c84 <xTaskCreateStatic>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	4a10      	ldr	r2, [pc, #64]	; (8003b60 <xTimerCreateTimerTask+0x8c>)
 8003b20:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003b22:	4b0f      	ldr	r3, [pc, #60]	; (8003b60 <xTimerCreateTimerTask+0x8c>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d10a      	bne.n	8003b4a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b38:	f383 8811 	msr	BASEPRI, r3
 8003b3c:	f3bf 8f6f 	isb	sy
 8003b40:	f3bf 8f4f 	dsb	sy
 8003b44:	613b      	str	r3, [r7, #16]
}
 8003b46:	bf00      	nop
 8003b48:	e7fe      	b.n	8003b48 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003b4a:	697b      	ldr	r3, [r7, #20]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3718      	adds	r7, #24
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	20000dd8 	.word	0x20000dd8
 8003b58:	08004c1c 	.word	0x08004c1c
 8003b5c:	08003c99 	.word	0x08003c99
 8003b60:	20000ddc 	.word	0x20000ddc

08003b64 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b08a      	sub	sp, #40	; 0x28
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
 8003b70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003b72:	2300      	movs	r3, #0
 8003b74:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10a      	bne.n	8003b92 <xTimerGenericCommand+0x2e>
	__asm volatile
 8003b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b80:	f383 8811 	msr	BASEPRI, r3
 8003b84:	f3bf 8f6f 	isb	sy
 8003b88:	f3bf 8f4f 	dsb	sy
 8003b8c:	623b      	str	r3, [r7, #32]
}
 8003b8e:	bf00      	nop
 8003b90:	e7fe      	b.n	8003b90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003b92:	4b1a      	ldr	r3, [pc, #104]	; (8003bfc <xTimerGenericCommand+0x98>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d02a      	beq.n	8003bf0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b05      	cmp	r3, #5
 8003baa:	dc18      	bgt.n	8003bde <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003bac:	f7ff feb2 	bl	8003914 <xTaskGetSchedulerState>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d109      	bne.n	8003bca <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003bb6:	4b11      	ldr	r3, [pc, #68]	; (8003bfc <xTimerGenericCommand+0x98>)
 8003bb8:	6818      	ldr	r0, [r3, #0]
 8003bba:	f107 0110 	add.w	r1, r7, #16
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bc2:	f7fe fbf7 	bl	80023b4 <xQueueGenericSend>
 8003bc6:	6278      	str	r0, [r7, #36]	; 0x24
 8003bc8:	e012      	b.n	8003bf0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003bca:	4b0c      	ldr	r3, [pc, #48]	; (8003bfc <xTimerGenericCommand+0x98>)
 8003bcc:	6818      	ldr	r0, [r3, #0]
 8003bce:	f107 0110 	add.w	r1, r7, #16
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f7fe fbed 	bl	80023b4 <xQueueGenericSend>
 8003bda:	6278      	str	r0, [r7, #36]	; 0x24
 8003bdc:	e008      	b.n	8003bf0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003bde:	4b07      	ldr	r3, [pc, #28]	; (8003bfc <xTimerGenericCommand+0x98>)
 8003be0:	6818      	ldr	r0, [r3, #0]
 8003be2:	f107 0110 	add.w	r1, r7, #16
 8003be6:	2300      	movs	r3, #0
 8003be8:	683a      	ldr	r2, [r7, #0]
 8003bea:	f7fe fce1 	bl	80025b0 <xQueueGenericSendFromISR>
 8003bee:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3728      	adds	r7, #40	; 0x28
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	20000dd8 	.word	0x20000dd8

08003c00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af02      	add	r7, sp, #8
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c0a:	4b22      	ldr	r3, [pc, #136]	; (8003c94 <prvProcessExpiredTimer+0x94>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	3304      	adds	r3, #4
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7fe fa63 	bl	80020e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d022      	beq.n	8003c72 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	699a      	ldr	r2, [r3, #24]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	18d1      	adds	r1, r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	6978      	ldr	r0, [r7, #20]
 8003c3a:	f000 f8d1 	bl	8003de0 <prvInsertTimerInActiveList>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d01f      	beq.n	8003c84 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003c44:	2300      	movs	r3, #0
 8003c46:	9300      	str	r3, [sp, #0]
 8003c48:	2300      	movs	r3, #0
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	2100      	movs	r1, #0
 8003c4e:	6978      	ldr	r0, [r7, #20]
 8003c50:	f7ff ff88 	bl	8003b64 <xTimerGenericCommand>
 8003c54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d113      	bne.n	8003c84 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8003c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c60:	f383 8811 	msr	BASEPRI, r3
 8003c64:	f3bf 8f6f 	isb	sy
 8003c68:	f3bf 8f4f 	dsb	sy
 8003c6c:	60fb      	str	r3, [r7, #12]
}
 8003c6e:	bf00      	nop
 8003c70:	e7fe      	b.n	8003c70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c78:	f023 0301 	bic.w	r3, r3, #1
 8003c7c:	b2da      	uxtb	r2, r3
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	6978      	ldr	r0, [r7, #20]
 8003c8a:	4798      	blx	r3
}
 8003c8c:	bf00      	nop
 8003c8e:	3718      	adds	r7, #24
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	20000dd0 	.word	0x20000dd0

08003c98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003ca0:	f107 0308 	add.w	r3, r7, #8
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f000 f857 	bl	8003d58 <prvGetNextExpireTime>
 8003caa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	4619      	mov	r1, r3
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 f803 	bl	8003cbc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003cb6:	f000 f8d5 	bl	8003e64 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003cba:	e7f1      	b.n	8003ca0 <prvTimerTask+0x8>

08003cbc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003cc6:	f7ff fa39 	bl	800313c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003cca:	f107 0308 	add.w	r3, r7, #8
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f000 f866 	bl	8003da0 <prvSampleTimeNow>
 8003cd4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d130      	bne.n	8003d3e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10a      	bne.n	8003cf8 <prvProcessTimerOrBlockTask+0x3c>
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d806      	bhi.n	8003cf8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003cea:	f7ff fa35 	bl	8003158 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003cee:	68f9      	ldr	r1, [r7, #12]
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f7ff ff85 	bl	8003c00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003cf6:	e024      	b.n	8003d42 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d008      	beq.n	8003d10 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003cfe:	4b13      	ldr	r3, [pc, #76]	; (8003d4c <prvProcessTimerOrBlockTask+0x90>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <prvProcessTimerOrBlockTask+0x50>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e000      	b.n	8003d0e <prvProcessTimerOrBlockTask+0x52>
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003d10:	4b0f      	ldr	r3, [pc, #60]	; (8003d50 <prvProcessTimerOrBlockTask+0x94>)
 8003d12:	6818      	ldr	r0, [r3, #0]
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	f7fe ff7d 	bl	8002c1c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003d22:	f7ff fa19 	bl	8003158 <xTaskResumeAll>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10a      	bne.n	8003d42 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003d2c:	4b09      	ldr	r3, [pc, #36]	; (8003d54 <prvProcessTimerOrBlockTask+0x98>)
 8003d2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	f3bf 8f4f 	dsb	sy
 8003d38:	f3bf 8f6f 	isb	sy
}
 8003d3c:	e001      	b.n	8003d42 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003d3e:	f7ff fa0b 	bl	8003158 <xTaskResumeAll>
}
 8003d42:	bf00      	nop
 8003d44:	3710      	adds	r7, #16
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	20000dd4 	.word	0x20000dd4
 8003d50:	20000dd8 	.word	0x20000dd8
 8003d54:	e000ed04 	.word	0xe000ed04

08003d58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b085      	sub	sp, #20
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003d60:	4b0e      	ldr	r3, [pc, #56]	; (8003d9c <prvGetNextExpireTime+0x44>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <prvGetNextExpireTime+0x16>
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	e000      	b.n	8003d70 <prvGetNextExpireTime+0x18>
 8003d6e:	2200      	movs	r2, #0
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d105      	bne.n	8003d88 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d7c:	4b07      	ldr	r3, [pc, #28]	; (8003d9c <prvGetNextExpireTime+0x44>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	e001      	b.n	8003d8c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	20000dd0 	.word	0x20000dd0

08003da0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003da8:	f7ff fa74 	bl	8003294 <xTaskGetTickCount>
 8003dac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003dae:	4b0b      	ldr	r3, [pc, #44]	; (8003ddc <prvSampleTimeNow+0x3c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d205      	bcs.n	8003dc4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003db8:	f000 f936 	bl	8004028 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	601a      	str	r2, [r3, #0]
 8003dc2:	e002      	b.n	8003dca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003dca:	4a04      	ldr	r2, [pc, #16]	; (8003ddc <prvSampleTimeNow+0x3c>)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	20000de0 	.word	0x20000de0

08003de0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	607a      	str	r2, [r7, #4]
 8003dec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003dee:	2300      	movs	r3, #0
 8003df0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d812      	bhi.n	8003e2c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	1ad2      	subs	r2, r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d302      	bcc.n	8003e1a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003e14:	2301      	movs	r3, #1
 8003e16:	617b      	str	r3, [r7, #20]
 8003e18:	e01b      	b.n	8003e52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003e1a:	4b10      	ldr	r3, [pc, #64]	; (8003e5c <prvInsertTimerInActiveList+0x7c>)
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	3304      	adds	r3, #4
 8003e22:	4619      	mov	r1, r3
 8003e24:	4610      	mov	r0, r2
 8003e26:	f7fe f924 	bl	8002072 <vListInsert>
 8003e2a:	e012      	b.n	8003e52 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d206      	bcs.n	8003e42 <prvInsertTimerInActiveList+0x62>
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d302      	bcc.n	8003e42 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	617b      	str	r3, [r7, #20]
 8003e40:	e007      	b.n	8003e52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003e42:	4b07      	ldr	r3, [pc, #28]	; (8003e60 <prvInsertTimerInActiveList+0x80>)
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	3304      	adds	r3, #4
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	4610      	mov	r0, r2
 8003e4e:	f7fe f910 	bl	8002072 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003e52:	697b      	ldr	r3, [r7, #20]
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3718      	adds	r7, #24
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	20000dd4 	.word	0x20000dd4
 8003e60:	20000dd0 	.word	0x20000dd0

08003e64 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b08e      	sub	sp, #56	; 0x38
 8003e68:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e6a:	e0ca      	b.n	8004002 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	da18      	bge.n	8003ea4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003e72:	1d3b      	adds	r3, r7, #4
 8003e74:	3304      	adds	r3, #4
 8003e76:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10a      	bne.n	8003e94 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8003e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e82:	f383 8811 	msr	BASEPRI, r3
 8003e86:	f3bf 8f6f 	isb	sy
 8003e8a:	f3bf 8f4f 	dsb	sy
 8003e8e:	61fb      	str	r3, [r7, #28]
}
 8003e90:	bf00      	nop
 8003e92:	e7fe      	b.n	8003e92 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e9a:	6850      	ldr	r0, [r2, #4]
 8003e9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e9e:	6892      	ldr	r2, [r2, #8]
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f2c0 80aa 	blt.w	8004000 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d004      	beq.n	8003ec2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eba:	3304      	adds	r3, #4
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7fe f911 	bl	80020e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ec2:	463b      	mov	r3, r7
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7ff ff6b 	bl	8003da0 <prvSampleTimeNow>
 8003eca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b09      	cmp	r3, #9
 8003ed0:	f200 8097 	bhi.w	8004002 <prvProcessReceivedCommands+0x19e>
 8003ed4:	a201      	add	r2, pc, #4	; (adr r2, 8003edc <prvProcessReceivedCommands+0x78>)
 8003ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eda:	bf00      	nop
 8003edc:	08003f05 	.word	0x08003f05
 8003ee0:	08003f05 	.word	0x08003f05
 8003ee4:	08003f05 	.word	0x08003f05
 8003ee8:	08003f79 	.word	0x08003f79
 8003eec:	08003f8d 	.word	0x08003f8d
 8003ef0:	08003fd7 	.word	0x08003fd7
 8003ef4:	08003f05 	.word	0x08003f05
 8003ef8:	08003f05 	.word	0x08003f05
 8003efc:	08003f79 	.word	0x08003f79
 8003f00:	08003f8d 	.word	0x08003f8d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f0a:	f043 0301 	orr.w	r3, r3, #1
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	18d1      	adds	r1, r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f24:	f7ff ff5c 	bl	8003de0 <prvInsertTimerInActiveList>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d069      	beq.n	8004002 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f34:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f3c:	f003 0304 	and.w	r3, r3, #4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d05e      	beq.n	8004002 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003f44:	68ba      	ldr	r2, [r7, #8]
 8003f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	441a      	add	r2, r3
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	9300      	str	r3, [sp, #0]
 8003f50:	2300      	movs	r3, #0
 8003f52:	2100      	movs	r1, #0
 8003f54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f56:	f7ff fe05 	bl	8003b64 <xTimerGenericCommand>
 8003f5a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003f5c:	6a3b      	ldr	r3, [r7, #32]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d14f      	bne.n	8004002 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8003f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f66:	f383 8811 	msr	BASEPRI, r3
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	f3bf 8f4f 	dsb	sy
 8003f72:	61bb      	str	r3, [r7, #24]
}
 8003f74:	bf00      	nop
 8003f76:	e7fe      	b.n	8003f76 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f7e:	f023 0301 	bic.w	r3, r3, #1
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8003f8a:	e03a      	b.n	8004002 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f92:	f043 0301 	orr.w	r3, r3, #1
 8003f96:	b2da      	uxtb	r2, r3
 8003f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003f9e:	68ba      	ldr	r2, [r7, #8]
 8003fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10a      	bne.n	8003fc2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8003fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb0:	f383 8811 	msr	BASEPRI, r3
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	617b      	str	r3, [r7, #20]
}
 8003fbe:	bf00      	nop
 8003fc0:	e7fe      	b.n	8003fc0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc4:	699a      	ldr	r2, [r3, #24]
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc8:	18d1      	adds	r1, r2, r3
 8003fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003fd0:	f7ff ff06 	bl	8003de0 <prvInsertTimerInActiveList>
					break;
 8003fd4:	e015      	b.n	8004002 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d103      	bne.n	8003fec <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8003fe4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003fe6:	f000 fbdb 	bl	80047a0 <vPortFree>
 8003fea:	e00a      	b.n	8004002 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ff2:	f023 0301 	bic.w	r3, r3, #1
 8003ff6:	b2da      	uxtb	r2, r3
 8003ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ffa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003ffe:	e000      	b.n	8004002 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004000:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004002:	4b08      	ldr	r3, [pc, #32]	; (8004024 <prvProcessReceivedCommands+0x1c0>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	1d39      	adds	r1, r7, #4
 8004008:	2200      	movs	r2, #0
 800400a:	4618      	mov	r0, r3
 800400c:	f7fe fb6c 	bl	80026e8 <xQueueReceive>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	f47f af2a 	bne.w	8003e6c <prvProcessReceivedCommands+0x8>
	}
}
 8004018:	bf00      	nop
 800401a:	bf00      	nop
 800401c:	3730      	adds	r7, #48	; 0x30
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	20000dd8 	.word	0x20000dd8

08004028 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b088      	sub	sp, #32
 800402c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800402e:	e048      	b.n	80040c2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004030:	4b2d      	ldr	r3, [pc, #180]	; (80040e8 <prvSwitchTimerLists+0xc0>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800403a:	4b2b      	ldr	r3, [pc, #172]	; (80040e8 <prvSwitchTimerLists+0xc0>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	3304      	adds	r3, #4
 8004048:	4618      	mov	r0, r3
 800404a:	f7fe f84b 	bl	80020e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	2b00      	cmp	r3, #0
 8004062:	d02e      	beq.n	80040c2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	699b      	ldr	r3, [r3, #24]
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	4413      	add	r3, r2
 800406c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	429a      	cmp	r2, r3
 8004074:	d90e      	bls.n	8004094 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	68ba      	ldr	r2, [r7, #8]
 800407a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004082:	4b19      	ldr	r3, [pc, #100]	; (80040e8 <prvSwitchTimerLists+0xc0>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3304      	adds	r3, #4
 800408a:	4619      	mov	r1, r3
 800408c:	4610      	mov	r0, r2
 800408e:	f7fd fff0 	bl	8002072 <vListInsert>
 8004092:	e016      	b.n	80040c2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004094:	2300      	movs	r3, #0
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	2300      	movs	r3, #0
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	2100      	movs	r1, #0
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f7ff fd60 	bl	8003b64 <xTimerGenericCommand>
 80040a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10a      	bne.n	80040c2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80040ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040b0:	f383 8811 	msr	BASEPRI, r3
 80040b4:	f3bf 8f6f 	isb	sy
 80040b8:	f3bf 8f4f 	dsb	sy
 80040bc:	603b      	str	r3, [r7, #0]
}
 80040be:	bf00      	nop
 80040c0:	e7fe      	b.n	80040c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80040c2:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <prvSwitchTimerLists+0xc0>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d1b1      	bne.n	8004030 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80040cc:	4b06      	ldr	r3, [pc, #24]	; (80040e8 <prvSwitchTimerLists+0xc0>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80040d2:	4b06      	ldr	r3, [pc, #24]	; (80040ec <prvSwitchTimerLists+0xc4>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a04      	ldr	r2, [pc, #16]	; (80040e8 <prvSwitchTimerLists+0xc0>)
 80040d8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80040da:	4a04      	ldr	r2, [pc, #16]	; (80040ec <prvSwitchTimerLists+0xc4>)
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	6013      	str	r3, [r2, #0]
}
 80040e0:	bf00      	nop
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	20000dd0 	.word	0x20000dd0
 80040ec:	20000dd4 	.word	0x20000dd4

080040f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80040f6:	f000 f965 	bl	80043c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80040fa:	4b15      	ldr	r3, [pc, #84]	; (8004150 <prvCheckForValidListAndQueue+0x60>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d120      	bne.n	8004144 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004102:	4814      	ldr	r0, [pc, #80]	; (8004154 <prvCheckForValidListAndQueue+0x64>)
 8004104:	f7fd ff64 	bl	8001fd0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004108:	4813      	ldr	r0, [pc, #76]	; (8004158 <prvCheckForValidListAndQueue+0x68>)
 800410a:	f7fd ff61 	bl	8001fd0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800410e:	4b13      	ldr	r3, [pc, #76]	; (800415c <prvCheckForValidListAndQueue+0x6c>)
 8004110:	4a10      	ldr	r2, [pc, #64]	; (8004154 <prvCheckForValidListAndQueue+0x64>)
 8004112:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004114:	4b12      	ldr	r3, [pc, #72]	; (8004160 <prvCheckForValidListAndQueue+0x70>)
 8004116:	4a10      	ldr	r2, [pc, #64]	; (8004158 <prvCheckForValidListAndQueue+0x68>)
 8004118:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800411a:	2300      	movs	r3, #0
 800411c:	9300      	str	r3, [sp, #0]
 800411e:	4b11      	ldr	r3, [pc, #68]	; (8004164 <prvCheckForValidListAndQueue+0x74>)
 8004120:	4a11      	ldr	r2, [pc, #68]	; (8004168 <prvCheckForValidListAndQueue+0x78>)
 8004122:	2110      	movs	r1, #16
 8004124:	200a      	movs	r0, #10
 8004126:	f7fe f86f 	bl	8002208 <xQueueGenericCreateStatic>
 800412a:	4603      	mov	r3, r0
 800412c:	4a08      	ldr	r2, [pc, #32]	; (8004150 <prvCheckForValidListAndQueue+0x60>)
 800412e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004130:	4b07      	ldr	r3, [pc, #28]	; (8004150 <prvCheckForValidListAndQueue+0x60>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d005      	beq.n	8004144 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004138:	4b05      	ldr	r3, [pc, #20]	; (8004150 <prvCheckForValidListAndQueue+0x60>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	490b      	ldr	r1, [pc, #44]	; (800416c <prvCheckForValidListAndQueue+0x7c>)
 800413e:	4618      	mov	r0, r3
 8004140:	f7fe fd42 	bl	8002bc8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004144:	f000 f96e 	bl	8004424 <vPortExitCritical>
}
 8004148:	bf00      	nop
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	20000dd8 	.word	0x20000dd8
 8004154:	20000da8 	.word	0x20000da8
 8004158:	20000dbc 	.word	0x20000dbc
 800415c:	20000dd0 	.word	0x20000dd0
 8004160:	20000dd4 	.word	0x20000dd4
 8004164:	20000e84 	.word	0x20000e84
 8004168:	20000de4 	.word	0x20000de4
 800416c:	08004c24 	.word	0x08004c24

08004170 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	3b04      	subs	r3, #4
 8004180:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004188:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	3b04      	subs	r3, #4
 800418e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	f023 0201 	bic.w	r2, r3, #1
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	3b04      	subs	r3, #4
 800419e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80041a0:	4a0c      	ldr	r2, [pc, #48]	; (80041d4 <pxPortInitialiseStack+0x64>)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	3b14      	subs	r3, #20
 80041aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	3b04      	subs	r3, #4
 80041b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f06f 0202 	mvn.w	r2, #2
 80041be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	3b20      	subs	r3, #32
 80041c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80041c6:	68fb      	ldr	r3, [r7, #12]
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3714      	adds	r7, #20
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	080041d9 	.word	0x080041d9

080041d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80041de:	2300      	movs	r3, #0
 80041e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80041e2:	4b12      	ldr	r3, [pc, #72]	; (800422c <prvTaskExitError+0x54>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ea:	d00a      	beq.n	8004202 <prvTaskExitError+0x2a>
	__asm volatile
 80041ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041f0:	f383 8811 	msr	BASEPRI, r3
 80041f4:	f3bf 8f6f 	isb	sy
 80041f8:	f3bf 8f4f 	dsb	sy
 80041fc:	60fb      	str	r3, [r7, #12]
}
 80041fe:	bf00      	nop
 8004200:	e7fe      	b.n	8004200 <prvTaskExitError+0x28>
	__asm volatile
 8004202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004206:	f383 8811 	msr	BASEPRI, r3
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	f3bf 8f4f 	dsb	sy
 8004212:	60bb      	str	r3, [r7, #8]
}
 8004214:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004216:	bf00      	nop
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0fc      	beq.n	8004218 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800421e:	bf00      	nop
 8004220:	bf00      	nop
 8004222:	3714      	adds	r7, #20
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr
 800422c:	2000000c 	.word	0x2000000c

08004230 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004230:	4b07      	ldr	r3, [pc, #28]	; (8004250 <pxCurrentTCBConst2>)
 8004232:	6819      	ldr	r1, [r3, #0]
 8004234:	6808      	ldr	r0, [r1, #0]
 8004236:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800423a:	f380 8809 	msr	PSP, r0
 800423e:	f3bf 8f6f 	isb	sy
 8004242:	f04f 0000 	mov.w	r0, #0
 8004246:	f380 8811 	msr	BASEPRI, r0
 800424a:	4770      	bx	lr
 800424c:	f3af 8000 	nop.w

08004250 <pxCurrentTCBConst2>:
 8004250:	200008a8 	.word	0x200008a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004254:	bf00      	nop
 8004256:	bf00      	nop

08004258 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004258:	4808      	ldr	r0, [pc, #32]	; (800427c <prvPortStartFirstTask+0x24>)
 800425a:	6800      	ldr	r0, [r0, #0]
 800425c:	6800      	ldr	r0, [r0, #0]
 800425e:	f380 8808 	msr	MSP, r0
 8004262:	f04f 0000 	mov.w	r0, #0
 8004266:	f380 8814 	msr	CONTROL, r0
 800426a:	b662      	cpsie	i
 800426c:	b661      	cpsie	f
 800426e:	f3bf 8f4f 	dsb	sy
 8004272:	f3bf 8f6f 	isb	sy
 8004276:	df00      	svc	0
 8004278:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800427a:	bf00      	nop
 800427c:	e000ed08 	.word	0xe000ed08

08004280 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004286:	4b46      	ldr	r3, [pc, #280]	; (80043a0 <xPortStartScheduler+0x120>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a46      	ldr	r2, [pc, #280]	; (80043a4 <xPortStartScheduler+0x124>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d10a      	bne.n	80042a6 <xPortStartScheduler+0x26>
	__asm volatile
 8004290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004294:	f383 8811 	msr	BASEPRI, r3
 8004298:	f3bf 8f6f 	isb	sy
 800429c:	f3bf 8f4f 	dsb	sy
 80042a0:	613b      	str	r3, [r7, #16]
}
 80042a2:	bf00      	nop
 80042a4:	e7fe      	b.n	80042a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80042a6:	4b3e      	ldr	r3, [pc, #248]	; (80043a0 <xPortStartScheduler+0x120>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a3f      	ldr	r2, [pc, #252]	; (80043a8 <xPortStartScheduler+0x128>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d10a      	bne.n	80042c6 <xPortStartScheduler+0x46>
	__asm volatile
 80042b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b4:	f383 8811 	msr	BASEPRI, r3
 80042b8:	f3bf 8f6f 	isb	sy
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	60fb      	str	r3, [r7, #12]
}
 80042c2:	bf00      	nop
 80042c4:	e7fe      	b.n	80042c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80042c6:	4b39      	ldr	r3, [pc, #228]	; (80043ac <xPortStartScheduler+0x12c>)
 80042c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	22ff      	movs	r2, #255	; 0xff
 80042d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80042e0:	78fb      	ldrb	r3, [r7, #3]
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	4b31      	ldr	r3, [pc, #196]	; (80043b0 <xPortStartScheduler+0x130>)
 80042ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80042ee:	4b31      	ldr	r3, [pc, #196]	; (80043b4 <xPortStartScheduler+0x134>)
 80042f0:	2207      	movs	r2, #7
 80042f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042f4:	e009      	b.n	800430a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80042f6:	4b2f      	ldr	r3, [pc, #188]	; (80043b4 <xPortStartScheduler+0x134>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	3b01      	subs	r3, #1
 80042fc:	4a2d      	ldr	r2, [pc, #180]	; (80043b4 <xPortStartScheduler+0x134>)
 80042fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	b2db      	uxtb	r3, r3
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	b2db      	uxtb	r3, r3
 8004308:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800430a:	78fb      	ldrb	r3, [r7, #3]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004312:	2b80      	cmp	r3, #128	; 0x80
 8004314:	d0ef      	beq.n	80042f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004316:	4b27      	ldr	r3, [pc, #156]	; (80043b4 <xPortStartScheduler+0x134>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f1c3 0307 	rsb	r3, r3, #7
 800431e:	2b04      	cmp	r3, #4
 8004320:	d00a      	beq.n	8004338 <xPortStartScheduler+0xb8>
	__asm volatile
 8004322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004326:	f383 8811 	msr	BASEPRI, r3
 800432a:	f3bf 8f6f 	isb	sy
 800432e:	f3bf 8f4f 	dsb	sy
 8004332:	60bb      	str	r3, [r7, #8]
}
 8004334:	bf00      	nop
 8004336:	e7fe      	b.n	8004336 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004338:	4b1e      	ldr	r3, [pc, #120]	; (80043b4 <xPortStartScheduler+0x134>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	021b      	lsls	r3, r3, #8
 800433e:	4a1d      	ldr	r2, [pc, #116]	; (80043b4 <xPortStartScheduler+0x134>)
 8004340:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004342:	4b1c      	ldr	r3, [pc, #112]	; (80043b4 <xPortStartScheduler+0x134>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800434a:	4a1a      	ldr	r2, [pc, #104]	; (80043b4 <xPortStartScheduler+0x134>)
 800434c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004356:	4b18      	ldr	r3, [pc, #96]	; (80043b8 <xPortStartScheduler+0x138>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a17      	ldr	r2, [pc, #92]	; (80043b8 <xPortStartScheduler+0x138>)
 800435c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004360:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004362:	4b15      	ldr	r3, [pc, #84]	; (80043b8 <xPortStartScheduler+0x138>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a14      	ldr	r2, [pc, #80]	; (80043b8 <xPortStartScheduler+0x138>)
 8004368:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800436c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800436e:	f000 f8dd 	bl	800452c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004372:	4b12      	ldr	r3, [pc, #72]	; (80043bc <xPortStartScheduler+0x13c>)
 8004374:	2200      	movs	r2, #0
 8004376:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004378:	f000 f8fc 	bl	8004574 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800437c:	4b10      	ldr	r3, [pc, #64]	; (80043c0 <xPortStartScheduler+0x140>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a0f      	ldr	r2, [pc, #60]	; (80043c0 <xPortStartScheduler+0x140>)
 8004382:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004386:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004388:	f7ff ff66 	bl	8004258 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800438c:	f7ff f84c 	bl	8003428 <vTaskSwitchContext>
	prvTaskExitError();
 8004390:	f7ff ff22 	bl	80041d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3718      	adds	r7, #24
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	e000ed00 	.word	0xe000ed00
 80043a4:	410fc271 	.word	0x410fc271
 80043a8:	410fc270 	.word	0x410fc270
 80043ac:	e000e400 	.word	0xe000e400
 80043b0:	20000ed4 	.word	0x20000ed4
 80043b4:	20000ed8 	.word	0x20000ed8
 80043b8:	e000ed20 	.word	0xe000ed20
 80043bc:	2000000c 	.word	0x2000000c
 80043c0:	e000ef34 	.word	0xe000ef34

080043c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
	__asm volatile
 80043ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ce:	f383 8811 	msr	BASEPRI, r3
 80043d2:	f3bf 8f6f 	isb	sy
 80043d6:	f3bf 8f4f 	dsb	sy
 80043da:	607b      	str	r3, [r7, #4]
}
 80043dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80043de:	4b0f      	ldr	r3, [pc, #60]	; (800441c <vPortEnterCritical+0x58>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	3301      	adds	r3, #1
 80043e4:	4a0d      	ldr	r2, [pc, #52]	; (800441c <vPortEnterCritical+0x58>)
 80043e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80043e8:	4b0c      	ldr	r3, [pc, #48]	; (800441c <vPortEnterCritical+0x58>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d10f      	bne.n	8004410 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80043f0:	4b0b      	ldr	r3, [pc, #44]	; (8004420 <vPortEnterCritical+0x5c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00a      	beq.n	8004410 <vPortEnterCritical+0x4c>
	__asm volatile
 80043fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043fe:	f383 8811 	msr	BASEPRI, r3
 8004402:	f3bf 8f6f 	isb	sy
 8004406:	f3bf 8f4f 	dsb	sy
 800440a:	603b      	str	r3, [r7, #0]
}
 800440c:	bf00      	nop
 800440e:	e7fe      	b.n	800440e <vPortEnterCritical+0x4a>
	}
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr
 800441c:	2000000c 	.word	0x2000000c
 8004420:	e000ed04 	.word	0xe000ed04

08004424 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800442a:	4b12      	ldr	r3, [pc, #72]	; (8004474 <vPortExitCritical+0x50>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10a      	bne.n	8004448 <vPortExitCritical+0x24>
	__asm volatile
 8004432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004436:	f383 8811 	msr	BASEPRI, r3
 800443a:	f3bf 8f6f 	isb	sy
 800443e:	f3bf 8f4f 	dsb	sy
 8004442:	607b      	str	r3, [r7, #4]
}
 8004444:	bf00      	nop
 8004446:	e7fe      	b.n	8004446 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004448:	4b0a      	ldr	r3, [pc, #40]	; (8004474 <vPortExitCritical+0x50>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	3b01      	subs	r3, #1
 800444e:	4a09      	ldr	r2, [pc, #36]	; (8004474 <vPortExitCritical+0x50>)
 8004450:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004452:	4b08      	ldr	r3, [pc, #32]	; (8004474 <vPortExitCritical+0x50>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d105      	bne.n	8004466 <vPortExitCritical+0x42>
 800445a:	2300      	movs	r3, #0
 800445c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	f383 8811 	msr	BASEPRI, r3
}
 8004464:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	2000000c 	.word	0x2000000c
	...

08004480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004480:	f3ef 8009 	mrs	r0, PSP
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	4b15      	ldr	r3, [pc, #84]	; (80044e0 <pxCurrentTCBConst>)
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	f01e 0f10 	tst.w	lr, #16
 8004490:	bf08      	it	eq
 8004492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800449a:	6010      	str	r0, [r2, #0]
 800449c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80044a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80044a4:	f380 8811 	msr	BASEPRI, r0
 80044a8:	f3bf 8f4f 	dsb	sy
 80044ac:	f3bf 8f6f 	isb	sy
 80044b0:	f7fe ffba 	bl	8003428 <vTaskSwitchContext>
 80044b4:	f04f 0000 	mov.w	r0, #0
 80044b8:	f380 8811 	msr	BASEPRI, r0
 80044bc:	bc09      	pop	{r0, r3}
 80044be:	6819      	ldr	r1, [r3, #0]
 80044c0:	6808      	ldr	r0, [r1, #0]
 80044c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044c6:	f01e 0f10 	tst.w	lr, #16
 80044ca:	bf08      	it	eq
 80044cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80044d0:	f380 8809 	msr	PSP, r0
 80044d4:	f3bf 8f6f 	isb	sy
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop
 80044dc:	f3af 8000 	nop.w

080044e0 <pxCurrentTCBConst>:
 80044e0:	200008a8 	.word	0x200008a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80044e4:	bf00      	nop
 80044e6:	bf00      	nop

080044e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
	__asm volatile
 80044ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044f2:	f383 8811 	msr	BASEPRI, r3
 80044f6:	f3bf 8f6f 	isb	sy
 80044fa:	f3bf 8f4f 	dsb	sy
 80044fe:	607b      	str	r3, [r7, #4]
}
 8004500:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004502:	f7fe fed7 	bl	80032b4 <xTaskIncrementTick>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d003      	beq.n	8004514 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800450c:	4b06      	ldr	r3, [pc, #24]	; (8004528 <xPortSysTickHandler+0x40>)
 800450e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	2300      	movs	r3, #0
 8004516:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	f383 8811 	msr	BASEPRI, r3
}
 800451e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004520:	bf00      	nop
 8004522:	3708      	adds	r7, #8
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	e000ed04 	.word	0xe000ed04

0800452c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800452c:	b480      	push	{r7}
 800452e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004530:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <vPortSetupTimerInterrupt+0x34>)
 8004532:	2200      	movs	r2, #0
 8004534:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004536:	4b0b      	ldr	r3, [pc, #44]	; (8004564 <vPortSetupTimerInterrupt+0x38>)
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800453c:	4b0a      	ldr	r3, [pc, #40]	; (8004568 <vPortSetupTimerInterrupt+0x3c>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a0a      	ldr	r2, [pc, #40]	; (800456c <vPortSetupTimerInterrupt+0x40>)
 8004542:	fba2 2303 	umull	r2, r3, r2, r3
 8004546:	099b      	lsrs	r3, r3, #6
 8004548:	4a09      	ldr	r2, [pc, #36]	; (8004570 <vPortSetupTimerInterrupt+0x44>)
 800454a:	3b01      	subs	r3, #1
 800454c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800454e:	4b04      	ldr	r3, [pc, #16]	; (8004560 <vPortSetupTimerInterrupt+0x34>)
 8004550:	2207      	movs	r2, #7
 8004552:	601a      	str	r2, [r3, #0]
}
 8004554:	bf00      	nop
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	e000e010 	.word	0xe000e010
 8004564:	e000e018 	.word	0xe000e018
 8004568:	20000000 	.word	0x20000000
 800456c:	10624dd3 	.word	0x10624dd3
 8004570:	e000e014 	.word	0xe000e014

08004574 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004574:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004584 <vPortEnableVFP+0x10>
 8004578:	6801      	ldr	r1, [r0, #0]
 800457a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800457e:	6001      	str	r1, [r0, #0]
 8004580:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004582:	bf00      	nop
 8004584:	e000ed88 	.word	0xe000ed88

08004588 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800458e:	f3ef 8305 	mrs	r3, IPSR
 8004592:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2b0f      	cmp	r3, #15
 8004598:	d914      	bls.n	80045c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800459a:	4a17      	ldr	r2, [pc, #92]	; (80045f8 <vPortValidateInterruptPriority+0x70>)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4413      	add	r3, r2
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80045a4:	4b15      	ldr	r3, [pc, #84]	; (80045fc <vPortValidateInterruptPriority+0x74>)
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	7afa      	ldrb	r2, [r7, #11]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d20a      	bcs.n	80045c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80045ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b2:	f383 8811 	msr	BASEPRI, r3
 80045b6:	f3bf 8f6f 	isb	sy
 80045ba:	f3bf 8f4f 	dsb	sy
 80045be:	607b      	str	r3, [r7, #4]
}
 80045c0:	bf00      	nop
 80045c2:	e7fe      	b.n	80045c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80045c4:	4b0e      	ldr	r3, [pc, #56]	; (8004600 <vPortValidateInterruptPriority+0x78>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80045cc:	4b0d      	ldr	r3, [pc, #52]	; (8004604 <vPortValidateInterruptPriority+0x7c>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d90a      	bls.n	80045ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	603b      	str	r3, [r7, #0]
}
 80045e6:	bf00      	nop
 80045e8:	e7fe      	b.n	80045e8 <vPortValidateInterruptPriority+0x60>
	}
 80045ea:	bf00      	nop
 80045ec:	3714      	adds	r7, #20
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	e000e3f0 	.word	0xe000e3f0
 80045fc:	20000ed4 	.word	0x20000ed4
 8004600:	e000ed0c 	.word	0xe000ed0c
 8004604:	20000ed8 	.word	0x20000ed8

08004608 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b08a      	sub	sp, #40	; 0x28
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004610:	2300      	movs	r3, #0
 8004612:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004614:	f7fe fd92 	bl	800313c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004618:	4b5b      	ldr	r3, [pc, #364]	; (8004788 <pvPortMalloc+0x180>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d101      	bne.n	8004624 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004620:	f000 f920 	bl	8004864 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004624:	4b59      	ldr	r3, [pc, #356]	; (800478c <pvPortMalloc+0x184>)
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4013      	ands	r3, r2
 800462c:	2b00      	cmp	r3, #0
 800462e:	f040 8093 	bne.w	8004758 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d01d      	beq.n	8004674 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004638:	2208      	movs	r2, #8
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4413      	add	r3, r2
 800463e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f003 0307 	and.w	r3, r3, #7
 8004646:	2b00      	cmp	r3, #0
 8004648:	d014      	beq.n	8004674 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f023 0307 	bic.w	r3, r3, #7
 8004650:	3308      	adds	r3, #8
 8004652:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f003 0307 	and.w	r3, r3, #7
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00a      	beq.n	8004674 <pvPortMalloc+0x6c>
	__asm volatile
 800465e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004662:	f383 8811 	msr	BASEPRI, r3
 8004666:	f3bf 8f6f 	isb	sy
 800466a:	f3bf 8f4f 	dsb	sy
 800466e:	617b      	str	r3, [r7, #20]
}
 8004670:	bf00      	nop
 8004672:	e7fe      	b.n	8004672 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d06e      	beq.n	8004758 <pvPortMalloc+0x150>
 800467a:	4b45      	ldr	r3, [pc, #276]	; (8004790 <pvPortMalloc+0x188>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	429a      	cmp	r2, r3
 8004682:	d869      	bhi.n	8004758 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004684:	4b43      	ldr	r3, [pc, #268]	; (8004794 <pvPortMalloc+0x18c>)
 8004686:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004688:	4b42      	ldr	r3, [pc, #264]	; (8004794 <pvPortMalloc+0x18c>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800468e:	e004      	b.n	800469a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004692:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800469a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d903      	bls.n	80046ac <pvPortMalloc+0xa4>
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1f1      	bne.n	8004690 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80046ac:	4b36      	ldr	r3, [pc, #216]	; (8004788 <pvPortMalloc+0x180>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d050      	beq.n	8004758 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80046b6:	6a3b      	ldr	r3, [r7, #32]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2208      	movs	r2, #8
 80046bc:	4413      	add	r3, r2
 80046be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80046c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ca:	685a      	ldr	r2, [r3, #4]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	1ad2      	subs	r2, r2, r3
 80046d0:	2308      	movs	r3, #8
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d91f      	bls.n	8004718 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80046d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4413      	add	r3, r2
 80046de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	f003 0307 	and.w	r3, r3, #7
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00a      	beq.n	8004700 <pvPortMalloc+0xf8>
	__asm volatile
 80046ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ee:	f383 8811 	msr	BASEPRI, r3
 80046f2:	f3bf 8f6f 	isb	sy
 80046f6:	f3bf 8f4f 	dsb	sy
 80046fa:	613b      	str	r3, [r7, #16]
}
 80046fc:	bf00      	nop
 80046fe:	e7fe      	b.n	80046fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	1ad2      	subs	r2, r2, r3
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800470c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004712:	69b8      	ldr	r0, [r7, #24]
 8004714:	f000 f908 	bl	8004928 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004718:	4b1d      	ldr	r3, [pc, #116]	; (8004790 <pvPortMalloc+0x188>)
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	4a1b      	ldr	r2, [pc, #108]	; (8004790 <pvPortMalloc+0x188>)
 8004724:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004726:	4b1a      	ldr	r3, [pc, #104]	; (8004790 <pvPortMalloc+0x188>)
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	4b1b      	ldr	r3, [pc, #108]	; (8004798 <pvPortMalloc+0x190>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	429a      	cmp	r2, r3
 8004730:	d203      	bcs.n	800473a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004732:	4b17      	ldr	r3, [pc, #92]	; (8004790 <pvPortMalloc+0x188>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a18      	ldr	r2, [pc, #96]	; (8004798 <pvPortMalloc+0x190>)
 8004738:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800473a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	4b13      	ldr	r3, [pc, #76]	; (800478c <pvPortMalloc+0x184>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	431a      	orrs	r2, r3
 8004744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004746:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474a:	2200      	movs	r2, #0
 800474c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800474e:	4b13      	ldr	r3, [pc, #76]	; (800479c <pvPortMalloc+0x194>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	3301      	adds	r3, #1
 8004754:	4a11      	ldr	r2, [pc, #68]	; (800479c <pvPortMalloc+0x194>)
 8004756:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004758:	f7fe fcfe 	bl	8003158 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	f003 0307 	and.w	r3, r3, #7
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00a      	beq.n	800477c <pvPortMalloc+0x174>
	__asm volatile
 8004766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476a:	f383 8811 	msr	BASEPRI, r3
 800476e:	f3bf 8f6f 	isb	sy
 8004772:	f3bf 8f4f 	dsb	sy
 8004776:	60fb      	str	r3, [r7, #12]
}
 8004778:	bf00      	nop
 800477a:	e7fe      	b.n	800477a <pvPortMalloc+0x172>
	return pvReturn;
 800477c:	69fb      	ldr	r3, [r7, #28]
}
 800477e:	4618      	mov	r0, r3
 8004780:	3728      	adds	r7, #40	; 0x28
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20001e84 	.word	0x20001e84
 800478c:	20001e98 	.word	0x20001e98
 8004790:	20001e88 	.word	0x20001e88
 8004794:	20001e7c 	.word	0x20001e7c
 8004798:	20001e8c 	.word	0x20001e8c
 800479c:	20001e90 	.word	0x20001e90

080047a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d04d      	beq.n	800484e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80047b2:	2308      	movs	r3, #8
 80047b4:	425b      	negs	r3, r3
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	4413      	add	r3, r2
 80047ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	4b24      	ldr	r3, [pc, #144]	; (8004858 <vPortFree+0xb8>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4013      	ands	r3, r2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d10a      	bne.n	80047e4 <vPortFree+0x44>
	__asm volatile
 80047ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d2:	f383 8811 	msr	BASEPRI, r3
 80047d6:	f3bf 8f6f 	isb	sy
 80047da:	f3bf 8f4f 	dsb	sy
 80047de:	60fb      	str	r3, [r7, #12]
}
 80047e0:	bf00      	nop
 80047e2:	e7fe      	b.n	80047e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d00a      	beq.n	8004802 <vPortFree+0x62>
	__asm volatile
 80047ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f0:	f383 8811 	msr	BASEPRI, r3
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	f3bf 8f4f 	dsb	sy
 80047fc:	60bb      	str	r3, [r7, #8]
}
 80047fe:	bf00      	nop
 8004800:	e7fe      	b.n	8004800 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	4b14      	ldr	r3, [pc, #80]	; (8004858 <vPortFree+0xb8>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4013      	ands	r3, r2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d01e      	beq.n	800484e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d11a      	bne.n	800484e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	4b0e      	ldr	r3, [pc, #56]	; (8004858 <vPortFree+0xb8>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	43db      	mvns	r3, r3
 8004822:	401a      	ands	r2, r3
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004828:	f7fe fc88 	bl	800313c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	685a      	ldr	r2, [r3, #4]
 8004830:	4b0a      	ldr	r3, [pc, #40]	; (800485c <vPortFree+0xbc>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4413      	add	r3, r2
 8004836:	4a09      	ldr	r2, [pc, #36]	; (800485c <vPortFree+0xbc>)
 8004838:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800483a:	6938      	ldr	r0, [r7, #16]
 800483c:	f000 f874 	bl	8004928 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004840:	4b07      	ldr	r3, [pc, #28]	; (8004860 <vPortFree+0xc0>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	3301      	adds	r3, #1
 8004846:	4a06      	ldr	r2, [pc, #24]	; (8004860 <vPortFree+0xc0>)
 8004848:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800484a:	f7fe fc85 	bl	8003158 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800484e:	bf00      	nop
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	20001e98 	.word	0x20001e98
 800485c:	20001e88 	.word	0x20001e88
 8004860:	20001e94 	.word	0x20001e94

08004864 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004864:	b480      	push	{r7}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800486a:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800486e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004870:	4b27      	ldr	r3, [pc, #156]	; (8004910 <prvHeapInit+0xac>)
 8004872:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f003 0307 	and.w	r3, r3, #7
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00c      	beq.n	8004898 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	3307      	adds	r3, #7
 8004882:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f023 0307 	bic.w	r3, r3, #7
 800488a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	4a1f      	ldr	r2, [pc, #124]	; (8004910 <prvHeapInit+0xac>)
 8004894:	4413      	add	r3, r2
 8004896:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800489c:	4a1d      	ldr	r2, [pc, #116]	; (8004914 <prvHeapInit+0xb0>)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80048a2:	4b1c      	ldr	r3, [pc, #112]	; (8004914 <prvHeapInit+0xb0>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	68ba      	ldr	r2, [r7, #8]
 80048ac:	4413      	add	r3, r2
 80048ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80048b0:	2208      	movs	r2, #8
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	1a9b      	subs	r3, r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f023 0307 	bic.w	r3, r3, #7
 80048be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	4a15      	ldr	r2, [pc, #84]	; (8004918 <prvHeapInit+0xb4>)
 80048c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80048c6:	4b14      	ldr	r3, [pc, #80]	; (8004918 <prvHeapInit+0xb4>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2200      	movs	r2, #0
 80048cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80048ce:	4b12      	ldr	r3, [pc, #72]	; (8004918 <prvHeapInit+0xb4>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2200      	movs	r2, #0
 80048d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	1ad2      	subs	r2, r2, r3
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048e4:	4b0c      	ldr	r3, [pc, #48]	; (8004918 <prvHeapInit+0xb4>)
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	4a0a      	ldr	r2, [pc, #40]	; (800491c <prvHeapInit+0xb8>)
 80048f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	4a09      	ldr	r2, [pc, #36]	; (8004920 <prvHeapInit+0xbc>)
 80048fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80048fc:	4b09      	ldr	r3, [pc, #36]	; (8004924 <prvHeapInit+0xc0>)
 80048fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004902:	601a      	str	r2, [r3, #0]
}
 8004904:	bf00      	nop
 8004906:	3714      	adds	r7, #20
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr
 8004910:	20000edc 	.word	0x20000edc
 8004914:	20001e7c 	.word	0x20001e7c
 8004918:	20001e84 	.word	0x20001e84
 800491c:	20001e8c 	.word	0x20001e8c
 8004920:	20001e88 	.word	0x20001e88
 8004924:	20001e98 	.word	0x20001e98

08004928 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004930:	4b28      	ldr	r3, [pc, #160]	; (80049d4 <prvInsertBlockIntoFreeList+0xac>)
 8004932:	60fb      	str	r3, [r7, #12]
 8004934:	e002      	b.n	800493c <prvInsertBlockIntoFreeList+0x14>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	60fb      	str	r3, [r7, #12]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	429a      	cmp	r2, r3
 8004944:	d8f7      	bhi.n	8004936 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	4413      	add	r3, r2
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	429a      	cmp	r2, r3
 8004956:	d108      	bne.n	800496a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	441a      	add	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	441a      	add	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	429a      	cmp	r2, r3
 800497c:	d118      	bne.n	80049b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	4b15      	ldr	r3, [pc, #84]	; (80049d8 <prvInsertBlockIntoFreeList+0xb0>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d00d      	beq.n	80049a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	441a      	add	r2, r3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	e008      	b.n	80049b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80049a6:	4b0c      	ldr	r3, [pc, #48]	; (80049d8 <prvInsertBlockIntoFreeList+0xb0>)
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	e003      	b.n	80049b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d002      	beq.n	80049c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049c6:	bf00      	nop
 80049c8:	3714      	adds	r7, #20
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	20001e7c 	.word	0x20001e7c
 80049d8:	20001e84 	.word	0x20001e84

080049dc <__libc_init_array>:
 80049dc:	b570      	push	{r4, r5, r6, lr}
 80049de:	4d0d      	ldr	r5, [pc, #52]	; (8004a14 <__libc_init_array+0x38>)
 80049e0:	4c0d      	ldr	r4, [pc, #52]	; (8004a18 <__libc_init_array+0x3c>)
 80049e2:	1b64      	subs	r4, r4, r5
 80049e4:	10a4      	asrs	r4, r4, #2
 80049e6:	2600      	movs	r6, #0
 80049e8:	42a6      	cmp	r6, r4
 80049ea:	d109      	bne.n	8004a00 <__libc_init_array+0x24>
 80049ec:	4d0b      	ldr	r5, [pc, #44]	; (8004a1c <__libc_init_array+0x40>)
 80049ee:	4c0c      	ldr	r4, [pc, #48]	; (8004a20 <__libc_init_array+0x44>)
 80049f0:	f000 f8f2 	bl	8004bd8 <_init>
 80049f4:	1b64      	subs	r4, r4, r5
 80049f6:	10a4      	asrs	r4, r4, #2
 80049f8:	2600      	movs	r6, #0
 80049fa:	42a6      	cmp	r6, r4
 80049fc:	d105      	bne.n	8004a0a <__libc_init_array+0x2e>
 80049fe:	bd70      	pop	{r4, r5, r6, pc}
 8004a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a04:	4798      	blx	r3
 8004a06:	3601      	adds	r6, #1
 8004a08:	e7ee      	b.n	80049e8 <__libc_init_array+0xc>
 8004a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a0e:	4798      	blx	r3
 8004a10:	3601      	adds	r6, #1
 8004a12:	e7f2      	b.n	80049fa <__libc_init_array+0x1e>
 8004a14:	08004d30 	.word	0x08004d30
 8004a18:	08004d30 	.word	0x08004d30
 8004a1c:	08004d30 	.word	0x08004d30
 8004a20:	08004d34 	.word	0x08004d34

08004a24 <__retarget_lock_acquire_recursive>:
 8004a24:	4770      	bx	lr

08004a26 <__retarget_lock_release_recursive>:
 8004a26:	4770      	bx	lr

08004a28 <memcpy>:
 8004a28:	440a      	add	r2, r1
 8004a2a:	4291      	cmp	r1, r2
 8004a2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a30:	d100      	bne.n	8004a34 <memcpy+0xc>
 8004a32:	4770      	bx	lr
 8004a34:	b510      	push	{r4, lr}
 8004a36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a3e:	4291      	cmp	r1, r2
 8004a40:	d1f9      	bne.n	8004a36 <memcpy+0xe>
 8004a42:	bd10      	pop	{r4, pc}

08004a44 <memset>:
 8004a44:	4402      	add	r2, r0
 8004a46:	4603      	mov	r3, r0
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d100      	bne.n	8004a4e <memset+0xa>
 8004a4c:	4770      	bx	lr
 8004a4e:	f803 1b01 	strb.w	r1, [r3], #1
 8004a52:	e7f9      	b.n	8004a48 <memset+0x4>

08004a54 <cleanup_glue>:
 8004a54:	b538      	push	{r3, r4, r5, lr}
 8004a56:	460c      	mov	r4, r1
 8004a58:	6809      	ldr	r1, [r1, #0]
 8004a5a:	4605      	mov	r5, r0
 8004a5c:	b109      	cbz	r1, 8004a62 <cleanup_glue+0xe>
 8004a5e:	f7ff fff9 	bl	8004a54 <cleanup_glue>
 8004a62:	4621      	mov	r1, r4
 8004a64:	4628      	mov	r0, r5
 8004a66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a6a:	f000 b869 	b.w	8004b40 <_free_r>
	...

08004a70 <_reclaim_reent>:
 8004a70:	4b2c      	ldr	r3, [pc, #176]	; (8004b24 <_reclaim_reent+0xb4>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4283      	cmp	r3, r0
 8004a76:	b570      	push	{r4, r5, r6, lr}
 8004a78:	4604      	mov	r4, r0
 8004a7a:	d051      	beq.n	8004b20 <_reclaim_reent+0xb0>
 8004a7c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004a7e:	b143      	cbz	r3, 8004a92 <_reclaim_reent+0x22>
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d14a      	bne.n	8004b1c <_reclaim_reent+0xac>
 8004a86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a88:	6819      	ldr	r1, [r3, #0]
 8004a8a:	b111      	cbz	r1, 8004a92 <_reclaim_reent+0x22>
 8004a8c:	4620      	mov	r0, r4
 8004a8e:	f000 f857 	bl	8004b40 <_free_r>
 8004a92:	6961      	ldr	r1, [r4, #20]
 8004a94:	b111      	cbz	r1, 8004a9c <_reclaim_reent+0x2c>
 8004a96:	4620      	mov	r0, r4
 8004a98:	f000 f852 	bl	8004b40 <_free_r>
 8004a9c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004a9e:	b111      	cbz	r1, 8004aa6 <_reclaim_reent+0x36>
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	f000 f84d 	bl	8004b40 <_free_r>
 8004aa6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004aa8:	b111      	cbz	r1, 8004ab0 <_reclaim_reent+0x40>
 8004aaa:	4620      	mov	r0, r4
 8004aac:	f000 f848 	bl	8004b40 <_free_r>
 8004ab0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004ab2:	b111      	cbz	r1, 8004aba <_reclaim_reent+0x4a>
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	f000 f843 	bl	8004b40 <_free_r>
 8004aba:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004abc:	b111      	cbz	r1, 8004ac4 <_reclaim_reent+0x54>
 8004abe:	4620      	mov	r0, r4
 8004ac0:	f000 f83e 	bl	8004b40 <_free_r>
 8004ac4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8004ac6:	b111      	cbz	r1, 8004ace <_reclaim_reent+0x5e>
 8004ac8:	4620      	mov	r0, r4
 8004aca:	f000 f839 	bl	8004b40 <_free_r>
 8004ace:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004ad0:	b111      	cbz	r1, 8004ad8 <_reclaim_reent+0x68>
 8004ad2:	4620      	mov	r0, r4
 8004ad4:	f000 f834 	bl	8004b40 <_free_r>
 8004ad8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ada:	b111      	cbz	r1, 8004ae2 <_reclaim_reent+0x72>
 8004adc:	4620      	mov	r0, r4
 8004ade:	f000 f82f 	bl	8004b40 <_free_r>
 8004ae2:	69a3      	ldr	r3, [r4, #24]
 8004ae4:	b1e3      	cbz	r3, 8004b20 <_reclaim_reent+0xb0>
 8004ae6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004ae8:	4620      	mov	r0, r4
 8004aea:	4798      	blx	r3
 8004aec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004aee:	b1b9      	cbz	r1, 8004b20 <_reclaim_reent+0xb0>
 8004af0:	4620      	mov	r0, r4
 8004af2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004af6:	f7ff bfad 	b.w	8004a54 <cleanup_glue>
 8004afa:	5949      	ldr	r1, [r1, r5]
 8004afc:	b941      	cbnz	r1, 8004b10 <_reclaim_reent+0xa0>
 8004afe:	3504      	adds	r5, #4
 8004b00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b02:	2d80      	cmp	r5, #128	; 0x80
 8004b04:	68d9      	ldr	r1, [r3, #12]
 8004b06:	d1f8      	bne.n	8004afa <_reclaim_reent+0x8a>
 8004b08:	4620      	mov	r0, r4
 8004b0a:	f000 f819 	bl	8004b40 <_free_r>
 8004b0e:	e7ba      	b.n	8004a86 <_reclaim_reent+0x16>
 8004b10:	680e      	ldr	r6, [r1, #0]
 8004b12:	4620      	mov	r0, r4
 8004b14:	f000 f814 	bl	8004b40 <_free_r>
 8004b18:	4631      	mov	r1, r6
 8004b1a:	e7ef      	b.n	8004afc <_reclaim_reent+0x8c>
 8004b1c:	2500      	movs	r5, #0
 8004b1e:	e7ef      	b.n	8004b00 <_reclaim_reent+0x90>
 8004b20:	bd70      	pop	{r4, r5, r6, pc}
 8004b22:	bf00      	nop
 8004b24:	20000010 	.word	0x20000010

08004b28 <__malloc_lock>:
 8004b28:	4801      	ldr	r0, [pc, #4]	; (8004b30 <__malloc_lock+0x8>)
 8004b2a:	f7ff bf7b 	b.w	8004a24 <__retarget_lock_acquire_recursive>
 8004b2e:	bf00      	nop
 8004b30:	20001e9c 	.word	0x20001e9c

08004b34 <__malloc_unlock>:
 8004b34:	4801      	ldr	r0, [pc, #4]	; (8004b3c <__malloc_unlock+0x8>)
 8004b36:	f7ff bf76 	b.w	8004a26 <__retarget_lock_release_recursive>
 8004b3a:	bf00      	nop
 8004b3c:	20001e9c 	.word	0x20001e9c

08004b40 <_free_r>:
 8004b40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b42:	2900      	cmp	r1, #0
 8004b44:	d044      	beq.n	8004bd0 <_free_r+0x90>
 8004b46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b4a:	9001      	str	r0, [sp, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f1a1 0404 	sub.w	r4, r1, #4
 8004b52:	bfb8      	it	lt
 8004b54:	18e4      	addlt	r4, r4, r3
 8004b56:	f7ff ffe7 	bl	8004b28 <__malloc_lock>
 8004b5a:	4a1e      	ldr	r2, [pc, #120]	; (8004bd4 <_free_r+0x94>)
 8004b5c:	9801      	ldr	r0, [sp, #4]
 8004b5e:	6813      	ldr	r3, [r2, #0]
 8004b60:	b933      	cbnz	r3, 8004b70 <_free_r+0x30>
 8004b62:	6063      	str	r3, [r4, #4]
 8004b64:	6014      	str	r4, [r2, #0]
 8004b66:	b003      	add	sp, #12
 8004b68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b6c:	f7ff bfe2 	b.w	8004b34 <__malloc_unlock>
 8004b70:	42a3      	cmp	r3, r4
 8004b72:	d908      	bls.n	8004b86 <_free_r+0x46>
 8004b74:	6825      	ldr	r5, [r4, #0]
 8004b76:	1961      	adds	r1, r4, r5
 8004b78:	428b      	cmp	r3, r1
 8004b7a:	bf01      	itttt	eq
 8004b7c:	6819      	ldreq	r1, [r3, #0]
 8004b7e:	685b      	ldreq	r3, [r3, #4]
 8004b80:	1949      	addeq	r1, r1, r5
 8004b82:	6021      	streq	r1, [r4, #0]
 8004b84:	e7ed      	b.n	8004b62 <_free_r+0x22>
 8004b86:	461a      	mov	r2, r3
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	b10b      	cbz	r3, 8004b90 <_free_r+0x50>
 8004b8c:	42a3      	cmp	r3, r4
 8004b8e:	d9fa      	bls.n	8004b86 <_free_r+0x46>
 8004b90:	6811      	ldr	r1, [r2, #0]
 8004b92:	1855      	adds	r5, r2, r1
 8004b94:	42a5      	cmp	r5, r4
 8004b96:	d10b      	bne.n	8004bb0 <_free_r+0x70>
 8004b98:	6824      	ldr	r4, [r4, #0]
 8004b9a:	4421      	add	r1, r4
 8004b9c:	1854      	adds	r4, r2, r1
 8004b9e:	42a3      	cmp	r3, r4
 8004ba0:	6011      	str	r1, [r2, #0]
 8004ba2:	d1e0      	bne.n	8004b66 <_free_r+0x26>
 8004ba4:	681c      	ldr	r4, [r3, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	6053      	str	r3, [r2, #4]
 8004baa:	4421      	add	r1, r4
 8004bac:	6011      	str	r1, [r2, #0]
 8004bae:	e7da      	b.n	8004b66 <_free_r+0x26>
 8004bb0:	d902      	bls.n	8004bb8 <_free_r+0x78>
 8004bb2:	230c      	movs	r3, #12
 8004bb4:	6003      	str	r3, [r0, #0]
 8004bb6:	e7d6      	b.n	8004b66 <_free_r+0x26>
 8004bb8:	6825      	ldr	r5, [r4, #0]
 8004bba:	1961      	adds	r1, r4, r5
 8004bbc:	428b      	cmp	r3, r1
 8004bbe:	bf04      	itt	eq
 8004bc0:	6819      	ldreq	r1, [r3, #0]
 8004bc2:	685b      	ldreq	r3, [r3, #4]
 8004bc4:	6063      	str	r3, [r4, #4]
 8004bc6:	bf04      	itt	eq
 8004bc8:	1949      	addeq	r1, r1, r5
 8004bca:	6021      	streq	r1, [r4, #0]
 8004bcc:	6054      	str	r4, [r2, #4]
 8004bce:	e7ca      	b.n	8004b66 <_free_r+0x26>
 8004bd0:	b003      	add	sp, #12
 8004bd2:	bd30      	pop	{r4, r5, pc}
 8004bd4:	20001ea0 	.word	0x20001ea0

08004bd8 <_init>:
 8004bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bda:	bf00      	nop
 8004bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bde:	bc08      	pop	{r3}
 8004be0:	469e      	mov	lr, r3
 8004be2:	4770      	bx	lr

08004be4 <_fini>:
 8004be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004be6:	bf00      	nop
 8004be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bea:	bc08      	pop	{r3}
 8004bec:	469e      	mov	lr, r3
 8004bee:	4770      	bx	lr
