
State Machine - |riscv|S
Name S.DONE_RELEASE S.EXECUTION_DONE S.RENDER_DONE S.RENDER_WAIT S.RENDER_START S.WRITEBACK S.WAIT_DATA_MEM S.FETCH_DATA_MEM S.EXECUTE S.DECODE S.WAIT_INST_MEM S.FETCH_INST_MEM S.FETCH S.RELEASE_RUN S.RELEASE_STEP S.WAIT_KEY_PRESS S.START S.ERR 
S.START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
S.WAIT_KEY_PRESS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 
S.RELEASE_STEP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 
S.RELEASE_RUN 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 
S.FETCH 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 
S.FETCH_INST_MEM 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 
S.WAIT_INST_MEM 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 
S.DECODE 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 
S.EXECUTE 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 
S.FETCH_DATA_MEM 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 
S.WAIT_DATA_MEM 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 
S.WRITEBACK 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 
S.RENDER_START 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 
S.RENDER_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
S.RENDER_DONE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
S.EXECUTION_DONE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
S.DONE_RELEASE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
S.ERR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 

State Machine - |riscv|register_renderer:rr|S
Name S.ERR S.DONE S.INCR_REG_COUNT S.REG_UPDATE S.WRITE_REG S.READ_NUM S.INIT_REG S.BG_UPDATE S.WRITE_BG S.START 
S.START 0 0 0 0 0 0 0 0 0 0 
S.WRITE_BG 0 0 0 0 0 0 0 0 1 1 
S.BG_UPDATE 0 0 0 0 0 0 0 1 0 1 
S.INIT_REG 0 0 0 0 0 0 1 0 0 1 
S.READ_NUM 0 0 0 0 0 1 0 0 0 1 
S.WRITE_REG 0 0 0 0 1 0 0 0 0 1 
S.REG_UPDATE 0 0 0 1 0 0 0 0 0 1 
S.INCR_REG_COUNT 0 0 1 0 0 0 0 0 0 1 
S.DONE 0 1 0 0 0 0 0 0 0 1 
S.ERR 1 0 0 0 0 0 0 0 0 1 

State Machine - |riscv|memory_renderer:mr|S
Name S.ERR S.DONE S.INCR S.VAL_UPDATE S.WRITE_VAL S.READ_VAL S.ADJ_ASCII_ADDR S.ADDR_UPDATE S.WRITE_ADDR S.READ_ADDR S.INIT S.BG_UPDATE S.WRITE_BG S.START 
S.START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
S.WRITE_BG 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
S.BG_UPDATE 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
S.INIT 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
S.READ_ADDR 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
S.WRITE_ADDR 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
S.ADDR_UPDATE 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
S.ADJ_ASCII_ADDR 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
S.READ_VAL 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
S.WRITE_VAL 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
S.VAL_UPDATE 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
S.INCR 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
S.DONE 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
S.ERR 1 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|WRITE_S
Name WRITE_S.ITERATE WRITE_S.DELAY WRITE_S.CHECK WRITE_S.WRITE_START WRITE_S.WAIT_SWITCH WRITE_S.WRITE_DONE WRITE_S.START 
WRITE_S.START 0 0 0 0 0 0 0 
WRITE_S.WRITE_DONE 0 0 0 0 0 1 1 
WRITE_S.WAIT_SWITCH 0 0 0 0 1 0 1 
WRITE_S.WRITE_START 0 0 0 1 0 0 1 
WRITE_S.CHECK 0 0 1 0 0 0 1 
WRITE_S.DELAY 0 1 0 0 0 0 1 
WRITE_S.ITERATE 1 0 0 0 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|vga_controller:controller|SWITCH_S
Name SWITCH_S.DELAY SWITCH_S.RESET SWITCH_S.SWITCH_BUFFER SWITCH_S.WAIT_SIGNAL 
SWITCH_S.WAIT_SIGNAL 0 0 0 0 
SWITCH_S.SWITCH_BUFFER 0 0 1 1 
SWITCH_S.RESET 0 1 0 1 
SWITCH_S.DELAY 1 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|S
Name S.ERROR S.B2_DISP_B1_WRITE S.B1_DISP_B2_WRITE S.START 
S.START 0 0 0 0 
S.B1_DISP_B2_WRITE 0 0 1 1 
S.B2_DISP_B1_WRITE 0 1 0 1 
S.ERROR 1 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|vga_controller:controller|vga_driver:driver|hs
Name hs.HBACK hs.HSYNC hs.HFRONT hs.HDISP 
hs.HDISP 0 0 0 0 
hs.HFRONT 0 0 1 1 
hs.HSYNC 0 1 0 1 
hs.HBACK 1 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|vga_controller:controller|vga_driver:driver|vs
Name vs.VBACK vs.VSYNC vs.VFRONT vs.VDISP 
vs.VDISP 0 0 0 0 
vs.VFRONT 0 0 1 1 
vs.VSYNC 0 1 0 1 
vs.VBACK 1 0 0 1 
