#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x150f04080 .scope module, "cpuTB" "cpuTB" 2 3;
 .timescale -9 -12;
v0x6000029c9290_0 .var "clk", 0 0;
S_0x150f041f0 .scope module, "arm7tdmi" "cpu" 2 7, 3 553 0, S_0x150f04080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x6000029c8480_0 .net "abus", 31 0, L_0x6000030c4150;  1 drivers
v0x6000029c8510_0 .net "addressbus", 31 0, L_0x6000030c4380;  1 drivers
v0x6000029c85a0_0 .net "alubus", 31 0, v0x6000029c4c60_0;  1 drivers
v0x6000029c8630_0 .net "bbus", 31 0, L_0x6000030c41c0;  1 drivers
v0x6000029c86c0_0 .net "bbusext", 31 0, v0x6000029c5170_0;  1 drivers
v0x6000029c8750_0 .net "clk", 0 0, v0x6000029c9290_0;  1 drivers
v0x6000029c87e0_0 .net "cpsr", 3 0, L_0x600002ac43c0;  1 drivers
v0x6000029c8870_0 .net "ctrl", 31 0, v0x6000029c58c0_0;  1 drivers
v0x6000029c8900_0 .var "cycles", 31 0;
RS_0x148008c10 .resolv tri, v0x6000029c6520_0, L_0x6000030c4460;
v0x6000029c8990_0 .net8 "databus", 31 0, RS_0x148008c10;  2 drivers
v0x6000029c8a20_0 .net "decodebus", 31 0, L_0x6000030c40e0;  1 drivers
v0x6000029c8ab0_0 .net "i_opcode", 3 0, v0x6000029c5a70_0;  1 drivers
v0x6000029c8b40_0 .net "i_rd", 3 0, v0x6000029c5b00_0;  1 drivers
v0x6000029c8bd0_0 .net "i_rm", 3 0, v0x6000029c5b90_0;  1 drivers
v0x6000029c8c60_0 .net "i_rn", 3 0, v0x6000029c5c20_0;  1 drivers
v0x6000029c8cf0_0 .net "i_rs", 3 0, v0x6000029c5cb0_0;  1 drivers
v0x6000029c8d80_0 .net "i_shiftby", 31 0, v0x6000029c5d40_0;  1 drivers
v0x6000029c8e10_0 .net "i_shifttype", 1 0, v0x6000029c5dd0_0;  1 drivers
v0x6000029c8ea0_0 .net "i_shiftval", 31 0, v0x6000029c5e60_0;  1 drivers
v0x6000029c8f30_0 .net "incrementerbus", 31 0, L_0x6000030c43f0;  1 drivers
v0x6000029c8fc0_0 .net "incrinbus", 31 0, L_0x6000030c4070;  1 drivers
v0x6000029c9050_0 .net "newcpsr", 3 0, v0x6000029c4ab0_0;  1 drivers
v0x6000029c90e0_0 .net "pcbus", 31 0, L_0x6000030c42a0;  1 drivers
v0x6000029c9170_0 .net "shiftbyreg", 31 0, L_0x6000030c4230;  1 drivers
v0x6000029c9200_0 .net "writebackalu", 0 0, v0x6000029c4e10_0;  1 drivers
L_0x600002ac4000 .part v0x6000029c58c0_0, 0, 1;
L_0x600002ac4140 .part v0x6000029c58c0_0, 2, 1;
L_0x600002ac4280 .part v0x6000029c58c0_0, 15, 1;
L_0x600002ac4820 .part v0x6000029c58c0_0, 8, 1;
L_0x600002ac48c0 .part v0x6000029c58c0_0, 19, 1;
L_0x600002ac4960 .part v0x6000029c58c0_0, 18, 1;
L_0x600002ac4a00 .part v0x6000029c58c0_0, 17, 1;
L_0x600002ac4aa0 .part v0x6000029c58c0_0, 19, 1;
S_0x150f04360 .scope module, "addressIncrementerModule" "addressIncrementer" 3 594, 3 138 0, S_0x150f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /INPUT 32 "datain";
    .port_info 2 /OUTPUT 32 "dataout";
L_0x6000030c43f0 .functor BUFT 32, L_0x600002ac41e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148040178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000029c4000_0 .net/2u *"_ivl_0", 31 0, L_0x148040178;  1 drivers
v0x6000029c4090_0 .net *"_ivl_2", 31 0, L_0x600002ac41e0;  1 drivers
v0x6000029c4120_0 .net "datain", 31 0, L_0x6000030c4070;  alias, 1 drivers
v0x6000029c41b0_0 .net "dataout", 31 0, L_0x6000030c43f0;  alias, 1 drivers
L_0x1480401c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029c4240_0 .net "increment", 0 0, L_0x1480401c0;  1 drivers
L_0x600002ac41e0 .arith/sum 32, L_0x6000030c4070, L_0x148040178;
S_0x150f044d0 .scope module, "addressRegisterModule" "addressRegister" 3 577, 3 100 0, S_0x150f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "in1on";
    .port_info 3 /INPUT 1 "in2on";
    .port_info 4 /INPUT 1 "in3on";
    .port_info 5 /INPUT 1 "out1on";
    .port_info 6 /INPUT 32 "in1";
    .port_info 7 /INPUT 32 "in2";
    .port_info 8 /INPUT 32 "in3";
    .port_info 9 /OUTPUT 32 "out1";
    .port_info 10 /OUTPUT 32 "out2";
L_0x6000030c4070 .functor BUFZ 32, v0x6000029c42d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000030c4380 .functor BUFT 32, v0x6000029c42d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000029c42d0_0 .var "areg", 31 0;
v0x6000029c4360_0 .net "clk", 0 0, v0x6000029c9290_0;  alias, 1 drivers
v0x6000029c43f0_0 .net "in1", 31 0, v0x6000029c4c60_0;  alias, 1 drivers
v0x6000029c4480_0 .net "in1on", 0 0, L_0x600002ac4140;  1 drivers
v0x6000029c4510_0 .net "in2", 31 0, L_0x6000030c43f0;  alias, 1 drivers
L_0x1480400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029c45a0_0 .net "in2on", 0 0, L_0x1480400a0;  1 drivers
v0x6000029c4630_0 .net "in3", 31 0, L_0x6000030c42a0;  alias, 1 drivers
L_0x1480400e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029c46c0_0 .net "in3on", 0 0, L_0x1480400e8;  1 drivers
v0x6000029c4750_0 .net "out1", 31 0, L_0x6000030c4380;  alias, 1 drivers
L_0x148040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029c47e0_0 .net "out1on", 0 0, L_0x148040130;  1 drivers
v0x6000029c4870_0 .net "out2", 31 0, L_0x6000030c4070;  alias, 1 drivers
L_0x148040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029c4900_0 .net "write", 0 0, L_0x148040058;  1 drivers
E_0x6000015c07e0 .event posedge, v0x6000029c4360_0;
E_0x6000015c0750 .event negedge, v0x6000029c4360_0;
S_0x150f04750 .scope module, "aluModule" "alu" 3 676, 3 455 0, S_0x150f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "setflags";
    .port_info 2 /INPUT 32 "dataina";
    .port_info 3 /INPUT 32 "datainb";
    .port_info 4 /INPUT 4 "cpsrin";
    .port_info 5 /OUTPUT 1 "writeback";
    .port_info 6 /OUTPUT 32 "dataout";
    .port_info 7 /OUTPUT 4 "cpsrout";
v0x6000029c4990_0 .var "c", 0 0;
v0x6000029c4a20_0 .net "cpsrin", 3 0, L_0x600002ac43c0;  alias, 1 drivers
v0x6000029c4ab0_0 .var "cpsrout", 3 0;
v0x6000029c4b40_0 .net "dataina", 31 0, L_0x6000030c4150;  alias, 1 drivers
v0x6000029c4bd0_0 .net "datainb", 31 0, v0x6000029c5170_0;  alias, 1 drivers
v0x6000029c4c60_0 .var "dataout", 31 0;
v0x6000029c4cf0_0 .net "opcode", 3 0, v0x6000029c5a70_0;  alias, 1 drivers
v0x6000029c4d80_0 .net "setflags", 0 0, L_0x600002ac4aa0;  1 drivers
v0x6000029c4e10_0 .var "writeback", 0 0;
E_0x6000015c06c0/0 .event edge, v0x6000029c4cf0_0, v0x6000029c4b40_0, v0x6000029c4bd0_0, v0x6000029c4990_0;
E_0x6000015c06c0/1 .event edge, v0x6000029c4d80_0, v0x6000029c43f0_0, v0x6000029c4a20_0;
E_0x6000015c06c0 .event/or E_0x6000015c06c0/0, E_0x6000015c06c0/1;
S_0x150f048c0 .scope module, "barrelShifterModule" "barrelShifter" 3 663, 3 413 0, S_0x150f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "vimm";
    .port_info 1 /INPUT 1 "bimm";
    .port_info 2 /INPUT 2 "type";
    .port_info 3 /INPUT 32 "valimm";
    .port_info 4 /INPUT 32 "valreg";
    .port_info 5 /INPUT 32 "byimm";
    .port_info 6 /INPUT 32 "byreg";
    .port_info 7 /INPUT 32 "datain";
    .port_info 8 /OUTPUT 32 "dataout";
P_0x600000ed8080 .param/l "width" 0 3 425, +C4<00000000000000000000000000100000>;
v0x6000029c4ea0_0 .net "bimm", 0 0, L_0x600002ac4a00;  1 drivers
v0x6000029c4f30_0 .var "by", 31 0;
v0x6000029c4fc0_0 .net "byimm", 31 0, v0x6000029c5d40_0;  alias, 1 drivers
v0x6000029c5050_0 .net "byreg", 31 0, L_0x6000030c4230;  alias, 1 drivers
v0x6000029c50e0_0 .net "datain", 31 0, L_0x6000030c41c0;  alias, 1 drivers
v0x6000029c5170_0 .var "dataout", 31 0;
v0x6000029c5200_0 .net "type", 1 0, v0x6000029c5dd0_0;  alias, 1 drivers
v0x6000029c5290_0 .var "val", 31 0;
v0x6000029c5320_0 .net "valimm", 31 0, v0x6000029c5e60_0;  alias, 1 drivers
v0x6000029c53b0_0 .net "valreg", 31 0, L_0x6000030c41c0;  alias, 1 drivers
v0x6000029c5440_0 .net "vimm", 0 0, L_0x600002ac4960;  1 drivers
E_0x6000015c0bd0/0 .event edge, v0x6000029c5440_0, v0x6000029c5320_0, v0x6000029c50e0_0, v0x6000029c4ea0_0;
E_0x6000015c0bd0/1 .event edge, v0x6000029c4fc0_0, v0x6000029c5050_0, v0x6000029c5200_0, v0x6000029c5290_0;
E_0x6000015c0bd0/2 .event edge, v0x6000029c4f30_0;
E_0x6000015c0bd0 .event/or E_0x6000015c0bd0/0, E_0x6000015c0bd0/1, E_0x6000015c0bd0/2;
S_0x150f04a30 .scope module, "dataRegisterModule" "dataRegister" 3 600, 3 147 0, S_0x150f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "inon";
    .port_info 2 /INPUT 1 "outon";
    .port_info 3 /INPUT 32 "datain";
    .port_info 4 /OUTPUT 32 "dataout";
o0x148008be0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x6000030c4460 .functor BUFT 32, o0x148008be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
; Elide local net with no drivers, v0x6000029c54d0_0 name=_ivl_0
v0x6000029c5560_0 .net "clk", 0 0, v0x6000029c9290_0;  alias, 1 drivers
v0x6000029c55f0_0 .net "datain", 31 0, L_0x6000030c41c0;  alias, 1 drivers
v0x6000029c5680_0 .net8 "dataout", 31 0, RS_0x148008c10;  alias, 2 drivers
v0x6000029c5710_0 .var "datareg", 31 0;
v0x6000029c57a0_0 .net "inon", 0 0, L_0x600002ac4280;  1 drivers
L_0x148040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000029c5830_0 .net "outon", 0 0, L_0x148040208;  1 drivers
S_0x150f04ba0 .scope module, "instructionDecoderModule" "instructionDecoder" 3 627, 3 181 0, S_0x150f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /OUTPUT 32 "control";
    .port_info 2 /INPUT 4 "flags";
    .port_info 3 /OUTPUT 32 "shiftby";
    .port_info 4 /OUTPUT 2 "shifttype";
    .port_info 5 /OUTPUT 4 "opcode";
    .port_info 6 /OUTPUT 4 "rm";
    .port_info 7 /OUTPUT 4 "rn";
    .port_info 8 /OUTPUT 4 "rd";
    .port_info 9 /OUTPUT 4 "rs";
    .port_info 10 /OUTPUT 32 "shiftval";
v0x6000029c58c0_0 .var "control", 31 0;
v0x6000029c5950_0 .net "flags", 3 0, L_0x600002ac43c0;  alias, 1 drivers
v0x6000029c59e0_0 .net "ins", 31 0, L_0x6000030c40e0;  alias, 1 drivers
v0x6000029c5a70_0 .var "opcode", 3 0;
v0x6000029c5b00_0 .var "rd", 3 0;
v0x6000029c5b90_0 .var "rm", 3 0;
v0x6000029c5c20_0 .var "rn", 3 0;
v0x6000029c5cb0_0 .var "rs", 3 0;
v0x6000029c5d40_0 .var "shiftby", 31 0;
v0x6000029c5dd0_0 .var "shifttype", 1 0;
v0x6000029c5e60_0 .var "shiftval", 31 0;
E_0x6000015c0b10 .event edge, v0x6000029c59e0_0;
S_0x150f04e20 .scope module, "instructionRegisterModule" "instructionRegister" 3 608, 3 162 0, S_0x150f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "inon";
    .port_info 2 /INPUT 1 "out1on";
    .port_info 3 /INPUT 32 "datain";
    .port_info 4 /OUTPUT 32 "dataout1";
    .port_info 5 /OUTPUT 32 "dataout2";
L_0x6000030c40e0 .functor BUFZ 32, v0x6000029c6370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000030c44d0 .functor BUFT 32, v0x6000029c6370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000029c5f80_0 .net *"_ivl_2", 31 0, L_0x6000030c44d0;  1 drivers
v0x6000029c6010_0 .net "clk", 0 0, v0x6000029c9290_0;  alias, 1 drivers
v0x6000029c60a0_0 .net8 "datain", 31 0, RS_0x148008c10;  alias, 2 drivers
v0x6000029c6130_0 .net "dataou1", 0 0, L_0x600002ac4320;  1 drivers
v0x6000029c61c0_0 .net "dataout1", 31 0, L_0x6000030c41c0;  alias, 1 drivers
v0x6000029c6250_0 .net "dataout2", 31 0, L_0x6000030c40e0;  alias, 1 drivers
L_0x148040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029c62e0_0 .net "inon", 0 0, L_0x148040250;  1 drivers
v0x6000029c6370_0 .var "ireg", 31 0;
L_0x148040298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029c6400_0 .net "out1on", 0 0, L_0x148040298;  1 drivers
L_0x600002ac4320 .part L_0x6000030c44d0, 0, 1;
S_0x150f04f90 .scope module, "memoryModule" "memory" 3 569, 3 73 0, S_0x150f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "out";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INOUT 32 "data";
v0x6000029c6490_0 .net "address", 31 0, L_0x6000030c4380;  alias, 1 drivers
v0x6000029c6520_0 .var "buffer", 31 0;
v0x6000029c65b0_0 .net "clk", 0 0, v0x6000029c9290_0;  alias, 1 drivers
v0x6000029c6640_0 .net8 "data", 31 0, RS_0x148008c10;  alias, 2 drivers
v0x6000029c66d0_0 .var/i "i", 31 0;
v0x6000029c6760 .array "mem", 63 0, 31 0;
L_0x148040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029c67f0_0 .net "out", 0 0, L_0x148040010;  1 drivers
v0x6000029c6880_0 .net "write", 0 0, L_0x600002ac4000;  1 drivers
S_0x150f05100 .scope module, "registerBankModule" "registerBank" 3 643, 3 323 0, S_0x150f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "in1on";
    .port_info 3 /INPUT 1 "in2on";
    .port_info 4 /INPUT 1 "pcwrite";
    .port_info 5 /INPUT 1 "writeback";
    .port_info 6 /INPUT 1 "cpsrwrite";
    .port_info 7 /INPUT 32 "alubusin";
    .port_info 8 /INPUT 32 "incrbusin";
    .port_info 9 /INPUT 4 "rm";
    .port_info 10 /INPUT 4 "rn";
    .port_info 11 /INPUT 4 "rs";
    .port_info 12 /INPUT 4 "rd";
    .port_info 13 /INPUT 4 "updatedflags";
    .port_info 14 /OUTPUT 4 "flags";
    .port_info 15 /OUTPUT 32 "abusout";
    .port_info 16 /OUTPUT 32 "bbusout";
    .port_info 17 /OUTPUT 32 "barrelshifterout";
    .port_info 18 /OUTPUT 32 "pcbusout";
L_0x6000030c4150 .functor BUFZ 32, L_0x600002ac4460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000030c41c0 .functor BUFZ 32, L_0x600002ac45a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000030c4230 .functor BUFZ 32, L_0x600002ac46e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000029c8000_15 .array/port v0x6000029c8000, 15;
L_0x6000030c42a0 .functor BUFZ 32, v0x6000029c8000_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000029c69a0_0 .net *"_ivl_11", 31 0, L_0x600002ac45a0;  1 drivers
v0x6000029c6a30_0 .net *"_ivl_13", 5 0, L_0x600002ac4640;  1 drivers
L_0x148040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000029c6ac0_0 .net *"_ivl_16", 1 0, L_0x148040328;  1 drivers
v0x6000029c6b50_0 .net *"_ivl_19", 31 0, L_0x600002ac46e0;  1 drivers
v0x6000029c6be0_0 .net *"_ivl_21", 5 0, L_0x600002ac4780;  1 drivers
L_0x148040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000029c6c70_0 .net *"_ivl_24", 1 0, L_0x148040370;  1 drivers
v0x6000029c6d00_0 .net *"_ivl_3", 31 0, L_0x600002ac4460;  1 drivers
v0x6000029c6d90_0 .net *"_ivl_5", 5 0, L_0x600002ac4500;  1 drivers
L_0x1480402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000029c6e20_0 .net *"_ivl_8", 1 0, L_0x1480402e0;  1 drivers
v0x6000029c6eb0_0 .net "abusout", 31 0, L_0x6000030c4150;  alias, 1 drivers
v0x6000029c6f40_0 .net "alubusin", 31 0, v0x6000029c4c60_0;  alias, 1 drivers
v0x6000029c6fd0_0 .net "barrelshifterout", 31 0, L_0x6000030c4230;  alias, 1 drivers
v0x6000029c7060_0 .net "bbusout", 31 0, L_0x6000030c41c0;  alias, 1 drivers
v0x6000029c70f0_0 .net "clk", 0 0, v0x6000029c9290_0;  alias, 1 drivers
v0x6000029c7180_0 .net "cpsrwrite", 0 0, L_0x600002ac48c0;  1 drivers
v0x6000029c7210_0 .net "flags", 3 0, L_0x600002ac43c0;  alias, 1 drivers
o0x148009690 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000029c72a0_0 .net "in1on", 0 0, o0x148009690;  0 drivers
o0x1480096c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000029c7330_0 .net "in2on", 0 0, o0x1480096c0;  0 drivers
v0x6000029c73c0_0 .net "incrbusin", 31 0, L_0x6000030c43f0;  alias, 1 drivers
v0x6000029c7450_0 .net "pcbusout", 31 0, L_0x6000030c42a0;  alias, 1 drivers
L_0x1480403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029c74e0_0 .net "pcwrite", 0 0, L_0x1480403b8;  1 drivers
v0x6000029c7570_0 .net "rd", 3 0, v0x6000029c5b00_0;  alias, 1 drivers
v0x6000029c7600_0 .var "reg0", 31 0;
v0x6000029c7690_0 .var "reg1", 31 0;
v0x6000029c7720_0 .var "reg10", 31 0;
v0x6000029c77b0_0 .var "reg11", 31 0;
v0x6000029c7840_0 .var "reg12", 31 0;
v0x6000029c78d0_0 .var "reg13", 31 0;
v0x6000029c7960_0 .var "reg14", 31 0;
v0x6000029c79f0_0 .var "reg15", 31 0;
v0x6000029c7a80_0 .var "reg16", 31 0;
v0x6000029c7b10_0 .var "reg2", 31 0;
v0x6000029c7ba0_0 .var "reg3", 31 0;
v0x6000029c7c30_0 .var "reg4", 31 0;
v0x6000029c7cc0_0 .var "reg5", 31 0;
v0x6000029c7d50_0 .var "reg6", 31 0;
v0x6000029c7de0_0 .var "reg7", 31 0;
v0x6000029c7e70_0 .var "reg8", 31 0;
v0x6000029c7f00_0 .var "reg9", 31 0;
v0x6000029c8000 .array "regs", 16 0, 31 0;
v0x6000029c8120_0 .net "rm", 3 0, v0x6000029c5b90_0;  alias, 1 drivers
v0x6000029c81b0_0 .net "rn", 3 0, v0x6000029c5c20_0;  alias, 1 drivers
v0x6000029c8240_0 .net "rs", 3 0, v0x6000029c5cb0_0;  alias, 1 drivers
v0x6000029c82d0_0 .net "updatedflags", 3 0, v0x6000029c4ab0_0;  alias, 1 drivers
v0x6000029c8360_0 .net "write", 0 0, L_0x600002ac4820;  1 drivers
v0x6000029c83f0_0 .net "writeback", 0 0, v0x6000029c4e10_0;  alias, 1 drivers
v0x6000029c8000_0 .array/port v0x6000029c8000, 0;
v0x6000029c8000_1 .array/port v0x6000029c8000, 1;
v0x6000029c8000_2 .array/port v0x6000029c8000, 2;
v0x6000029c8000_3 .array/port v0x6000029c8000, 3;
E_0x6000015c08d0/0 .event edge, v0x6000029c8000_0, v0x6000029c8000_1, v0x6000029c8000_2, v0x6000029c8000_3;
v0x6000029c8000_4 .array/port v0x6000029c8000, 4;
v0x6000029c8000_5 .array/port v0x6000029c8000, 5;
v0x6000029c8000_6 .array/port v0x6000029c8000, 6;
v0x6000029c8000_7 .array/port v0x6000029c8000, 7;
E_0x6000015c08d0/1 .event edge, v0x6000029c8000_4, v0x6000029c8000_5, v0x6000029c8000_6, v0x6000029c8000_7;
v0x6000029c8000_8 .array/port v0x6000029c8000, 8;
v0x6000029c8000_9 .array/port v0x6000029c8000, 9;
v0x6000029c8000_10 .array/port v0x6000029c8000, 10;
v0x6000029c8000_11 .array/port v0x6000029c8000, 11;
E_0x6000015c08d0/2 .event edge, v0x6000029c8000_8, v0x6000029c8000_9, v0x6000029c8000_10, v0x6000029c8000_11;
v0x6000029c8000_12 .array/port v0x6000029c8000, 12;
v0x6000029c8000_13 .array/port v0x6000029c8000, 13;
v0x6000029c8000_14 .array/port v0x6000029c8000, 14;
E_0x6000015c08d0/3 .event edge, v0x6000029c8000_12, v0x6000029c8000_13, v0x6000029c8000_14, v0x6000029c8000_15;
v0x6000029c8000_16 .array/port v0x6000029c8000, 16;
E_0x6000015c08d0/4 .event edge, v0x6000029c8000_16;
E_0x6000015c08d0 .event/or E_0x6000015c08d0/0, E_0x6000015c08d0/1, E_0x6000015c08d0/2, E_0x6000015c08d0/3, E_0x6000015c08d0/4;
L_0x600002ac43c0 .part v0x6000029c8000_16, 28, 4;
L_0x600002ac4460 .array/port v0x6000029c8000, L_0x600002ac4500;
L_0x600002ac4500 .concat [ 4 2 0 0], v0x6000029c5b90_0, L_0x1480402e0;
L_0x600002ac45a0 .array/port v0x6000029c8000, L_0x600002ac4640;
L_0x600002ac4640 .concat [ 4 2 0 0], v0x6000029c5c20_0, L_0x148040328;
L_0x600002ac46e0 .array/port v0x6000029c8000, L_0x600002ac4780;
L_0x600002ac4780 .concat [ 4 2 0 0], v0x6000029c5cb0_0, L_0x148040370;
    .scope S_0x150f04f90;
T_0 ;
    %vpi_call 3 88 "$readmemh", "assout.txt", v0x6000029c6760 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000029c66d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000029c66d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 3 90 "$display", "M: %0h %h", v0x6000029c66d0_0, &A<v0x6000029c6760, v0x6000029c66d0_0 > {0 0 0};
    %load/vec4 v0x6000029c66d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000029c66d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x150f04f90;
T_1 ;
    %wait E_0x6000015c07e0;
    %load/vec4 v0x6000029c6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x6000029c6640_0;
    %load/vec4 v0x6000029c6490_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000029c6760, 0, 4;
T_1.0 ;
    %load/vec4 v0x6000029c6490_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x6000029c6760, 4;
    %assign/vec4 v0x6000029c6520_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x150f044d0;
T_2 ;
    %wait E_0x6000015c0750;
    %load/vec4 v0x6000029c4480_0;
    %load/vec4 v0x6000029c4900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x6000029c43f0_0;
    %assign/vec4 v0x6000029c42d0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x150f044d0;
T_3 ;
    %wait E_0x6000015c07e0;
    %load/vec4 v0x6000029c45a0_0;
    %load/vec4 v0x6000029c4900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x6000029c4510_0;
    %assign/vec4 v0x6000029c42d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000029c46c0_0;
    %load/vec4 v0x6000029c4900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000029c4630_0;
    %assign/vec4 v0x6000029c42d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x150f044d0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000029c42d0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x150f04a30;
T_5 ;
    %wait E_0x6000015c07e0;
    %load/vec4 v0x6000029c57a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x6000029c55f0_0;
    %assign/vec4 v0x6000029c5710_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x150f04e20;
T_6 ;
    %wait E_0x6000015c07e0;
    %load/vec4 v0x6000029c62e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6000029c60a0_0;
    %assign/vec4 v0x6000029c6370_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x150f04ba0;
T_7 ;
    %wait E_0x6000015c0b10;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %vpi_call 3 212 "$display", "\011insnum: 0 (1/2)" {0 0 0};
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x6000029c5a70_0, 0, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000029c58c0_0, 4, 1;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x6000029c5c20_0, 0, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x6000029c5b00_0, 0, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x6000029c5b90_0, 0, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0x6000029c5dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000029c58c0_0, 4, 1;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000029c58c0_0, 4, 1;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0x6000029c5d40_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x6000029c5cb0_0, 0, 4;
T_7.9 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %vpi_call 3 231 "$display", "\011insnum: 1 (1/2)" {0 0 0};
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 3, 4, 4;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 21, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %vpi_call 3 236 "$display", "\011insnum: 5" {0 0 0};
T_7.14 ;
T_7.13 ;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 22, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.18, 4;
    %vpi_call 3 243 "$display", "\011insnum: 2" {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.20, 4;
    %vpi_call 3 248 "$display", "\011insnum: 3" {0 0 0};
T_7.20 ;
T_7.19 ;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 21, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 13, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %vpi_call 3 254 "$display", "\011insnum: 6 or 7" {0 0 0};
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 7, 4, 4;
    %pad/u 8;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %vpi_call 3 259 "$display", "\011insnum: 4" {0 0 0};
T_7.24 ;
T_7.23 ;
T_7.17 ;
T_7.11 ;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.26, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %vpi_call 3 266 "$display", "\011insnum: 0 (2/2)" {0 0 0};
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x6000029c5a70_0, 0, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000029c58c0_0, 4, 1;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x6000029c5c20_0, 0, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x6000029c5b00_0, 0, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0x6000029c5d40_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000029c5dd0_0, 0, 2;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x6000029c5e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000029c58c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000029c58c0_0, 4, 1;
    %jmp T_7.29;
T_7.28 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %vpi_call 3 281 "$display", "\011insnum: 1 (2/2)" {0 0 0};
T_7.30 ;
T_7.29 ;
T_7.26 ;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.32, 4;
    %vpi_call 3 289 "$display", "\011insnum: 8" {0 0 0};
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.34, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.36, 4;
    %vpi_call 3 295 "$display", "\011insnum: a" {0 0 0};
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.38, 4;
    %vpi_call 3 300 "$display", "\011insnum: b" {0 0 0};
T_7.38 ;
T_7.37 ;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.40, 4;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 5, 21, 6;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.42, 4;
    %vpi_call 3 306 "$display", "\011insnum: 9" {0 0 0};
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v0x6000029c59e0_0;
    %parti/s 6, 20, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_7.44, 4;
    %vpi_call 3 310 "$display", "\011insnum: f" {0 0 0};
T_7.44 ;
T_7.43 ;
    %jmp T_7.41;
T_7.40 ;
    %vpi_call 3 316 "$display", "\011invalid instruction" {0 0 0};
T_7.41 ;
T_7.35 ;
T_7.33 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x150f05100;
T_8 ;
    %wait E_0x6000015c0750;
    %load/vec4 v0x6000029c83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x6000029c6f40_0;
    %load/vec4 v0x6000029c7570_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000029c8000, 0, 4;
T_8.0 ;
    %load/vec4 v0x6000029c74e0_0;
    %load/vec4 v0x6000029c7570_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000029c73c0_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000029c8000, 0, 4;
T_8.2 ;
    %load/vec4 v0x6000029c7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000029c82d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000029c8000, 0, 4;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x150f05100;
T_9 ;
    %pushi/vec4 467, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000029c8000, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x150f05100;
T_10 ;
    %wait E_0x6000015c08d0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7600_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7690_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7b10_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7ba0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7c30_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7cc0_0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7d50_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7de0_0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7e70_0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7f00_0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7720_0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c77b0_0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7840_0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c78d0_0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7960_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c79f0_0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000029c8000, 4;
    %store/vec4 v0x6000029c7a80_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x150f048c0;
T_11 ;
    %wait E_0x6000015c0bd0;
    %load/vec4 v0x6000029c5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x6000029c5320_0;
    %store/vec4 v0x6000029c5290_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000029c53b0_0;
    %store/vec4 v0x6000029c5290_0, 0, 32;
T_11.1 ;
    %load/vec4 v0x6000029c4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000029c4fc0_0;
    %store/vec4 v0x6000029c4f30_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x6000029c5050_0;
    %store/vec4 v0x6000029c4f30_0, 0, 32;
T_11.3 ;
    %load/vec4 v0x6000029c5200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000029c5170_0, 0, 32;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000029c5170_0, 0, 32;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000029c5170_0, 0, 32;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x6000029c5290_0;
    %ix/getv 4, v0x6000029c4f30_0;
    %shiftr 4;
    %load/vec4 v0x6000029c5290_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x6000029c4f30_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x6000029c5170_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x150f04750;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029c4990_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x150f04750;
T_13 ;
    %wait E_0x6000015c06c0;
    %load/vec4 v0x6000029c4cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %and;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %xor;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %sub;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0x6000029c4bd0_0;
    %load/vec4 v0x6000029c4b40_0;
    %sub;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %add;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %add;
    %load/vec4 v0x6000029c4990_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %sub;
    %load/vec4 v0x6000029c4990_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0x6000029c4bd0_0;
    %load/vec4 v0x6000029c4b40_0;
    %sub;
    %load/vec4 v0x6000029c4990_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %and;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %xor;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %sub;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %add;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %or;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0x6000029c4bd0_0;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %inv;
    %and;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x6000029c4bd0_0;
    %inv;
    %store/vec4 v0x6000029c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029c4e10_0, 0, 1;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %load/vec4 v0x6000029c4d80_0;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %load/vec4 v0x6000029c4c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.19, 4;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 8, 0, 4;
    %or;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 7, 0, 4;
    %and;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
T_13.20 ;
    %load/vec4 v0x6000029c4c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 4, 0, 4;
    %or;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
    %jmp T_13.22;
T_13.21 ;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 11, 0, 4;
    %and;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
T_13.22 ;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %load/vec4 v0x6000029c4b40_0;
    %load/vec4 v0x6000029c4bd0_0;
    %cmp/u;
    %jmp/0xz  T_13.25, 5;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 13, 0, 4;
    %and;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
T_13.26 ;
T_13.23 ;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %load/vec4 v0x6000029c4b40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c4bd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 13, 0, 4;
    %and;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
T_13.30 ;
T_13.27 ;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x6000029c4cf0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.31, 8;
    %load/vec4 v0x6000029c4b40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000029c4bd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000029c4c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 1, 0, 4;
    %or;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0x6000029c4a20_0;
    %pushi/vec4 14, 0, 4;
    %and;
    %store/vec4 v0x6000029c4ab0_0, 0, 4;
T_13.34 ;
T_13.31 ;
T_13.17 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x150f041f0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000029c8900_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x150f041f0;
T_15 ;
    %wait E_0x6000015c07e0;
    %delay 1000, 0;
    %vpi_call 3 691 "$display", "**** CYCLE: %0d ****\012", v0x6000029c8900_0 {0 0 0};
    %load/vec4 v0x6000029c8900_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000029c8900_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x150f04080;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029c9290_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x150f04080;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v0x6000029c9290_0;
    %inv;
    %assign/vec4 v0x6000029c9290_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x150f04080;
T_18 ;
    %vpi_call 2 10 "$display", "**** TESTBENCH ****" {0 0 0};
    %vpi_call 2 11 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cpuTB.v";
    "cpu.v";
