<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

</twCmdLine><twDesign>top_ml410.ncd</twDesign><twDesignPath>top_ml410.ncd</twDesignPath><twPCF>top_ml410.pcf</twPCF><twPcfPath>top_ml410.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1152"><twDevName>xc4vfx60</twDevName><twSpeedGrade>-11</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="34"><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;22&gt;</twSig><twDriver>SLICE_X32Y201.X</twDriver><twLoad>SLICE_X37Y202.F4</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;15&gt;</twSig><twDriver>SLICE_X34Y206.Y</twDriver><twLoad>SLICE_X37Y219.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;23&gt;</twSig><twDriver>SLICE_X35Y202.Y</twDriver><twLoad>SLICE_X39Y202.F4</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;2&gt;</twSig><twDriver>SLICE_X45Y176.Y</twDriver><twLoad>SLICE_X35Y205.G4</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;7&gt;</twSig><twDriver>SLICE_X40Y194.Y</twDriver><twLoad>SLICE_X43Y194.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;3&gt;</twSig><twDriver>SLICE_X47Y175.Y</twDriver><twLoad>SLICE_X47Y184.G4</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;6&gt;</twSig><twDriver>SLICE_X42Y200.X</twDriver><twLoad>SLICE_X42Y193.F3</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;14&gt;</twSig><twDriver>SLICE_X36Y218.Y</twDriver><twLoad>SLICE_X37Y220.F1</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;30&gt;</twSig><twDriver>SLICE_X34Y225.Y</twDriver><twLoad>SLICE_X34Y227.F4</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;4&gt;</twSig><twDriver>SLICE_X45Y185.Y</twDriver><twLoad>SLICE_X47Y184.F3</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;5&gt;</twSig><twDriver>SLICE_X47Y185.Y</twDriver><twLoad>SLICE_X46Y185.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;26&gt;</twSig><twDriver>SLICE_X35Y214.Y</twDriver><twLoad>SLICE_X35Y221.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;10&gt;</twSig><twDriver>SLICE_X38Y214.Y</twDriver><twLoad>SLICE_X41Y216.F4</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twSig><twDriver>SLICE_X31Y203.X</twDriver><twLoad>SLICE_X35Y205.F1</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;27&gt;</twSig><twDriver>SLICE_X34Y199.Y</twDriver><twLoad>SLICE_X35Y219.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;11&gt;</twSig><twDriver>SLICE_X39Y214.Y</twDriver><twLoad>SLICE_X38Y216.F1</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;28&gt;</twSig><twDriver>SLICE_X35Y217.Y</twDriver><twLoad>SLICE_X33Y217.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;12&gt;</twSig><twDriver>SLICE_X39Y219.Y</twDriver><twLoad>SLICE_X40Y219.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;29&gt;</twSig><twDriver>SLICE_X38Y218.Y</twDriver><twLoad>SLICE_X39Y222.F4</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;13&gt;</twSig><twDriver>SLICE_X39Y218.Y</twDriver><twLoad>SLICE_X40Y218.F3</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;17&gt;</twSig><twDriver>SLICE_X37Y201.Y</twDriver><twLoad>SLICE_X37Y200.F1</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;19&gt;</twSig><twDriver>SLICE_X39Y200.Y</twDriver><twLoad>SLICE_X38Y200.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;24&gt;</twSig><twDriver>SLICE_X37Y214.Y</twDriver><twLoad>SLICE_X36Y220.F1</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;8&gt;</twSig><twDriver>SLICE_X39Y212.Y</twDriver><twLoad>SLICE_X43Y215.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;25&gt;</twSig><twDriver>SLICE_X34Y212.Y</twDriver><twLoad>SLICE_X32Y220.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;9&gt;</twSig><twDriver>SLICE_X38Y213.Y</twDriver><twLoad>SLICE_X39Y217.F1</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;1&gt;</twSig><twDriver>SLICE_X47Y191.Y</twDriver><twLoad>SLICE_X45Y191.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;0&gt;</twSig><twDriver>SLICE_X46Y191.Y</twDriver><twLoad>SLICE_X45Y190.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;21&gt;</twSig><twDriver>SLICE_X36Y203.Y</twDriver><twLoad>SLICE_X36Y204.F1</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;20&gt;</twSig><twDriver>SLICE_X37Y203.Y</twDriver><twLoad>SLICE_X38Y202.F3</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;16&gt;</twSig><twDriver>SLICE_X36Y201.Y</twDriver><twLoad>SLICE_X36Y200.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;18&gt;</twSig><twDriver>SLICE_X38Y199.Y</twDriver><twLoad>SLICE_X38Y198.F2</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twSig><twDriver>SLICE_X30Y243.X</twDriver><twLoad>SLICE_X30Y243.F1</twLoad></twSigConn><twSigConn><twSig>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twSig><twDriver>SLICE_X31Y242.X</twDriver><twLoad>SLICE_X31Y242.F4</twLoad></twSigConn></twCycles><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="u1_plasma_top/u0_clk/clk0_bufg_in"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;</twConstName><twItemCnt>117</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>53</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.173</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_40 (SLICE_X18Y210.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.070</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_24</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_40</twDest><twTotPathDel>2.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_24</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_40</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y169.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X41Y169.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;25&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y210.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.108</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y210.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;41&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_40</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.108</twRouteDel><twTotDel>2.631</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.946">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_43 (SLICE_X20Y208.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.154</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_27</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_43</twDest><twTotPathDel>2.547</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_27</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_43</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y166.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X40Y166.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;27&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y208.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y208.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;43&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_43</twBEL></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>2.547</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.946">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (SLICE_X25Y216.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.209</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_30</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_46</twDest><twTotPathDel>2.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_30</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_46</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y168.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X38Y168.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y216.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y216.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;47&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_46</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>1.938</twRouteDel><twTotDel>2.492</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.946">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (SLICE_X27Y215.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.434</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_11</twDest><twTotPathDel>1.385</twTotPathDel><twClkSkew dest = "1.894" src = "1.937">0.043</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X27Y232.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y232.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y215.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y215.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;11&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_11</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.947</twRouteDel><twTotDel>1.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.647</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_11</twDest><twTotPathDel>1.598</twTotPathDel><twClkSkew dest = "1.894" src = "1.937">0.043</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X26Y232.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y232.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y215.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y215.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;11&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_11</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>1.145</twRouteDel><twTotDel>1.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.010</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_11</twDest><twTotPathDel>1.922</twTotPathDel><twClkSkew dest = "1.894" src = "1.976">0.082</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X21Y233.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y232.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y215.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y215.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;11&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_11</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>1.484</twRouteDel><twTotDel>1.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_10 (SLICE_X27Y215.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.434</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_10</twDest><twTotPathDel>1.385</twTotPathDel><twClkSkew dest = "1.894" src = "1.937">0.043</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X27Y232.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y232.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y215.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y215.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;11&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.947</twRouteDel><twTotDel>1.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.647</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_10</twDest><twTotPathDel>1.598</twTotPathDel><twClkSkew dest = "1.894" src = "1.937">0.043</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X26Y232.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y232.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y215.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y215.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;11&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>1.145</twRouteDel><twTotDel>1.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.010</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_10</twDest><twTotPathDel>1.922</twTotPathDel><twClkSkew dest = "1.894" src = "1.976">0.082</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X21Y233.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y232.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y215.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y215.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;11&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>1.484</twRouteDel><twTotDel>1.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (SLICE_X29Y220.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.453</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twTotPathDel>1.369</twTotPathDel><twClkSkew dest = "1.859" src = "1.937">0.078</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X26Y232.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y233.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y233.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y220.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.595</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y220.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.915</twRouteDel><twTotDel>1.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.599</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twTotPathDel>1.515</twTotPathDel><twClkSkew dest = "1.859" src = "1.937">0.078</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X27Y232.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y233.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y233.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y220.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.595</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y220.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>1.076</twRouteDel><twTotDel>1.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.081</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twTotPathDel>1.958</twTotPathDel><twClkSkew dest = "1.859" src = "1.976">0.117</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X21Y233.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y233.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y233.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y220.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.595</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y220.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>1.519</twRouteDel><twTotDel>1.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;2&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR" locationPin="SLICE_X29Y221.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;2&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR" locationPin="SLICE_X29Y221.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="39" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;3&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR" locationPin="SLICE_X21Y224.SR" clockNet="u1_plasma_top/reset"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD clk TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE 310ps HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;</twConstName><twItemCnt>374473328</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5177</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.848</twMinPer></twConstHead><twPathRptBanner iPaths="945595" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28 (SLICE_X19Y144.F2), 945595 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28</twDest><twTotPathDel>24.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X41Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X41Y135.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N227</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y71.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd3</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52_F</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;371</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y186.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.880</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y186.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y186.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y186.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y192.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000040_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y203.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>N984</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y217.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y217.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;28&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y217.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y147.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y147.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>N594</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;28&gt;53_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y144.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>N594</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y144.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg&lt;28&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;28&gt;74</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28</twBEL></twPathDel><twLogDel>3.726</twLogDel><twRouteDel>21.122</twRouteDel><twTotDel>24.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.724</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28</twDest><twTotPathDel>24.539</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X41Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X41Y135.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N227</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y71.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd3</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52_F</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;371</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y170.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y170.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;21&gt;11</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;21&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y186.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y186.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y192.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000040_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y203.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>N984</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y217.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y217.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;28&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y217.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y147.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y147.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>N594</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;28&gt;53_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y144.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>N594</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y144.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg&lt;28&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;28&gt;74</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28</twBEL></twPathDel><twLogDel>4.034</twLogDel><twRouteDel>20.505</twRouteDel><twTotDel>24.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.767</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_7</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28</twDest><twTotPathDel>24.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_7</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X45Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X45Y157.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">4.193</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;12&gt;_bdd16</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;10&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;10&gt;_bdd42</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd11</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;71_G</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;71</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd3</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;189</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;189/O</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;240</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;240</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y93.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;240</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y93.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;344</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y178.F1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.797</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y178.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;28&gt;35</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y181.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y181.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;28&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y192.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000040_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y203.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>N984</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y217.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y217.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;28&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y217.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000017</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_28_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y147.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y147.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>N594</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;28&gt;53_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y144.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>N594</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y144.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg&lt;28&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;28&gt;74</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_28</twBEL></twPathDel><twLogDel>3.548</twLogDel><twRouteDel>20.948</twRouteDel><twTotDel>24.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="945595" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29 (SLICE_X18Y148.F2), 945595 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29</twDest><twTotPathDel>24.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X41Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X41Y135.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N227</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y71.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd3</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52_F</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;371</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y186.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.880</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y186.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y186.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y186.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y192.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000040_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y203.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>N984</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y218.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y218.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;29&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y218.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y218.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.436</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y150.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y150.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>N591</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;29&gt;53_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y148.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>N591</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y148.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;29&gt;74</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29</twBEL></twPathDel><twLogDel>3.712</twLogDel><twRouteDel>21.034</twRouteDel><twTotDel>24.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.826</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29</twDest><twTotPathDel>24.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X41Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X41Y135.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N227</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y71.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd3</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52_F</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;371</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y170.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y170.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;21&gt;11</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;21&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y186.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y186.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y192.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000040_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y203.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>N984</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y218.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y218.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;29&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y218.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y218.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.436</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y150.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y150.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>N591</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;29&gt;53_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y148.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>N591</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y148.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;29&gt;74</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29</twBEL></twPathDel><twLogDel>4.020</twLogDel><twRouteDel>20.417</twRouteDel><twTotDel>24.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.869</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_7</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29</twDest><twTotPathDel>24.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_7</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X45Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X45Y157.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">4.193</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;12&gt;_bdd16</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;10&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;10&gt;_bdd42</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd11</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;71_G</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;71</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd3</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;189</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;189/O</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;240</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;240</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y93.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;240</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y93.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;344</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y178.F1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.797</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y178.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;28&gt;35</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y181.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y181.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;28&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y192.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000040_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y203.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>N984</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y218.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y218.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;29&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y218.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y218.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.436</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000017</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_29_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y150.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y150.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>N591</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;29&gt;53_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y148.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>N591</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y148.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;29&gt;74</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_29</twBEL></twPathDel><twLogDel>3.534</twLogDel><twRouteDel>20.860</twRouteDel><twTotDel>24.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="945595" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24 (SLICE_X16Y148.G2), 945595 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.016</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24</twDest><twTotPathDel>24.247</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X41Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X41Y135.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N227</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y71.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd3</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52_F</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;371</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y186.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.880</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y186.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y186.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y186.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y192.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000040_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y203.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>N984</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y214.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;24&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y214.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y214.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y191.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y191.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;25&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y156.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y156.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N633</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;95_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y148.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>N633</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y148.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg&lt;25&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;116</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24</twBEL></twPathDel><twLogDel>3.705</twLogDel><twRouteDel>20.542</twRouteDel><twTotDel>24.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.325</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24</twDest><twTotPathDel>23.938</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X41Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X41Y135.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N227</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y71.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd30</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd23</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;13&gt;_bdd3</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52_F</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;52</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;79/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;150</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;371</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y170.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y170.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;21&gt;11</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;21&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y186.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y186.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;19&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y192.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000040_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y203.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>N984</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y214.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;24&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y214.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y214.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y191.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y191.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;25&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y156.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y156.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N633</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;95_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y148.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>N633</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y148.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg&lt;25&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;116</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24</twBEL></twPathDel><twLogDel>4.013</twLogDel><twRouteDel>19.925</twRouteDel><twTotDel>23.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.368</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_7</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24</twDest><twTotPathDel>23.895</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_7</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X45Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X45Y157.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">4.193</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;12&gt;_bdd16</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;10&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;10&gt;_bdd42</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd11</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;71_G</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;71</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd3</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;14&gt;_bdd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;189</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;189/O</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;216</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;240</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;240</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y93.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;240</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y93.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;344</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y178.F1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.797</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y178.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;28&gt;35</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y181.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y181.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;28&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y192.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000040_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y203.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>N984</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y214.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;0&gt;151</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_r&lt;24&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y214.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/cache_ram_data_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y214.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y191.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000017</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y191.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;25&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/cpu_data_r_24_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y156.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y156.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N633</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;95_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y148.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>N633</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y148.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg&lt;25&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;116</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/reg_dest_reg_24</twBEL></twPathDel><twLogDel>3.527</twLogDel><twRouteDel>20.368</twRouteDel><twTotDel>23.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3 (SLICE_X72Y194.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_12</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3</twDest><twTotPathDel>0.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_12</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X73Y195.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y194.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y194.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3_mux00001</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3</twBEL></twPathDel><twLogDel>0.148</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2 (SLICE_X59Y194.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2</twDest><twTotPathDel>0.424</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X59Y194.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y194.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y194.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.106</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_mux0000&lt;2&gt;1</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2</twBEL></twPathDel><twLogDel>0.162</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/gpio0_reg_16 (SLICE_X47Y178.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/gpio0_reg_16</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/gpio0_reg_16</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/gpio0_reg_16</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/gpio0_reg_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X47Y178.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/gpio0_reg&lt;17&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/gpio0_reg_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y178.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>u1_plasma_top/u1_plasma/gpio0_reg&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y178.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.106</twDelInfo><twComp>u1_plasma_top/u1_plasma/gpio0_reg&lt;17&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/gpio0_reg_mux0000&lt;16&gt;1</twBEL><twBEL>u1_plasma_top/u1_plasma/gpio0_reg_16</twBEL></twPathDel><twLogDel>0.162</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA" logResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA" locationPin="RAMB16_X2Y31.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA" logResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA" locationPin="RAMB16_X2Y30.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" locationPin="RAMB16_X3Y20.CLKA" clockNet="u1_plasma_top/clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="69"><twConstRollup name="TS_board_clk" fullName="TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="9.836" errors="0" errorRollup="0" items="0" itemsRollup="374473445"/><twConstRollup name="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in" fullName="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;" type="child" depth="1" requirement="12.632" prefType="period" actual="6.173" actualRollup="12.424" errors="0" errorRollup="0" items="117" itemsRollup="374473328"/><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;" type="child" depth="2" requirement="25.263" prefType="period" actual="24.848" actualRollup="N/A" errors="0" errorRollup="0" items="374473328" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="70">0</twUnmetConstCnt><twDataSheet anchorID="71" twNameLen="15"><twClk2SUList anchorID="72" twDestWidth="11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>6.563</twRiseRise><twRiseFall>5.860</twRiseFall><twFallFall>2.935</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>374473445</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16304</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>24.848</twMinPer><twFootnote number="1" /><twMaxFreq>40.245</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jul  7 17:11:39 2017 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 629 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
