// Seed: 2180914498
module module_0;
  logic id_1;
  ;
  logic id_2;
  ;
  wire id_3;
  assign module_1.id_0 = 0;
  wire id_4;
endmodule
module module_1 (
    input  wor  id_0
    , id_3,
    output wire id_1
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd27,
    parameter id_6 = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  output wire _id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  inout wire id_1;
  logic [id_6 : {  1  {  id_3  }  }] id_9;
endmodule
