; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_mean_28(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %6 = shl i32 %5, 5, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = and i32 %7, 16, !dbg !12
  %9 = shl i32 %7, 1, !dbg !12
  %10 = and i32 %9, 30, !dbg !12
  %11 = and i32 %7, 31, !dbg !12
  %12 = or disjoint i32 %6, %10, !dbg !13
  %13 = or disjoint i32 %6, %11, !dbg !13
  %14 = icmp slt i32 %12, 600, !dbg !14
  %15 = icmp slt i32 %13, 600, !dbg !14
  %16 = lshr i32 %7, 5, !dbg !15
  %17 = lshr i32 %7, 4, !dbg !15
  %18 = and i32 %17, 15, !dbg !15
  %.frozen = freeze i32 %12, !dbg !16
  %19 = sdiv i32 %.frozen, 150, !dbg !16
  %20 = mul i32 %19, 150, !dbg !17
  %.decomposed = sub i32 %.frozen, %20, !dbg !17
  %21 = mul nuw nsw i32 %18, 150, !dbg !18
  %22 = add nsw i32 %.decomposed, %21, !dbg !19
  %23 = mul i32 %19, 9600, !dbg !20
  %24 = add i32 %22, %23, !dbg !21
  %25 = add nsw i32 %22, 2400, !dbg !19
  %26 = add i32 %25, %23, !dbg !21
  %27 = add nsw i32 %22, 4800, !dbg !19
  %28 = add i32 %27, %23, !dbg !21
  %29 = add nsw i32 %22, 7200, !dbg !19
  %30 = add i32 %29, %23, !dbg !21
  %31 = sext i32 %24 to i64, !dbg !22
  %32 = getelementptr float, ptr addrspace(1) %1, i64 %31, !dbg !22
  %33 = sext i32 %26 to i64, !dbg !22
  %34 = getelementptr float, ptr addrspace(1) %1, i64 %33, !dbg !22
  %35 = sext i32 %28 to i64, !dbg !22
  %36 = getelementptr float, ptr addrspace(1) %1, i64 %35, !dbg !22
  %37 = sext i32 %30 to i64, !dbg !22
  %38 = getelementptr float, ptr addrspace(1) %1, i64 %37, !dbg !22
  %39 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %32, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #3, !dbg !23
  %40 = extractvalue { i32, i32 } %39, 0, !dbg !23
  %41 = extractvalue { i32, i32 } %39, 1, !dbg !23
  %42 = bitcast i32 %40 to float, !dbg !23
  %43 = bitcast i32 %41 to float, !dbg !23
  %44 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %34, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #3, !dbg !23
  %45 = extractvalue { i32, i32 } %44, 0, !dbg !23
  %46 = extractvalue { i32, i32 } %44, 1, !dbg !23
  %47 = bitcast i32 %45 to float, !dbg !23
  %48 = bitcast i32 %46 to float, !dbg !23
  %49 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %36, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #3, !dbg !23
  %50 = extractvalue { i32, i32 } %49, 0, !dbg !23
  %51 = extractvalue { i32, i32 } %49, 1, !dbg !23
  %52 = bitcast i32 %50 to float, !dbg !23
  %53 = bitcast i32 %51 to float, !dbg !23
  %54 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %38, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #3, !dbg !23
  %55 = extractvalue { i32, i32 } %54, 0, !dbg !23
  %56 = extractvalue { i32, i32 } %54, 1, !dbg !23
  %57 = bitcast i32 %55 to float, !dbg !23
  %58 = bitcast i32 %56 to float, !dbg !23
  %59 = fadd float %42, %47, !dbg !24
  %60 = fadd float %43, %48, !dbg !24
  %61 = fadd float %59, %52, !dbg !24
  %62 = fadd float %60, %53, !dbg !24
  %63 = fadd float %61, %57, !dbg !24
  %64 = select i1 %14, float %63, float 0.000000e+00, !dbg !24
  %65 = fadd float %62, %58, !dbg !24
  %66 = select i1 %14, float %65, float 0.000000e+00, !dbg !24
  %67 = bitcast float %64 to i32, !dbg !29
  %68 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %67, i32 16, i32 31), !dbg !29
  %69 = bitcast i32 %68 to float, !dbg !29
  %70 = fadd float %64, %69, !dbg !24
  %71 = bitcast float %66 to i32, !dbg !29
  %72 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %71, i32 16, i32 31), !dbg !29
  %73 = bitcast i32 %72 to float, !dbg !29
  %74 = fadd float %66, %73, !dbg !24
  %75 = icmp eq i32 %8, 0, !dbg !29
  %76 = and i32 %16, 7, !dbg !29
  %77 = shl nuw nsw i32 %10, 3, !dbg !29
  %78 = or disjoint i32 %77, %76, !dbg !29
  %79 = getelementptr float, ptr addrspace(3) @global_smem, i32 %78, !dbg !29
  %80 = bitcast float %70 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %79, <1 x i32> %80, i1 %75) #3, !dbg !29
  %81 = or disjoint i32 %77, 8, !dbg !29
  %82 = or disjoint i32 %81, %76, !dbg !29
  %83 = getelementptr float, ptr addrspace(3) @global_smem, i32 %82, !dbg !29
  %84 = bitcast float %74 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %83, <1 x i32> %84, i1 %75) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %85 = icmp slt i32 %7, 256, !dbg !29
  %86 = getelementptr float, ptr addrspace(3) @global_smem, i32 %7, !dbg !29
  %87 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %86, i1 %85) #3, !dbg !29
  %88 = bitcast i32 %87 to float, !dbg !29
  %89 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %87, i32 4, i32 31), !dbg !29
  %90 = bitcast i32 %89 to float, !dbg !29
  %91 = fadd float %88, %90, !dbg !24
  %92 = bitcast float %91 to i32, !dbg !29
  %93 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %92, i32 2, i32 31), !dbg !29
  %94 = bitcast i32 %93 to float, !dbg !29
  %95 = fadd float %91, %94, !dbg !24
  %96 = bitcast float %95 to i32, !dbg !29
  %97 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %96, i32 1, i32 31), !dbg !29
  %98 = bitcast i32 %97 to float, !dbg !29
  %99 = fadd float %95, %98, !dbg !24
  %100 = and i32 %7, 7, !dbg !29
  %101 = icmp eq i32 %100, 0, !dbg !29
  %102 = and i1 %85, %101, !dbg !29
  %103 = bitcast float %99 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %86, <1 x i32> %103, i1 %102) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %104 = getelementptr float, ptr addrspace(3) @global_smem, i32 %77, !dbg !29
  %105 = load i32, ptr addrspace(3) %104, align 16, !dbg !29
  %106 = getelementptr float, ptr addrspace(3) @global_smem, i32 %81, !dbg !29
  %107 = load i32, ptr addrspace(3) %106, align 16, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %108 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %10, !dbg !30
  tail call void asm sideeffect "@$3 st.shared.v2.b32 [ $0 + 0 ], { $1, $2 };", "r,r,r,b"(ptr addrspace(3) %108, i32 %105, i32 %107, i1 true) #3, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %109 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !30
  %110 = load float, ptr addrspace(3) %109, align 4, !dbg !30
  %111 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %110, float 6.400000e+01) #3, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !31
  %112 = sext i32 %13 to i64, !dbg !32
  %113 = getelementptr float, ptr addrspace(1) %0, i64 %112, !dbg !32
  %114 = icmp eq i32 %76, 0, !dbg !33
  %115 = bitcast float %111 to i32, !dbg !33
  %116 = and i1 %114, %15, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %115, ptr addrspace(1) %113, i1 %116) #3, !dbg !33
  ret void, !dbg !34
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cbtl5kzs67t42v224nkhwa5m3nlscoe3maekwcrav6tc6pp4urgi.py", directory: "inductor_cache/bt")
!4 = !{ptr @triton_per_fused_mean_28, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_mean_28, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_mean_28", linkageName: "triton_per_fused_mean_28", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 33, column: 39, scope: !7)
!19 = !DILocation(line: 33, column: 35, scope: !7)
!20 = !DILocation(line: 33, column: 49, scope: !7)
!21 = !DILocation(line: 33, column: 44, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 54, scope: !7)
!24 = !DILocation(line: 256, column: 15, scope: !25, inlinedAt: !28)
!25 = distinct !DILexicalBlockFile(scope: !27, file: !26, discriminator: 0)
!26 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!27 = distinct !DILexicalBlockFile(scope: !7, file: !26, discriminator: 0)
!28 = !DILocation(line: 36, column: 24, scope: !7)
!29 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !28)
!30 = !DILocation(line: 38, column: 18, scope: !7)
!31 = !DILocation(line: 39, column: 4, scope: !7)
!32 = !DILocation(line: 40, column: 28, scope: !7)
!33 = !DILocation(line: 40, column: 39, scope: !7)
!34 = !DILocation(line: 40, column: 4, scope: !7)
