// Seed: 794228384
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output wire id_2,
    input  wor  id_3
    , id_5
);
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    inout wire id_3,
    input wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output uwire id_9,
    input wire id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input wand id_14,
    input wor id_15,
    input wire id_16,
    output logic id_17,
    output wor id_18,
    output tri1 id_19,
    input tri1 id_20,
    output wand id_21,
    output tri0 id_22
);
  final begin : LABEL_0
    id_17 <= id_12;
  end
  module_0 modCall_1 (
      id_20,
      id_11,
      id_19,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
