Board: ZCU104
Serial Number: 0000-0000
Mac Address: 01:02:03:04:05:06


Info: SD BOOT and UART test started...

Info: The test will take 0 hours, 00 minutes, and 02 seconds. 0:00:02

Entering step: 0


Info: This step started at: 2017-07-12 17:02:07

Entering step: 1


Info: This step started at: 2017-07-12 17:02:07
Xilinx Zynq MP First Stage Boot Loader 
Release 2017.1   Jun 18 2017  -  17:37:04
Hello World

User has confirmed: "Turn off the ZCU102 Board Power.
Set mode switch SW6 to "1010" (Down,Up,Down,Up)
Insert the SD BOOT micro-SD card
Turn on the ZCU102 Board Power."

step finished 

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 00 minutes, and 01 seconds. 0:00:01

Info: MIG PL DDR4 test started...

Info: The test will take 0 hours, 00 minutes, and 33 seconds. 0:00:33

Entering step: 0


Info: This step started at: 2017-07-12 17:02:20

User has confirmed: "Turn off the ZCU102 Board Power.
Set mode switch SW6 to "0000" (Up,Up,Up,Up)
Turn on the ZCU102 Board Power."

step finished 

Entering step: 1


Info: This step started at: 2017-07-12 17:02:29

****** Vivado Lab Edition v2017.2 (64-bit)
  **** SW Build 1894441 on Mon May 29 16:52:06 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_mig_pl_ddr4.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target -jtag_mode 1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A into jtag_mode
# scan_ir_hw_jtag 12 -tdi 0x90B
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
# current_hw_device [lindex [get_hw_devices] 1]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu104_mig_pl_ddr4.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 371.688 ; gain = 0.000
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
# disconnect_hw_server
# close_hw

Entering step: 2


Info: This step started at: 2017-07-12 17:02:49

****** Vivado Lab Edition v2017.2 (64-bit)
  **** SW Build 1894441 on Mon May 29 16:52:06 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_mig_pl_ddr4_status.tcl}
# set TEST_DELAY 120
# disconnect_hw_server -quiet
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# set_property PROBES.FILE {[pwd]/../bitstream/zcu104_mig_pl_ddr4.ltx} [lindex [get_hw_devices] 0]
# refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# puts "\n    5 second delay for UltraScale MIG calibration\n"

    5 second delay for UltraScale MIG calibration

# after 5000
# set cal_status [get_property CALIBRATION_FAIL.STATUS [get_hw_migs]]
# if {${cal_status} == "FALSE"} {
#     set pass_1 true
# } else {
#     set pass_1 false
# }
# if {$pass_1 == true} {

Error: Could not find regular expression in step 2 of test 1 - "(.*)^\s+TEST\s+PASSED"

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Fail

Info: The test took 0 hours, 00 minutes, and 34 seconds. 0:00:34

Info: MIG PL DDR4 test started...

Info: The test will take 0 hours, 00 minutes, and 33 seconds. 0:00:33

Entering step: 0


Info: This step started at: 2017-07-12 17:04:38

User has confirmed: "Turn off the ZCU102 Board Power.
Set mode switch SW6 to "0000" (Up,Up,Up,Up)
Turn on the ZCU102 Board Power."

step finished 

Entering step: 1


Info: This step started at: 2017-07-12 17:04:39

****** Vivado Lab Edition v2017.2 (64-bit)
  **** SW Build 1894441 on Mon May 29 16:52:06 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_mig_pl_ddr4.tcl}

Error: Could not find regular expression in step 1 of test 1 - "(.*)INFO:\s+\[Labtools\s+27\-3164\]\s+End\s+of\s+startup\s+status:\s+HIGH"

Entering step: 2


Info: This step started at: 2017-07-12 17:04:46

****** Vivado Lab Edition v2017.2 (64-bit)
  **** SW Build 1894441 on Mon May 29 16:52:06 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Error: Could not find regular expression in step 2 of test 1 - "(.*)^\s+TEST\s+PASSED"

Info: Result for step 0: Pass
Info: Result for step 1: Fail
Info: Result for step 2: Fail

Info: The test took 0 hours, 00 minutes, and 12 seconds. 0:00:12

Info: MIG PL DDR4 test started...

Info: The test will take 0 hours, 00 minutes, and 33 seconds. 0:00:33

Entering step: 0


Info: This step started at: 2017-07-12 17:04:56

User has confirmed: "Turn off the ZCU102 Board Power.
Set mode switch SW6 to "0000" (Up,Up,Up,Up)
Turn on the ZCU102 Board Power."

step finished 

Entering step: 1


Info: This step started at: 2017-07-12 17:04:58

****** Vivado Lab Edition v2017.2 (64-bit)
  **** SW Build 1894441 on Mon May 29 16:52:06 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_mig_pl_ddr4.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target -jtag_mode 1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A into jtag_mode
# scan_ir_hw_jtag 12 -tdi 0x90B
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
# current_hw_device [lindex [get_hw_devices] 1]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu104_mig_pl_ddr4.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 371.797 ; gain = 0.000
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
# disconnect_hw_server
# close_hw
INFO: [Common 17-206] Exiting vivado_lab at Wed Jul 12 17:05:17 2017...
step finished 

Entering step: 2


Info: This step started at: 2017-07-12 17:05:17

****** Vivado Lab Edition v2017.2 (64-bit)
  **** SW Build 1894441 on Mon May 29 16:52:06 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_mig_pl_ddr4_status.tcl}
# set TEST_DELAY 120
# disconnect_hw_server -quiet
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# set_property PROBES.FILE {[pwd]/../bitstream/zcu104_mig_pl_ddr4.ltx} [lindex [get_hw_devices] 0]
# refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# puts "\n    5 second delay for UltraScale MIG calibration\n"

    5 second delay for UltraScale MIG calibration

# after 5000
# set cal_status [get_property CALIBRATION_FAIL.STATUS [get_hw_migs]]
# if {${cal_status} == "FALSE"} {
#     set pass_1 true
# } else {
#     set pass_1 false
# }
# if {$pass_1 == true} {
#     puts "\n[lindex $argv 1] TEST\tPASSED\n"
# } else  {
#     puts "\n[lindex $argv 1] TEST\tFAILED\n"
# }

 TEST	FAILED

# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961A023A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting vivado_lab at Wed Jul 12 17:05:31 2017...
step finished 

Error: Could not find regular expression in step 2 of test 1 - "(.*)^\s+TEST\s+PASSED"

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Fail

Info: The test took 0 hours, 00 minutes, and 32 seconds. 0:00:32

Info: FTDI UART flashing test started...

Info: The test will take 0 hours, 00 minutes, and 02 seconds. 0:00:02

Entering step: 0


Info: This step started at: 2017-07-12 17:05:52
Location   Description                    SerialNumber        
0          Xilinx MPSoC ZCU104 Eval Kit B 1280961A023B        
0
1280961A023
program_eeprom 0 openjtag3 1280961A023
step finished 

Info: Result for step 0: Pass

Info: The test took 0 hours, 00 minutes, and 01 seconds. 0:00:01
