# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# File: /home/ianguis/repositories/logic-circuits-projects/unidade-2/coffee-machine/coffee-machine.csv
# Generated on: Tue Dec 10 10:50:06 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
o[0],Output,PIN_G19,7,B7_N2,PIN_W4,,,,,,
o[1],Output,PIN_F19,7,B7_N0,PIN_V7,,,,,,
o[2],Output,PIN_E19,7,B7_N0,PIN_Y6,,,,,,
o[3],Output,PIN_F21,7,B7_N0,PIN_W7,,,,,,
o[4],Output,PIN_F18,7,B7_N1,PIN_Y7,,,,,,
o[5],Output,PIN_E18,7,B7_N1,PIN_W3,,,,,,
o[6],Output,PIN_J19,7,B7_N2,PIN_Y5,,,,,,
o[7],Output,PIN_H19,7,B7_N2,PIN_W8,,,,,,
s[0],Input,PIN_AB28,5,B5_N1,PIN_U7,,,,,,
s[1],Input,PIN_AC28,5,B5_N2,PIN_V8,,,,,,
s[2],Input,PIN_AC27,5,B5_N2,PIN_V5,,,,,,
s[3],Input,PIN_AD27,5,B5_N2,PIN_V6,,,,,,
s[4],Input,PIN_AB27,5,B5_N1,PIN_U8,,,,,,
s[5],Input,PIN_AC26,5,B5_N2,PIN_AA6,,,,,,
s[6],Input,PIN_AD26,5,B5_N2,PIN_AE1,,,,,,
s[7],Input,PIN_AB26,5,B5_N1,PIN_AE2,,,,,,
