module td1 (a1,
    a2,
    a3,
    a4,
    a5,
    a6,
    clk,
    y1,
    y2);
 input a1;
 input a2;
 input a3;
 input a4;
 input a5;
 input a6;
 input clk;
 output y1;
 output y2;


 BUF_X2 rebuffer1 (.A(net10),
    .Z(net2));
 NAND2_X4 U3 (.A1(a2),
    .A2(a1),
    .ZN(n1));
 AND2_X4 U5 (.A1(a3),
    .A2(n1),
    .ZN(net10));
 BUF_X8 wire1 (.A(net2),
    .Z(y1));
 pinswap U4 (.ip3_i(net10),
    .ip0(a6),
    .ip1(a4),
    .ip2(a5),
    .op0(y2));
endmodule
module pinswap (ip3_i,
    ip0,
    ip1,
    ip2,
    op0);
 input ip3_i;
 input ip0;
 input ip1;
 input ip2;
 output op0;


 AND4_X4 PS1 (.A1(ip3_i),
    .A2(ip1),
    .A3(ip2),
    .A4(ip0),
    .ZN(op0));
endmodule
