
*** Running vivado
    with args -log design_1_auto_ds_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_ds_1.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_auto_ds_1.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 548.012 ; gain = 182.242
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benj-/AppData/Roaming/Xilinx/Vitis/matmult_optimized'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5a13e1c143815096 to dir: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.runs/design_1_auto_ds_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.cache/ip/2023.2/5/a/5a13e1c143815096/design_1_auto_ds_0.dcp to E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.cache/ip/2023.2/5/a/5a13e1c143815096/design_1_auto_ds_0_sim_netlist.v to E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.cache/ip/2023.2/5/a/5a13e1c143815096/design_1_auto_ds_0_sim_netlist.vhdl to E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.cache/ip/2023.2/5/a/5a13e1c143815096/design_1_auto_ds_0_stub.v to E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.cache/ip/2023.2/5/a/5a13e1c143815096/design_1_auto_ds_0_stub.vhdl to E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_optimized_final/matmul_optimized_final.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 5a13e1c143815096.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 14:27:41 2024...
