INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_5/Lab_5.srcs/sources_1/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_5/Lab_5.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_5/Lab_5.srcs/sim_1/new/alu_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control_tb
