PROJECT: int_pll
		working_path: "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/syn_results"
		module: int_pll
		verilog_file_list: "C:/lscc/diamond/3.13/cae_library/synthesis/verilog/lifmd.v" "C:/lscc/diamond/3.13/cae_library/synthesis/verilog/pmi_def.v" "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/int_pll.v"
		vlog_std_v2001: true
		constraint_file_name: "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/int_pll.fdc"
		suffix_name: edn
		output_file_name: int_pll
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LIF-MD6000
		speed_grade: 6
		
