<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
    <meta http-equiv="Content-Style-Type" content="text/css" />
    <!-- MOTW-DISABLED saved from url=(0014)about:internet -->
    <title>Troubleshooting</title>
    <link rel="StyleSheet" href="css/hb_dspb_std_ug_troubleshooting.css" type="text/css" media="all" />
    <link rel="StyleSheet" href="css/webworks.css" type="text/css" media="all" />
    <script type="text/javascript" language="JavaScript1.2" src="scripts/expand.js"></script>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        var  WebWorksRootPath = "";
      // -->
    </script>
  </head>
  <body style="background-repeat: no-repeat; border-bottom-color: Transparent; border-left-color: Transparent; border-right-color: Transparent; border-top-color: Transparent; border-top-style: solid; border-top-width: thin; margin-bottom: -150px; margin-left: 16px; margin-top: 65px">
    <div style="text-align: left;">
      <table cellspacing="0" summary="">
        <tr>
          <td>
            <a href="hb_dspb_std_ug_managing.html"><img src="images/prev.gif" alt="Previous" border="0" /></a>
          </td>
          <td>
            <a href="hb_dspb_std_lib_COVER.html"><img src="images/next.gif" alt="Next" border="0" /></a>
          </td>
          <td>
            <a href="ix.html"><img src="images/index.gif" alt="Index" border="0" /></a>
          </td>
        </tr>
      </table>
    </div>
    <hr align="left" />
    <blockquote>
      <div class="H0_chapter"><a name="1037034">Troubleshooting</a></div>
      <div class="H1_heading"><a name="1026294">Troubleshooting Issues</a></div>
      <div class="B0_body"><a name="1022801">This chapter contains information about resolving the following DSP Builder issues </a>and error conditions:</div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1040027" title="Troubleshooting" name="1041634">Signal Compiler Cannot Checkout a Valid License</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1039968" title="Troubleshooting" name="1041639">Loop Detected While Propagating Bit Widths</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1025259" title="Troubleshooting" name="1041644">The MegaCore Functions Library Does Not Appear in Simulink</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1012720" title="Troubleshooting" name="1041649">The Synthesis Flow Does Not Run Properly</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1042581" title="Troubleshooting" name="1041654">DSP Development Board Troubleshooting</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1016447" title="Troubleshooting" name="1041659">SignalTap II Analysis Appears to Hang</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1027751" title="Troubleshooting" name="1041664">Error if Output Block Connected to an Altera Synthesis Block</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1026514" title="Troubleshooting" name="1041669">Warning if Input/Output Blocks Conflict with clock or aclr Ports</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1039787" title="Troubleshooting" name="1041674">Wiring the Asynchronous Clear Signal</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1025383" title="Troubleshooting" name="1041679">Error Issues when a Design Includes Pre-v7.1 Blocks</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1026647" title="Troubleshooting" name="1041684">Creating an Input Terminator for Debugging a Design</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1026967" title="Troubleshooting" name="1041689">A Specified Path Cannot be Found or a File Name is Too Long</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1026998" title="Troubleshooting" name="1041694">Incorrect Interpretation of Number Format in Output from MegaCore Functions</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1027040" title="Troubleshooting" name="1041699">Simulation Mismatch For FIR Compiler MegaCore Function</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1040388" title="Troubleshooting" name="1041704">Simulation Mismatch After Changing Signals or Parameters</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1027085" title="Troubleshooting" name="1041709">Unexpected Exception Error when Generating Blocks</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1027241" title="Troubleshooting" name="1041714">VHDL Entity Names Change if a Model is Modified</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1027291" title="Troubleshooting" name="1041719">Algebraic Loop Causes Simulation to Fail</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1036400" title="Troubleshooting" name="1041724">Parameter Entry Problems in the DSP Block Dialog Box</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1038056" title="Troubleshooting" name="1041729">DSP Builder System Not Detected in SOPC Builder</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1038634" title="Troubleshooting" name="1041734">MATLAB Runs Out of Java Virtual Machine Heap Memory</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1039109" title="Troubleshooting" name="1041739">ModelSim Fails to Invoke From DSP Builder</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="N_007cLink"><a href="#1039477" title="Troubleshooting" name="1041744">Unexpected End of File Error When Comparing Simulation Results</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="TA_table_anchor"><a name="1032277">&nbsp;</a></div>
      <div class="H2_heading"><a name="1040027">Signal Compiler Cannot Checkout a Valid License</a></div>
      <div class="B0_body"><a name="1040028">You may receive this error message if you try to generate VHDL files and Tcl scripts </a>(or try to generate VHDL stimuli) and you have not installed a license for DSP&nbsp;Builder. </div>
      <div class="AR0_reference_outer" style="margin-left: -18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AR0_reference_inner" style="width: 33pt; white-space: nowrap">
                <img src="feet_para.jpg" alt="*" border="0" width="35" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AR0_reference_inner"><a name="1040029">For information about how to obtain a license, refer to </a><span class="Link" style="font-style: italic"><a href="http://www.altera.com/literature/hb/dspb/hb_dspb_intro.pdf" target="external_window">Volume 1: Introduction to DSP Builder</a></span> in the <span class="Document_title">DSP Builder Handbook</span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="H3_heading"><a name="1040032">Verifying That Your DSP</a>&nbsp;Builder Licensing Functions Properly</div>
      <div class="B0_body"><a name="1040033">Type the following command in the MATLAB Command Window:</a></div>
      <div class="C1_code"><a name="1040034">dos('lmutil lmdiag C4D5_512A')</a><span class="Altera_symbols"> r</span></div>
      <div class="B1_body"><a name="1040035">where C4D5_512 is the DSP Builder feature ID.</a></div>
      <div class="B0_body"><a name="1040036">This command outputs the status of the DSP</a>&nbsp;Builder license. </div>
      <div class="B0_body"><a name="1040037">For example, if you are using a node locked license:</a></div>
      <div class="C1_code"><a name="1040038">lmutil - Copyright (C) 1989-2006 Macrovision Europe Ltd. and/or </a>Macrovision Corporation. All Rights Reserved. </div>
      <div class="C1_code"><a name="1040039">FLEXnet diagnostics on Mon 8/11/2008 14:36 </a></div>
      <div class="C1_code"><a name="1040040">----------------------------------------------------- </a></div>
      <div class="C1_code"><a name="1040041">License file: c:\qdesigns\license.dat </a></div>
      <div class="C1_code"><a name="1040042">----------------------------------------------------- </a></div>
      <div class="C1_code"><a name="1040043">"C4D5_512A" v0000.00, vendor: alterad </a></div>
      <div class="C1_code"><a name="1040044">uncounted nodelocked license, locked to Vendor-defined </a><br />								"GUARD_ID=T000001297" no expiration date </div>
      <div class="AI0_information_outer" style="margin-left: -25px">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AI0_information_inner" style="width: 30pt; white-space: nowrap">
                <img src="hand_para.jpg" alt="*" border="0" width="31" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AI0_information_inner"><a name="1040045">You receive a message about the </a><span class="Code">hostid</span> if you are using an Altera software guard for licensing.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="B0_body"><a name="1040046">Alternatively, if you are using a floating license:</a></div>
      <div class="C1_code"><a name="1040047">&gt;&gt; dos('lmutil lmdiag  C4D5_512A')</a></div>
      <div class="C1_code"><a name="1040048">lmutil - Copyright (c) 1989-2006 Macrovision Europe Ltd. and/or </a>Macrovision Corporation. All Rights Reserved. </div>
      <div class="C1_code"><a name="1040049">FLEXnet diagnostics on Mon 8/11/2008 10:49 </a></div>
      <div class="C1_code"><a name="1040050">----------------------------------------------------- </a></div>
      <div class="C1_code"><a name="1040051">License file: node@lic_server </a></div>
      <div class="C1_code"><a name="1040052">----------------------------------------------------- </a></div>
      <div class="C1_code"><a name="1040053">"C4D5_512A" v2030.12, vendor: alterad </a></div>
      <div class="C1_code"><a name="1040054">License server: lic_server</a></div>
      <div class="C1_code"><a name="1040055">floating license  expires: 31-dec-2030 </a></div>
      <div class="C1_code"><a name="1040056">This license can be checked out </a></div>
      <div class="C1_code"><a name="1040057">----------------------------------------------------- </a></div>
      <div class="B0_body"><a name="1040058">If the command does not work, your license file may not be set up correctly. For </a>information about how to check your system path and registry settings, refer to <span class="N_007cLink"><a href="#1012720" title="Troubleshooting">“The Synthesis Flow Does Not Run Properly” on page&nbsp;13–5</a></span>. </div>
      <div class="B0_body"><a name="1040062">If your license file has a </a><span class="Code">SERVER</span> line, type the following command in the MATLAB Command Window:</div>
      <div class="C1_code"><a name="1040063">dos('lmutil lmstat -a')</a><span class="Altera_symbols"> r</span></div>
      <div class="B0_body"><a name="1040064">This command outputs the status of the DSP</a>&nbsp;Builder license in the following format:</div>
      <div class="C1_code"><a name="1040065">lmutil - Copyright (c) 1989-2006 Macrovision Europe Ltd. and/or </a>Macrovision Corporation. All Rights Reserved. </div>
      <div class="C1_code"><a name="1040066">Flexible License Manager status on Mon 8/11/2008 15:36 </a></div>
      <div class="C1_code"><a name="1040067">License server status:</a></div>
      <div class="C1_code"><a name="1040068">[Detecting lmgrd processes...]</a><br />License server status: node@lic_server<br />	License file(s) on shama: /usr/licenses/quartus/license.dat: </div>
      <div class="C1_code"><a name="1040069">lic_server: license server UP (MASTER) v10.8 </a></div>
      <div class="C1_code"><a name="1040070">Vendor daemon status (on lic_server): </a></div>
      <div class="C1_code"><a name="1040071">	</a>alterad: UP v9.2 </div>
      <div class="C1_code"><a name="1040072">Feature usage info: </a></div>
      <div class="C1_code"><a name="1040073">Users of C4D5_512A: (Total of 100 licenses issued; Total of 0 licenses </a>in use)</div>
      <div class="B0_body"><a name="1040074">If the command does not work, your license file may not be set up correctly.</a></div>
      <div class="H3_heading"><a name="1040076">Verifying That the LM_LICENSE_FILE Variable Is Set Correctly</a></div>
      <div class="B0_body"><a name="1040077">The </a><span class="Code">LM_LICENSE_FILE</span> system variable must point to your <span class="Bold">license.dat</span> file that includes the DSP&nbsp;Builder <span class="Code">FEATURE</span> line for the DSP Builder to operate properly. </div>
      <div class="AI0_information_outer" style="margin-left: -25px">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AI0_information_inner" style="width: 30pt; white-space: nowrap">
                <img src="hand_para.jpg" alt="*" border="0" width="31" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AI0_information_inner"><a name="1040078">If you have multiple versions of software that uses a </a><span class="Bold">license.dat</span> file (for example, Quartus&nbsp;II Limited Edition and a full version of the Quartus&nbsp;II software), make sure that <span class="Code">LM_LICENSE_FILE</span> points to the version of software that you want to use with DSP Builder. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="B0_body"><a name="1040079">Other software products, such as Mentor Graphics LeonardoSpectrum, also use the </a><span class="Code">LM_LICENSE_FILE</span> variable to point to a license file. You can combine several license.dat files into one or you can specify multiple license.dat files in the steps below.</div>
      <div class="B0_body"><a name="1040080">Follow these steps to set the </a><span class="Code">LM_LICENSE_FILE </span>variable:</div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">1.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1040081">On the Windows Start menu point to </a><span class="Bold">Settings</span> and click <span class="Bold">Control Panel</span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">2.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1040082">Double-click the </a><span class="Bold">System</span> icon in the Control Panel window.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">3.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1040083">In the </a><span class="Bold">System Properties</span> dialog box, click the <span class="Bold">Advanced</span> tab.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">4.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1040084">Click on </a><span class="Bold">Environment Variables</span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">5.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1040085">Click the </a><span class="Bold">System Variable</span> list to highlight it, and then click <span class="Bold">New</span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">6.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1040086">In the </a><span class="Bold">Variable Name</span> box, type <span class="Code">LM_LICENSE_FILE</span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">7.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1040087">In the </a><span class="Bold">Variable Value</span> box, type <span class="Code">&lt;</span><span class="Code" style="font-style: normal">path to license file</span><span class="Code" style="font-style: normal">&gt;\license.dat</span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">8.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1040088">Click </a><span class="Bold">OK</span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="H3_heading"><a name="1040089">Verifying the Quartus II Path</a></div>
      <div class="B0_body"><a name="1040090">Verify that the </a><span class="Code">QUARTUS_ROOTDIR</span> environment variable points at the correct version of the Quartus II software by typing the following command in the MATLAB Command Window:</div>
      <div class="C1_code"><a name="1040091">!echo %QUARTUS_ROOTDIR% </a><span class="Altera_symbols">r</span></div>
      <div class="B0_body"><a name="1040092">This command returns the path that the </a><span class="Code">QUARTUS_ROOTDIR</span> environment variable specifies. For example:</div>
      <div class="C1_code"><a name="1040093">C:\altera\81\quartus</a></div>
      <div class="H3_heading"><a name="1040094">If You Still Cannot Get a License</a></div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><a name="1040095">Try adding the following paths to your system path:</a></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L2B_bulleted_list_outer" style="margin-left: 15px; vertical-align: baseline">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L2B_bulleted_list_inner" style="width: 15pt; white-space: nowrap; color: #000000; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none">
                <span class="N_007cBullet_medium">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L2B_bulleted_list_inner" style="color: #000000; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none"><span class="Bold"><a name="1040096">quartus/bin</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L2B_bulleted_list_outer" style="margin-left: 15px; vertical-align: baseline">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L2B_bulleted_list_inner" style="width: 15pt; white-space: nowrap; color: #000000; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none">
                <span class="N_007cBullet_medium">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L2B_bulleted_list_inner" style="color: #000000; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none"><span class="Bold"><a name="1040097">matlab/bin</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><a name="1040098">Remove and reinstall DSP</a>&nbsp;Builder. After removing DSP&nbsp;Builder, delete any DSP&nbsp;Builder files or directories that remain in the file system to ensure that you re-install a clean file set.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="H2_heading"><a name="1039968">Loop Detected While Propagating Bit Widths</a></div>
      <div class="B0_body"><a name="1012661">You may get an error if you have a feedback loop in your design and you have not </a>explicitly defined the feedback loop’s bit width. <span class="N_007cLink"><a href="#1028440" title="Troubleshooting">Figure&nbsp;13–1</a></span> shows this error.</div>
      <div class="TA_table_anchor"><a name="1028436">&nbsp;</a></div>
      <table class="Figure" style="text-align: left; width: 378.4998pt" cellspacing="0" summary="">
        <caption>
          <div class="HF_figure_heading">Figure&nbsp;13–1.&nbsp;<span style="color: #000000; font-family: &quot;Microsoft Sans Serif&quot;; font-size: 9.5pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a name="1028440">Feedback Loop With Unresolved Width Error</a></span></div>
        </caption>
        <tr>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 4pt; padding-left: 0pt; padding-right: 0pt; padding-top: 6pt; vertical-align: top; width: 378.4998pt">
            <div class="N_007cFA_frame_anchor"><a name="1028442"><img class="Default" src="images/fb_loop_0.jpg" width="300" height="123" style="display: inline; float: none; left: 0.0; top: 0.0" alt="" /></a></div>
          </td>
        </tr>
      </table>
      <div class="B0_body"><a name="1017812">To avoid this error, include an </a><span class="Code">AltBus</span> block configured as an internal node to specify the bit width in the feedback loop explicitly (<span class="N_007cLink"><a href="#1028485" title="Troubleshooting">Figure&nbsp;13–2</a></span>).</div>
      <div class="TA_table_anchor"><a name="1028478">&nbsp;</a></div>
      <table class="Figure" style="text-align: left; width: 378.4998pt" cellspacing="0" summary="">
        <caption>
          <div class="HF_figure_heading">Figure&nbsp;13–2.&nbsp;<a name="1028485">Feedback Loop With AltBus Block as an Internal Node</a></div>
        </caption>
        <tr>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 4pt; padding-left: 0pt; padding-right: 0pt; padding-top: 6pt; vertical-align: top; width: 378.4998pt">
            <div class="N_007cFA_frame_anchor"><a name="1028487"><img class="Default" src="images/fb_loop_1.jpg" width="299" height="139" style="display: inline; float: none; left: 0.0; top: 0.0" alt="" /></a></div>
          </td>
        </tr>
      </table>
      <div class="H2_heading"><a name="1025259">The MegaCore Functions Library Does Not Appear in Simulink</a></div>
      <div class="B0_body"><a name="1025260">The Simulink Library Browser may not display MegaCore functions library if you </a>install DSP Builder before you install the Altera MegaCore IP Library.</div>
      <div class="B0_body"><a name="1025263">To fix this problem, type the following command after you instal the Altera MegaCore </a>IP Library:</div>
      <div class="C1_code"><span class="Code"><a name="1025302">alt_dspbuilder_setup_megacore</a></span> <span class="Altera_symbols">r</span></div>
      <div class="H2_heading"><a name="1012720">The Synthesis Flow Does Not Run Properly</a></div>
      <div class="B0_body"><a name="1012721">The DSP</a>&nbsp;Builder automated flows allow you to control your entire synthesis and compilation flow in the MATLAB or Simulink environment using the <span class="Code">Signal </span><span class="Code">Compiler</span> block. With the automated flow, the <span class="Code">Signal Compiler</span> block outputs VHDL files and Tcl scripts and then automatically begins synthesis and compilation in the Quartus&nbsp;II software. </div>
      <div class="B0_body"><a name="1012722">If the Quartus</a>&nbsp;II software does not run automatically, check the software paths and if necessary, change the system path settings.</div>
      <div class="H3_heading"><a name="1012725">Check the Software Paths</a></div>
      <div class="B0_body"><a name="1042570">If you have multiple versions of the same software product on your PC (for example, </a>Quartus&nbsp;II Web Edition and a full version of the Quartus&nbsp;II software), your registry </div>
      <div class="H2_heading"><a name="1042581">DSP Development Board Troubleshooting</a></div>
      <div class="B0_body"><a name="1012746">If </a><span class="Code">Signal Compiler</span> does not configure the device on the DSP development board, check the following points:</div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><a name="1012747">Ensure that you set up and connect the board to your PC and you install any </a>necessary drivers. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><a name="1012748">When the board powers up, the </a><span class="Code">CONF_DONE</span> LED illuminates. The <span class="Code">CONF_DONE</span> LED turns off and then on when configuration completes successfully. If you do not observe the LED operating in this way, configuration is unsuccessful. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap">
                <span class="N_007cBullet_large">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><a name="1012749">You can configure the DSP board manually with an SRAM Object File (.</a><span class="Bold">sof</span>), a ByteBlasterMV, ByteBlaster&nbsp;II, ByteBlaster, or USB‑Blaster download cable, and the Quartus&nbsp;II Programmer in JTAG mode. <span class="Code">Signal Compiler</span> generates the SRAM object file (.<span class="Bold">sof)</span> file in your working directory. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="H2_heading"><a name="1016447">SignalTap II Analysis Appears to Hang</a></div>
      <div class="B0_body"><a name="1034449">The SignalTap II logic analyzer should terminate successfully after it meets all trigger </a>conditions. However, if it does not meet one or more of the trigger conditions, the SignalTap II analyzer does not terminate and the JTAG node remains locked. </div>
      <div class="B0_body"><a name="1034450">You can either disconnect and reconnect the USB cable, or switch off the board and </a>switch it on again. You must program the board again if you power it off.</div>
      <div class="H2_heading"><a name="1027751">Error if Output Block Connected to an Altera Synthesis Block</a></div>
      <div class="B0_body"><a name="1027752">An </a><span class="Code">Output</span> block maps to output ports in VHDL and marks the edge of the generated system. You should normally use these blocks to connect simulation blocks (Simulink blocks) for your testbench. If you want to use DSP Builder blocks outside your synthesizable system (such as for test bench generation or verification) put <span class="Code">Non-synthesizable Input</span> and <span class="Code">Non-synthesizable Output</span> blocks around them.</div>
      <div class="H2_heading"><a name="1026514">Warning if Input/Output Blocks Conflict with clock or aclr Ports</a></div>
      <div class="B0_body"><a name="1026515">A warning issues if an input or output port has the same name as a clock or reset </a>signal that your model uses. For example if your design has an input port <span class="Code">aclr</span>, this name is the same name as the default system reset and the following warning issues during analysis:</div>
      <div class="C1_code"><a name="1026516">Warning: aclrInputPortTest/aclr has been renamed to avoid conflict: </a><br />										aclr has been renamed to aclr_1:</div>
      <div class="B0_body"><a name="1026517">The input port renames during HDL conversion. If you want to keep the port </a><span class="Code">aclr</span>, add a <span class="Code">Clock</span> block and use it to rename the reset port.</div>
      <div class="H2_heading"><a name="1039787">Wiring the Asynchronous Clear Signal</a></div>
      <div class="B0_body"><a name="1026535">Wire the asynchronous clear signal with a register to make sure that the end of the </a><span class="Code">aclr</span> cycle synchronizes with the clock (<span class="N_007cLink"><a href="#1042060" title="Troubleshooting">Figure&nbsp;13–3</a></span>).</div>
      <div class="TA_table_anchor"><a name="1042066">&nbsp;</a></div>
      <table class="Figure" style="text-align: left; width: 378.4998pt" cellspacing="0" summary="">
        <caption>
          <div class="HF_figure_heading">Figure&nbsp;13–3.&nbsp;<a name="1042060">Wiring the Asynchronous Clear Signal</a></div>
        </caption>
        <tr>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 4pt; padding-left: 0pt; padding-right: 0pt; padding-top: 6pt; vertical-align: top; width: 378.4998pt">
            <div class="N_007cFA_frame_anchor"><a name="1042065"><img class="Default" src="images/Wiring_aclr.jpg" width="296" height="142" style="display: inline; float: none; left: 0.0; top: 0.0" alt="" /></a></div>
          </td>
        </tr>
      </table>
      <div class="AI0_information_outer" style="margin-left: -25px">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AI0_information_inner" style="width: 30pt; white-space: nowrap">
                <img src="hand_para.jpg" alt="*" border="0" width="31" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AI0_information_inner"><a name="1042068">A design may not match the hardware if an asynchronous clear performs during </a>simulation because the <span class="Code">aclr</span> cycle may last several clocks - depending on clock speed and the device. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="H2_heading"><a name="1025383">Error Issues when a Design Includes Pre-v7.1 Blocks</a></div>
      <div class="B0_body"><a name="1025387">An error of the following form issues if you attempt to simulate a design that includes </a>unupgraded pre-v7.1 blocks:</div>
      <div class="C1_code"><a name="1033715">Data type mismatch. Input port 1 of '&lt;old block&gt;' expects a signal </a>of data type 'double'. However, it is driven by a signal of data type 'DSPB_Type'.</div>
      <div class="AR0_reference_outer" style="margin-left: -18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AR0_reference_inner" style="width: 33pt; white-space: nowrap">
                <img src="feet_para.jpg" alt="*" border="0" width="35" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AR0_reference_inner"><a name="1033717">For information about upgrading your designs, refer to </a><span class="Link" style="font-style: italic"><a href="http://www.altera.com/literature/hb/dspb/hb_dspb_intro.pdf" target="external_window">Volume 1: Introduction to DSP Builder</a></span> in the <span class="Document_title">DSP Builder Handbook</span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="H2_heading"><a name="1026647">Creating an Input Terminator for Debugging a Design</a></div>
      <div class="B0_body"><a name="1026947">If there is a problem somewhere in a design, disconnect some subsystems so that you </a>can analyze a small portion of your design. This procedure may cause bit width propagation and inheritance problems. </div>
      <div class="B0_body"><a name="1032559">You can avoid these problems by inserting a </a><span class="Code">Non-synthesizable Output</span> block followed immediately by a <span class="Code">Non-synthesizable Input</span> block. This combination functions as a temporary input terminator and you can remove them after you debug your design.</div>
      <div class="H2_heading"><a name="1026967">A Specified Path Cannot be Found or a File Name is Too Long</a></div>
      <div class="B0_body"><a name="1026969">The maximum length for a path is limited to 256 characters in the Windows operating </a>system.</div>
      <div class="B0_body"><a name="1026971">When the file path to a model or the name of the model is very long, DSP Builder may </a>attempt to create a file path exceeding this limit.</div>
      <div class="B0_body"><a name="1026972">If this problem occurs, reduce the length of the file path to the model or the length of </a>its name.</div>
      <div class="H2_heading"><a name="1026998">Incorrect Interpretation of Number Format in Output from MegaCore </a>Functions</div>
      <div class="B0_body"><a name="1037911">For some MegaCore functions, DSP Builder may be unable to infer whether it should </a>interpret output signals as signed, unsigned, signed fractional. This issue can cause problems when visualizing the output. For example, by directly attaching scopes, when the signal waveform may obscur because of the incorrectly inferred number formats. </div>
      <div class="B0_body"><a name="1037912">Correct this issue by connecting to the output with an </a><span class="Code">AltBus</span> block or a <span class="Code">Non-synthesizable Output</span> block (as appropriate) with the correct bus type assignment.</div>
      <div class="H2_heading"><a name="1027040">Simulation Mismatch For FIR Compiler MegaCore Function</a></div>
      <div class="B0_body"><a name="1027041">FIR Compiler MegaCore function-generated functional simulation models generally </a>do not output valid data until the data storage of these models is clear.</div>
      <div class="AR0_reference_outer" style="margin-left: -18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AR0_reference_inner" style="width: 33pt; white-space: nowrap">
                <img src="feet_para.jpg" alt="*" border="0" width="35" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AR0_reference_inner"><a name="1027042">For more information including a formula that estimates the number of cycles before </a>relevant samples are available, refer to the <span class="Document_title">Simulate the Design</span> section in the <span class="Document_title" style="color: #3f7f3f"><a href="http://www.altera.com/literature/ug/fircompiler_ug.pdf" target="external_window">FIR Compiler User Guide</a></span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="H2_heading"><a name="1040388">Simulation Mismatch After Changing Signals or Parameters</a></div>
      <div class="B0_body"><a name="1040389">The simulation results may not match after changing any signal names or parameters. </a>If this problem occurs, delete the previous testbench directory (<span class="Bold">tb_&lt;</span><span class="Bold" style="font-style: italic">model name</span><span class="Bold" style="font-style: normal">&gt;</span>) and run the simulation again.</div>
      <div class="H2_heading"><a name="1027085">Unexpected Exception Error when Generating Blocks</a></div>
      <div class="B0_body"><a name="1027182">DSP Builder issues errors of the following form when you generate a DSP Builder </a>system:</div>
      <div class="C1_code"><a name="1027183">Info: IP Generator Info: stderr: No clock info for </a><br />													my_alt_dspbuilder_clock</div>
      <div class="C1_code"><a name="1032580">Info: IP Generator Info: stderr: Failed to find clock </a><br />													my_alt_dspbuilder_clock</div>
      <div class="C1_code"><a name="1032584">Info: IP Generator Info: stderr: Failed to find clock </a><br />													my_alt_dspbuilder_clock</div>
      <div class="C1_code"><a name="1032597">Error: IP Generator Error: Unexpected exception thrown by MDLFactory:</a><br />											java.lang.NullPointerException</div>
      <div class="C1_code"><a name="1032606">Error: Node instance "dut" instantiates undefined entity </a><br />			"TestBarrelShifter" File: &lt;path&gt;/mytoplevel.vhd Line: 30</div>
      <div class="B0_body"><a name="1027101">This problem is caused by corrupted Librarian IP cache and can be resolved by </a>deleting the IP cache directory which is normally located at:</div>
      <div class="B1_body" style="color: #000000; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline"><span class="Bold"><a name="1027214">C:\Documents and Settings\&lt;</a></span><span class="Bold" style="font-style: italic">user</span><span class="Bold" style="font-style: normal">&gt;\.altera.quartus\ip_cache</span></div>
      <div class="H2_heading"><a name="1027241">VHDL Entity Names Change if a Model is Modified</a></div>
      <div class="B0_body"><a name="1027245">The Signal Compiler VHDL files have a random number suffix appended to the file if </a>you modify the model. </div>
      <div class="B0_body"><a name="1032643">For example, if you change the pipeline delay on a Delay block, the corresponding </a>VHDL file: <span class="Bold">alt_dspbuilder_delay_&lt;</span><span class="Bold" style="font-style: italic">randomnumber</span><span class="Bold" style="font-style: normal">&gt;</span> changes, while the VHDL file name for the rest of the blocks in the model remain the same. </div>
      <div class="B0_body"><a name="1028033">Solve this problem with a regular expression in the project assignments (</a><span class="N_007cLink"><a href="hb_dspb_std_ug_design_rules.html#1104808" title="Design Rules and Procedures">“Making Quartus&nbsp;II Assignments to Block Entity Names” on page&nbsp;3–28</a></span>).</div>
      <div class="H2_heading"><a name="1027291">Algebraic Loop Causes Simulation to Fail</a></div>
      <div class="B0_body"><a name="1027300">HDL import and IP Toolbench-based MegaCore function blocks provide an interface </a>for changing the direct feedthrough settings of their inputs. </div>
      <div class="B0_body"><a name="1027631">Algebraic loops are loops entirely consisting of blocks having some inputs that are </a>direct feedthrough, that is, inputs that have a purely combinational path to at least one output of the block.</div>
      <div class="AR0_reference_outer" style="margin-left: -18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AR0_reference_inner" style="width: 33pt; white-space: nowrap">
                <img src="feet_para.jpg" alt="*" border="0" width="35" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AR0_reference_inner"><a name="1027364">For more information about algebraic loops, refer to the MATLAB Help.</a></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="B0_body"><a name="1027365">The feature to automatically infer the correct direct feedthrough values is disabled by </a>default for HDL Import (and DSP Builder treats all inputs as direct feedthrough). Enable it by typing the following command in the MATLAB command window:</div>
      <div class="C1_code"><a name="1027303">set_param(&lt;</a><span class="Emphasis" style="font-family: &quot;Microsoft Sans Serif&quot;; font-style: italic">HDL Import block name</span>&gt;, 'use_dynamic_feedthrough_data', 'on')</div>
      <div class="B0_body"><a name="1027305">The direct feedthrough settings for the HDL Import block update after a successful </a>compile of the HDL when this parameter is on.</div>
      <div class="AI1_information_outer" style="margin-left: 16pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AI1_information_inner" style="width: 30pt; white-space: nowrap">
                <img src="hand_para.jpg" alt="*" border="0" width="31" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AI1_information_inner"><a name="1027466">This feature may not generate correct settings when importing low-level </a>LPM-based HDL.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="B0_body"><a name="1027308">A more direct method of changing the direct feedthrough settings is to modify the </a><span class="Emphasis">InDelayed</span> parameter on HDL Import or MegaCore function blocks, with the following command:</div>
      <div class="B1_body"><span class="Code"><a name="1027309">set_param(&lt;</a></span><span class="Emphasis" style="font-family: &quot;Microsoft Sans Serif&quot;; font-style: italic">block name</span><span class="Code" style="font-style: normal">&gt;, 'inDelayed', &lt;</span><span class="Emphasis" style="font-family: &quot;Microsoft Sans Serif&quot;; font-style: italic">feedthrough setting</span><span class="Code" style="font-style: normal">&gt;)</span></div>
      <div class="B0_body"><a name="1027310">For example, if the block is named </a><span class="Code">My_HDL</span>:</div>
      <div class="B1_body" style="color: #000000; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><span class="Code"><a name="1027311">set_param(&lt;My_HDL&gt;, 'inDelayed', '1 0 0 1')</a></span></div>
      <div class="B0_body"><a name="1027313">A valid value of this parameter is a series of digits, one for each of the inputs on the </a>block (from top to bottom), with a <span class="Code">0</span> indicating direct feedthrough, and a <span class="Code">1</span> indicating that all paths to outputs from this input are registered.</div>
      <div class="AI1_information_outer" style="margin-left: 16pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AI1_information_inner" style="width: 30pt; white-space: nowrap">
                <img src="hand_para.jpg" alt="*" border="0" width="31" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AI1_information_inner"><a name="1027315">Specifying a value of </a><span class="Code">1</span> for an input, when it is in fact direct feedthrough, causes Simulink to treat combinational paths as registered, and results in incorrect simulation results.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="B0_body"><a name="1027595">Adjust the order in which Simulink exercises all the blocks in a feedback loop, by </a>giving blocks a priority value. This procedure is useful if you know which block is providing the correct initial values. </div>
      <div class="B0_body"><a name="1028019">The priority of a block can be set with the </a><span class="Bold">General</span> tab in the block properties for a block. A lower value of priority causes DSP Builder to execute a block before a block with a higher value.</div>
      <div class="H2_heading"><a name="1036400">Parameter Entry Problems in the DSP Block Dialog Box</a></div>
      <div class="B0_body"><a name="1036408">There are issues with the </a><span class="Bold">Block Properties</span> dialog box for the <span class="Code">DSP</span> block. Some interdependencies require that you close and re-open the dialog box to edit further parameters. This issue may be occur after a warning message issues or when a required option is not available. </div>
      <div class="B0_body"><a name="1036410">For example, if you change the </a><span class="Bold">Output Rounding Operation Type</span> you may get an error when <span class="Bold">Symmetric</span> is selected for the <span class="Bold">Output Saturation Operation Type</span>. If this occurs, set the saturation type to <span class="Bold">None</span> (wrap) and close the dialog box. Reopen the dialog box and you can select now select <span class="Bold">Symmetric</span> saturation.</div>
      <div class="H2_heading"><a name="1038056">DSP Builder System Not Detected in SOPC Builder</a></div>
      <div class="B0_body"><a name="1038058">SOPC Builder may not detect DSP Builder systems whose hardware has been </a>generated using previous versions of the DSP Builder software. Altera does not guarantee backwards compatibility of these modules when you use them in SOPC Builder.</div>
      <div class="B0_body"><a name="1038061">To workaround this issue, follow these steps:</a></div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">1.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1038062">Remove the </a><span class="Bold">&lt;</span><span class="Emphasis" style="font-weight: bold">dspbuilder system name</span><span class="Bold" style="font-style: normal">&gt;_dspbuilder</span> directory that the older DSP Builder version generated.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">2.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1038063">Re-run compilation from the </a><span class="Variable">Signal Compiler</span> block with the current DSP Builder version.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: -19pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap">3.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1038064">Refresh the SOPC Builder system.</a></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="H2_heading"><a name="1038634">MATLAB Runs Out of Java Virtual Machine Heap Memory</a></div>
      <div class="B0_body"><a name="1038922">For a very large design (containing many thousand blocks), MATLAB may have </a>insufficient heap memory available for the Java virtual machine and issues an error message of the form:</div>
      <div class="C1_code"><a name="1038924">“OutofMemoryError: Java heap space”</a></div>
      <div class="AR0_reference_outer" style="margin-left: -18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AR0_reference_inner" style="width: 33pt; white-space: nowrap">
                <img src="feet_para.jpg" alt="*" border="0" width="35" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AR0_reference_inner"><a name="1038933">For information about how to increase the heap space available to the Java virtual </a>machine, refer to: </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="B1_body" style="color: #3f7f3f; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><span class="Link"><a href="http://www.mathworks.com/support/solutions/data/1-18I2C.html" target="external_window" name="1038928">http://www.mathworks.com/support/solutions/data/1-18I2C.html</a></span></div>
      <div class="H2_heading"><a name="1039109">ModelSim Fails to Invoke From DSP Builder</a></div>
      <div class="B0_body"><a name="1039114">If ModelSim fails to invoke from within DSP Builder, check that the currently </a>supported ModelSim executable (<span class="Bold">vsim.exe</span>) is in the path. Your PC should automaticall include ModelSim in your path if you install ModelSim-Altera but you may need to be add it manually if you use a different ModelSim installation.</div>
      <div class="B0_body"><a name="1039119">You can verify the ModelSim installation by typing the following command at the </a>MATLAB prompt:</div>
      <div class="C1_code"><a name="1039120">!vsim</a></div>
      <div class="B0_body"><a name="1039124">This command returns the ModelSim version and the path to the ModelSim </a>preferences Tcl file. If an error message issues or the returned path is incorrect, you may need to move ModelSim to be ahead of any other similar tool in the path.</div>
      <div class="AR0_reference_outer" style="margin-left: -18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline">
            <td>
              <div class="AR0_reference_inner" style="width: 33pt; white-space: nowrap">
                <img src="feet_para.jpg" alt="*" border="0" width="35" height="15" />
              </div>
            </td>
            <td width="100%">
              <div class="AR0_reference_inner"><a name="1039188">For information about the supported version of ModelSim, refer to the </a><span class="Link" style="font-style: italic"><a href="http://www.altera.com/literature/manual/mnl_dsp_install.pdf" target="external_window">DSP Builder Installation and Licensing</a></span> manual.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="H2_heading"><a name="1039477">Unexpected End of File Error When Comparing Simulation Results</a></div>
      <div class="B0_body"><a name="1039478">Occasionally an “Unexpected End of File” error issues when you are comparing the </a>Simulink and ModelSim simulation results for a design with multiple clocks.</div>
      <div class="B0_body"><a name="1039525">This error occurs because the rounding calculation that aligns the clock signals sets </a>ModelSim simulation to run for one additional clock cycle (on the fastest clock) and there is no stimulus data for this extra cycle. You can ignore the error message.</div>
    </blockquote>
    <hr align="left" />
    <table align="left">
      <tr>
        <td class="WebWorks_Company_Logo_Bottom">
          <a href="http://www.altera.com" target="external_window"><img src="banner.gif" border="0" /></a>
        </td>
      </tr>
      <tr>
        <td class="WebWorks_Company_Name_Bottom">
          <a href="http://www.altera.com" target="external_window"> </a>
        </td>
      </tr>
      <tr>
        <td class="WebWorks_Company_Fax_Bottom">Copyright© 1995-2013 Altera Corporation. Altera, the ALTERA logo and Altera's product names, logos and stylization are registered trademarks or trademarks of Altera Corporation in the United States and other countries.</td>
      </tr>
    </table>
  </body>
</html>