This folder contains all of the verilog modules I used to create a feedforward network
in Verilog. It also contains the simulation sources I used for verification purposes. I also used
the following source as a reference for the multiplier and adder:
J. Dawson, "github," 14 October 2019. [Online]. Available: https://github.com/dawsonjon/fpu. [Accessed 27 November 2020].
