Classic Timing Analyzer report for projetoHardware
Mon Apr 17 16:16:00 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                 ;
+------------------------------+-------+---------------+-------------+----------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+------------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.061 ns   ; MemtoReg ; WriteDataMem[14] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; tpd                                                                            ;
+-------+-------------------+-----------------+---------------+------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To               ;
+-------+-------------------+-----------------+---------------+------------------+
; N/A   ; None              ; 14.061 ns       ; MemtoReg      ; WriteDataMem[14] ;
; N/A   ; None              ; 13.839 ns       ; MemtoReg      ; WriteDataMem[7]  ;
; N/A   ; None              ; 13.732 ns       ; MDR[14]       ; WriteDataMem[14] ;
; N/A   ; None              ; 13.697 ns       ; MDR[6]        ; WriteDataMem[6]  ;
; N/A   ; None              ; 13.683 ns       ; ALUOutReg[14] ; WriteDataMem[14] ;
; N/A   ; None              ; 13.683 ns       ; MemtoReg      ; WriteDataMem[6]  ;
; N/A   ; None              ; 13.616 ns       ; ALUOutReg[7]  ; WriteDataMem[7]  ;
; N/A   ; None              ; 13.481 ns       ; ALUOutReg[6]  ; WriteDataMem[6]  ;
; N/A   ; None              ; 13.360 ns       ; MDR[7]        ; WriteDataMem[7]  ;
; N/A   ; None              ; 11.736 ns       ; ALUOutReg[24] ; WriteDataMem[24] ;
; N/A   ; None              ; 11.427 ns       ; ALUOutReg[19] ; WriteDataMem[19] ;
; N/A   ; None              ; 11.267 ns       ; MemtoReg      ; WriteDataMem[16] ;
; N/A   ; None              ; 11.254 ns       ; MDR[29]       ; WriteDataMem[29] ;
; N/A   ; None              ; 11.233 ns       ; MemtoReg      ; WriteDataMem[20] ;
; N/A   ; None              ; 11.196 ns       ; ALUOutReg[30] ; WriteDataMem[30] ;
; N/A   ; None              ; 11.109 ns       ; MDR[15]       ; WriteDataMem[15] ;
; N/A   ; None              ; 11.072 ns       ; MemtoReg      ; WriteDataMem[29] ;
; N/A   ; None              ; 10.967 ns       ; MemtoReg      ; WriteDataMem[27] ;
; N/A   ; None              ; 10.952 ns       ; MemtoReg      ; WriteDataMem[24] ;
; N/A   ; None              ; 10.950 ns       ; MemtoReg      ; WriteDataMem[1]  ;
; N/A   ; None              ; 10.944 ns       ; MemtoReg      ; WriteDataMem[30] ;
; N/A   ; None              ; 10.933 ns       ; MemtoReg      ; WriteDataMem[19] ;
; N/A   ; None              ; 10.916 ns       ; ALUOutReg[29] ; WriteDataMem[29] ;
; N/A   ; None              ; 10.861 ns       ; MemtoReg      ; WriteDataMem[10] ;
; N/A   ; None              ; 10.809 ns       ; MDR[30]       ; WriteDataMem[30] ;
; N/A   ; None              ; 10.789 ns       ; ALUOutReg[21] ; WriteDataMem[21] ;
; N/A   ; None              ; 10.762 ns       ; MemtoReg      ; WriteDataMem[18] ;
; N/A   ; None              ; 10.757 ns       ; MemtoReg      ; WriteDataMem[26] ;
; N/A   ; None              ; 10.694 ns       ; MemtoReg      ; WriteDataMem[12] ;
; N/A   ; None              ; 10.678 ns       ; ALUOutReg[16] ; WriteDataMem[16] ;
; N/A   ; None              ; 10.657 ns       ; MemtoReg      ; WriteDataMem[0]  ;
; N/A   ; None              ; 10.653 ns       ; MemtoReg      ; WriteDataMem[11] ;
; N/A   ; None              ; 10.646 ns       ; MemtoReg      ; WriteDataMem[22] ;
; N/A   ; None              ; 10.633 ns       ; MDR[27]       ; WriteDataMem[27] ;
; N/A   ; None              ; 10.628 ns       ; MemtoReg      ; WriteDataMem[21] ;
; N/A   ; None              ; 10.566 ns       ; ALUOutReg[20] ; WriteDataMem[20] ;
; N/A   ; None              ; 10.559 ns       ; MemtoReg      ; WriteDataMem[9]  ;
; N/A   ; None              ; 10.547 ns       ; ALUOutReg[1]  ; WriteDataMem[1]  ;
; N/A   ; None              ; 10.543 ns       ; MemtoReg      ; WriteDataMem[23] ;
; N/A   ; None              ; 10.528 ns       ; ALUOutReg[27] ; WriteDataMem[27] ;
; N/A   ; None              ; 10.512 ns       ; ALUOutReg[4]  ; WriteDataMem[4]  ;
; N/A   ; None              ; 10.488 ns       ; MDR[3]        ; WriteDataMem[3]  ;
; N/A   ; None              ; 10.487 ns       ; MemtoReg      ; WriteDataMem[2]  ;
; N/A   ; None              ; 10.486 ns       ; MemtoReg      ; WriteDataMem[15] ;
; N/A   ; None              ; 10.482 ns       ; MemtoReg      ; WriteDataMem[8]  ;
; N/A   ; None              ; 10.480 ns       ; MemtoReg      ; WriteDataMem[4]  ;
; N/A   ; None              ; 10.458 ns       ; MDR[11]       ; WriteDataMem[11] ;
; N/A   ; None              ; 10.449 ns       ; ALUOutReg[18] ; WriteDataMem[18] ;
; N/A   ; None              ; 10.438 ns       ; ALUOutReg[11] ; WriteDataMem[11] ;
; N/A   ; None              ; 10.437 ns       ; MDR[10]       ; WriteDataMem[10] ;
; N/A   ; None              ; 10.431 ns       ; MemtoReg      ; WriteDataMem[3]  ;
; N/A   ; None              ; 10.423 ns       ; MDR[26]       ; WriteDataMem[26] ;
; N/A   ; None              ; 10.365 ns       ; MDR[20]       ; WriteDataMem[20] ;
; N/A   ; None              ; 10.357 ns       ; MDR[18]       ; WriteDataMem[18] ;
; N/A   ; None              ; 10.344 ns       ; MDR[0]        ; WriteDataMem[0]  ;
; N/A   ; None              ; 10.341 ns       ; MDR[2]        ; WriteDataMem[2]  ;
; N/A   ; None              ; 10.329 ns       ; ALUOutReg[26] ; WriteDataMem[26] ;
; N/A   ; None              ; 10.319 ns       ; ALUOutReg[12] ; WriteDataMem[12] ;
; N/A   ; None              ; 10.276 ns       ; MemtoReg      ; WriteDataMem[17] ;
; N/A   ; None              ; 10.268 ns       ; MemtoReg      ; WriteDataMem[25] ;
; N/A   ; None              ; 10.264 ns       ; MDR[19]       ; WriteDataMem[19] ;
; N/A   ; None              ; 10.250 ns       ; MDR[8]        ; WriteDataMem[8]  ;
; N/A   ; None              ; 10.231 ns       ; MDR[16]       ; WriteDataMem[16] ;
; N/A   ; None              ; 10.220 ns       ; MemtoReg      ; WriteDataMem[5]  ;
; N/A   ; None              ; 10.217 ns       ; MemtoReg      ; WriteDataMem[13] ;
; N/A   ; None              ; 10.210 ns       ; ALUOutReg[23] ; WriteDataMem[23] ;
; N/A   ; None              ; 10.206 ns       ; ALUOutReg[0]  ; WriteDataMem[0]  ;
; N/A   ; None              ; 10.167 ns       ; MDR[1]        ; WriteDataMem[1]  ;
; N/A   ; None              ; 10.166 ns       ; ALUOutReg[22] ; WriteDataMem[22] ;
; N/A   ; None              ; 10.112 ns       ; MDR[22]       ; WriteDataMem[22] ;
; N/A   ; None              ; 10.105 ns       ; MDR[24]       ; WriteDataMem[24] ;
; N/A   ; None              ; 10.096 ns       ; ALUOutReg[8]  ; WriteDataMem[8]  ;
; N/A   ; None              ; 10.081 ns       ; MDR[21]       ; WriteDataMem[21] ;
; N/A   ; None              ; 10.079 ns       ; ALUOutReg[10] ; WriteDataMem[10] ;
; N/A   ; None              ; 10.067 ns       ; MDR[9]        ; WriteDataMem[9]  ;
; N/A   ; None              ; 10.066 ns       ; ALUOutReg[28] ; WriteDataMem[28] ;
; N/A   ; None              ; 9.967 ns        ; MDR[4]        ; WriteDataMem[4]  ;
; N/A   ; None              ; 9.964 ns        ; MDR[23]       ; WriteDataMem[23] ;
; N/A   ; None              ; 9.956 ns        ; MDR[12]       ; WriteDataMem[12] ;
; N/A   ; None              ; 9.908 ns        ; ALUOutReg[17] ; WriteDataMem[17] ;
; N/A   ; None              ; 9.878 ns        ; MDR[17]       ; WriteDataMem[17] ;
; N/A   ; None              ; 9.852 ns        ; MDR[31]       ; WriteDataMem[31] ;
; N/A   ; None              ; 9.829 ns        ; ALUOutReg[9]  ; WriteDataMem[9]  ;
; N/A   ; None              ; 9.813 ns        ; ALUOutReg[2]  ; WriteDataMem[2]  ;
; N/A   ; None              ; 9.807 ns        ; ALUOutReg[5]  ; WriteDataMem[5]  ;
; N/A   ; None              ; 9.795 ns        ; ALUOutReg[31] ; WriteDataMem[31] ;
; N/A   ; None              ; 9.792 ns        ; MemtoReg      ; WriteDataMem[31] ;
; N/A   ; None              ; 9.747 ns        ; MDR[28]       ; WriteDataMem[28] ;
; N/A   ; None              ; 9.740 ns        ; MDR[25]       ; WriteDataMem[25] ;
; N/A   ; None              ; 9.726 ns        ; MDR[5]        ; WriteDataMem[5]  ;
; N/A   ; None              ; 9.721 ns        ; ALUOutReg[3]  ; WriteDataMem[3]  ;
; N/A   ; None              ; 9.717 ns        ; ALUOutReg[15] ; WriteDataMem[15] ;
; N/A   ; None              ; 9.702 ns        ; ALUOutReg[13] ; WriteDataMem[13] ;
; N/A   ; None              ; 9.571 ns        ; MemtoReg      ; WriteDataMem[28] ;
; N/A   ; None              ; 9.559 ns        ; MDR[13]       ; WriteDataMem[13] ;
; N/A   ; None              ; 9.270 ns        ; ALUOutReg[25] ; WriteDataMem[25] ;
+-------+-------------------+-----------------+---------------+------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 17 16:16:00 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "MemtoReg" to destination pin "WriteDataMem[14]" is 14.061 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AD13; Fanout = 32; PIN Node = 'MemtoReg'
    Info: 2: + IC(5.711 ns) + CELL(0.420 ns) = 6.951 ns; Loc. = LCCOMB_X52_Y1_N8; Fanout = 1; COMB Node = 'WriteDataMem~14'
    Info: 3: + IC(4.322 ns) + CELL(2.788 ns) = 14.061 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'WriteDataMem[14]'
    Info: Total cell delay = 4.028 ns ( 28.65 % )
    Info: Total interconnect delay = 10.033 ns ( 71.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Mon Apr 17 16:16:01 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


