Source Block: hdl/library/axi_ad9361/axi_ad9361_tdd.v@179:189@HdlIdDef
  wire   [23:0]     tdd_tx_on_2_s;
  wire   [23:0]     tdd_tx_off_2_s;
  wire   [23:0]     tdd_tx_dp_on_2_s;
  wire   [23:0]     tdd_tx_dp_off_2_s;

  wire   [23:0]     tdd_counter_status;

  wire              tdd_tx_dp_en_s;

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en_s,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

Diff Content:
- 184   wire   [23:0]     tdd_counter_status;
+ 184   wire    [23:0]    tdd_counter_init_s;
+ 184   wire    [23:0]    tdd_frame_length_s;
+ 184   wire              tdd_terminal_type_s;
+ 184   wire    [23:0]    tdd_vco_rx_on_1_s;
+ 184   wire    [23:0]    tdd_vco_rx_off_1_s;
+ 184   wire    [23:0]    tdd_vco_tx_on_1_s;
+ 184   wire    [23:0]    tdd_vco_tx_off_1_s;
+ 184   wire    [23:0]    tdd_rx_on_1_s;
+ 184   wire    [23:0]    tdd_rx_off_1_s;
+ 184   wire    [23:0]    tdd_tx_on_1_s;
+ 184   wire    [23:0]    tdd_tx_off_1_s;
+ 184   wire    [23:0]    tdd_tx_dp_on_1_s;
+ 184   wire    [23:0]    tdd_tx_dp_off_1_s;
+ 184   wire    [23:0]    tdd_vco_rx_on_2_s;
+ 184   wire    [23:0]    tdd_vco_rx_off_2_s;
+ 184   wire    [23:0]    tdd_vco_tx_on_2_s;
+ 184   wire    [23:0]    tdd_vco_tx_off_2_s;
+ 184   wire    [23:0]    tdd_rx_on_2_s;
+ 184   wire    [23:0]    tdd_rx_off_2_s;
+ 184   wire    [23:0]    tdd_tx_on_2_s;
+ 184   wire    [23:0]    tdd_tx_off_2_s;
+ 184   wire    [23:0]    tdd_tx_dp_on_2_s;
+ 184   wire    [23:0]    tdd_tx_dp_off_2_s;
+ 184   wire    [23:0]    tdd_counter_status;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@181:191
  wire   [23:0]     tdd_tx_dp_on_2_s;
  wire   [23:0]     tdd_tx_dp_off_2_s;

  wire   [23:0]     tdd_counter_status;

  wire              tdd_tx_dp_en_s;

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en_s,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  // tx/rx data flow control

Clone Blocks 2:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@183:194

  wire   [23:0]     tdd_counter_status;

  wire              tdd_tx_dp_en_s;

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en_s,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  // tx/rx data flow control

  assign  tdd_tx_valid_i0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?
                                    (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;

