INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sim_1/new/module_adder_4BIT_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_adder_4BIT_tb'
