
BLDC_Gimbal1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094b8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  08009658  08009658  00019658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b90  08009b90  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009b90  08009b90  00019b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b98  08009b98  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b98  08009b98  00019b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b9c  08009b9c  00019b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08009ba0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001e8  08009d88  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  08009d88  00020490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011948  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002534  00000000  00000000  00031b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  00034098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b90  00000000  00000000  00034ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a80  00000000  00000000  00035878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000101b0  00000000  00000000  0004d2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ba73  00000000  00000000  0005d4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e8f1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046c8  00000000  00000000  000e8f70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009640 	.word	0x08009640

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	08009640 	.word	0x08009640

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <as5048a_read>:
/*
 * @brief Read 16-bit data at selected register.
 * @param SPI slave select pin.
 * @param AS5048A register
 */
uint16_t as5048a_read(uint16_t ss, uint16_t reg){
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	460a      	mov	r2, r1
 8000f5a:	80fb      	strh	r3, [r7, #6]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	80bb      	strh	r3, [r7, #4]
	uint8_t data[2];

	uint16_t cmd = CMD_READ | reg;
 8000f60:	88bb      	ldrh	r3, [r7, #4]
 8000f62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f66:	81fb      	strh	r3, [r7, #14]
	cmd |= ((uint16_t)calcEvenParity(cmd)<<15);
 8000f68:	89fb      	ldrh	r3, [r7, #14]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 f8c2 	bl	80010f4 <calcEvenParity>
 8000f70:	4603      	mov	r3, r0
 8000f72:	03db      	lsls	r3, r3, #15
 8000f74:	b21a      	sxth	r2, r3
 8000f76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	b21b      	sxth	r3, r3
 8000f7e:	81fb      	strh	r3, [r7, #14]

	data[1] = cmd & 0xFF;
 8000f80:	89fb      	ldrh	r3, [r7, #14]
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	737b      	strb	r3, [r7, #13]
	data[0] = (cmd>>8) & 0xFF;
 8000f86:	89fb      	ldrh	r3, [r7, #14]
 8000f88:	0a1b      	lsrs	r3, r3, #8
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	733b      	strb	r3, [r7, #12]

	HAL_GPIO_WritePin(GPIOB, ss, 0);
 8000f90:	88fb      	ldrh	r3, [r7, #6]
 8000f92:	2200      	movs	r2, #0
 8000f94:	4619      	mov	r1, r3
 8000f96:	4822      	ldr	r0, [pc, #136]	; (8001020 <as5048a_read+0xd0>)
 8000f98:	f002 f858 	bl	800304c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&data, 2, 0xFFFF);
 8000f9c:	f107 010c 	add.w	r1, r7, #12
 8000fa0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	481f      	ldr	r0, [pc, #124]	; (8001024 <as5048a_read+0xd4>)
 8000fa8:	f003 fd27 	bl	80049fa <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {}
 8000fac:	bf00      	nop
 8000fae:	481d      	ldr	r0, [pc, #116]	; (8001024 <as5048a_read+0xd4>)
 8000fb0:	f004 f912 	bl	80051d8 <HAL_SPI_GetState>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d1f9      	bne.n	8000fae <as5048a_read+0x5e>
	HAL_GPIO_WritePin(GPIOB, ss, 1);
 8000fba:	88fb      	ldrh	r3, [r7, #6]
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4817      	ldr	r0, [pc, #92]	; (8001020 <as5048a_read+0xd0>)
 8000fc2:	f002 f843 	bl	800304c <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	f001 fdb2 	bl	8002b30 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, ss, 0);
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4813      	ldr	r0, [pc, #76]	; (8001020 <as5048a_read+0xd0>)
 8000fd4:	f002 f83a 	bl	800304c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t*)&data, 2, 0xFFFF);
 8000fd8:	f107 010c 	add.w	r1, r7, #12
 8000fdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fe0:	2202      	movs	r2, #2
 8000fe2:	4810      	ldr	r0, [pc, #64]	; (8001024 <as5048a_read+0xd4>)
 8000fe4:	f003 fe45 	bl	8004c72 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {}
 8000fe8:	bf00      	nop
 8000fea:	480e      	ldr	r0, [pc, #56]	; (8001024 <as5048a_read+0xd4>)
 8000fec:	f004 f8f4 	bl	80051d8 <HAL_SPI_GetState>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d1f9      	bne.n	8000fea <as5048a_read+0x9a>
	HAL_GPIO_WritePin(GPIOB, ss, 1);
 8000ff6:	88fb      	ldrh	r3, [r7, #6]
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4808      	ldr	r0, [pc, #32]	; (8001020 <as5048a_read+0xd0>)
 8000ffe:	f002 f825 	bl	800304c <HAL_GPIO_WritePin>

	return (((data[0] & 0xFF)<<8) | (data[1] & 0xFF)) & ~0xC000;
 8001002:	7b3b      	ldrb	r3, [r7, #12]
 8001004:	021b      	lsls	r3, r3, #8
 8001006:	b21a      	sxth	r2, r3
 8001008:	7b7b      	ldrb	r3, [r7, #13]
 800100a:	b21b      	sxth	r3, r3
 800100c:	4313      	orrs	r3, r2
 800100e:	b21b      	sxth	r3, r3
 8001010:	b29b      	uxth	r3, r3
 8001012:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001016:	b29b      	uxth	r3, r3
}
 8001018:	4618      	mov	r0, r3
 800101a:	3710      	adds	r7, #16
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40020400 	.word	0x40020400
 8001024:	200003bc 	.word	0x200003bc

08001028 <as5048a_getRawRotation>:

/*
 * @brief Get raw rotation as 16-bit value.
 * @param SPI slave select pin.
 */
uint16_t as5048a_getRawRotation(uint16_t ss){
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	80fb      	strh	r3, [r7, #6]
	return as5048a_read(ss, REG_ANGLE);
 8001032:	88fb      	ldrh	r3, [r7, #6]
 8001034:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff ff89 	bl	8000f50 <as5048a_read>
 800103e:	4603      	mov	r3, r0
}
 8001040:	4618      	mov	r0, r3
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <as5048a_normalize>:

/*
 * @brief Normalized the input angle, meaning that the angle starts at 0 and ends at 360
 * @param unnormalized input angle
 */
float as5048a_normalize(float angle){
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	ed87 0a01 	vstr	s0, [r7, #4]
	//angle += 180;
	angle = fmod(angle, 360);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff fa80 	bl	8000558 <__aeabi_f2d>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	ed9f 1b12 	vldr	d1, [pc, #72]	; 80010a8 <as5048a_normalize+0x60>
 8001060:	ec43 2b10 	vmov	d0, r2, r3
 8001064:	f007 fc22 	bl	80088ac <fmod>
 8001068:	ec53 2b10 	vmov	r2, r3, d0
 800106c:	4610      	mov	r0, r2
 800106e:	4619      	mov	r1, r3
 8001070:	f7ff fda2 	bl	8000bb8 <__aeabi_d2f>
 8001074:	4603      	mov	r3, r0
 8001076:	607b      	str	r3, [r7, #4]
	if (angle < 0){
 8001078:	edd7 7a01 	vldr	s15, [r7, #4]
 800107c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001084:	d507      	bpl.n	8001096 <as5048a_normalize+0x4e>
		angle += 360;
 8001086:	edd7 7a01 	vldr	s15, [r7, #4]
 800108a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80010b0 <as5048a_normalize+0x68>
 800108e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001092:	edc7 7a01 	vstr	s15, [r7, #4]
	}
	//angle -= 180;
	return angle;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	ee07 3a90 	vmov	s15, r3
}
 800109c:	eeb0 0a67 	vmov.f32	s0, s15
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	00000000 	.word	0x00000000
 80010ac:	40768000 	.word	0x40768000
 80010b0:	43b40000 	.word	0x43b40000

080010b4 <as5048a_readToAngle>:
 */
void as5048a_setZero(uint16_t arg_pos){
	zero_pos = arg_pos % 360;
}

float as5048a_readToAngle(uint16_t angle) {
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	80fb      	strh	r3, [r7, #6]
	return 2*((float)angle * ((float)360 / 16383) - 180);
 80010be:	88fb      	ldrh	r3, [r7, #6]
 80010c0:	ee07 3a90 	vmov	s15, r3
 80010c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010c8:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80010ec <as5048a_readToAngle+0x38>
 80010cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010d0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80010f0 <as5048a_readToAngle+0x3c>
 80010d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
};
 80010dc:	eeb0 0a67 	vmov.f32	s0, s15
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	3cb402d0 	.word	0x3cb402d0
 80010f0:	43340000 	.word	0x43340000

080010f4 <calcEvenParity>:

uint8_t calcEvenParity(uint16_t value){
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	80fb      	strh	r3, [r7, #6]
	uint8_t cnt = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 16; i++){
 8001102:	2300      	movs	r3, #0
 8001104:	73bb      	strb	r3, [r7, #14]
 8001106:	e00d      	b.n	8001124 <calcEvenParity+0x30>
		if (value & 0x1){
 8001108:	88fb      	ldrh	r3, [r7, #6]
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	2b00      	cmp	r3, #0
 8001110:	d002      	beq.n	8001118 <calcEvenParity+0x24>
			cnt++;
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	3301      	adds	r3, #1
 8001116:	73fb      	strb	r3, [r7, #15]
		}

		value >>= 1;
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	085b      	lsrs	r3, r3, #1
 800111c:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 16; i++){
 800111e:	7bbb      	ldrb	r3, [r7, #14]
 8001120:	3301      	adds	r3, #1
 8001122:	73bb      	strb	r3, [r7, #14]
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	2b0f      	cmp	r3, #15
 8001128:	d9ee      	bls.n	8001108 <calcEvenParity+0x14>
	}
	return cnt & 0x1;
 800112a:	7bfb      	ldrb	r3, [r7, #15]
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	b2db      	uxtb	r3, r3
}
 8001132:	4618      	mov	r0, r3
 8001134:	3714      	adds	r7, #20
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <i2c_write>:
 * Write 1 byte of data using I2C.
 * @param the 7-bit I2C-address
 * @param the 8-bit register to which data is written
 * @param this is what is written into the chosen 8-bit register
 */
HAL_StatusTypeDef i2c_write(uint8_t ADDR, uint8_t reg, uint8_t config){
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af04      	add	r7, sp, #16
 8001146:	4603      	mov	r3, r0
 8001148:	71fb      	strb	r3, [r7, #7]
 800114a:	460b      	mov	r3, r1
 800114c:	71bb      	strb	r3, [r7, #6]
 800114e:	4613      	mov	r3, r2
 8001150:	717b      	strb	r3, [r7, #5]
	status = HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADDR, (uint16_t)(reg), 0x01, &config, 1, 200);
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	b299      	uxth	r1, r3
 8001156:	79bb      	ldrb	r3, [r7, #6]
 8001158:	b29a      	uxth	r2, r3
 800115a:	23c8      	movs	r3, #200	; 0xc8
 800115c:	9302      	str	r3, [sp, #8]
 800115e:	2301      	movs	r3, #1
 8001160:	9301      	str	r3, [sp, #4]
 8001162:	1d7b      	adds	r3, r7, #5
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	2301      	movs	r3, #1
 8001168:	4809      	ldr	r0, [pc, #36]	; (8001190 <i2c_write+0x50>)
 800116a:	f002 f8cd 	bl	8003308 <HAL_I2C_Mem_Write>
 800116e:	4603      	mov	r3, r0
 8001170:	461a      	mov	r2, r3
 8001172:	4b08      	ldr	r3, [pc, #32]	; (8001194 <i2c_write+0x54>)
 8001174:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK){
 8001176:	4b07      	ldr	r3, [pc, #28]	; (8001194 <i2c_write+0x54>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d002      	beq.n	8001184 <i2c_write+0x44>
		return status;
 800117e:	4b05      	ldr	r3, [pc, #20]	; (8001194 <i2c_write+0x54>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	e000      	b.n	8001186 <i2c_write+0x46>
	}
	return HAL_OK;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000240 	.word	0x20000240
 8001194:	20000468 	.word	0x20000468

08001198 <i2c_read_8>:
 * Write 1 byte of data using I2C.
 * @param the 7-bit I2C-address
 * @param the 8-bit register from which data is read
 * @param input variable onto which data from the IMU is written (NOTE: input is &somevar)
 */
HAL_StatusTypeDef i2c_read_8(uint8_t ADDR, uint8_t reg, uint8_t *read_var){
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af04      	add	r7, sp, #16
 800119e:	4603      	mov	r3, r0
 80011a0:	603a      	str	r2, [r7, #0]
 80011a2:	71fb      	strb	r3, [r7, #7]
 80011a4:	460b      	mov	r3, r1
 80011a6:	71bb      	strb	r3, [r7, #6]
	uint8_t data;

	status = HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(ADDR | 0x01), (uint16_t)(reg), 0x01, &data, 1, 200);
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	b299      	uxth	r1, r3
 80011b2:	79bb      	ldrb	r3, [r7, #6]
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	23c8      	movs	r3, #200	; 0xc8
 80011b8:	9302      	str	r3, [sp, #8]
 80011ba:	2301      	movs	r3, #1
 80011bc:	9301      	str	r3, [sp, #4]
 80011be:	f107 030f 	add.w	r3, r7, #15
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	2301      	movs	r3, #1
 80011c6:	480b      	ldr	r0, [pc, #44]	; (80011f4 <i2c_read_8+0x5c>)
 80011c8:	f002 f998 	bl	80034fc <HAL_I2C_Mem_Read>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <i2c_read_8+0x60>)
 80011d2:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK){
 80011d4:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <i2c_read_8+0x60>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d002      	beq.n	80011e2 <i2c_read_8+0x4a>
		return status;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <i2c_read_8+0x60>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	e003      	b.n	80011ea <i2c_read_8+0x52>
	}

	*read_var = data;
 80011e2:	7bfa      	ldrb	r2, [r7, #15]
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	701a      	strb	r2, [r3, #0]
	return HAL_OK;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000240 	.word	0x20000240
 80011f8:	20000468 	.word	0x20000468

080011fc <i2c_read_16>:
 * @param the 7-bit I2C-address
 * @param the LOW 8-bit register from which data is read
 * @param the HIGH 8-bit register from which data is read
 * @param input address onto which data from the IMU is written (NOTE: input is &somevar)
 */
HAL_StatusTypeDef i2c_read_16(uint8_t ADDR, uint8_t lo_reg, uint8_t hi_reg, int16_t *read_var){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b088      	sub	sp, #32
 8001200:	af04      	add	r7, sp, #16
 8001202:	603b      	str	r3, [r7, #0]
 8001204:	4603      	mov	r3, r0
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	460b      	mov	r3, r1
 800120a:	71bb      	strb	r3, [r7, #6]
 800120c:	4613      	mov	r3, r2
 800120e:	717b      	strb	r3, [r7, #5]
	uint8_t data[2];

	status = HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(ADDR | 0x01), (uint16_t)(lo_reg), 0x01, &(data[0]), 1, 200);
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	f043 0301 	orr.w	r3, r3, #1
 8001216:	b2db      	uxtb	r3, r3
 8001218:	b299      	uxth	r1, r3
 800121a:	79bb      	ldrb	r3, [r7, #6]
 800121c:	b29a      	uxth	r2, r3
 800121e:	23c8      	movs	r3, #200	; 0xc8
 8001220:	9302      	str	r3, [sp, #8]
 8001222:	2301      	movs	r3, #1
 8001224:	9301      	str	r3, [sp, #4]
 8001226:	f107 030c 	add.w	r3, r7, #12
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2301      	movs	r3, #1
 800122e:	481d      	ldr	r0, [pc, #116]	; (80012a4 <i2c_read_16+0xa8>)
 8001230:	f002 f964 	bl	80034fc <HAL_I2C_Mem_Read>
 8001234:	4603      	mov	r3, r0
 8001236:	461a      	mov	r2, r3
 8001238:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <i2c_read_16+0xac>)
 800123a:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK){
 800123c:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <i2c_read_16+0xac>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d002      	beq.n	800124a <i2c_read_16+0x4e>
		return status;
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <i2c_read_16+0xac>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	e027      	b.n	800129a <i2c_read_16+0x9e>
	}

	status = HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(ADDR | 0x01), (uint16_t)(hi_reg), 0x01, &(data[1]), 1, 200);
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	b2db      	uxtb	r3, r3
 8001252:	b299      	uxth	r1, r3
 8001254:	797b      	ldrb	r3, [r7, #5]
 8001256:	b29a      	uxth	r2, r3
 8001258:	23c8      	movs	r3, #200	; 0xc8
 800125a:	9302      	str	r3, [sp, #8]
 800125c:	2301      	movs	r3, #1
 800125e:	9301      	str	r3, [sp, #4]
 8001260:	f107 030c 	add.w	r3, r7, #12
 8001264:	3301      	adds	r3, #1
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2301      	movs	r3, #1
 800126a:	480e      	ldr	r0, [pc, #56]	; (80012a4 <i2c_read_16+0xa8>)
 800126c:	f002 f946 	bl	80034fc <HAL_I2C_Mem_Read>
 8001270:	4603      	mov	r3, r0
 8001272:	461a      	mov	r2, r3
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <i2c_read_16+0xac>)
 8001276:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK){
 8001278:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <i2c_read_16+0xac>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d002      	beq.n	8001286 <i2c_read_16+0x8a>
		return status;
 8001280:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <i2c_read_16+0xac>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	e009      	b.n	800129a <i2c_read_16+0x9e>
	}

	*read_var = (data[1]<<8 | data[0]);
 8001286:	7b7b      	ldrb	r3, [r7, #13]
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b21a      	sxth	r2, r3
 800128c:	7b3b      	ldrb	r3, [r7, #12]
 800128e:	b21b      	sxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	b21a      	sxth	r2, r3
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	801a      	strh	r2, [r3, #0]
	return HAL_OK;
 8001298:	2300      	movs	r3, #0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000240 	.word	0x20000240
 80012a8:	20000468 	.word	0x20000468

080012ac <Get_FS_SEL>:


uint16_t temp = 0;
uint8_t pwr1 = 0, pwr2 = 0, gyro_conf = 0, whoami = 0;

float Get_FS_SEL(uint8_t param){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
	uint8_t read_conf;
	float out;

	i2c_read_8(ICM20602_ADDR, REG_GYRO_CONFIG, &read_conf);
 80012b6:	f107 030b 	add.w	r3, r7, #11
 80012ba:	461a      	mov	r2, r3
 80012bc:	211b      	movs	r1, #27
 80012be:	20d0      	movs	r0, #208	; 0xd0
 80012c0:	f7ff ff6a 	bl	8001198 <i2c_read_8>

	read_conf = read_conf >> 3;
 80012c4:	7afb      	ldrb	r3, [r7, #11]
 80012c6:	08db      	lsrs	r3, r3, #3
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	72fb      	strb	r3, [r7, #11]

	if(param == 0){
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d11a      	bne.n	8001308 <Get_FS_SEL+0x5c>
		switch(read_conf){
 80012d2:	7afb      	ldrb	r3, [r7, #11]
 80012d4:	2b03      	cmp	r3, #3
 80012d6:	d836      	bhi.n	8001346 <Get_FS_SEL+0x9a>
 80012d8:	a201      	add	r2, pc, #4	; (adr r2, 80012e0 <Get_FS_SEL+0x34>)
 80012da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012de:	bf00      	nop
 80012e0:	080012f1 	.word	0x080012f1
 80012e4:	080012f7 	.word	0x080012f7
 80012e8:	080012fd 	.word	0x080012fd
 80012ec:	08001303 	.word	0x08001303
		//250 dps
		case 0:
			out = 131;
 80012f0:	4b19      	ldr	r3, [pc, #100]	; (8001358 <Get_FS_SEL+0xac>)
 80012f2:	60fb      	str	r3, [r7, #12]
			break;
 80012f4:	e027      	b.n	8001346 <Get_FS_SEL+0x9a>

		//500 dps
		case 1:
			out = 65.5;
 80012f6:	4b19      	ldr	r3, [pc, #100]	; (800135c <Get_FS_SEL+0xb0>)
 80012f8:	60fb      	str	r3, [r7, #12]
			break;
 80012fa:	e024      	b.n	8001346 <Get_FS_SEL+0x9a>

		//1000 dps
		case 2:
			out = 32.8;
 80012fc:	4b18      	ldr	r3, [pc, #96]	; (8001360 <Get_FS_SEL+0xb4>)
 80012fe:	60fb      	str	r3, [r7, #12]
			break;
 8001300:	e021      	b.n	8001346 <Get_FS_SEL+0x9a>

		//2000 dps
		case 3:
			out = 16.4;
 8001302:	4b18      	ldr	r3, [pc, #96]	; (8001364 <Get_FS_SEL+0xb8>)
 8001304:	60fb      	str	r3, [r7, #12]
			break;
 8001306:	e01e      	b.n	8001346 <Get_FS_SEL+0x9a>
		}
	} else if (param == 1){
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d11a      	bne.n	8001344 <Get_FS_SEL+0x98>
		switch(read_conf){
 800130e:	7afb      	ldrb	r3, [r7, #11]
 8001310:	2b03      	cmp	r3, #3
 8001312:	d818      	bhi.n	8001346 <Get_FS_SEL+0x9a>
 8001314:	a201      	add	r2, pc, #4	; (adr r2, 800131c <Get_FS_SEL+0x70>)
 8001316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131a:	bf00      	nop
 800131c:	0800132d 	.word	0x0800132d
 8001320:	08001333 	.word	0x08001333
 8001324:	08001339 	.word	0x08001339
 8001328:	0800133f 	.word	0x0800133f
		//250 dps
		case 0:
			out = 250;
 800132c:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <Get_FS_SEL+0xbc>)
 800132e:	60fb      	str	r3, [r7, #12]
			break;
 8001330:	e009      	b.n	8001346 <Get_FS_SEL+0x9a>

		//500 dps
		case 1:
			out = 500;
 8001332:	4b0e      	ldr	r3, [pc, #56]	; (800136c <Get_FS_SEL+0xc0>)
 8001334:	60fb      	str	r3, [r7, #12]
			break;
 8001336:	e006      	b.n	8001346 <Get_FS_SEL+0x9a>

		//1000 dps
		case 2:
			out = 1000;
 8001338:	4b0d      	ldr	r3, [pc, #52]	; (8001370 <Get_FS_SEL+0xc4>)
 800133a:	60fb      	str	r3, [r7, #12]
			break;
 800133c:	e003      	b.n	8001346 <Get_FS_SEL+0x9a>

		//2000 dps
		case 3:
			out = 2000;
 800133e:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <Get_FS_SEL+0xc8>)
 8001340:	60fb      	str	r3, [r7, #12]
			break;
 8001342:	e000      	b.n	8001346 <Get_FS_SEL+0x9a>
		}
	}
 8001344:	bf00      	nop

	return out;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	ee07 3a90 	vmov	s15, r3
}
 800134c:	eeb0 0a67 	vmov.f32	s0, s15
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	43030000 	.word	0x43030000
 800135c:	42830000 	.word	0x42830000
 8001360:	42033333 	.word	0x42033333
 8001364:	41833333 	.word	0x41833333
 8001368:	437a0000 	.word	0x437a0000
 800136c:	43fa0000 	.word	0x43fa0000
 8001370:	447a0000 	.word	0x447a0000
 8001374:	44fa0000 	.word	0x44fa0000

08001378 <Get_AFS_SEL>:

/*
 * Returns a value based on the AFS_SEL configuration.
 * This is used to divide the raw gyro data.
 */
float Get_AFS_SEL(void){
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
	uint8_t read_conf;
	uint16_t out;

	i2c_read_8(ICM20602_ADDR, REG_ACCEL_CONFIG, &read_conf);
 800137e:	1d7b      	adds	r3, r7, #5
 8001380:	461a      	mov	r2, r3
 8001382:	211c      	movs	r1, #28
 8001384:	20d0      	movs	r0, #208	; 0xd0
 8001386:	f7ff ff07 	bl	8001198 <i2c_read_8>

	read_conf = read_conf >> 3;
 800138a:	797b      	ldrb	r3, [r7, #5]
 800138c:	08db      	lsrs	r3, r3, #3
 800138e:	b2db      	uxtb	r3, r3
 8001390:	717b      	strb	r3, [r7, #5]

	switch(read_conf){
 8001392:	797b      	ldrb	r3, [r7, #5]
 8001394:	2b03      	cmp	r3, #3
 8001396:	d81b      	bhi.n	80013d0 <Get_AFS_SEL+0x58>
 8001398:	a201      	add	r2, pc, #4	; (adr r2, 80013a0 <Get_AFS_SEL+0x28>)
 800139a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800139e:	bf00      	nop
 80013a0:	080013b1 	.word	0x080013b1
 80013a4:	080013b9 	.word	0x080013b9
 80013a8:	080013c1 	.word	0x080013c1
 80013ac:	080013c9 	.word	0x080013c9
	//2 g
	case 0:
		out = 16384.0f;
 80013b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013b4:	80fb      	strh	r3, [r7, #6]
		break;
 80013b6:	e00b      	b.n	80013d0 <Get_AFS_SEL+0x58>

	//4 g
	case 1:
		out = 8192.0f;
 80013b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013bc:	80fb      	strh	r3, [r7, #6]
		break;
 80013be:	e007      	b.n	80013d0 <Get_AFS_SEL+0x58>

	//8 g
	case 2:
		out = 4096.0f;
 80013c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013c4:	80fb      	strh	r3, [r7, #6]
		break;
 80013c6:	e003      	b.n	80013d0 <Get_AFS_SEL+0x58>

	//16 g
	case 3:
		out = 2048.0f;
 80013c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013cc:	80fb      	strh	r3, [r7, #6]
		break;
 80013ce:	bf00      	nop
	}
	return out;
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	ee07 3a90 	vmov	s15, r3
 80013d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80013da:	eeb0 0a67 	vmov.f32	s0, s15
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <Get_SampleRate>:

float Get_SampleRate(void){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
	uint8_t read_var;
	i2c_read_8(ICM20602_ADDR, REG_GYRO_CONFIG, &read_var);
 80013ea:	1dfb      	adds	r3, r7, #7
 80013ec:	461a      	mov	r2, r3
 80013ee:	211b      	movs	r1, #27
 80013f0:	20d0      	movs	r0, #208	; 0xd0
 80013f2:	f7ff fed1 	bl	8001198 <i2c_read_8>
	FCHOICE_B = read_var & (0b011);
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	f003 0303 	and.w	r3, r3, #3
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4b1d      	ldr	r3, [pc, #116]	; (8001474 <Get_SampleRate+0x90>)
 8001400:	701a      	strb	r2, [r3, #0]
	i2c_read_8(ICM20602_ADDR, REG_CONFIG, &read_var);
 8001402:	1dfb      	adds	r3, r7, #7
 8001404:	461a      	mov	r2, r3
 8001406:	211a      	movs	r1, #26
 8001408:	20d0      	movs	r0, #208	; 0xd0
 800140a:	f7ff fec5 	bl	8001198 <i2c_read_8>
	DLPF_CFG = read_var & (0b111);
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	b2da      	uxtb	r2, r3
 8001416:	4b18      	ldr	r3, [pc, #96]	; (8001478 <Get_SampleRate+0x94>)
 8001418:	701a      	strb	r2, [r3, #0]
	i2c_read_8(ICM20602_ADDR, REG_SMPLRT_DIV, &read_var);
 800141a:	1dfb      	adds	r3, r7, #7
 800141c:	461a      	mov	r2, r3
 800141e:	2119      	movs	r1, #25
 8001420:	20d0      	movs	r0, #208	; 0xd0
 8001422:	f7ff feb9 	bl	8001198 <i2c_read_8>
	SMPLRT_DIV = read_var;
 8001426:	79fa      	ldrb	r2, [r7, #7]
 8001428:	4b14      	ldr	r3, [pc, #80]	; (800147c <Get_SampleRate+0x98>)
 800142a:	701a      	strb	r2, [r3, #0]

	if(FCHOICE_B > 0 && SMPLRT_DIV == 0){
 800142c:	4b11      	ldr	r3, [pc, #68]	; (8001474 <Get_SampleRate+0x90>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d005      	beq.n	8001440 <Get_SampleRate+0x5c>
 8001434:	4b11      	ldr	r3, [pc, #68]	; (800147c <Get_SampleRate+0x98>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d101      	bne.n	8001440 <Get_SampleRate+0x5c>
		return 32000;
 800143c:	4b10      	ldr	r3, [pc, #64]	; (8001480 <Get_SampleRate+0x9c>)
 800143e:	e012      	b.n	8001466 <Get_SampleRate+0x82>
	}
	else if(FCHOICE_B == 0 && SMPLRT_DIV == 0){
 8001440:	4b0c      	ldr	r3, [pc, #48]	; (8001474 <Get_SampleRate+0x90>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d10d      	bne.n	8001464 <Get_SampleRate+0x80>
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <Get_SampleRate+0x98>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d109      	bne.n	8001464 <Get_SampleRate+0x80>
		if(DLPF_CFG == 0 || DLPF_CFG == 7){
 8001450:	4b09      	ldr	r3, [pc, #36]	; (8001478 <Get_SampleRate+0x94>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d003      	beq.n	8001460 <Get_SampleRate+0x7c>
 8001458:	4b07      	ldr	r3, [pc, #28]	; (8001478 <Get_SampleRate+0x94>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b07      	cmp	r3, #7
 800145e:	d101      	bne.n	8001464 <Get_SampleRate+0x80>
			return 8000;
 8001460:	4b08      	ldr	r3, [pc, #32]	; (8001484 <Get_SampleRate+0xa0>)
 8001462:	e000      	b.n	8001466 <Get_SampleRate+0x82>
		}
	}
	return 1000;
 8001464:	4b08      	ldr	r3, [pc, #32]	; (8001488 <Get_SampleRate+0xa4>)
 8001466:	ee07 3a90 	vmov	s15, r3
}
 800146a:	eeb0 0a67 	vmov.f32	s0, s15
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000228 	.word	0x20000228
 8001478:	2000022a 	.word	0x2000022a
 800147c:	20000229 	.word	0x20000229
 8001480:	46fa0000 	.word	0x46fa0000
 8001484:	45fa0000 	.word	0x45fa0000
 8001488:	447a0000 	.word	0x447a0000

0800148c <icm20602_init>:

void icm20602_init(){
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
	//initialize ICM20602
		i2c_write(ICM20602_ADDR, REG_PWR_MGMT_1, 0b10000000);
 8001490:	2280      	movs	r2, #128	; 0x80
 8001492:	216b      	movs	r1, #107	; 0x6b
 8001494:	20d0      	movs	r0, #208	; 0xd0
 8001496:	f7ff fe53 	bl	8001140 <i2c_write>
		HAL_Delay(1000); //reset delay
 800149a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800149e:	f001 fb47 	bl	8002b30 <HAL_Delay>
		i2c_read_8(ICM20602_ADDR, REG_WHO_AM_I, &whoami);			//verify chip --> output 0x12 = 18
 80014a2:	4a2f      	ldr	r2, [pc, #188]	; (8001560 <icm20602_init+0xd4>)
 80014a4:	2175      	movs	r1, #117	; 0x75
 80014a6:	20d0      	movs	r0, #208	; 0xd0
 80014a8:	f7ff fe76 	bl	8001198 <i2c_read_8>

		i2c_write(ICM20602_ADDR, REG_PWR_MGMT_1, 0b00000001);	//set clock to internal PLL
 80014ac:	2201      	movs	r2, #1
 80014ae:	216b      	movs	r1, #107	; 0x6b
 80014b0:	20d0      	movs	r0, #208	; 0xd0
 80014b2:	f7ff fe45 	bl	8001140 <i2c_write>
		i2c_write(ICM20602_ADDR, REG_PWR_MGMT_2, 0b00);		//place accel and gyro in standby
 80014b6:	2200      	movs	r2, #0
 80014b8:	216c      	movs	r1, #108	; 0x6c
 80014ba:	20d0      	movs	r0, #208	; 0xd0
 80014bc:	f7ff fe40 	bl	8001140 <i2c_write>
		i2c_write(ICM20602_ADDR, REG_SMPLRT_DIV, 0x07);
 80014c0:	2207      	movs	r2, #7
 80014c2:	2119      	movs	r1, #25
 80014c4:	20d0      	movs	r0, #208	; 0xd0
 80014c6:	f7ff fe3b 	bl	8001140 <i2c_write>
		i2c_write(ICM20602_ADDR, REG_USER_CTRL, 0x00);	//disable fifo
 80014ca:	2200      	movs	r2, #0
 80014cc:	216a      	movs	r1, #106	; 0x6a
 80014ce:	20d0      	movs	r0, #208	; 0xd0
 80014d0:	f7ff fe36 	bl	8001140 <i2c_write>
		i2c_write(ICM20602_ADDR, REG_I2C_IF, 0x00); 	//enable i2c
 80014d4:	2200      	movs	r2, #0
 80014d6:	2170      	movs	r1, #112	; 0x70
 80014d8:	20d0      	movs	r0, #208	; 0xd0
 80014da:	f7ff fe31 	bl	8001140 <i2c_write>
		i2c_write(ICM20602_ADDR, REG_CONFIG, 0b00000001);
 80014de:	2201      	movs	r2, #1
 80014e0:	211a      	movs	r1, #26
 80014e2:	20d0      	movs	r0, #208	; 0xd0
 80014e4:	f7ff fe2c 	bl	8001140 <i2c_write>
		i2c_write(ICM20602_ADDR, REG_GYRO_CONFIG, (0b00011000));
 80014e8:	2218      	movs	r2, #24
 80014ea:	211b      	movs	r1, #27
 80014ec:	20d0      	movs	r0, #208	; 0xd0
 80014ee:	f7ff fe27 	bl	8001140 <i2c_write>
		i2c_write(ICM20602_ADDR, REG_ACCEL_CONFIG, 0b00011000);
 80014f2:	2218      	movs	r2, #24
 80014f4:	211c      	movs	r1, #28
 80014f6:	20d0      	movs	r0, #208	; 0xd0
 80014f8:	f7ff fe22 	bl	8001140 <i2c_write>

		i2c_write(ICM20602_ADDR, REG_PWR_MGMT_2, 0b00000000); //enable gyro and accel
 80014fc:	2200      	movs	r2, #0
 80014fe:	216c      	movs	r1, #108	; 0x6c
 8001500:	20d0      	movs	r0, #208	; 0xd0
 8001502:	f7ff fe1d 	bl	8001140 <i2c_write>
		i2c_write(ICM20602_ADDR, REG_XG_OFFS_USRL, 0b00000000);
 8001506:	2200      	movs	r2, #0
 8001508:	2114      	movs	r1, #20
 800150a:	20d0      	movs	r0, #208	; 0xd0
 800150c:	f7ff fe18 	bl	8001140 <i2c_write>

		i2c_read_8(ICM20602_ADDR, REG_PWR_MGMT_1, &pwr1);
 8001510:	4a14      	ldr	r2, [pc, #80]	; (8001564 <icm20602_init+0xd8>)
 8001512:	216b      	movs	r1, #107	; 0x6b
 8001514:	20d0      	movs	r0, #208	; 0xd0
 8001516:	f7ff fe3f 	bl	8001198 <i2c_read_8>
		i2c_read_8(ICM20602_ADDR, REG_PWR_MGMT_1, &pwr2);
 800151a:	4a13      	ldr	r2, [pc, #76]	; (8001568 <icm20602_init+0xdc>)
 800151c:	216b      	movs	r1, #107	; 0x6b
 800151e:	20d0      	movs	r0, #208	; 0xd0
 8001520:	f7ff fe3a 	bl	8001198 <i2c_read_8>
		i2c_read_8(ICM20602_ADDR, REG_GYRO_CONFIG, &gyro_conf);
 8001524:	4a11      	ldr	r2, [pc, #68]	; (800156c <icm20602_init+0xe0>)
 8001526:	211b      	movs	r1, #27
 8001528:	20d0      	movs	r0, #208	; 0xd0
 800152a:	f7ff fe35 	bl	8001198 <i2c_read_8>

		FS_SEL_divider = Get_FS_SEL(0);
 800152e:	2000      	movs	r0, #0
 8001530:	f7ff febc 	bl	80012ac <Get_FS_SEL>
 8001534:	eef0 7a40 	vmov.f32	s15, s0
 8001538:	4b0d      	ldr	r3, [pc, #52]	; (8001570 <icm20602_init+0xe4>)
 800153a:	edc3 7a00 	vstr	s15, [r3]
		AFS_SEL = Get_AFS_SEL();
 800153e:	f7ff ff1b 	bl	8001378 <Get_AFS_SEL>
 8001542:	eef0 7a40 	vmov.f32	s15, s0
 8001546:	4b0b      	ldr	r3, [pc, #44]	; (8001574 <icm20602_init+0xe8>)
 8001548:	edc3 7a00 	vstr	s15, [r3]
		sampleRate = Get_SampleRate();
 800154c:	f7ff ff4a 	bl	80013e4 <Get_SampleRate>
 8001550:	eef0 7a40 	vmov.f32	s15, s0
 8001554:	4b08      	ldr	r3, [pc, #32]	; (8001578 <icm20602_init+0xec>)
 8001556:	edc3 7a00 	vstr	s15, [r3]
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000207 	.word	0x20000207
 8001564:	20000204 	.word	0x20000204
 8001568:	20000205 	.word	0x20000205
 800156c:	20000206 	.word	0x20000206
 8001570:	2000022c 	.word	0x2000022c
 8001574:	20000224 	.word	0x20000224
 8001578:	20000230 	.word	0x20000230
 800157c:	00000000 	.word	0x00000000

08001580 <filterUpdate>:
 */

#include <math.h>
#include "Quaternions.h"

void filterUpdate(float w_x, float w_y, float w_z, float a_x, float a_y, float a_z){
 8001580:	b5b0      	push	{r4, r5, r7, lr}
 8001582:	b0a0      	sub	sp, #128	; 0x80
 8001584:	af00      	add	r7, sp, #0
 8001586:	ed87 0a05 	vstr	s0, [r7, #20]
 800158a:	edc7 0a04 	vstr	s1, [r7, #16]
 800158e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001592:	edc7 1a02 	vstr	s3, [r7, #8]
 8001596:	ed87 2a01 	vstr	s4, [r7, #4]
 800159a:	edc7 2a00 	vstr	s5, [r7]
	float f_1, f_2, f_3;
	float J_11or24, J_12or23, J_13or22, J_14or21, J_32, J_33;
	float SEqHatDot_1, SEqHatDot_2, SEqHatDot_3, SEqHatDot_4;

	// Axulirary variables to avoid repeated calculations
	float halfSEq_1 = 0.5f * SEq_1;
 800159e:	4bf0      	ldr	r3, [pc, #960]	; (8001960 <filterUpdate+0x3e0>)
 80015a0:	edd3 7a00 	vldr	s15, [r3]
 80015a4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80015a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ac:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	float halfSEq_2 = 0.5f * SEq_2;
 80015b0:	4bec      	ldr	r3, [pc, #944]	; (8001964 <filterUpdate+0x3e4>)
 80015b2:	edd3 7a00 	vldr	s15, [r3]
 80015b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80015ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015be:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	float halfSEq_3 = 0.5f * SEq_3;
 80015c2:	4be9      	ldr	r3, [pc, #932]	; (8001968 <filterUpdate+0x3e8>)
 80015c4:	edd3 7a00 	vldr	s15, [r3]
 80015c8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80015cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015d0:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float halfSEq_4 = 0.5f * SEq_4;
 80015d4:	4be5      	ldr	r3, [pc, #916]	; (800196c <filterUpdate+0x3ec>)
 80015d6:	edd3 7a00 	vldr	s15, [r3]
 80015da:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80015de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015e2:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	float twoSEq_1 = 2.0f * SEq_1;
 80015e6:	4bde      	ldr	r3, [pc, #888]	; (8001960 <filterUpdate+0x3e0>)
 80015e8:	edd3 7a00 	vldr	s15, [r3]
 80015ec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015f0:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float twoSEq_2 = 2.0f * SEq_2;
 80015f4:	4bdb      	ldr	r3, [pc, #876]	; (8001964 <filterUpdate+0x3e4>)
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015fe:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	float twoSEq_3 = 2.0f * SEq_3;
 8001602:	4bd9      	ldr	r3, [pc, #868]	; (8001968 <filterUpdate+0x3e8>)
 8001604:	edd3 7a00 	vldr	s15, [r3]
 8001608:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800160c:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

	// Normalise the accelerometer measurement
	norm = sqrt(a_x * a_x + a_y * a_y + a_z * a_z);
 8001610:	edd7 7a02 	vldr	s15, [r7, #8]
 8001614:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001618:	edd7 7a01 	vldr	s15, [r7, #4]
 800161c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001620:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001624:	edd7 7a00 	vldr	s15, [r7]
 8001628:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800162c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001630:	ee17 0a90 	vmov	r0, s15
 8001634:	f7fe ff90 	bl	8000558 <__aeabi_f2d>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	ec43 2b10 	vmov	d0, r2, r3
 8001640:	f007 f970 	bl	8008924 <sqrt>
 8001644:	ec53 2b10 	vmov	r2, r3, d0
 8001648:	4610      	mov	r0, r2
 800164a:	4619      	mov	r1, r3
 800164c:	f7ff fab4 	bl	8000bb8 <__aeabi_d2f>
 8001650:	4603      	mov	r3, r0
 8001652:	663b      	str	r3, [r7, #96]	; 0x60
	a_x /= norm;
 8001654:	edd7 6a02 	vldr	s13, [r7, #8]
 8001658:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800165c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001660:	edc7 7a02 	vstr	s15, [r7, #8]
	a_y /= norm;
 8001664:	edd7 6a01 	vldr	s13, [r7, #4]
 8001668:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800166c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001670:	edc7 7a01 	vstr	s15, [r7, #4]
	a_z /= norm;
 8001674:	edd7 6a00 	vldr	s13, [r7]
 8001678:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800167c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001680:	edc7 7a00 	vstr	s15, [r7]
	// Compute the objective function and Jacobian
	f_1 = twoSEq_2 * SEq_4 - twoSEq_1 * SEq_3 - a_x;
 8001684:	4bb9      	ldr	r3, [pc, #740]	; (800196c <filterUpdate+0x3ec>)
 8001686:	ed93 7a00 	vldr	s14, [r3]
 800168a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800168e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001692:	4bb5      	ldr	r3, [pc, #724]	; (8001968 <filterUpdate+0x3e8>)
 8001694:	edd3 6a00 	vldr	s13, [r3]
 8001698:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800169c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80016a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ac:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	f_2 = twoSEq_1 * SEq_2 + twoSEq_3 * SEq_4 - a_y;
 80016b0:	4bac      	ldr	r3, [pc, #688]	; (8001964 <filterUpdate+0x3e4>)
 80016b2:	ed93 7a00 	vldr	s14, [r3]
 80016b6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80016ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016be:	4bab      	ldr	r3, [pc, #684]	; (800196c <filterUpdate+0x3ec>)
 80016c0:	edd3 6a00 	vldr	s13, [r3]
 80016c4:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80016c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016d8:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	f_3 = 1.0f - twoSEq_2 * SEq_2 - twoSEq_3 * SEq_3 - a_z;
 80016dc:	4ba1      	ldr	r3, [pc, #644]	; (8001964 <filterUpdate+0x3e4>)
 80016de:	ed93 7a00 	vldr	s14, [r3]
 80016e2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80016e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016f2:	4b9d      	ldr	r3, [pc, #628]	; (8001968 <filterUpdate+0x3e8>)
 80016f4:	edd3 6a00 	vldr	s13, [r3]
 80016f8:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80016fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001700:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001704:	edd7 7a00 	vldr	s15, [r7]
 8001708:	ee77 7a67 	vsub.f32	s15, s14, s15
 800170c:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	J_11or24 = twoSEq_3;
 8001710:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001712:	653b      	str	r3, [r7, #80]	; 0x50
	J_12or23 = 2.0f * SEq_4;
 8001714:	4b95      	ldr	r3, [pc, #596]	; (800196c <filterUpdate+0x3ec>)
 8001716:	edd3 7a00 	vldr	s15, [r3]
 800171a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800171e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	J_13or22 = twoSEq_1;
 8001722:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001724:	64bb      	str	r3, [r7, #72]	; 0x48
	J_14or21 = twoSEq_2;
 8001726:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001728:	647b      	str	r3, [r7, #68]	; 0x44
	J_32 = 2.0f * J_14or21;
 800172a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800172e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001732:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	J_33 = 2.0f * J_11or24;
 8001736:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800173a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800173e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

	// Compute the gradient (matrix multiplication)
	SEqHatDot_1 = J_14or21 * f_2 - J_11or24 * f_1;
 8001742:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001746:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800174a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800174e:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8001752:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001756:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800175a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800175e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	SEqHatDot_2 = J_12or23 * f_1 + J_13or22 * f_2 - J_32 * f_3;
 8001762:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001766:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800176a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800176e:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8001772:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001776:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800177a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800177e:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001782:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001786:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800178a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800178e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	SEqHatDot_3 = J_12or23 * f_2 - J_33 * f_3 - J_13or22 * f_1;
 8001792:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001796:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800179a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800179e:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80017a2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80017a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017ae:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 80017b2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80017b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017be:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	SEqHatDot_4 = J_14or21 * f_1 + J_11or24 * f_2;
 80017c2:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80017c6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80017ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017ce:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80017d2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80017d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017de:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	//normalize the gradient
	norm = sqrt(SEqHatDot_1 * SEqHatDot_1 + SEqHatDot_2 * SEqHatDot_2 + SEqHatDot_3 * SEqHatDot_3 + SEqHatDot_4 * SEqHatDot_4);
 80017e2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80017e6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017ea:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80017ee:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80017fa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001802:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001806:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800180a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800180e:	ee17 0a90 	vmov	r0, s15
 8001812:	f7fe fea1 	bl	8000558 <__aeabi_f2d>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	ec43 2b10 	vmov	d0, r2, r3
 800181e:	f007 f881 	bl	8008924 <sqrt>
 8001822:	ec53 2b10 	vmov	r2, r3, d0
 8001826:	4610      	mov	r0, r2
 8001828:	4619      	mov	r1, r3
 800182a:	f7ff f9c5 	bl	8000bb8 <__aeabi_d2f>
 800182e:	4603      	mov	r3, r0
 8001830:	663b      	str	r3, [r7, #96]	; 0x60
	SEqHatDot_1 /= norm;
 8001832:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8001836:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800183a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800183e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	SEqHatDot_2 /= norm;
 8001842:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8001846:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800184a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800184e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	SEqHatDot_3 /= norm;
 8001852:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001856:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800185a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800185e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	SEqHatDot_4 /= norm;
 8001862:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001866:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800186a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800186e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	// Compute the quaternion derivative measured by gyroscopes
	SEqDot_omega_1 = -halfSEq_2 * w_x - halfSEq_3 * w_y - halfSEq_4 * w_z;
 8001872:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001876:	eeb1 7a67 	vneg.f32	s14, s15
 800187a:	edd7 7a05 	vldr	s15, [r7, #20]
 800187e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001882:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 8001886:	edd7 7a04 	vldr	s15, [r7, #16]
 800188a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800188e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001892:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 8001896:	edd7 7a03 	vldr	s15, [r7, #12]
 800189a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800189e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018a2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	SEqDot_omega_2 = halfSEq_1 * w_x + halfSEq_3 * w_z - halfSEq_4 * w_y;
 80018a6:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80018aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80018ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018b2:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 80018b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80018ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018c2:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 80018c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80018ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018d2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	SEqDot_omega_3 = halfSEq_1 * w_y - halfSEq_2 * w_z + halfSEq_4 * w_x;
 80018d6:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80018da:	edd7 7a04 	vldr	s15, [r7, #16]
 80018de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018e2:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 80018e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80018ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018f2:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 80018f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80018fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001902:	edc7 7a08 	vstr	s15, [r7, #32]
	SEqDot_omega_4 = halfSEq_1 * w_z + halfSEq_2 * w_y - halfSEq_3 * w_x;
 8001906:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 800190a:	edd7 7a03 	vldr	s15, [r7, #12]
 800190e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001912:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8001916:	edd7 7a04 	vldr	s15, [r7, #16]
 800191a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800191e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001922:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 8001926:	edd7 7a05 	vldr	s15, [r7, #20]
 800192a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800192e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001932:	edc7 7a07 	vstr	s15, [r7, #28]

	// Compute then integrate the estimated quaternion derivative
	SEq_1 += (SEqDot_omega_1 - (beta * SEqHatDot_1)) * dt;
 8001936:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001938:	f7fe fe0e 	bl	8000558 <__aeabi_f2d>
 800193c:	4604      	mov	r4, r0
 800193e:	460d      	mov	r5, r1
 8001940:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001942:	f7fe fe09 	bl	8000558 <__aeabi_f2d>
 8001946:	a304      	add	r3, pc, #16	; (adr r3, 8001958 <filterUpdate+0x3d8>)
 8001948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194c:	f7fe fe5c 	bl	8000608 <__aeabi_dmul>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	e00c      	b.n	8001970 <filterUpdate+0x3f0>
 8001956:	bf00      	nop
 8001958:	aa09f416 	.word	0xaa09f416
 800195c:	3fd358e1 	.word	0x3fd358e1
 8001960:	20000000 	.word	0x20000000
 8001964:	20000208 	.word	0x20000208
 8001968:	2000020c 	.word	0x2000020c
 800196c:	20000210 	.word	0x20000210
 8001970:	4620      	mov	r0, r4
 8001972:	4629      	mov	r1, r5
 8001974:	f7fe fc90 	bl	8000298 <__aeabi_dsub>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4614      	mov	r4, r2
 800197e:	461d      	mov	r5, r3
 8001980:	4b9d      	ldr	r3, [pc, #628]	; (8001bf8 <filterUpdate+0x678>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fde7 	bl	8000558 <__aeabi_f2d>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4620      	mov	r0, r4
 8001990:	4629      	mov	r1, r5
 8001992:	f7fe ff63 	bl	800085c <__aeabi_ddiv>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4614      	mov	r4, r2
 800199c:	461d      	mov	r5, r3
 800199e:	4b97      	ldr	r3, [pc, #604]	; (8001bfc <filterUpdate+0x67c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7fe fdd8 	bl	8000558 <__aeabi_f2d>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4620      	mov	r0, r4
 80019ae:	4629      	mov	r1, r5
 80019b0:	f7fe fc74 	bl	800029c <__adddf3>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4610      	mov	r0, r2
 80019ba:	4619      	mov	r1, r3
 80019bc:	f7ff f8fc 	bl	8000bb8 <__aeabi_d2f>
 80019c0:	4603      	mov	r3, r0
 80019c2:	4a8e      	ldr	r2, [pc, #568]	; (8001bfc <filterUpdate+0x67c>)
 80019c4:	6013      	str	r3, [r2, #0]
	SEq_2 += (SEqDot_omega_2 - (beta * SEqHatDot_2)) * dt;
 80019c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80019c8:	f7fe fdc6 	bl	8000558 <__aeabi_f2d>
 80019cc:	4604      	mov	r4, r0
 80019ce:	460d      	mov	r5, r1
 80019d0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80019d2:	f7fe fdc1 	bl	8000558 <__aeabi_f2d>
 80019d6:	a386      	add	r3, pc, #536	; (adr r3, 8001bf0 <filterUpdate+0x670>)
 80019d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019dc:	f7fe fe14 	bl	8000608 <__aeabi_dmul>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4620      	mov	r0, r4
 80019e6:	4629      	mov	r1, r5
 80019e8:	f7fe fc56 	bl	8000298 <__aeabi_dsub>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4614      	mov	r4, r2
 80019f2:	461d      	mov	r5, r3
 80019f4:	4b80      	ldr	r3, [pc, #512]	; (8001bf8 <filterUpdate+0x678>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7fe fdad 	bl	8000558 <__aeabi_f2d>
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	4620      	mov	r0, r4
 8001a04:	4629      	mov	r1, r5
 8001a06:	f7fe ff29 	bl	800085c <__aeabi_ddiv>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4614      	mov	r4, r2
 8001a10:	461d      	mov	r5, r3
 8001a12:	4b7b      	ldr	r3, [pc, #492]	; (8001c00 <filterUpdate+0x680>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7fe fd9e 	bl	8000558 <__aeabi_f2d>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	460b      	mov	r3, r1
 8001a20:	4620      	mov	r0, r4
 8001a22:	4629      	mov	r1, r5
 8001a24:	f7fe fc3a 	bl	800029c <__adddf3>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	4610      	mov	r0, r2
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f7ff f8c2 	bl	8000bb8 <__aeabi_d2f>
 8001a34:	4603      	mov	r3, r0
 8001a36:	4a72      	ldr	r2, [pc, #456]	; (8001c00 <filterUpdate+0x680>)
 8001a38:	6013      	str	r3, [r2, #0]
	SEq_3 += (SEqDot_omega_3 - (beta * SEqHatDot_3)) * dt;
 8001a3a:	6a38      	ldr	r0, [r7, #32]
 8001a3c:	f7fe fd8c 	bl	8000558 <__aeabi_f2d>
 8001a40:	4604      	mov	r4, r0
 8001a42:	460d      	mov	r5, r1
 8001a44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a46:	f7fe fd87 	bl	8000558 <__aeabi_f2d>
 8001a4a:	a369      	add	r3, pc, #420	; (adr r3, 8001bf0 <filterUpdate+0x670>)
 8001a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a50:	f7fe fdda 	bl	8000608 <__aeabi_dmul>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4620      	mov	r0, r4
 8001a5a:	4629      	mov	r1, r5
 8001a5c:	f7fe fc1c 	bl	8000298 <__aeabi_dsub>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4614      	mov	r4, r2
 8001a66:	461d      	mov	r5, r3
 8001a68:	4b63      	ldr	r3, [pc, #396]	; (8001bf8 <filterUpdate+0x678>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7fe fd73 	bl	8000558 <__aeabi_f2d>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	4620      	mov	r0, r4
 8001a78:	4629      	mov	r1, r5
 8001a7a:	f7fe feef 	bl	800085c <__aeabi_ddiv>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	4614      	mov	r4, r2
 8001a84:	461d      	mov	r5, r3
 8001a86:	4b5f      	ldr	r3, [pc, #380]	; (8001c04 <filterUpdate+0x684>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7fe fd64 	bl	8000558 <__aeabi_f2d>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	4620      	mov	r0, r4
 8001a96:	4629      	mov	r1, r5
 8001a98:	f7fe fc00 	bl	800029c <__adddf3>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f7ff f888 	bl	8000bb8 <__aeabi_d2f>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	4a56      	ldr	r2, [pc, #344]	; (8001c04 <filterUpdate+0x684>)
 8001aac:	6013      	str	r3, [r2, #0]
	SEq_4 += (SEqDot_omega_4 - (beta * SEqHatDot_4)) * dt;
 8001aae:	69f8      	ldr	r0, [r7, #28]
 8001ab0:	f7fe fd52 	bl	8000558 <__aeabi_f2d>
 8001ab4:	4604      	mov	r4, r0
 8001ab6:	460d      	mov	r5, r1
 8001ab8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001aba:	f7fe fd4d 	bl	8000558 <__aeabi_f2d>
 8001abe:	a34c      	add	r3, pc, #304	; (adr r3, 8001bf0 <filterUpdate+0x670>)
 8001ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac4:	f7fe fda0 	bl	8000608 <__aeabi_dmul>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4620      	mov	r0, r4
 8001ace:	4629      	mov	r1, r5
 8001ad0:	f7fe fbe2 	bl	8000298 <__aeabi_dsub>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4614      	mov	r4, r2
 8001ada:	461d      	mov	r5, r3
 8001adc:	4b46      	ldr	r3, [pc, #280]	; (8001bf8 <filterUpdate+0x678>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fd39 	bl	8000558 <__aeabi_f2d>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4620      	mov	r0, r4
 8001aec:	4629      	mov	r1, r5
 8001aee:	f7fe feb5 	bl	800085c <__aeabi_ddiv>
 8001af2:	4602      	mov	r2, r0
 8001af4:	460b      	mov	r3, r1
 8001af6:	4614      	mov	r4, r2
 8001af8:	461d      	mov	r5, r3
 8001afa:	4b43      	ldr	r3, [pc, #268]	; (8001c08 <filterUpdate+0x688>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7fe fd2a 	bl	8000558 <__aeabi_f2d>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	4620      	mov	r0, r4
 8001b0a:	4629      	mov	r1, r5
 8001b0c:	f7fe fbc6 	bl	800029c <__adddf3>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	4610      	mov	r0, r2
 8001b16:	4619      	mov	r1, r3
 8001b18:	f7ff f84e 	bl	8000bb8 <__aeabi_d2f>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	4a3a      	ldr	r2, [pc, #232]	; (8001c08 <filterUpdate+0x688>)
 8001b20:	6013      	str	r3, [r2, #0]
	// Normalize quaternion
	norm = sqrt(SEq_1 * SEq_1 + SEq_2 * SEq_2 + SEq_3 * SEq_3 + SEq_4 * SEq_4);
 8001b22:	4b36      	ldr	r3, [pc, #216]	; (8001bfc <filterUpdate+0x67c>)
 8001b24:	ed93 7a00 	vldr	s14, [r3]
 8001b28:	4b34      	ldr	r3, [pc, #208]	; (8001bfc <filterUpdate+0x67c>)
 8001b2a:	edd3 7a00 	vldr	s15, [r3]
 8001b2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b32:	4b33      	ldr	r3, [pc, #204]	; (8001c00 <filterUpdate+0x680>)
 8001b34:	edd3 6a00 	vldr	s13, [r3]
 8001b38:	4b31      	ldr	r3, [pc, #196]	; (8001c00 <filterUpdate+0x680>)
 8001b3a:	edd3 7a00 	vldr	s15, [r3]
 8001b3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b46:	4b2f      	ldr	r3, [pc, #188]	; (8001c04 <filterUpdate+0x684>)
 8001b48:	edd3 6a00 	vldr	s13, [r3]
 8001b4c:	4b2d      	ldr	r3, [pc, #180]	; (8001c04 <filterUpdate+0x684>)
 8001b4e:	edd3 7a00 	vldr	s15, [r3]
 8001b52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b56:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b5a:	4b2b      	ldr	r3, [pc, #172]	; (8001c08 <filterUpdate+0x688>)
 8001b5c:	edd3 6a00 	vldr	s13, [r3]
 8001b60:	4b29      	ldr	r3, [pc, #164]	; (8001c08 <filterUpdate+0x688>)
 8001b62:	edd3 7a00 	vldr	s15, [r3]
 8001b66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b6e:	ee17 0a90 	vmov	r0, s15
 8001b72:	f7fe fcf1 	bl	8000558 <__aeabi_f2d>
 8001b76:	4602      	mov	r2, r0
 8001b78:	460b      	mov	r3, r1
 8001b7a:	ec43 2b10 	vmov	d0, r2, r3
 8001b7e:	f006 fed1 	bl	8008924 <sqrt>
 8001b82:	ec53 2b10 	vmov	r2, r3, d0
 8001b86:	4610      	mov	r0, r2
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f7ff f815 	bl	8000bb8 <__aeabi_d2f>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	663b      	str	r3, [r7, #96]	; 0x60

	SEq_1 /= norm;
 8001b92:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <filterUpdate+0x67c>)
 8001b94:	edd3 6a00 	vldr	s13, [r3]
 8001b98:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001b9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ba0:	4b16      	ldr	r3, [pc, #88]	; (8001bfc <filterUpdate+0x67c>)
 8001ba2:	edc3 7a00 	vstr	s15, [r3]
	SEq_2 /= norm;
 8001ba6:	4b16      	ldr	r3, [pc, #88]	; (8001c00 <filterUpdate+0x680>)
 8001ba8:	edd3 6a00 	vldr	s13, [r3]
 8001bac:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001bb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bb4:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <filterUpdate+0x680>)
 8001bb6:	edc3 7a00 	vstr	s15, [r3]
	SEq_3 /= norm;
 8001bba:	4b12      	ldr	r3, [pc, #72]	; (8001c04 <filterUpdate+0x684>)
 8001bbc:	edd3 6a00 	vldr	s13, [r3]
 8001bc0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001bc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bc8:	4b0e      	ldr	r3, [pc, #56]	; (8001c04 <filterUpdate+0x684>)
 8001bca:	edc3 7a00 	vstr	s15, [r3]
	SEq_4 /= norm;
 8001bce:	4b0e      	ldr	r3, [pc, #56]	; (8001c08 <filterUpdate+0x688>)
 8001bd0:	edd3 6a00 	vldr	s13, [r3]
 8001bd4:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001bd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bdc:	4b0a      	ldr	r3, [pc, #40]	; (8001c08 <filterUpdate+0x688>)
 8001bde:	edc3 7a00 	vstr	s15, [r3]
}
 8001be2:	bf00      	nop
 8001be4:	3780      	adds	r7, #128	; 0x80
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bea:	bf00      	nop
 8001bec:	f3af 8000 	nop.w
 8001bf0:	aa09f416 	.word	0xaa09f416
 8001bf4:	3fd358e1 	.word	0x3fd358e1
 8001bf8:	20000004 	.word	0x20000004
 8001bfc:	20000000 	.word	0x20000000
 8001c00:	20000208 	.word	0x20000208
 8001c04:	2000020c 	.word	0x2000020c
 8001c08:	20000210 	.word	0x20000210
 8001c0c:	00000000 	.word	0x00000000

08001c10 <ToEulerAngles>:

struct EulerAngles ToEulerAngles(float q1, float q2, float q3, float q4) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b098      	sub	sp, #96	; 0x60
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	ed87 0a07 	vstr	s0, [r7, #28]
 8001c1a:	edc7 0a06 	vstr	s1, [r7, #24]
 8001c1e:	ed87 1a05 	vstr	s2, [r7, #20]
 8001c22:	edc7 1a04 	vstr	s3, [r7, #16]
    struct EulerAngles angles;

    // roll (x-axis rotation)
//    angles.x = atan2(2.0);

    double sinr_cosp = 2 * (q1 * q2 + q3 * q4);
 8001c26:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c2a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c32:	edd7 6a05 	vldr	s13, [r7, #20]
 8001c36:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c42:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c46:	ee17 0a90 	vmov	r0, s15
 8001c4a:	f7fe fc85 	bl	8000558 <__aeabi_f2d>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    double cosr_cosp = 1 - 2 * (q2 * q2 + q3 * q3);
 8001c56:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c5a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001c5e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c62:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001c66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c6a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c76:	ee17 0a90 	vmov	r0, s15
 8001c7a:	f7fe fc6d 	bl	8000558 <__aeabi_f2d>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    angles.x = atan2(sinr_cosp, cosr_cosp);
 8001c86:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8001c8a:	ed97 0b16 	vldr	d0, [r7, #88]	; 0x58
 8001c8e:	f006 fe0b 	bl	80088a8 <atan2>
 8001c92:	ec53 2b10 	vmov	r2, r3, d0
 8001c96:	4610      	mov	r0, r2
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f7fe ff8d 	bl	8000bb8 <__aeabi_d2f>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	623b      	str	r3, [r7, #32]

    // pitch (y-axis rotation)
    double sinp = 2 * (q1 * q3 - q4 * q2);
 8001ca2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ca6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001caa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cae:	edd7 6a04 	vldr	s13, [r7, #16]
 8001cb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cbe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001cc2:	ee17 0a90 	vmov	r0, s15
 8001cc6:	f7fe fc47 	bl	8000558 <__aeabi_f2d>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    if (abs((int)sinp) >= 1)
 8001cd2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001cd6:	f7fe ff47 	bl	8000b68 <__aeabi_d2iz>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	bfb8      	it	lt
 8001ce0:	425b      	neglt	r3, r3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	dd0e      	ble.n	8001d04 <ToEulerAngles+0xf4>
        angles.y = copysign(M_PI / 2, sinp); // use 90 degrees if out of range
 8001ce6:	ed97 1b12 	vldr	d1, [r7, #72]	; 0x48
 8001cea:	ed9f 0b39 	vldr	d0, [pc, #228]	; 8001dd0 <ToEulerAngles+0x1c0>
 8001cee:	f004 fb63 	bl	80063b8 <copysign>
 8001cf2:	ec53 2b10 	vmov	r2, r3, d0
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	f7fe ff5d 	bl	8000bb8 <__aeabi_d2f>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	627b      	str	r3, [r7, #36]	; 0x24
 8001d02:	e00b      	b.n	8001d1c <ToEulerAngles+0x10c>
    else
        angles.y = asin(sinp);
 8001d04:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8001d08:	f006 fd94 	bl	8008834 <asin>
 8001d0c:	ec53 2b10 	vmov	r2, r3, d0
 8001d10:	4610      	mov	r0, r2
 8001d12:	4619      	mov	r1, r3
 8001d14:	f7fe ff50 	bl	8000bb8 <__aeabi_d2f>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24

    // yaw (z-axis rotation)
    double siny_cosp = 2 * (q1 * q4 + q2 * q3);
 8001d1c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d20:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d28:	edd7 6a06 	vldr	s13, [r7, #24]
 8001d2c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d38:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d3c:	ee17 0a90 	vmov	r0, s15
 8001d40:	f7fe fc0a 	bl	8000558 <__aeabi_f2d>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    double cosy_cosp = 1 - 2 * (q3 * q3 + q4 * q4);
 8001d4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d50:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001d54:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d58:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001d5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d60:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d64:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001d68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d6c:	ee17 0a90 	vmov	r0, s15
 8001d70:	f7fe fbf2 	bl	8000558 <__aeabi_f2d>
 8001d74:	4602      	mov	r2, r0
 8001d76:	460b      	mov	r3, r1
 8001d78:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    angles.z = atan2(siny_cosp, cosy_cosp);
 8001d7c:	ed97 1b0e 	vldr	d1, [r7, #56]	; 0x38
 8001d80:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8001d84:	f006 fd90 	bl	80088a8 <atan2>
 8001d88:	ec53 2b10 	vmov	r2, r3, d0
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f7fe ff12 	bl	8000bb8 <__aeabi_d2f>
 8001d94:	4603      	mov	r3, r0
 8001d96:	62bb      	str	r3, [r7, #40]	; 0x28

    return angles;
 8001d98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d9c:	f107 0220 	add.w	r2, r7, #32
 8001da0:	ca07      	ldmia	r2, {r0, r1, r2}
 8001da2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001da6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001da8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dac:	ee06 1a90 	vmov	s13, r1
 8001db0:	ee07 2a10 	vmov	s14, r2
 8001db4:	ee07 3a90 	vmov	s15, r3
}
 8001db8:	eeb0 0a66 	vmov.f32	s0, s13
 8001dbc:	eef0 0a47 	vmov.f32	s1, s14
 8001dc0:	eeb0 1a67 	vmov.f32	s2, s15
 8001dc4:	3760      	adds	r7, #96	; 0x60
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	f3af 8000 	nop.w
 8001dd0:	54442d18 	.word	0x54442d18
 8001dd4:	3ff921fb 	.word	0x3ff921fb

08001dd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ddc:	b0aa      	sub	sp, #168	; 0xa8
 8001dde:	af18      	add	r7, sp, #96	; 0x60
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001de0:	f000 fe34 	bl	8002a4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001de4:	f000 fa98 	bl	8002318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001de8:	f000 fb90 	bl	800250c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001dec:	f000 fb64 	bl	80024b8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001df0:	f000 fb2c 	bl	800244c <MX_SPI1_Init>
  MX_I2C1_Init();
 8001df4:	f000 fafc 	bl	80023f0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  icm20602_init();
 8001df8:	f7ff fb48 	bl	800148c <icm20602_init>
  //i2c_read_8(BMI270_ADDR, REG_CHIP_ID, &chip_id);

  //as5048a_init();
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	2140      	movs	r1, #64	; 0x40
 8001e00:	48cb      	ldr	r0, [pc, #812]	; (8002130 <main+0x358>)
 8001e02:	f001 f923 	bl	800304c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001e06:	200a      	movs	r0, #10
 8001e08:	f000 fe92 	bl	8002b30 <HAL_Delay>

  zero_pos = as5048a_getRawRotation(GPIO_PIN_6);
 8001e0c:	2040      	movs	r0, #64	; 0x40
 8001e0e:	f7ff f90b 	bl	8001028 <as5048a_getRawRotation>
 8001e12:	4603      	mov	r3, r0
 8001e14:	461a      	mov	r2, r3
 8001e16:	4bc7      	ldr	r3, [pc, #796]	; (8002134 <main+0x35c>)
 8001e18:	801a      	strh	r2, [r3, #0]
  zero_pos_map = as5048a_readToAngle(zero_pos);
 8001e1a:	4bc6      	ldr	r3, [pc, #792]	; (8002134 <main+0x35c>)
 8001e1c:	881b      	ldrh	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff f948 	bl	80010b4 <as5048a_readToAngle>
 8001e24:	eef0 7a40 	vmov.f32	s15, s0
 8001e28:	4bc3      	ldr	r3, [pc, #780]	; (8002138 <main+0x360>)
 8001e2a:	edc3 7a00 	vstr	s15, [r3]
//	  if(waitUpdate == 0){
//		  zero_pos = as5048a_getRawRotation(GPIO_PIN_6);
//		  zero_pos_map = as5048a_readToAngle(zero_pos);
//	  }

	  curr_angle = as5048a_getRawRotation(GPIO_PIN_6);
 8001e2e:	2040      	movs	r0, #64	; 0x40
 8001e30:	f7ff f8fa 	bl	8001028 <as5048a_getRawRotation>
 8001e34:	4603      	mov	r3, r0
 8001e36:	461a      	mov	r2, r3
 8001e38:	4bc0      	ldr	r3, [pc, #768]	; (800213c <main+0x364>)
 8001e3a:	801a      	strh	r2, [r3, #0]
	  curr_angle_map = as5048a_readToAngle(curr_angle);
 8001e3c:	4bbf      	ldr	r3, [pc, #764]	; (800213c <main+0x364>)
 8001e3e:	881b      	ldrh	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff f937 	bl	80010b4 <as5048a_readToAngle>
 8001e46:	eef0 7a40 	vmov.f32	s15, s0
 8001e4a:	4bbd      	ldr	r3, [pc, #756]	; (8002140 <main+0x368>)
 8001e4c:	edc3 7a00 	vstr	s15, [r3]

	  angle = curr_angle_map - zero_pos_map;
 8001e50:	4bbb      	ldr	r3, [pc, #748]	; (8002140 <main+0x368>)
 8001e52:	ed93 7a00 	vldr	s14, [r3]
 8001e56:	4bb8      	ldr	r3, [pc, #736]	; (8002138 <main+0x360>)
 8001e58:	edd3 7a00 	vldr	s15, [r3]
 8001e5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e60:	4bb8      	ldr	r3, [pc, #736]	; (8002144 <main+0x36c>)
 8001e62:	edc3 7a00 	vstr	s15, [r3]
	  angle = as5048a_normalize(angle);
 8001e66:	4bb7      	ldr	r3, [pc, #732]	; (8002144 <main+0x36c>)
 8001e68:	edd3 7a00 	vldr	s15, [r3]
 8001e6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e70:	f7ff f8ea 	bl	8001048 <as5048a_normalize>
 8001e74:	eef0 7a40 	vmov.f32	s15, s0
 8001e78:	4bb2      	ldr	r3, [pc, #712]	; (8002144 <main+0x36c>)
 8001e7a:	edc3 7a00 	vstr	s15, [r3]


	  sprintf((char*)buff,
 8001e7e:	4bae      	ldr	r3, [pc, #696]	; (8002138 <main+0x360>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe fb68 	bl	8000558 <__aeabi_f2d>
 8001e88:	4604      	mov	r4, r0
 8001e8a:	460d      	mov	r5, r1
 8001e8c:	4bad      	ldr	r3, [pc, #692]	; (8002144 <main+0x36c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fb61 	bl	8000558 <__aeabi_f2d>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	e9cd 2300 	strd	r2, r3, [sp]
 8001e9e:	4622      	mov	r2, r4
 8001ea0:	462b      	mov	r3, r5
 8001ea2:	49a9      	ldr	r1, [pc, #676]	; (8002148 <main+0x370>)
 8001ea4:	48a9      	ldr	r0, [pc, #676]	; (800214c <main+0x374>)
 8001ea6:	f004 fa99 	bl	80063dc <siprintf>
	  	  			  "zero pos: %f\r\n"
	  	  			  "encoder: %f\r\n",
					  zero_pos_map, angle
	  	  			  );
	  HAL_UART_Transmit(&huart2, buff, strlen((char*)buff), HAL_MAX_DELAY);
 8001eaa:	48a8      	ldr	r0, [pc, #672]	; (800214c <main+0x374>)
 8001eac:	f7fe f998 	bl	80001e0 <strlen>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001eb8:	49a4      	ldr	r1, [pc, #656]	; (800214c <main+0x374>)
 8001eba:	48a5      	ldr	r0, [pc, #660]	; (8002150 <main+0x378>)
 8001ebc:	f003 fb17 	bl	80054ee <HAL_UART_Transmit>

	  i2c_read_16(ICM20602_ADDR, REG_ACCEL_XOUT_L, REG_ACCEL_XOUT_H, &acc_x_raw);
 8001ec0:	4ba4      	ldr	r3, [pc, #656]	; (8002154 <main+0x37c>)
 8001ec2:	223b      	movs	r2, #59	; 0x3b
 8001ec4:	213c      	movs	r1, #60	; 0x3c
 8001ec6:	20d0      	movs	r0, #208	; 0xd0
 8001ec8:	f7ff f998 	bl	80011fc <i2c_read_16>
	  i2c_read_16(ICM20602_ADDR, REG_ACCEL_YOUT_L, REG_ACCEL_YOUT_H, &acc_y_raw);
 8001ecc:	4ba2      	ldr	r3, [pc, #648]	; (8002158 <main+0x380>)
 8001ece:	223d      	movs	r2, #61	; 0x3d
 8001ed0:	213e      	movs	r1, #62	; 0x3e
 8001ed2:	20d0      	movs	r0, #208	; 0xd0
 8001ed4:	f7ff f992 	bl	80011fc <i2c_read_16>
	  i2c_read_16(ICM20602_ADDR, REG_ACCEL_ZOUT_L, REG_ACCEL_ZOUT_H, &acc_z_raw);
 8001ed8:	4ba0      	ldr	r3, [pc, #640]	; (800215c <main+0x384>)
 8001eda:	223f      	movs	r2, #63	; 0x3f
 8001edc:	2140      	movs	r1, #64	; 0x40
 8001ede:	20d0      	movs	r0, #208	; 0xd0
 8001ee0:	f7ff f98c 	bl	80011fc <i2c_read_16>

	  i2c_read_16(ICM20602_ADDR, REG_GYRO_XOUT_L, REG_GYRO_XOUT_H, &rot_x_raw);
 8001ee4:	4b9e      	ldr	r3, [pc, #632]	; (8002160 <main+0x388>)
 8001ee6:	2243      	movs	r2, #67	; 0x43
 8001ee8:	2144      	movs	r1, #68	; 0x44
 8001eea:	20d0      	movs	r0, #208	; 0xd0
 8001eec:	f7ff f986 	bl	80011fc <i2c_read_16>
	  i2c_read_16(ICM20602_ADDR, REG_GYRO_YOUT_L, REG_GYRO_YOUT_H, &rot_y_raw);
 8001ef0:	4b9c      	ldr	r3, [pc, #624]	; (8002164 <main+0x38c>)
 8001ef2:	2245      	movs	r2, #69	; 0x45
 8001ef4:	2146      	movs	r1, #70	; 0x46
 8001ef6:	20d0      	movs	r0, #208	; 0xd0
 8001ef8:	f7ff f980 	bl	80011fc <i2c_read_16>
	  i2c_read_16(ICM20602_ADDR, REG_GYRO_ZOUT_L, REG_GYRO_ZOUT_H, &rot_z_raw);
 8001efc:	4b9a      	ldr	r3, [pc, #616]	; (8002168 <main+0x390>)
 8001efe:	2247      	movs	r2, #71	; 0x47
 8001f00:	2148      	movs	r1, #72	; 0x48
 8001f02:	20d0      	movs	r0, #208	; 0xd0
 8001f04:	f7ff f97a 	bl	80011fc <i2c_read_16>

	  rot_x = rot_x_raw/FS_SEL_divider;
 8001f08:	4b95      	ldr	r3, [pc, #596]	; (8002160 <main+0x388>)
 8001f0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f0e:	ee07 3a90 	vmov	s15, r3
 8001f12:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f16:	4b95      	ldr	r3, [pc, #596]	; (800216c <main+0x394>)
 8001f18:	ed93 7a00 	vldr	s14, [r3]
 8001f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f20:	4b93      	ldr	r3, [pc, #588]	; (8002170 <main+0x398>)
 8001f22:	edc3 7a00 	vstr	s15, [r3]
	  rot_y = rot_y_raw/FS_SEL_divider;
 8001f26:	4b8f      	ldr	r3, [pc, #572]	; (8002164 <main+0x38c>)
 8001f28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f2c:	ee07 3a90 	vmov	s15, r3
 8001f30:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f34:	4b8d      	ldr	r3, [pc, #564]	; (800216c <main+0x394>)
 8001f36:	ed93 7a00 	vldr	s14, [r3]
 8001f3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f3e:	4b8d      	ldr	r3, [pc, #564]	; (8002174 <main+0x39c>)
 8001f40:	edc3 7a00 	vstr	s15, [r3]
	  rot_z = rot_z_raw/FS_SEL_divider;
 8001f44:	4b88      	ldr	r3, [pc, #544]	; (8002168 <main+0x390>)
 8001f46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f4a:	ee07 3a90 	vmov	s15, r3
 8001f4e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f52:	4b86      	ldr	r3, [pc, #536]	; (800216c <main+0x394>)
 8001f54:	ed93 7a00 	vldr	s14, [r3]
 8001f58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f5c:	4b86      	ldr	r3, [pc, #536]	; (8002178 <main+0x3a0>)
 8001f5e:	edc3 7a00 	vstr	s15, [r3]

	  acc_x = acc_x_raw/AFS_SEL;
 8001f62:	4b7c      	ldr	r3, [pc, #496]	; (8002154 <main+0x37c>)
 8001f64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f68:	ee07 3a90 	vmov	s15, r3
 8001f6c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f70:	4b82      	ldr	r3, [pc, #520]	; (800217c <main+0x3a4>)
 8001f72:	ed93 7a00 	vldr	s14, [r3]
 8001f76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f7a:	4b81      	ldr	r3, [pc, #516]	; (8002180 <main+0x3a8>)
 8001f7c:	edc3 7a00 	vstr	s15, [r3]
	  acc_y = acc_y_raw/AFS_SEL;
 8001f80:	4b75      	ldr	r3, [pc, #468]	; (8002158 <main+0x380>)
 8001f82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f86:	ee07 3a90 	vmov	s15, r3
 8001f8a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f8e:	4b7b      	ldr	r3, [pc, #492]	; (800217c <main+0x3a4>)
 8001f90:	ed93 7a00 	vldr	s14, [r3]
 8001f94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f98:	4b7a      	ldr	r3, [pc, #488]	; (8002184 <main+0x3ac>)
 8001f9a:	edc3 7a00 	vstr	s15, [r3]
	  acc_z = acc_z_raw/AFS_SEL;
 8001f9e:	4b6f      	ldr	r3, [pc, #444]	; (800215c <main+0x384>)
 8001fa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fa4:	ee07 3a90 	vmov	s15, r3
 8001fa8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fac:	4b73      	ldr	r3, [pc, #460]	; (800217c <main+0x3a4>)
 8001fae:	ed93 7a00 	vldr	s14, [r3]
 8001fb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fb6:	4b74      	ldr	r3, [pc, #464]	; (8002188 <main+0x3b0>)
 8001fb8:	edc3 7a00 	vstr	s15, [r3]

	  //Wait before updating quaternion. This avoids div by zero in different Quaternion functions.
	  if(waitUpdate > 1){
 8001fbc:	4b73      	ldr	r3, [pc, #460]	; (800218c <main+0x3b4>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d91f      	bls.n	8002004 <main+0x22c>
		  filterUpdate(rot_x, rot_y, rot_z, acc_x, acc_y, acc_z);
 8001fc4:	4b6a      	ldr	r3, [pc, #424]	; (8002170 <main+0x398>)
 8001fc6:	edd3 7a00 	vldr	s15, [r3]
 8001fca:	4b6a      	ldr	r3, [pc, #424]	; (8002174 <main+0x39c>)
 8001fcc:	ed93 7a00 	vldr	s14, [r3]
 8001fd0:	4b69      	ldr	r3, [pc, #420]	; (8002178 <main+0x3a0>)
 8001fd2:	edd3 6a00 	vldr	s13, [r3]
 8001fd6:	4b6a      	ldr	r3, [pc, #424]	; (8002180 <main+0x3a8>)
 8001fd8:	ed93 6a00 	vldr	s12, [r3]
 8001fdc:	4b69      	ldr	r3, [pc, #420]	; (8002184 <main+0x3ac>)
 8001fde:	edd3 5a00 	vldr	s11, [r3]
 8001fe2:	4b69      	ldr	r3, [pc, #420]	; (8002188 <main+0x3b0>)
 8001fe4:	ed93 5a00 	vldr	s10, [r3]
 8001fe8:	eef0 2a45 	vmov.f32	s5, s10
 8001fec:	eeb0 2a65 	vmov.f32	s4, s11
 8001ff0:	eef0 1a46 	vmov.f32	s3, s12
 8001ff4:	eeb0 1a66 	vmov.f32	s2, s13
 8001ff8:	eef0 0a47 	vmov.f32	s1, s14
 8001ffc:	eeb0 0a67 	vmov.f32	s0, s15
 8002000:	f7ff fabe 	bl	8001580 <filterUpdate>
	  }
	  waitUpdate++;
 8002004:	4b61      	ldr	r3, [pc, #388]	; (800218c <main+0x3b4>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	3301      	adds	r3, #1
 800200a:	b2da      	uxtb	r2, r3
 800200c:	4b5f      	ldr	r3, [pc, #380]	; (800218c <main+0x3b4>)
 800200e:	701a      	strb	r2, [r3, #0]
	  waitUpdate %= 20;
 8002010:	4b5e      	ldr	r3, [pc, #376]	; (800218c <main+0x3b4>)
 8002012:	781a      	ldrb	r2, [r3, #0]
 8002014:	4b5e      	ldr	r3, [pc, #376]	; (8002190 <main+0x3b8>)
 8002016:	fba3 1302 	umull	r1, r3, r3, r2
 800201a:	0919      	lsrs	r1, r3, #4
 800201c:	460b      	mov	r3, r1
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	b2da      	uxtb	r2, r3
 8002028:	4b58      	ldr	r3, [pc, #352]	; (800218c <main+0x3b4>)
 800202a:	701a      	strb	r2, [r3, #0]




	  euler = ToEulerAngles(SEq_1, SEq_2, SEq_3, SEq_4);
 800202c:	4b59      	ldr	r3, [pc, #356]	; (8002194 <main+0x3bc>)
 800202e:	edd3 7a00 	vldr	s15, [r3]
 8002032:	4b59      	ldr	r3, [pc, #356]	; (8002198 <main+0x3c0>)
 8002034:	ed93 7a00 	vldr	s14, [r3]
 8002038:	4b58      	ldr	r3, [pc, #352]	; (800219c <main+0x3c4>)
 800203a:	edd3 6a00 	vldr	s13, [r3]
 800203e:	4b58      	ldr	r3, [pc, #352]	; (80021a0 <main+0x3c8>)
 8002040:	ed93 6a00 	vldr	s12, [r3]
 8002044:	eef0 1a46 	vmov.f32	s3, s12
 8002048:	eeb0 1a66 	vmov.f32	s2, s13
 800204c:	eef0 0a47 	vmov.f32	s1, s14
 8002050:	eeb0 0a67 	vmov.f32	s0, s15
 8002054:	f7ff fddc 	bl	8001c10 <ToEulerAngles>
 8002058:	eef0 6a40 	vmov.f32	s13, s0
 800205c:	eeb0 7a60 	vmov.f32	s14, s1
 8002060:	eef0 7a41 	vmov.f32	s15, s2
 8002064:	4b4f      	ldr	r3, [pc, #316]	; (80021a4 <main+0x3cc>)
 8002066:	edc3 6a00 	vstr	s13, [r3]
 800206a:	ed83 7a01 	vstr	s14, [r3, #4]
 800206e:	edc3 7a02 	vstr	s15, [r3, #8]

	  roll = euler.x*180/M_PI;
 8002072:	4b4c      	ldr	r3, [pc, #304]	; (80021a4 <main+0x3cc>)
 8002074:	edd3 7a00 	vldr	s15, [r3]
 8002078:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80021a8 <main+0x3d0>
 800207c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002080:	ee17 0a90 	vmov	r0, s15
 8002084:	f7fe fa68 	bl	8000558 <__aeabi_f2d>
 8002088:	a327      	add	r3, pc, #156	; (adr r3, 8002128 <main+0x350>)
 800208a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208e:	f7fe fbe5 	bl	800085c <__aeabi_ddiv>
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
 8002096:	4610      	mov	r0, r2
 8002098:	4619      	mov	r1, r3
 800209a:	f7fe fd8d 	bl	8000bb8 <__aeabi_d2f>
 800209e:	4603      	mov	r3, r0
 80020a0:	4a42      	ldr	r2, [pc, #264]	; (80021ac <main+0x3d4>)
 80020a2:	6013      	str	r3, [r2, #0]
	  pitch = euler.y*180/M_PI;
 80020a4:	4b3f      	ldr	r3, [pc, #252]	; (80021a4 <main+0x3cc>)
 80020a6:	edd3 7a01 	vldr	s15, [r3, #4]
 80020aa:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80021a8 <main+0x3d0>
 80020ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020b2:	ee17 0a90 	vmov	r0, s15
 80020b6:	f7fe fa4f 	bl	8000558 <__aeabi_f2d>
 80020ba:	a31b      	add	r3, pc, #108	; (adr r3, 8002128 <main+0x350>)
 80020bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c0:	f7fe fbcc 	bl	800085c <__aeabi_ddiv>
 80020c4:	4602      	mov	r2, r0
 80020c6:	460b      	mov	r3, r1
 80020c8:	4610      	mov	r0, r2
 80020ca:	4619      	mov	r1, r3
 80020cc:	f7fe fd74 	bl	8000bb8 <__aeabi_d2f>
 80020d0:	4603      	mov	r3, r0
 80020d2:	4a37      	ldr	r2, [pc, #220]	; (80021b0 <main+0x3d8>)
 80020d4:	6013      	str	r3, [r2, #0]
	  yaw = euler.z*180/M_PI;
 80020d6:	4b33      	ldr	r3, [pc, #204]	; (80021a4 <main+0x3cc>)
 80020d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80020dc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80021a8 <main+0x3d0>
 80020e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020e4:	ee17 0a90 	vmov	r0, s15
 80020e8:	f7fe fa36 	bl	8000558 <__aeabi_f2d>
 80020ec:	a30e      	add	r3, pc, #56	; (adr r3, 8002128 <main+0x350>)
 80020ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f2:	f7fe fbb3 	bl	800085c <__aeabi_ddiv>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	4610      	mov	r0, r2
 80020fc:	4619      	mov	r1, r3
 80020fe:	f7fe fd5b 	bl	8000bb8 <__aeabi_d2f>
 8002102:	4603      	mov	r3, r0
 8002104:	4a2b      	ldr	r2, [pc, #172]	; (80021b4 <main+0x3dc>)
 8002106:	6013      	str	r3, [r2, #0]

	  sprintf((char*)buff,
 8002108:	4b19      	ldr	r3, [pc, #100]	; (8002170 <main+0x398>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4618      	mov	r0, r3
 800210e:	f7fe fa23 	bl	8000558 <__aeabi_f2d>
 8002112:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
 8002116:	4b17      	ldr	r3, [pc, #92]	; (8002174 <main+0x39c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4618      	mov	r0, r3
 800211c:	f7fe fa1c 	bl	8000558 <__aeabi_f2d>
 8002120:	e04a      	b.n	80021b8 <main+0x3e0>
 8002122:	bf00      	nop
 8002124:	f3af 8000 	nop.w
 8002128:	54442d18 	.word	0x54442d18
 800212c:	400921fb 	.word	0x400921fb
 8002130:	40020400 	.word	0x40020400
 8002134:	20000298 	.word	0x20000298
 8002138:	20000478 	.word	0x20000478
 800213c:	20000236 	.word	0x20000236
 8002140:	2000023c 	.word	0x2000023c
 8002144:	200003b0 	.word	0x200003b0
 8002148:	08009658 	.word	0x08009658
 800214c:	2000029c 	.word	0x2000029c
 8002150:	20000418 	.word	0x20000418
 8002154:	200003a0 	.word	0x200003a0
 8002158:	200003b6 	.word	0x200003b6
 800215c:	200003aa 	.word	0x200003aa
 8002160:	20000234 	.word	0x20000234
 8002164:	200003a8 	.word	0x200003a8
 8002168:	200003b4 	.word	0x200003b4
 800216c:	2000022c 	.word	0x2000022c
 8002170:	200003ac 	.word	0x200003ac
 8002174:	200003a4 	.word	0x200003a4
 8002178:	2000039c 	.word	0x2000039c
 800217c:	20000224 	.word	0x20000224
 8002180:	200003b8 	.word	0x200003b8
 8002184:	20000294 	.word	0x20000294
 8002188:	20000464 	.word	0x20000464
 800218c:	20000214 	.word	0x20000214
 8002190:	cccccccd 	.word	0xcccccccd
 8002194:	20000000 	.word	0x20000000
 8002198:	20000208 	.word	0x20000208
 800219c:	2000020c 	.word	0x2000020c
 80021a0:	20000210 	.word	0x20000210
 80021a4:	2000046c 	.word	0x2000046c
 80021a8:	43340000 	.word	0x43340000
 80021ac:	20000460 	.word	0x20000460
 80021b0:	2000045c 	.word	0x2000045c
 80021b4:	20000414 	.word	0x20000414
 80021b8:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
 80021bc:	4b47      	ldr	r3, [pc, #284]	; (80022dc <main+0x504>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe f9c9 	bl	8000558 <__aeabi_f2d>
 80021c6:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
 80021ca:	4b45      	ldr	r3, [pc, #276]	; (80022e0 <main+0x508>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe f9c2 	bl	8000558 <__aeabi_f2d>
 80021d4:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 80021d8:	4b42      	ldr	r3, [pc, #264]	; (80022e4 <main+0x50c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f7fe f9bb 	bl	8000558 <__aeabi_f2d>
 80021e2:	e9c7 0108 	strd	r0, r1, [r7, #32]
 80021e6:	4b40      	ldr	r3, [pc, #256]	; (80022e8 <main+0x510>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe f9b4 	bl	8000558 <__aeabi_f2d>
 80021f0:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80021f4:	4b3d      	ldr	r3, [pc, #244]	; (80022ec <main+0x514>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7fe f9ad 	bl	8000558 <__aeabi_f2d>
 80021fe:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002202:	4b3b      	ldr	r3, [pc, #236]	; (80022f0 <main+0x518>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f7fe f9a6 	bl	8000558 <__aeabi_f2d>
 800220c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002210:	4b38      	ldr	r3, [pc, #224]	; (80022f4 <main+0x51c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f7fe f99f 	bl	8000558 <__aeabi_f2d>
 800221a:	e9c7 0100 	strd	r0, r1, [r7]
 800221e:	4b36      	ldr	r3, [pc, #216]	; (80022f8 <main+0x520>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4618      	mov	r0, r3
 8002224:	f7fe f998 	bl	8000558 <__aeabi_f2d>
 8002228:	4682      	mov	sl, r0
 800222a:	468b      	mov	fp, r1
 800222c:	4b33      	ldr	r3, [pc, #204]	; (80022fc <main+0x524>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4618      	mov	r0, r3
 8002232:	f7fe f991 	bl	8000558 <__aeabi_f2d>
 8002236:	4680      	mov	r8, r0
 8002238:	4689      	mov	r9, r1
 800223a:	4b31      	ldr	r3, [pc, #196]	; (8002300 <main+0x528>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe f98a 	bl	8000558 <__aeabi_f2d>
 8002244:	4604      	mov	r4, r0
 8002246:	460d      	mov	r5, r1
 8002248:	4b2e      	ldr	r3, [pc, #184]	; (8002304 <main+0x52c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4618      	mov	r0, r3
 800224e:	f7fe f983 	bl	8000558 <__aeabi_f2d>
 8002252:	4602      	mov	r2, r0
 8002254:	460b      	mov	r3, r1
 8002256:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800225a:	e9cd 4514 	strd	r4, r5, [sp, #80]	; 0x50
 800225e:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8002262:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8002266:	ed97 7b00 	vldr	d7, [r7]
 800226a:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800226e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002272:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002276:	ed97 7b04 	vldr	d7, [r7, #16]
 800227a:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800227e:	ed97 7b06 	vldr	d7, [r7, #24]
 8002282:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002286:	ed97 7b08 	vldr	d7, [r7, #32]
 800228a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800228e:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8002292:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002296:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800229a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800229e:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 80022a2:	ed8d 7b00 	vstr	d7, [sp]
 80022a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80022aa:	4917      	ldr	r1, [pc, #92]	; (8002308 <main+0x530>)
 80022ac:	4817      	ldr	r0, [pc, #92]	; (800230c <main+0x534>)
 80022ae:	f004 f895 	bl	80063dc <siprintf>
			  acc_x, acc_y, acc_z,
			  SEq_1, SEq_2, SEq_3, SEq_4,
			  roll, pitch, yaw
			  );

	  HAL_UART_Transmit(&huart2, buff, strlen((char*)buff), HAL_MAX_DELAY);
 80022b2:	4816      	ldr	r0, [pc, #88]	; (800230c <main+0x534>)
 80022b4:	f7fd ff94 	bl	80001e0 <strlen>
 80022b8:	4603      	mov	r3, r0
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022c0:	4912      	ldr	r1, [pc, #72]	; (800230c <main+0x534>)
 80022c2:	4813      	ldr	r0, [pc, #76]	; (8002310 <main+0x538>)
 80022c4:	f003 f913 	bl	80054ee <HAL_UART_Transmit>

	  HAL_Delay(sampleDelay);
 80022c8:	4b12      	ldr	r3, [pc, #72]	; (8002314 <main+0x53c>)
 80022ca:	edd3 7a00 	vldr	s15, [r3]
 80022ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022d2:	ee17 0a90 	vmov	r0, s15
 80022d6:	f000 fc2b 	bl	8002b30 <HAL_Delay>
	  curr_angle = as5048a_getRawRotation(GPIO_PIN_6);
 80022da:	e5a8      	b.n	8001e2e <main+0x56>
 80022dc:	2000039c 	.word	0x2000039c
 80022e0:	200003b8 	.word	0x200003b8
 80022e4:	20000294 	.word	0x20000294
 80022e8:	20000464 	.word	0x20000464
 80022ec:	20000000 	.word	0x20000000
 80022f0:	20000208 	.word	0x20000208
 80022f4:	2000020c 	.word	0x2000020c
 80022f8:	20000210 	.word	0x20000210
 80022fc:	20000460 	.word	0x20000460
 8002300:	2000045c 	.word	0x2000045c
 8002304:	20000414 	.word	0x20000414
 8002308:	08009674 	.word	0x08009674
 800230c:	2000029c 	.word	0x2000029c
 8002310:	20000418 	.word	0x20000418
 8002314:	20000004 	.word	0x20000004

08002318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b094      	sub	sp, #80	; 0x50
 800231c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800231e:	f107 0320 	add.w	r3, r7, #32
 8002322:	2230      	movs	r2, #48	; 0x30
 8002324:	2100      	movs	r1, #0
 8002326:	4618      	mov	r0, r3
 8002328:	f003 fbd4 	bl	8005ad4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800232c:	f107 030c 	add.w	r3, r7, #12
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800233c:	2300      	movs	r3, #0
 800233e:	60bb      	str	r3, [r7, #8]
 8002340:	4b29      	ldr	r3, [pc, #164]	; (80023e8 <SystemClock_Config+0xd0>)
 8002342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002344:	4a28      	ldr	r2, [pc, #160]	; (80023e8 <SystemClock_Config+0xd0>)
 8002346:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800234a:	6413      	str	r3, [r2, #64]	; 0x40
 800234c:	4b26      	ldr	r3, [pc, #152]	; (80023e8 <SystemClock_Config+0xd0>)
 800234e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002350:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002354:	60bb      	str	r3, [r7, #8]
 8002356:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002358:	2300      	movs	r3, #0
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	4b23      	ldr	r3, [pc, #140]	; (80023ec <SystemClock_Config+0xd4>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002364:	4a21      	ldr	r2, [pc, #132]	; (80023ec <SystemClock_Config+0xd4>)
 8002366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800236a:	6013      	str	r3, [r2, #0]
 800236c:	4b1f      	ldr	r3, [pc, #124]	; (80023ec <SystemClock_Config+0xd4>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002378:	2302      	movs	r3, #2
 800237a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800237c:	2301      	movs	r3, #1
 800237e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002380:	2310      	movs	r3, #16
 8002382:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002384:	2302      	movs	r3, #2
 8002386:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002388:	2300      	movs	r3, #0
 800238a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800238c:	2310      	movs	r3, #16
 800238e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002390:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002394:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002396:	2304      	movs	r3, #4
 8002398:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800239a:	2307      	movs	r3, #7
 800239c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800239e:	f107 0320 	add.w	r3, r7, #32
 80023a2:	4618      	mov	r0, r3
 80023a4:	f001 fe2c 	bl	8004000 <HAL_RCC_OscConfig>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80023ae:	f000 f91b 	bl	80025e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023b2:	230f      	movs	r3, #15
 80023b4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023b6:	2302      	movs	r3, #2
 80023b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	2102      	movs	r1, #2
 80023ce:	4618      	mov	r0, r3
 80023d0:	f002 f88e 	bl	80044f0 <HAL_RCC_ClockConfig>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80023da:	f000 f905 	bl	80025e8 <Error_Handler>
  }
}
 80023de:	bf00      	nop
 80023e0:	3750      	adds	r7, #80	; 0x50
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40007000 	.word	0x40007000

080023f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023f4:	4b12      	ldr	r3, [pc, #72]	; (8002440 <MX_I2C1_Init+0x50>)
 80023f6:	4a13      	ldr	r2, [pc, #76]	; (8002444 <MX_I2C1_Init+0x54>)
 80023f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80023fa:	4b11      	ldr	r3, [pc, #68]	; (8002440 <MX_I2C1_Init+0x50>)
 80023fc:	4a12      	ldr	r2, [pc, #72]	; (8002448 <MX_I2C1_Init+0x58>)
 80023fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002400:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <MX_I2C1_Init+0x50>)
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002406:	4b0e      	ldr	r3, [pc, #56]	; (8002440 <MX_I2C1_Init+0x50>)
 8002408:	2200      	movs	r2, #0
 800240a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800240c:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <MX_I2C1_Init+0x50>)
 800240e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002412:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002414:	4b0a      	ldr	r3, [pc, #40]	; (8002440 <MX_I2C1_Init+0x50>)
 8002416:	2200      	movs	r2, #0
 8002418:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800241a:	4b09      	ldr	r3, [pc, #36]	; (8002440 <MX_I2C1_Init+0x50>)
 800241c:	2200      	movs	r2, #0
 800241e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002420:	4b07      	ldr	r3, [pc, #28]	; (8002440 <MX_I2C1_Init+0x50>)
 8002422:	2200      	movs	r2, #0
 8002424:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002426:	4b06      	ldr	r3, [pc, #24]	; (8002440 <MX_I2C1_Init+0x50>)
 8002428:	2200      	movs	r2, #0
 800242a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800242c:	4804      	ldr	r0, [pc, #16]	; (8002440 <MX_I2C1_Init+0x50>)
 800242e:	f000 fe27 	bl	8003080 <HAL_I2C_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002438:	f000 f8d6 	bl	80025e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800243c:	bf00      	nop
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20000240 	.word	0x20000240
 8002444:	40005400 	.word	0x40005400
 8002448:	00061a80 	.word	0x00061a80

0800244c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002450:	4b17      	ldr	r3, [pc, #92]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002452:	4a18      	ldr	r2, [pc, #96]	; (80024b4 <MX_SPI1_Init+0x68>)
 8002454:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002456:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002458:	f44f 7282 	mov.w	r2, #260	; 0x104
 800245c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800245e:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002460:	2200      	movs	r2, #0
 8002462:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002464:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002466:	2200      	movs	r2, #0
 8002468:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800246a:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <MX_SPI1_Init+0x64>)
 800246c:	2200      	movs	r2, #0
 800246e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002470:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002472:	2200      	movs	r2, #0
 8002474:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002476:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002478:	f44f 7200 	mov.w	r2, #512	; 0x200
 800247c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800247e:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002480:	2230      	movs	r2, #48	; 0x30
 8002482:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002484:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002486:	2200      	movs	r2, #0
 8002488:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800248a:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <MX_SPI1_Init+0x64>)
 800248c:	2200      	movs	r2, #0
 800248e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002490:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002492:	2200      	movs	r2, #0
 8002494:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002496:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <MX_SPI1_Init+0x64>)
 8002498:	220a      	movs	r2, #10
 800249a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800249c:	4804      	ldr	r0, [pc, #16]	; (80024b0 <MX_SPI1_Init+0x64>)
 800249e:	f002 fa23 	bl	80048e8 <HAL_SPI_Init>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80024a8:	f000 f89e 	bl	80025e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	200003bc 	.word	0x200003bc
 80024b4:	40013000 	.word	0x40013000

080024b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024bc:	4b11      	ldr	r3, [pc, #68]	; (8002504 <MX_USART2_UART_Init+0x4c>)
 80024be:	4a12      	ldr	r2, [pc, #72]	; (8002508 <MX_USART2_UART_Init+0x50>)
 80024c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024c2:	4b10      	ldr	r3, [pc, #64]	; (8002504 <MX_USART2_UART_Init+0x4c>)
 80024c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024ca:	4b0e      	ldr	r3, [pc, #56]	; (8002504 <MX_USART2_UART_Init+0x4c>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024d0:	4b0c      	ldr	r3, [pc, #48]	; (8002504 <MX_USART2_UART_Init+0x4c>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024d6:	4b0b      	ldr	r3, [pc, #44]	; (8002504 <MX_USART2_UART_Init+0x4c>)
 80024d8:	2200      	movs	r2, #0
 80024da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024dc:	4b09      	ldr	r3, [pc, #36]	; (8002504 <MX_USART2_UART_Init+0x4c>)
 80024de:	220c      	movs	r2, #12
 80024e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024e2:	4b08      	ldr	r3, [pc, #32]	; (8002504 <MX_USART2_UART_Init+0x4c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024e8:	4b06      	ldr	r3, [pc, #24]	; (8002504 <MX_USART2_UART_Init+0x4c>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024ee:	4805      	ldr	r0, [pc, #20]	; (8002504 <MX_USART2_UART_Init+0x4c>)
 80024f0:	f002 ffb0 	bl	8005454 <HAL_UART_Init>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80024fa:	f000 f875 	bl	80025e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20000418 	.word	0x20000418
 8002508:	40004400 	.word	0x40004400

0800250c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b08a      	sub	sp, #40	; 0x28
 8002510:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002512:	f107 0314 	add.w	r3, r7, #20
 8002516:	2200      	movs	r2, #0
 8002518:	601a      	str	r2, [r3, #0]
 800251a:	605a      	str	r2, [r3, #4]
 800251c:	609a      	str	r2, [r3, #8]
 800251e:	60da      	str	r2, [r3, #12]
 8002520:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	4b2d      	ldr	r3, [pc, #180]	; (80025dc <MX_GPIO_Init+0xd0>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	4a2c      	ldr	r2, [pc, #176]	; (80025dc <MX_GPIO_Init+0xd0>)
 800252c:	f043 0304 	orr.w	r3, r3, #4
 8002530:	6313      	str	r3, [r2, #48]	; 0x30
 8002532:	4b2a      	ldr	r3, [pc, #168]	; (80025dc <MX_GPIO_Init+0xd0>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	60fb      	str	r3, [r7, #12]
 8002542:	4b26      	ldr	r3, [pc, #152]	; (80025dc <MX_GPIO_Init+0xd0>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	4a25      	ldr	r2, [pc, #148]	; (80025dc <MX_GPIO_Init+0xd0>)
 8002548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800254c:	6313      	str	r3, [r2, #48]	; 0x30
 800254e:	4b23      	ldr	r3, [pc, #140]	; (80025dc <MX_GPIO_Init+0xd0>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	4b1f      	ldr	r3, [pc, #124]	; (80025dc <MX_GPIO_Init+0xd0>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	4a1e      	ldr	r2, [pc, #120]	; (80025dc <MX_GPIO_Init+0xd0>)
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	6313      	str	r3, [r2, #48]	; 0x30
 800256a:	4b1c      	ldr	r3, [pc, #112]	; (80025dc <MX_GPIO_Init+0xd0>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	607b      	str	r3, [r7, #4]
 800257a:	4b18      	ldr	r3, [pc, #96]	; (80025dc <MX_GPIO_Init+0xd0>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	4a17      	ldr	r2, [pc, #92]	; (80025dc <MX_GPIO_Init+0xd0>)
 8002580:	f043 0302 	orr.w	r3, r3, #2
 8002584:	6313      	str	r3, [r2, #48]	; 0x30
 8002586:	4b15      	ldr	r3, [pc, #84]	; (80025dc <MX_GPIO_Init+0xd0>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	607b      	str	r3, [r7, #4]
 8002590:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8002592:	2200      	movs	r2, #0
 8002594:	2140      	movs	r1, #64	; 0x40
 8002596:	4812      	ldr	r0, [pc, #72]	; (80025e0 <MX_GPIO_Init+0xd4>)
 8002598:	f000 fd58 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800259c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025a2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80025a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80025ac:	f107 0314 	add.w	r3, r7, #20
 80025b0:	4619      	mov	r1, r3
 80025b2:	480c      	ldr	r0, [pc, #48]	; (80025e4 <MX_GPIO_Init+0xd8>)
 80025b4:	f000 fbc6 	bl	8002d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80025b8:	2340      	movs	r3, #64	; 0x40
 80025ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025bc:	2301      	movs	r3, #1
 80025be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c4:	2300      	movs	r3, #0
 80025c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c8:	f107 0314 	add.w	r3, r7, #20
 80025cc:	4619      	mov	r1, r3
 80025ce:	4804      	ldr	r0, [pc, #16]	; (80025e0 <MX_GPIO_Init+0xd4>)
 80025d0:	f000 fbb8 	bl	8002d44 <HAL_GPIO_Init>

}
 80025d4:	bf00      	nop
 80025d6:	3728      	adds	r7, #40	; 0x28
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40023800 	.word	0x40023800
 80025e0:	40020400 	.word	0x40020400
 80025e4:	40020800 	.word	0x40020800

080025e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025ec:	b672      	cpsid	i
}
 80025ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025f0:	e7fe      	b.n	80025f0 <Error_Handler+0x8>
	...

080025f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	607b      	str	r3, [r7, #4]
 80025fe:	4b10      	ldr	r3, [pc, #64]	; (8002640 <HAL_MspInit+0x4c>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002602:	4a0f      	ldr	r2, [pc, #60]	; (8002640 <HAL_MspInit+0x4c>)
 8002604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002608:	6453      	str	r3, [r2, #68]	; 0x44
 800260a:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <HAL_MspInit+0x4c>)
 800260c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002612:	607b      	str	r3, [r7, #4]
 8002614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	603b      	str	r3, [r7, #0]
 800261a:	4b09      	ldr	r3, [pc, #36]	; (8002640 <HAL_MspInit+0x4c>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	4a08      	ldr	r2, [pc, #32]	; (8002640 <HAL_MspInit+0x4c>)
 8002620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002624:	6413      	str	r3, [r2, #64]	; 0x40
 8002626:	4b06      	ldr	r3, [pc, #24]	; (8002640 <HAL_MspInit+0x4c>)
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002632:	2007      	movs	r0, #7
 8002634:	f000 fb52 	bl	8002cdc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002638:	bf00      	nop
 800263a:	3708      	adds	r7, #8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40023800 	.word	0x40023800

08002644 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08a      	sub	sp, #40	; 0x28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	f107 0314 	add.w	r3, r7, #20
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a19      	ldr	r2, [pc, #100]	; (80026c8 <HAL_I2C_MspInit+0x84>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d12c      	bne.n	80026c0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	4b18      	ldr	r3, [pc, #96]	; (80026cc <HAL_I2C_MspInit+0x88>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	4a17      	ldr	r2, [pc, #92]	; (80026cc <HAL_I2C_MspInit+0x88>)
 8002670:	f043 0302 	orr.w	r3, r3, #2
 8002674:	6313      	str	r3, [r2, #48]	; 0x30
 8002676:	4b15      	ldr	r3, [pc, #84]	; (80026cc <HAL_I2C_MspInit+0x88>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002682:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002688:	2312      	movs	r3, #18
 800268a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002690:	2303      	movs	r3, #3
 8002692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002694:	2304      	movs	r3, #4
 8002696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002698:	f107 0314 	add.w	r3, r7, #20
 800269c:	4619      	mov	r1, r3
 800269e:	480c      	ldr	r0, [pc, #48]	; (80026d0 <HAL_I2C_MspInit+0x8c>)
 80026a0:	f000 fb50 	bl	8002d44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026a4:	2300      	movs	r3, #0
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	4b08      	ldr	r3, [pc, #32]	; (80026cc <HAL_I2C_MspInit+0x88>)
 80026aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ac:	4a07      	ldr	r2, [pc, #28]	; (80026cc <HAL_I2C_MspInit+0x88>)
 80026ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026b2:	6413      	str	r3, [r2, #64]	; 0x40
 80026b4:	4b05      	ldr	r3, [pc, #20]	; (80026cc <HAL_I2C_MspInit+0x88>)
 80026b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80026c0:	bf00      	nop
 80026c2:	3728      	adds	r7, #40	; 0x28
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	40005400 	.word	0x40005400
 80026cc:	40023800 	.word	0x40023800
 80026d0:	40020400 	.word	0x40020400

080026d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b08a      	sub	sp, #40	; 0x28
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026dc:	f107 0314 	add.w	r3, r7, #20
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	60da      	str	r2, [r3, #12]
 80026ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a19      	ldr	r2, [pc, #100]	; (8002758 <HAL_SPI_MspInit+0x84>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d12b      	bne.n	800274e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	613b      	str	r3, [r7, #16]
 80026fa:	4b18      	ldr	r3, [pc, #96]	; (800275c <HAL_SPI_MspInit+0x88>)
 80026fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fe:	4a17      	ldr	r2, [pc, #92]	; (800275c <HAL_SPI_MspInit+0x88>)
 8002700:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002704:	6453      	str	r3, [r2, #68]	; 0x44
 8002706:	4b15      	ldr	r3, [pc, #84]	; (800275c <HAL_SPI_MspInit+0x88>)
 8002708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800270a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800270e:	613b      	str	r3, [r7, #16]
 8002710:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	60fb      	str	r3, [r7, #12]
 8002716:	4b11      	ldr	r3, [pc, #68]	; (800275c <HAL_SPI_MspInit+0x88>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	4a10      	ldr	r2, [pc, #64]	; (800275c <HAL_SPI_MspInit+0x88>)
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6313      	str	r3, [r2, #48]	; 0x30
 8002722:	4b0e      	ldr	r3, [pc, #56]	; (800275c <HAL_SPI_MspInit+0x88>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800272e:	23e0      	movs	r3, #224	; 0xe0
 8002730:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002732:	2302      	movs	r3, #2
 8002734:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002736:	2300      	movs	r3, #0
 8002738:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800273a:	2303      	movs	r3, #3
 800273c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800273e:	2305      	movs	r3, #5
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002742:	f107 0314 	add.w	r3, r7, #20
 8002746:	4619      	mov	r1, r3
 8002748:	4805      	ldr	r0, [pc, #20]	; (8002760 <HAL_SPI_MspInit+0x8c>)
 800274a:	f000 fafb 	bl	8002d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800274e:	bf00      	nop
 8002750:	3728      	adds	r7, #40	; 0x28
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40013000 	.word	0x40013000
 800275c:	40023800 	.word	0x40023800
 8002760:	40020000 	.word	0x40020000

08002764 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b08a      	sub	sp, #40	; 0x28
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800276c:	f107 0314 	add.w	r3, r7, #20
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	605a      	str	r2, [r3, #4]
 8002776:	609a      	str	r2, [r3, #8]
 8002778:	60da      	str	r2, [r3, #12]
 800277a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a19      	ldr	r2, [pc, #100]	; (80027e8 <HAL_UART_MspInit+0x84>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d12b      	bne.n	80027de <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	613b      	str	r3, [r7, #16]
 800278a:	4b18      	ldr	r3, [pc, #96]	; (80027ec <HAL_UART_MspInit+0x88>)
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	4a17      	ldr	r2, [pc, #92]	; (80027ec <HAL_UART_MspInit+0x88>)
 8002790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002794:	6413      	str	r3, [r2, #64]	; 0x40
 8002796:	4b15      	ldr	r3, [pc, #84]	; (80027ec <HAL_UART_MspInit+0x88>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	4b11      	ldr	r3, [pc, #68]	; (80027ec <HAL_UART_MspInit+0x88>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	4a10      	ldr	r2, [pc, #64]	; (80027ec <HAL_UART_MspInit+0x88>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6313      	str	r3, [r2, #48]	; 0x30
 80027b2:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <HAL_UART_MspInit+0x88>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80027be:	230c      	movs	r3, #12
 80027c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c2:	2302      	movs	r3, #2
 80027c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ca:	2300      	movs	r3, #0
 80027cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027ce:	2307      	movs	r3, #7
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d2:	f107 0314 	add.w	r3, r7, #20
 80027d6:	4619      	mov	r1, r3
 80027d8:	4805      	ldr	r0, [pc, #20]	; (80027f0 <HAL_UART_MspInit+0x8c>)
 80027da:	f000 fab3 	bl	8002d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80027de:	bf00      	nop
 80027e0:	3728      	adds	r7, #40	; 0x28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40004400 	.word	0x40004400
 80027ec:	40023800 	.word	0x40023800
 80027f0:	40020000 	.word	0x40020000

080027f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027f8:	e7fe      	b.n	80027f8 <NMI_Handler+0x4>

080027fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027fa:	b480      	push	{r7}
 80027fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027fe:	e7fe      	b.n	80027fe <HardFault_Handler+0x4>

08002800 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002804:	e7fe      	b.n	8002804 <MemManage_Handler+0x4>

08002806 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002806:	b480      	push	{r7}
 8002808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800280a:	e7fe      	b.n	800280a <BusFault_Handler+0x4>

0800280c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002810:	e7fe      	b.n	8002810 <UsageFault_Handler+0x4>

08002812 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002812:	b480      	push	{r7}
 8002814:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002816:	bf00      	nop
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002824:	bf00      	nop
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800282e:	b480      	push	{r7}
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002832:	bf00      	nop
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002840:	f000 f956 	bl	8002af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002844:	bf00      	nop
 8002846:	bd80      	pop	{r7, pc}

08002848 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
	return 1;
 800284c:	2301      	movs	r3, #1
}
 800284e:	4618      	mov	r0, r3
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <_kill>:

int _kill(int pid, int sig)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002862:	f003 f90d 	bl	8005a80 <__errno>
 8002866:	4603      	mov	r3, r0
 8002868:	2216      	movs	r2, #22
 800286a:	601a      	str	r2, [r3, #0]
	return -1;
 800286c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002870:	4618      	mov	r0, r3
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <_exit>:

void _exit (int status)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002880:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f7ff ffe7 	bl	8002858 <_kill>
	while (1) {}		/* Make sure we hang here */
 800288a:	e7fe      	b.n	800288a <_exit+0x12>

0800288c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002898:	2300      	movs	r3, #0
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	e00a      	b.n	80028b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800289e:	f3af 8000 	nop.w
 80028a2:	4601      	mov	r1, r0
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	1c5a      	adds	r2, r3, #1
 80028a8:	60ba      	str	r2, [r7, #8]
 80028aa:	b2ca      	uxtb	r2, r1
 80028ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	3301      	adds	r3, #1
 80028b2:	617b      	str	r3, [r7, #20]
 80028b4:	697a      	ldr	r2, [r7, #20]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	dbf0      	blt.n	800289e <_read+0x12>
	}

return len;
 80028bc:	687b      	ldr	r3, [r7, #4]
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3718      	adds	r7, #24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b086      	sub	sp, #24
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	60f8      	str	r0, [r7, #12]
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	e009      	b.n	80028ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	1c5a      	adds	r2, r3, #1
 80028dc:	60ba      	str	r2, [r7, #8]
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	3301      	adds	r3, #1
 80028ea:	617b      	str	r3, [r7, #20]
 80028ec:	697a      	ldr	r2, [r7, #20]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	dbf1      	blt.n	80028d8 <_write+0x12>
	}
	return len;
 80028f4:	687b      	ldr	r3, [r7, #4]
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3718      	adds	r7, #24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <_close>:

int _close(int file)
{
 80028fe:	b480      	push	{r7}
 8002900:	b083      	sub	sp, #12
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
	return -1;
 8002906:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800290a:	4618      	mov	r0, r3
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002916:	b480      	push	{r7}
 8002918:	b083      	sub	sp, #12
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
 800291e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002926:	605a      	str	r2, [r3, #4]
	return 0;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr

08002936 <_isatty>:

int _isatty(int file)
{
 8002936:	b480      	push	{r7}
 8002938:	b083      	sub	sp, #12
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
	return 1;
 800293e:	2301      	movs	r3, #1
}
 8002940:	4618      	mov	r0, r3
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
	return 0;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
	...

08002968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002970:	4a14      	ldr	r2, [pc, #80]	; (80029c4 <_sbrk+0x5c>)
 8002972:	4b15      	ldr	r3, [pc, #84]	; (80029c8 <_sbrk+0x60>)
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800297c:	4b13      	ldr	r3, [pc, #76]	; (80029cc <_sbrk+0x64>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d102      	bne.n	800298a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002984:	4b11      	ldr	r3, [pc, #68]	; (80029cc <_sbrk+0x64>)
 8002986:	4a12      	ldr	r2, [pc, #72]	; (80029d0 <_sbrk+0x68>)
 8002988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800298a:	4b10      	ldr	r3, [pc, #64]	; (80029cc <_sbrk+0x64>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4413      	add	r3, r2
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	429a      	cmp	r2, r3
 8002996:	d207      	bcs.n	80029a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002998:	f003 f872 	bl	8005a80 <__errno>
 800299c:	4603      	mov	r3, r0
 800299e:	220c      	movs	r2, #12
 80029a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029a6:	e009      	b.n	80029bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029a8:	4b08      	ldr	r3, [pc, #32]	; (80029cc <_sbrk+0x64>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029ae:	4b07      	ldr	r3, [pc, #28]	; (80029cc <_sbrk+0x64>)
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4413      	add	r3, r2
 80029b6:	4a05      	ldr	r2, [pc, #20]	; (80029cc <_sbrk+0x64>)
 80029b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029ba:	68fb      	ldr	r3, [r7, #12]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20018000 	.word	0x20018000
 80029c8:	00000400 	.word	0x00000400
 80029cc:	20000218 	.word	0x20000218
 80029d0:	20000490 	.word	0x20000490

080029d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029d8:	4b06      	ldr	r3, [pc, #24]	; (80029f4 <SystemInit+0x20>)
 80029da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029de:	4a05      	ldr	r2, [pc, #20]	; (80029f4 <SystemInit+0x20>)
 80029e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	e000ed00 	.word	0xe000ed00

080029f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80029f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029fc:	480d      	ldr	r0, [pc, #52]	; (8002a34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80029fe:	490e      	ldr	r1, [pc, #56]	; (8002a38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a00:	4a0e      	ldr	r2, [pc, #56]	; (8002a3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a04:	e002      	b.n	8002a0c <LoopCopyDataInit>

08002a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a0a:	3304      	adds	r3, #4

08002a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a10:	d3f9      	bcc.n	8002a06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a12:	4a0b      	ldr	r2, [pc, #44]	; (8002a40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a14:	4c0b      	ldr	r4, [pc, #44]	; (8002a44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a18:	e001      	b.n	8002a1e <LoopFillZerobss>

08002a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a1c:	3204      	adds	r2, #4

08002a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a20:	d3fb      	bcc.n	8002a1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a22:	f7ff ffd7 	bl	80029d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a26:	f003 f831 	bl	8005a8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a2a:	f7ff f9d5 	bl	8001dd8 <main>
  bx  lr    
 8002a2e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a30:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a38:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002a3c:	08009ba0 	.word	0x08009ba0
  ldr r2, =_sbss
 8002a40:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002a44:	20000490 	.word	0x20000490

08002a48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a48:	e7fe      	b.n	8002a48 <ADC_IRQHandler>
	...

08002a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a50:	4b0e      	ldr	r3, [pc, #56]	; (8002a8c <HAL_Init+0x40>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a0d      	ldr	r2, [pc, #52]	; (8002a8c <HAL_Init+0x40>)
 8002a56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a5c:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <HAL_Init+0x40>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a0a      	ldr	r2, [pc, #40]	; (8002a8c <HAL_Init+0x40>)
 8002a62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a68:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <HAL_Init+0x40>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a07      	ldr	r2, [pc, #28]	; (8002a8c <HAL_Init+0x40>)
 8002a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a74:	2003      	movs	r0, #3
 8002a76:	f000 f931 	bl	8002cdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a7a:	2000      	movs	r0, #0
 8002a7c:	f000 f808 	bl	8002a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a80:	f7ff fdb8 	bl	80025f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40023c00 	.word	0x40023c00

08002a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a98:	4b12      	ldr	r3, [pc, #72]	; (8002ae4 <HAL_InitTick+0x54>)
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	4b12      	ldr	r3, [pc, #72]	; (8002ae8 <HAL_InitTick+0x58>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f000 f93b 	bl	8002d2a <HAL_SYSTICK_Config>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e00e      	b.n	8002adc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b0f      	cmp	r3, #15
 8002ac2:	d80a      	bhi.n	8002ada <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002acc:	f000 f911 	bl	8002cf2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ad0:	4a06      	ldr	r2, [pc, #24]	; (8002aec <HAL_InitTick+0x5c>)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	e000      	b.n	8002adc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	20000008 	.word	0x20000008
 8002ae8:	20000010 	.word	0x20000010
 8002aec:	2000000c 	.word	0x2000000c

08002af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002af4:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <HAL_IncTick+0x20>)
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	461a      	mov	r2, r3
 8002afa:	4b06      	ldr	r3, [pc, #24]	; (8002b14 <HAL_IncTick+0x24>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4413      	add	r3, r2
 8002b00:	4a04      	ldr	r2, [pc, #16]	; (8002b14 <HAL_IncTick+0x24>)
 8002b02:	6013      	str	r3, [r2, #0]
}
 8002b04:	bf00      	nop
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	20000010 	.word	0x20000010
 8002b14:	2000047c 	.word	0x2000047c

08002b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b1c:	4b03      	ldr	r3, [pc, #12]	; (8002b2c <HAL_GetTick+0x14>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	2000047c 	.word	0x2000047c

08002b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b38:	f7ff ffee 	bl	8002b18 <HAL_GetTick>
 8002b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b48:	d005      	beq.n	8002b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	; (8002b74 <HAL_Delay+0x44>)
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	4413      	add	r3, r2
 8002b54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b56:	bf00      	nop
 8002b58:	f7ff ffde 	bl	8002b18 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d8f7      	bhi.n	8002b58 <HAL_Delay+0x28>
  {
  }
}
 8002b68:	bf00      	nop
 8002b6a:	bf00      	nop
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20000010 	.word	0x20000010

08002b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b88:	4b0c      	ldr	r3, [pc, #48]	; (8002bbc <__NVIC_SetPriorityGrouping+0x44>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b94:	4013      	ands	r3, r2
 8002b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002baa:	4a04      	ldr	r2, [pc, #16]	; (8002bbc <__NVIC_SetPriorityGrouping+0x44>)
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	60d3      	str	r3, [r2, #12]
}
 8002bb0:	bf00      	nop
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	e000ed00 	.word	0xe000ed00

08002bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bc4:	4b04      	ldr	r3, [pc, #16]	; (8002bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	0a1b      	lsrs	r3, r3, #8
 8002bca:	f003 0307 	and.w	r3, r3, #7
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	6039      	str	r1, [r7, #0]
 8002be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	db0a      	blt.n	8002c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	490c      	ldr	r1, [pc, #48]	; (8002c28 <__NVIC_SetPriority+0x4c>)
 8002bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfa:	0112      	lsls	r2, r2, #4
 8002bfc:	b2d2      	uxtb	r2, r2
 8002bfe:	440b      	add	r3, r1
 8002c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c04:	e00a      	b.n	8002c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	4908      	ldr	r1, [pc, #32]	; (8002c2c <__NVIC_SetPriority+0x50>)
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	3b04      	subs	r3, #4
 8002c14:	0112      	lsls	r2, r2, #4
 8002c16:	b2d2      	uxtb	r2, r2
 8002c18:	440b      	add	r3, r1
 8002c1a:	761a      	strb	r2, [r3, #24]
}
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr
 8002c28:	e000e100 	.word	0xe000e100
 8002c2c:	e000ed00 	.word	0xe000ed00

08002c30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b089      	sub	sp, #36	; 0x24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f003 0307 	and.w	r3, r3, #7
 8002c42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f1c3 0307 	rsb	r3, r3, #7
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	bf28      	it	cs
 8002c4e:	2304      	movcs	r3, #4
 8002c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	3304      	adds	r3, #4
 8002c56:	2b06      	cmp	r3, #6
 8002c58:	d902      	bls.n	8002c60 <NVIC_EncodePriority+0x30>
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	3b03      	subs	r3, #3
 8002c5e:	e000      	b.n	8002c62 <NVIC_EncodePriority+0x32>
 8002c60:	2300      	movs	r3, #0
 8002c62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43da      	mvns	r2, r3
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	401a      	ands	r2, r3
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c82:	43d9      	mvns	r1, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c88:	4313      	orrs	r3, r2
         );
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3724      	adds	r7, #36	; 0x24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
	...

08002c98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ca8:	d301      	bcc.n	8002cae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002caa:	2301      	movs	r3, #1
 8002cac:	e00f      	b.n	8002cce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cae:	4a0a      	ldr	r2, [pc, #40]	; (8002cd8 <SysTick_Config+0x40>)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cb6:	210f      	movs	r1, #15
 8002cb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cbc:	f7ff ff8e 	bl	8002bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cc0:	4b05      	ldr	r3, [pc, #20]	; (8002cd8 <SysTick_Config+0x40>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cc6:	4b04      	ldr	r3, [pc, #16]	; (8002cd8 <SysTick_Config+0x40>)
 8002cc8:	2207      	movs	r2, #7
 8002cca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	e000e010 	.word	0xe000e010

08002cdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7ff ff47 	bl	8002b78 <__NVIC_SetPriorityGrouping>
}
 8002cea:	bf00      	nop
 8002cec:	3708      	adds	r7, #8
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b086      	sub	sp, #24
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	60b9      	str	r1, [r7, #8]
 8002cfc:	607a      	str	r2, [r7, #4]
 8002cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d04:	f7ff ff5c 	bl	8002bc0 <__NVIC_GetPriorityGrouping>
 8002d08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	68b9      	ldr	r1, [r7, #8]
 8002d0e:	6978      	ldr	r0, [r7, #20]
 8002d10:	f7ff ff8e 	bl	8002c30 <NVIC_EncodePriority>
 8002d14:	4602      	mov	r2, r0
 8002d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff ff5d 	bl	8002bdc <__NVIC_SetPriority>
}
 8002d22:	bf00      	nop
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b082      	sub	sp, #8
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f7ff ffb0 	bl	8002c98 <SysTick_Config>
 8002d38:	4603      	mov	r3, r0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b089      	sub	sp, #36	; 0x24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	61fb      	str	r3, [r7, #28]
 8002d5e:	e159      	b.n	8003014 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d60:	2201      	movs	r2, #1
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	697a      	ldr	r2, [r7, #20]
 8002d70:	4013      	ands	r3, r2
 8002d72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	f040 8148 	bne.w	800300e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d005      	beq.n	8002d96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d130      	bne.n	8002df8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	2203      	movs	r2, #3
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	43db      	mvns	r3, r3
 8002da8:	69ba      	ldr	r2, [r7, #24]
 8002daa:	4013      	ands	r3, r2
 8002dac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	68da      	ldr	r2, [r3, #12]
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dcc:	2201      	movs	r2, #1
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	43db      	mvns	r3, r3
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	091b      	lsrs	r3, r3, #4
 8002de2:	f003 0201 	and.w	r2, r3, #1
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f003 0303 	and.w	r3, r3, #3
 8002e00:	2b03      	cmp	r3, #3
 8002e02:	d017      	beq.n	8002e34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	2203      	movs	r2, #3
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	43db      	mvns	r3, r3
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	689a      	ldr	r2, [r3, #8]
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f003 0303 	and.w	r3, r3, #3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d123      	bne.n	8002e88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	08da      	lsrs	r2, r3, #3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3208      	adds	r2, #8
 8002e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	f003 0307 	and.w	r3, r3, #7
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	220f      	movs	r2, #15
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4013      	ands	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	691a      	ldr	r2, [r3, #16]
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	08da      	lsrs	r2, r3, #3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	3208      	adds	r2, #8
 8002e82:	69b9      	ldr	r1, [r7, #24]
 8002e84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	2203      	movs	r2, #3
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f003 0203 	and.w	r2, r3, #3
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 80a2 	beq.w	800300e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	4b57      	ldr	r3, [pc, #348]	; (800302c <HAL_GPIO_Init+0x2e8>)
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed2:	4a56      	ldr	r2, [pc, #344]	; (800302c <HAL_GPIO_Init+0x2e8>)
 8002ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8002eda:	4b54      	ldr	r3, [pc, #336]	; (800302c <HAL_GPIO_Init+0x2e8>)
 8002edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ee6:	4a52      	ldr	r2, [pc, #328]	; (8003030 <HAL_GPIO_Init+0x2ec>)
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	089b      	lsrs	r3, r3, #2
 8002eec:	3302      	adds	r3, #2
 8002eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	f003 0303 	and.w	r3, r3, #3
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	220f      	movs	r2, #15
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43db      	mvns	r3, r3
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	4013      	ands	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a49      	ldr	r2, [pc, #292]	; (8003034 <HAL_GPIO_Init+0x2f0>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d019      	beq.n	8002f46 <HAL_GPIO_Init+0x202>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a48      	ldr	r2, [pc, #288]	; (8003038 <HAL_GPIO_Init+0x2f4>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d013      	beq.n	8002f42 <HAL_GPIO_Init+0x1fe>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a47      	ldr	r2, [pc, #284]	; (800303c <HAL_GPIO_Init+0x2f8>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d00d      	beq.n	8002f3e <HAL_GPIO_Init+0x1fa>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a46      	ldr	r2, [pc, #280]	; (8003040 <HAL_GPIO_Init+0x2fc>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d007      	beq.n	8002f3a <HAL_GPIO_Init+0x1f6>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a45      	ldr	r2, [pc, #276]	; (8003044 <HAL_GPIO_Init+0x300>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d101      	bne.n	8002f36 <HAL_GPIO_Init+0x1f2>
 8002f32:	2304      	movs	r3, #4
 8002f34:	e008      	b.n	8002f48 <HAL_GPIO_Init+0x204>
 8002f36:	2307      	movs	r3, #7
 8002f38:	e006      	b.n	8002f48 <HAL_GPIO_Init+0x204>
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e004      	b.n	8002f48 <HAL_GPIO_Init+0x204>
 8002f3e:	2302      	movs	r3, #2
 8002f40:	e002      	b.n	8002f48 <HAL_GPIO_Init+0x204>
 8002f42:	2301      	movs	r3, #1
 8002f44:	e000      	b.n	8002f48 <HAL_GPIO_Init+0x204>
 8002f46:	2300      	movs	r3, #0
 8002f48:	69fa      	ldr	r2, [r7, #28]
 8002f4a:	f002 0203 	and.w	r2, r2, #3
 8002f4e:	0092      	lsls	r2, r2, #2
 8002f50:	4093      	lsls	r3, r2
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f58:	4935      	ldr	r1, [pc, #212]	; (8003030 <HAL_GPIO_Init+0x2ec>)
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	089b      	lsrs	r3, r3, #2
 8002f5e:	3302      	adds	r3, #2
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f66:	4b38      	ldr	r3, [pc, #224]	; (8003048 <HAL_GPIO_Init+0x304>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4013      	ands	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d003      	beq.n	8002f8a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f8a:	4a2f      	ldr	r2, [pc, #188]	; (8003048 <HAL_GPIO_Init+0x304>)
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002f90:	4b2d      	ldr	r3, [pc, #180]	; (8003048 <HAL_GPIO_Init+0x304>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d003      	beq.n	8002fb4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fb4:	4a24      	ldr	r2, [pc, #144]	; (8003048 <HAL_GPIO_Init+0x304>)
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fba:	4b23      	ldr	r3, [pc, #140]	; (8003048 <HAL_GPIO_Init+0x304>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	43db      	mvns	r3, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002fd6:	69ba      	ldr	r2, [r7, #24]
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fde:	4a1a      	ldr	r2, [pc, #104]	; (8003048 <HAL_GPIO_Init+0x304>)
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fe4:	4b18      	ldr	r3, [pc, #96]	; (8003048 <HAL_GPIO_Init+0x304>)
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	43db      	mvns	r3, r3
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d003      	beq.n	8003008 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	4313      	orrs	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003008:	4a0f      	ldr	r2, [pc, #60]	; (8003048 <HAL_GPIO_Init+0x304>)
 800300a:	69bb      	ldr	r3, [r7, #24]
 800300c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	3301      	adds	r3, #1
 8003012:	61fb      	str	r3, [r7, #28]
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	2b0f      	cmp	r3, #15
 8003018:	f67f aea2 	bls.w	8002d60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800301c:	bf00      	nop
 800301e:	bf00      	nop
 8003020:	3724      	adds	r7, #36	; 0x24
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	40023800 	.word	0x40023800
 8003030:	40013800 	.word	0x40013800
 8003034:	40020000 	.word	0x40020000
 8003038:	40020400 	.word	0x40020400
 800303c:	40020800 	.word	0x40020800
 8003040:	40020c00 	.word	0x40020c00
 8003044:	40021000 	.word	0x40021000
 8003048:	40013c00 	.word	0x40013c00

0800304c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	807b      	strh	r3, [r7, #2]
 8003058:	4613      	mov	r3, r2
 800305a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800305c:	787b      	ldrb	r3, [r7, #1]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003062:	887a      	ldrh	r2, [r7, #2]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003068:	e003      	b.n	8003072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800306a:	887b      	ldrh	r3, [r7, #2]
 800306c:	041a      	lsls	r2, r3, #16
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	619a      	str	r2, [r3, #24]
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
	...

08003080 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e12b      	b.n	80032ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d106      	bne.n	80030ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7ff facc 	bl	8002644 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2224      	movs	r2, #36	; 0x24
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0201 	bic.w	r2, r2, #1
 80030c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030e4:	f001 fbd8 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 80030e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	4a81      	ldr	r2, [pc, #516]	; (80032f4 <HAL_I2C_Init+0x274>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d807      	bhi.n	8003104 <HAL_I2C_Init+0x84>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4a80      	ldr	r2, [pc, #512]	; (80032f8 <HAL_I2C_Init+0x278>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	bf94      	ite	ls
 80030fc:	2301      	movls	r3, #1
 80030fe:	2300      	movhi	r3, #0
 8003100:	b2db      	uxtb	r3, r3
 8003102:	e006      	b.n	8003112 <HAL_I2C_Init+0x92>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	4a7d      	ldr	r2, [pc, #500]	; (80032fc <HAL_I2C_Init+0x27c>)
 8003108:	4293      	cmp	r3, r2
 800310a:	bf94      	ite	ls
 800310c:	2301      	movls	r3, #1
 800310e:	2300      	movhi	r3, #0
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e0e7      	b.n	80032ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	4a78      	ldr	r2, [pc, #480]	; (8003300 <HAL_I2C_Init+0x280>)
 800311e:	fba2 2303 	umull	r2, r3, r2, r3
 8003122:	0c9b      	lsrs	r3, r3, #18
 8003124:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	430a      	orrs	r2, r1
 8003138:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	4a6a      	ldr	r2, [pc, #424]	; (80032f4 <HAL_I2C_Init+0x274>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d802      	bhi.n	8003154 <HAL_I2C_Init+0xd4>
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	3301      	adds	r3, #1
 8003152:	e009      	b.n	8003168 <HAL_I2C_Init+0xe8>
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800315a:	fb02 f303 	mul.w	r3, r2, r3
 800315e:	4a69      	ldr	r2, [pc, #420]	; (8003304 <HAL_I2C_Init+0x284>)
 8003160:	fba2 2303 	umull	r2, r3, r2, r3
 8003164:	099b      	lsrs	r3, r3, #6
 8003166:	3301      	adds	r3, #1
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6812      	ldr	r2, [r2, #0]
 800316c:	430b      	orrs	r3, r1
 800316e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800317a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	495c      	ldr	r1, [pc, #368]	; (80032f4 <HAL_I2C_Init+0x274>)
 8003184:	428b      	cmp	r3, r1
 8003186:	d819      	bhi.n	80031bc <HAL_I2C_Init+0x13c>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	1e59      	subs	r1, r3, #1
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	fbb1 f3f3 	udiv	r3, r1, r3
 8003196:	1c59      	adds	r1, r3, #1
 8003198:	f640 73fc 	movw	r3, #4092	; 0xffc
 800319c:	400b      	ands	r3, r1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d00a      	beq.n	80031b8 <HAL_I2C_Init+0x138>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1e59      	subs	r1, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80031b0:	3301      	adds	r3, #1
 80031b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b6:	e051      	b.n	800325c <HAL_I2C_Init+0x1dc>
 80031b8:	2304      	movs	r3, #4
 80031ba:	e04f      	b.n	800325c <HAL_I2C_Init+0x1dc>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d111      	bne.n	80031e8 <HAL_I2C_Init+0x168>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1e58      	subs	r0, r3, #1
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6859      	ldr	r1, [r3, #4]
 80031cc:	460b      	mov	r3, r1
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	440b      	add	r3, r1
 80031d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d6:	3301      	adds	r3, #1
 80031d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031dc:	2b00      	cmp	r3, #0
 80031de:	bf0c      	ite	eq
 80031e0:	2301      	moveq	r3, #1
 80031e2:	2300      	movne	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	e012      	b.n	800320e <HAL_I2C_Init+0x18e>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	1e58      	subs	r0, r3, #1
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6859      	ldr	r1, [r3, #4]
 80031f0:	460b      	mov	r3, r1
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	0099      	lsls	r1, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80031fe:	3301      	adds	r3, #1
 8003200:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003204:	2b00      	cmp	r3, #0
 8003206:	bf0c      	ite	eq
 8003208:	2301      	moveq	r3, #1
 800320a:	2300      	movne	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <HAL_I2C_Init+0x196>
 8003212:	2301      	movs	r3, #1
 8003214:	e022      	b.n	800325c <HAL_I2C_Init+0x1dc>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10e      	bne.n	800323c <HAL_I2C_Init+0x1bc>
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	1e58      	subs	r0, r3, #1
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6859      	ldr	r1, [r3, #4]
 8003226:	460b      	mov	r3, r1
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	440b      	add	r3, r1
 800322c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003230:	3301      	adds	r3, #1
 8003232:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003236:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800323a:	e00f      	b.n	800325c <HAL_I2C_Init+0x1dc>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	1e58      	subs	r0, r3, #1
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6859      	ldr	r1, [r3, #4]
 8003244:	460b      	mov	r3, r1
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	0099      	lsls	r1, r3, #2
 800324c:	440b      	add	r3, r1
 800324e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003252:	3301      	adds	r3, #1
 8003254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003258:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	6809      	ldr	r1, [r1, #0]
 8003260:	4313      	orrs	r3, r2
 8003262:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69da      	ldr	r2, [r3, #28]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	431a      	orrs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	430a      	orrs	r2, r1
 800327e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800328a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6911      	ldr	r1, [r2, #16]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	68d2      	ldr	r2, [r2, #12]
 8003296:	4311      	orrs	r1, r2
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	430b      	orrs	r3, r1
 800329e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695a      	ldr	r2, [r3, #20]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	431a      	orrs	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	430a      	orrs	r2, r1
 80032ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f042 0201 	orr.w	r2, r2, #1
 80032ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2220      	movs	r2, #32
 80032d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	000186a0 	.word	0x000186a0
 80032f8:	001e847f 	.word	0x001e847f
 80032fc:	003d08ff 	.word	0x003d08ff
 8003300:	431bde83 	.word	0x431bde83
 8003304:	10624dd3 	.word	0x10624dd3

08003308 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b088      	sub	sp, #32
 800330c:	af02      	add	r7, sp, #8
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	4608      	mov	r0, r1
 8003312:	4611      	mov	r1, r2
 8003314:	461a      	mov	r2, r3
 8003316:	4603      	mov	r3, r0
 8003318:	817b      	strh	r3, [r7, #10]
 800331a:	460b      	mov	r3, r1
 800331c:	813b      	strh	r3, [r7, #8]
 800331e:	4613      	mov	r3, r2
 8003320:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003322:	f7ff fbf9 	bl	8002b18 <HAL_GetTick>
 8003326:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b20      	cmp	r3, #32
 8003332:	f040 80d9 	bne.w	80034e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	9300      	str	r3, [sp, #0]
 800333a:	2319      	movs	r3, #25
 800333c:	2201      	movs	r2, #1
 800333e:	496d      	ldr	r1, [pc, #436]	; (80034f4 <HAL_I2C_Mem_Write+0x1ec>)
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 fc7f 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800334c:	2302      	movs	r3, #2
 800334e:	e0cc      	b.n	80034ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003356:	2b01      	cmp	r3, #1
 8003358:	d101      	bne.n	800335e <HAL_I2C_Mem_Write+0x56>
 800335a:	2302      	movs	r3, #2
 800335c:	e0c5      	b.n	80034ea <HAL_I2C_Mem_Write+0x1e2>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b01      	cmp	r3, #1
 8003372:	d007      	beq.n	8003384 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 0201 	orr.w	r2, r2, #1
 8003382:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003392:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2221      	movs	r2, #33	; 0x21
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2240      	movs	r2, #64	; 0x40
 80033a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6a3a      	ldr	r2, [r7, #32]
 80033ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ba:	b29a      	uxth	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	4a4d      	ldr	r2, [pc, #308]	; (80034f8 <HAL_I2C_Mem_Write+0x1f0>)
 80033c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033c6:	88f8      	ldrh	r0, [r7, #6]
 80033c8:	893a      	ldrh	r2, [r7, #8]
 80033ca:	8979      	ldrh	r1, [r7, #10]
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	9301      	str	r3, [sp, #4]
 80033d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	4603      	mov	r3, r0
 80033d6:	68f8      	ldr	r0, [r7, #12]
 80033d8:	f000 fab6 	bl	8003948 <I2C_RequestMemoryWrite>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d052      	beq.n	8003488 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e081      	b.n	80034ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fd00 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00d      	beq.n	8003412 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d107      	bne.n	800340e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800340c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e06b      	b.n	80034ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003416:	781a      	ldrb	r2, [r3, #0]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003422:	1c5a      	adds	r2, r3, #1
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003438:	b29b      	uxth	r3, r3
 800343a:	3b01      	subs	r3, #1
 800343c:	b29a      	uxth	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	695b      	ldr	r3, [r3, #20]
 8003448:	f003 0304 	and.w	r3, r3, #4
 800344c:	2b04      	cmp	r3, #4
 800344e:	d11b      	bne.n	8003488 <HAL_I2C_Mem_Write+0x180>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003454:	2b00      	cmp	r3, #0
 8003456:	d017      	beq.n	8003488 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345c:	781a      	ldrb	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	1c5a      	adds	r2, r3, #1
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003472:	3b01      	subs	r3, #1
 8003474:	b29a      	uxth	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800347e:	b29b      	uxth	r3, r3
 8003480:	3b01      	subs	r3, #1
 8003482:	b29a      	uxth	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348c:	2b00      	cmp	r3, #0
 800348e:	d1aa      	bne.n	80033e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f000 fcec 	bl	8003e72 <I2C_WaitOnBTFFlagUntilTimeout>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00d      	beq.n	80034bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a4:	2b04      	cmp	r3, #4
 80034a6:	d107      	bne.n	80034b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e016      	b.n	80034ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034e4:	2300      	movs	r3, #0
 80034e6:	e000      	b.n	80034ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80034e8:	2302      	movs	r3, #2
  }
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3718      	adds	r7, #24
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	00100002 	.word	0x00100002
 80034f8:	ffff0000 	.word	0xffff0000

080034fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b08c      	sub	sp, #48	; 0x30
 8003500:	af02      	add	r7, sp, #8
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	4608      	mov	r0, r1
 8003506:	4611      	mov	r1, r2
 8003508:	461a      	mov	r2, r3
 800350a:	4603      	mov	r3, r0
 800350c:	817b      	strh	r3, [r7, #10]
 800350e:	460b      	mov	r3, r1
 8003510:	813b      	strh	r3, [r7, #8]
 8003512:	4613      	mov	r3, r2
 8003514:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003516:	f7ff faff 	bl	8002b18 <HAL_GetTick>
 800351a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b20      	cmp	r3, #32
 8003526:	f040 8208 	bne.w	800393a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	2319      	movs	r3, #25
 8003530:	2201      	movs	r2, #1
 8003532:	497b      	ldr	r1, [pc, #492]	; (8003720 <HAL_I2C_Mem_Read+0x224>)
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 fb85 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003540:	2302      	movs	r3, #2
 8003542:	e1fb      	b.n	800393c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800354a:	2b01      	cmp	r3, #1
 800354c:	d101      	bne.n	8003552 <HAL_I2C_Mem_Read+0x56>
 800354e:	2302      	movs	r3, #2
 8003550:	e1f4      	b.n	800393c <HAL_I2C_Mem_Read+0x440>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0301 	and.w	r3, r3, #1
 8003564:	2b01      	cmp	r3, #1
 8003566:	d007      	beq.n	8003578 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f042 0201 	orr.w	r2, r2, #1
 8003576:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003586:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2222      	movs	r2, #34	; 0x22
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2240      	movs	r2, #64	; 0x40
 8003594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80035a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4a5b      	ldr	r2, [pc, #364]	; (8003724 <HAL_I2C_Mem_Read+0x228>)
 80035b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035ba:	88f8      	ldrh	r0, [r7, #6]
 80035bc:	893a      	ldrh	r2, [r7, #8]
 80035be:	8979      	ldrh	r1, [r7, #10]
 80035c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c2:	9301      	str	r3, [sp, #4]
 80035c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	4603      	mov	r3, r0
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 fa52 	bl	8003a74 <I2C_RequestMemoryRead>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e1b0      	b.n	800393c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d113      	bne.n	800360a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035e2:	2300      	movs	r3, #0
 80035e4:	623b      	str	r3, [r7, #32]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	623b      	str	r3, [r7, #32]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	623b      	str	r3, [r7, #32]
 80035f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	e184      	b.n	8003914 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800360e:	2b01      	cmp	r3, #1
 8003610:	d11b      	bne.n	800364a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003620:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003622:	2300      	movs	r3, #0
 8003624:	61fb      	str	r3, [r7, #28]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	61fb      	str	r3, [r7, #28]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	61fb      	str	r3, [r7, #28]
 8003636:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	e164      	b.n	8003914 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364e:	2b02      	cmp	r3, #2
 8003650:	d11b      	bne.n	800368a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003660:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003670:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003672:	2300      	movs	r3, #0
 8003674:	61bb      	str	r3, [r7, #24]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	61bb      	str	r3, [r7, #24]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	61bb      	str	r3, [r7, #24]
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	e144      	b.n	8003914 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	617b      	str	r3, [r7, #20]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	617b      	str	r3, [r7, #20]
 800369e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80036a0:	e138      	b.n	8003914 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a6:	2b03      	cmp	r3, #3
 80036a8:	f200 80f1 	bhi.w	800388e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d123      	bne.n	80036fc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f000 fc1b 	bl	8003ef4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d001      	beq.n	80036c8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e139      	b.n	800393c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	691a      	ldr	r2, [r3, #16]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d2:	b2d2      	uxtb	r2, r2
 80036d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036da:	1c5a      	adds	r2, r3, #1
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	3b01      	subs	r3, #1
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036fa:	e10b      	b.n	8003914 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003700:	2b02      	cmp	r3, #2
 8003702:	d14e      	bne.n	80037a2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800370a:	2200      	movs	r2, #0
 800370c:	4906      	ldr	r1, [pc, #24]	; (8003728 <HAL_I2C_Mem_Read+0x22c>)
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f000 fa98 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d008      	beq.n	800372c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e10e      	b.n	800393c <HAL_I2C_Mem_Read+0x440>
 800371e:	bf00      	nop
 8003720:	00100002 	.word	0x00100002
 8003724:	ffff0000 	.word	0xffff0000
 8003728:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800373a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	691a      	ldr	r2, [r3, #16]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003746:	b2d2      	uxtb	r2, r2
 8003748:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	1c5a      	adds	r2, r3, #1
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003758:	3b01      	subs	r3, #1
 800375a:	b29a      	uxth	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003764:	b29b      	uxth	r3, r3
 8003766:	3b01      	subs	r3, #1
 8003768:	b29a      	uxth	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	691a      	ldr	r2, [r3, #16]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800378a:	3b01      	subs	r3, #1
 800378c:	b29a      	uxth	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003796:	b29b      	uxth	r3, r3
 8003798:	3b01      	subs	r3, #1
 800379a:	b29a      	uxth	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037a0:	e0b8      	b.n	8003914 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a4:	9300      	str	r3, [sp, #0]
 80037a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037a8:	2200      	movs	r2, #0
 80037aa:	4966      	ldr	r1, [pc, #408]	; (8003944 <HAL_I2C_Mem_Read+0x448>)
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f000 fa49 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d001      	beq.n	80037bc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e0bf      	b.n	800393c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	691a      	ldr	r2, [r3, #16]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d6:	b2d2      	uxtb	r2, r2
 80037d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037de:	1c5a      	adds	r2, r3, #1
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e8:	3b01      	subs	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003804:	2200      	movs	r2, #0
 8003806:	494f      	ldr	r1, [pc, #316]	; (8003944 <HAL_I2C_Mem_Read+0x448>)
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 fa1b 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e091      	b.n	800393c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003826:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	691a      	ldr	r2, [r3, #16]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003832:	b2d2      	uxtb	r2, r2
 8003834:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383a:	1c5a      	adds	r2, r3, #1
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003844:	3b01      	subs	r3, #1
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003850:	b29b      	uxth	r3, r3
 8003852:	3b01      	subs	r3, #1
 8003854:	b29a      	uxth	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	691a      	ldr	r2, [r3, #16]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003864:	b2d2      	uxtb	r2, r2
 8003866:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386c:	1c5a      	adds	r2, r3, #1
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003876:	3b01      	subs	r3, #1
 8003878:	b29a      	uxth	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003882:	b29b      	uxth	r3, r3
 8003884:	3b01      	subs	r3, #1
 8003886:	b29a      	uxth	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800388c:	e042      	b.n	8003914 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800388e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003890:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f000 fb2e 	bl	8003ef4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e04c      	b.n	800393c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	691a      	ldr	r2, [r3, #16]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ac:	b2d2      	uxtb	r2, r2
 80038ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	1c5a      	adds	r2, r3, #1
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038be:	3b01      	subs	r3, #1
 80038c0:	b29a      	uxth	r2, r3
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	f003 0304 	and.w	r3, r3, #4
 80038de:	2b04      	cmp	r3, #4
 80038e0:	d118      	bne.n	8003914 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	691a      	ldr	r2, [r3, #16]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	b2d2      	uxtb	r2, r2
 80038ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	1c5a      	adds	r2, r3, #1
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038fe:	3b01      	subs	r3, #1
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800390a:	b29b      	uxth	r3, r3
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003918:	2b00      	cmp	r3, #0
 800391a:	f47f aec2 	bne.w	80036a2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2220      	movs	r2, #32
 8003922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003936:	2300      	movs	r3, #0
 8003938:	e000      	b.n	800393c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800393a:	2302      	movs	r3, #2
  }
}
 800393c:	4618      	mov	r0, r3
 800393e:	3728      	adds	r7, #40	; 0x28
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	00010004 	.word	0x00010004

08003948 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af02      	add	r7, sp, #8
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	4608      	mov	r0, r1
 8003952:	4611      	mov	r1, r2
 8003954:	461a      	mov	r2, r3
 8003956:	4603      	mov	r3, r0
 8003958:	817b      	strh	r3, [r7, #10]
 800395a:	460b      	mov	r3, r1
 800395c:	813b      	strh	r3, [r7, #8]
 800395e:	4613      	mov	r3, r2
 8003960:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003970:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	2200      	movs	r2, #0
 800397a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 f960 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00d      	beq.n	80039a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003994:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003998:	d103      	bne.n	80039a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e05f      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039a6:	897b      	ldrh	r3, [r7, #10]
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	461a      	mov	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b8:	6a3a      	ldr	r2, [r7, #32]
 80039ba:	492d      	ldr	r1, [pc, #180]	; (8003a70 <I2C_RequestMemoryWrite+0x128>)
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 f998 	bl	8003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e04c      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	617b      	str	r3, [r7, #20]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	617b      	str	r3, [r7, #20]
 80039e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e4:	6a39      	ldr	r1, [r7, #32]
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 fa02 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00d      	beq.n	8003a0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d107      	bne.n	8003a0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e02b      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d105      	bne.n	8003a20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a14:	893b      	ldrh	r3, [r7, #8]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	611a      	str	r2, [r3, #16]
 8003a1e:	e021      	b.n	8003a64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a20:	893b      	ldrh	r3, [r7, #8]
 8003a22:	0a1b      	lsrs	r3, r3, #8
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a30:	6a39      	ldr	r1, [r7, #32]
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f9dc 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00d      	beq.n	8003a5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d107      	bne.n	8003a56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e005      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a5a:	893b      	ldrh	r3, [r7, #8]
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	00010002 	.word	0x00010002

08003a74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b088      	sub	sp, #32
 8003a78:	af02      	add	r7, sp, #8
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	4608      	mov	r0, r1
 8003a7e:	4611      	mov	r1, r2
 8003a80:	461a      	mov	r2, r3
 8003a82:	4603      	mov	r3, r0
 8003a84:	817b      	strh	r3, [r7, #10]
 8003a86:	460b      	mov	r3, r1
 8003a88:	813b      	strh	r3, [r7, #8]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 f8c2 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00d      	beq.n	8003ae2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ad4:	d103      	bne.n	8003ade <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003adc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e0aa      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ae2:	897b      	ldrh	r3, [r7, #10]
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003af0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	6a3a      	ldr	r2, [r7, #32]
 8003af6:	4952      	ldr	r1, [pc, #328]	; (8003c40 <I2C_RequestMemoryRead+0x1cc>)
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 f8fa 	bl	8003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e097      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	617b      	str	r3, [r7, #20]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b20:	6a39      	ldr	r1, [r7, #32]
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 f964 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00d      	beq.n	8003b4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	d107      	bne.n	8003b46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e076      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b4a:	88fb      	ldrh	r3, [r7, #6]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d105      	bne.n	8003b5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b50:	893b      	ldrh	r3, [r7, #8]
 8003b52:	b2da      	uxtb	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	611a      	str	r2, [r3, #16]
 8003b5a:	e021      	b.n	8003ba0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b5c:	893b      	ldrh	r3, [r7, #8]
 8003b5e:	0a1b      	lsrs	r3, r3, #8
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	b2da      	uxtb	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b6c:	6a39      	ldr	r1, [r7, #32]
 8003b6e:	68f8      	ldr	r0, [r7, #12]
 8003b70:	f000 f93e 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00d      	beq.n	8003b96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d107      	bne.n	8003b92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e050      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b96:	893b      	ldrh	r3, [r7, #8]
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ba2:	6a39      	ldr	r1, [r7, #32]
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f000 f923 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00d      	beq.n	8003bcc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d107      	bne.n	8003bc8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bc6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e035      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bda:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	6a3b      	ldr	r3, [r7, #32]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 f82b 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00d      	beq.n	8003c10 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c02:	d103      	bne.n	8003c0c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c0a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e013      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c10:	897b      	ldrh	r3, [r7, #10]
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	f043 0301 	orr.w	r3, r3, #1
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c22:	6a3a      	ldr	r2, [r7, #32]
 8003c24:	4906      	ldr	r1, [pc, #24]	; (8003c40 <I2C_RequestMemoryRead+0x1cc>)
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f000 f863 	bl	8003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e000      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	00010002 	.word	0x00010002

08003c44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	4613      	mov	r3, r2
 8003c52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c54:	e025      	b.n	8003ca2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c5c:	d021      	beq.n	8003ca2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5e:	f7fe ff5b 	bl	8002b18 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d302      	bcc.n	8003c74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d116      	bne.n	8003ca2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	f043 0220 	orr.w	r2, r3, #32
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e023      	b.n	8003cea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	0c1b      	lsrs	r3, r3, #16
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d10d      	bne.n	8003cc8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	43da      	mvns	r2, r3
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	bf0c      	ite	eq
 8003cbe:	2301      	moveq	r3, #1
 8003cc0:	2300      	movne	r3, #0
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	e00c      	b.n	8003ce2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	43da      	mvns	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	bf0c      	ite	eq
 8003cda:	2301      	moveq	r3, #1
 8003cdc:	2300      	movne	r3, #0
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	79fb      	ldrb	r3, [r7, #7]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d0b6      	beq.n	8003c56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b084      	sub	sp, #16
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	60f8      	str	r0, [r7, #12]
 8003cfa:	60b9      	str	r1, [r7, #8]
 8003cfc:	607a      	str	r2, [r7, #4]
 8003cfe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d00:	e051      	b.n	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d10:	d123      	bne.n	8003d5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2220      	movs	r2, #32
 8003d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d46:	f043 0204 	orr.w	r2, r3, #4
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e046      	b.n	8003de8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d60:	d021      	beq.n	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d62:	f7fe fed9 	bl	8002b18 <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d302      	bcc.n	8003d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d116      	bne.n	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2220      	movs	r2, #32
 8003d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d92:	f043 0220 	orr.w	r2, r3, #32
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e020      	b.n	8003de8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	0c1b      	lsrs	r3, r3, #16
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d10c      	bne.n	8003dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	43da      	mvns	r2, r3
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	bf14      	ite	ne
 8003dc2:	2301      	movne	r3, #1
 8003dc4:	2300      	moveq	r3, #0
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	e00b      	b.n	8003de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	43da      	mvns	r2, r3
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	bf14      	ite	ne
 8003ddc:	2301      	movne	r3, #1
 8003dde:	2300      	moveq	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d18d      	bne.n	8003d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3710      	adds	r7, #16
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dfc:	e02d      	b.n	8003e5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 f8ce 	bl	8003fa0 <I2C_IsAcknowledgeFailed>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e02d      	b.n	8003e6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e14:	d021      	beq.n	8003e5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e16:	f7fe fe7f 	bl	8002b18 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	68ba      	ldr	r2, [r7, #8]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d302      	bcc.n	8003e2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d116      	bne.n	8003e5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2220      	movs	r2, #32
 8003e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	f043 0220 	orr.w	r2, r3, #32
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e007      	b.n	8003e6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e64:	2b80      	cmp	r3, #128	; 0x80
 8003e66:	d1ca      	bne.n	8003dfe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b084      	sub	sp, #16
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	60f8      	str	r0, [r7, #12]
 8003e7a:	60b9      	str	r1, [r7, #8]
 8003e7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e7e:	e02d      	b.n	8003edc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 f88d 	bl	8003fa0 <I2C_IsAcknowledgeFailed>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e02d      	b.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e96:	d021      	beq.n	8003edc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e98:	f7fe fe3e 	bl	8002b18 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	68ba      	ldr	r2, [r7, #8]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d302      	bcc.n	8003eae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d116      	bne.n	8003edc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec8:	f043 0220 	orr.w	r2, r3, #32
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e007      	b.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	f003 0304 	and.w	r3, r3, #4
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d1ca      	bne.n	8003e80 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f00:	e042      	b.n	8003f88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f003 0310 	and.w	r3, r3, #16
 8003f0c:	2b10      	cmp	r3, #16
 8003f0e:	d119      	bne.n	8003f44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f06f 0210 	mvn.w	r2, #16
 8003f18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2220      	movs	r2, #32
 8003f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e029      	b.n	8003f98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f44:	f7fe fde8 	bl	8002b18 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d302      	bcc.n	8003f5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d116      	bne.n	8003f88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2220      	movs	r2, #32
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f74:	f043 0220 	orr.w	r2, r3, #32
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e007      	b.n	8003f98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f92:	2b40      	cmp	r3, #64	; 0x40
 8003f94:	d1b5      	bne.n	8003f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb6:	d11b      	bne.n	8003ff0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fc0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fdc:	f043 0204 	orr.w	r2, r3, #4
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e000      	b.n	8003ff2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
	...

08004000 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d101      	bne.n	8004012 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e264      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0301 	and.w	r3, r3, #1
 800401a:	2b00      	cmp	r3, #0
 800401c:	d075      	beq.n	800410a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800401e:	4ba3      	ldr	r3, [pc, #652]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 030c 	and.w	r3, r3, #12
 8004026:	2b04      	cmp	r3, #4
 8004028:	d00c      	beq.n	8004044 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800402a:	4ba0      	ldr	r3, [pc, #640]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004032:	2b08      	cmp	r3, #8
 8004034:	d112      	bne.n	800405c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004036:	4b9d      	ldr	r3, [pc, #628]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800403e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004042:	d10b      	bne.n	800405c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004044:	4b99      	ldr	r3, [pc, #612]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d05b      	beq.n	8004108 <HAL_RCC_OscConfig+0x108>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d157      	bne.n	8004108 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e23f      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004064:	d106      	bne.n	8004074 <HAL_RCC_OscConfig+0x74>
 8004066:	4b91      	ldr	r3, [pc, #580]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a90      	ldr	r2, [pc, #576]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 800406c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004070:	6013      	str	r3, [r2, #0]
 8004072:	e01d      	b.n	80040b0 <HAL_RCC_OscConfig+0xb0>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800407c:	d10c      	bne.n	8004098 <HAL_RCC_OscConfig+0x98>
 800407e:	4b8b      	ldr	r3, [pc, #556]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a8a      	ldr	r2, [pc, #552]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004084:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004088:	6013      	str	r3, [r2, #0]
 800408a:	4b88      	ldr	r3, [pc, #544]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a87      	ldr	r2, [pc, #540]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004094:	6013      	str	r3, [r2, #0]
 8004096:	e00b      	b.n	80040b0 <HAL_RCC_OscConfig+0xb0>
 8004098:	4b84      	ldr	r3, [pc, #528]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a83      	ldr	r2, [pc, #524]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 800409e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040a2:	6013      	str	r3, [r2, #0]
 80040a4:	4b81      	ldr	r3, [pc, #516]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a80      	ldr	r2, [pc, #512]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 80040aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d013      	beq.n	80040e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b8:	f7fe fd2e 	bl	8002b18 <HAL_GetTick>
 80040bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040be:	e008      	b.n	80040d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040c0:	f7fe fd2a 	bl	8002b18 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b64      	cmp	r3, #100	; 0x64
 80040cc:	d901      	bls.n	80040d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e204      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d2:	4b76      	ldr	r3, [pc, #472]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d0f0      	beq.n	80040c0 <HAL_RCC_OscConfig+0xc0>
 80040de:	e014      	b.n	800410a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e0:	f7fe fd1a 	bl	8002b18 <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040e6:	e008      	b.n	80040fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040e8:	f7fe fd16 	bl	8002b18 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b64      	cmp	r3, #100	; 0x64
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e1f0      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040fa:	4b6c      	ldr	r3, [pc, #432]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1f0      	bne.n	80040e8 <HAL_RCC_OscConfig+0xe8>
 8004106:	e000      	b.n	800410a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004108:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d063      	beq.n	80041de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004116:	4b65      	ldr	r3, [pc, #404]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f003 030c 	and.w	r3, r3, #12
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00b      	beq.n	800413a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004122:	4b62      	ldr	r3, [pc, #392]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800412a:	2b08      	cmp	r3, #8
 800412c:	d11c      	bne.n	8004168 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800412e:	4b5f      	ldr	r3, [pc, #380]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d116      	bne.n	8004168 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800413a:	4b5c      	ldr	r3, [pc, #368]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d005      	beq.n	8004152 <HAL_RCC_OscConfig+0x152>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d001      	beq.n	8004152 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e1c4      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004152:	4b56      	ldr	r3, [pc, #344]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	4952      	ldr	r1, [pc, #328]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004162:	4313      	orrs	r3, r2
 8004164:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004166:	e03a      	b.n	80041de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d020      	beq.n	80041b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004170:	4b4f      	ldr	r3, [pc, #316]	; (80042b0 <HAL_RCC_OscConfig+0x2b0>)
 8004172:	2201      	movs	r2, #1
 8004174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004176:	f7fe fccf 	bl	8002b18 <HAL_GetTick>
 800417a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800417e:	f7fe fccb 	bl	8002b18 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e1a5      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004190:	4b46      	ldr	r3, [pc, #280]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0302 	and.w	r3, r3, #2
 8004198:	2b00      	cmp	r3, #0
 800419a:	d0f0      	beq.n	800417e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800419c:	4b43      	ldr	r3, [pc, #268]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	4940      	ldr	r1, [pc, #256]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 80041ac:	4313      	orrs	r3, r2
 80041ae:	600b      	str	r3, [r1, #0]
 80041b0:	e015      	b.n	80041de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041b2:	4b3f      	ldr	r3, [pc, #252]	; (80042b0 <HAL_RCC_OscConfig+0x2b0>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b8:	f7fe fcae 	bl	8002b18 <HAL_GetTick>
 80041bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041be:	e008      	b.n	80041d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041c0:	f7fe fcaa 	bl	8002b18 <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e184      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041d2:	4b36      	ldr	r3, [pc, #216]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1f0      	bne.n	80041c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0308 	and.w	r3, r3, #8
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d030      	beq.n	800424c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d016      	beq.n	8004220 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041f2:	4b30      	ldr	r3, [pc, #192]	; (80042b4 <HAL_RCC_OscConfig+0x2b4>)
 80041f4:	2201      	movs	r2, #1
 80041f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f8:	f7fe fc8e 	bl	8002b18 <HAL_GetTick>
 80041fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041fe:	e008      	b.n	8004212 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004200:	f7fe fc8a 	bl	8002b18 <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	2b02      	cmp	r3, #2
 800420c:	d901      	bls.n	8004212 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e164      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004212:	4b26      	ldr	r3, [pc, #152]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004214:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0f0      	beq.n	8004200 <HAL_RCC_OscConfig+0x200>
 800421e:	e015      	b.n	800424c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004220:	4b24      	ldr	r3, [pc, #144]	; (80042b4 <HAL_RCC_OscConfig+0x2b4>)
 8004222:	2200      	movs	r2, #0
 8004224:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004226:	f7fe fc77 	bl	8002b18 <HAL_GetTick>
 800422a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800422c:	e008      	b.n	8004240 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800422e:	f7fe fc73 	bl	8002b18 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e14d      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004240:	4b1a      	ldr	r3, [pc, #104]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004242:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1f0      	bne.n	800422e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	2b00      	cmp	r3, #0
 8004256:	f000 80a0 	beq.w	800439a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800425a:	2300      	movs	r3, #0
 800425c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800425e:	4b13      	ldr	r3, [pc, #76]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10f      	bne.n	800428a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800426a:	2300      	movs	r3, #0
 800426c:	60bb      	str	r3, [r7, #8]
 800426e:	4b0f      	ldr	r3, [pc, #60]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004272:	4a0e      	ldr	r2, [pc, #56]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 8004274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004278:	6413      	str	r3, [r2, #64]	; 0x40
 800427a:	4b0c      	ldr	r3, [pc, #48]	; (80042ac <HAL_RCC_OscConfig+0x2ac>)
 800427c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004282:	60bb      	str	r3, [r7, #8]
 8004284:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004286:	2301      	movs	r3, #1
 8004288:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800428a:	4b0b      	ldr	r3, [pc, #44]	; (80042b8 <HAL_RCC_OscConfig+0x2b8>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004292:	2b00      	cmp	r3, #0
 8004294:	d121      	bne.n	80042da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004296:	4b08      	ldr	r3, [pc, #32]	; (80042b8 <HAL_RCC_OscConfig+0x2b8>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a07      	ldr	r2, [pc, #28]	; (80042b8 <HAL_RCC_OscConfig+0x2b8>)
 800429c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042a2:	f7fe fc39 	bl	8002b18 <HAL_GetTick>
 80042a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a8:	e011      	b.n	80042ce <HAL_RCC_OscConfig+0x2ce>
 80042aa:	bf00      	nop
 80042ac:	40023800 	.word	0x40023800
 80042b0:	42470000 	.word	0x42470000
 80042b4:	42470e80 	.word	0x42470e80
 80042b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042bc:	f7fe fc2c 	bl	8002b18 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e106      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ce:	4b85      	ldr	r3, [pc, #532]	; (80044e4 <HAL_RCC_OscConfig+0x4e4>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d0f0      	beq.n	80042bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d106      	bne.n	80042f0 <HAL_RCC_OscConfig+0x2f0>
 80042e2:	4b81      	ldr	r3, [pc, #516]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 80042e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e6:	4a80      	ldr	r2, [pc, #512]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	6713      	str	r3, [r2, #112]	; 0x70
 80042ee:	e01c      	b.n	800432a <HAL_RCC_OscConfig+0x32a>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	2b05      	cmp	r3, #5
 80042f6:	d10c      	bne.n	8004312 <HAL_RCC_OscConfig+0x312>
 80042f8:	4b7b      	ldr	r3, [pc, #492]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 80042fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042fc:	4a7a      	ldr	r2, [pc, #488]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 80042fe:	f043 0304 	orr.w	r3, r3, #4
 8004302:	6713      	str	r3, [r2, #112]	; 0x70
 8004304:	4b78      	ldr	r3, [pc, #480]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004308:	4a77      	ldr	r2, [pc, #476]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 800430a:	f043 0301 	orr.w	r3, r3, #1
 800430e:	6713      	str	r3, [r2, #112]	; 0x70
 8004310:	e00b      	b.n	800432a <HAL_RCC_OscConfig+0x32a>
 8004312:	4b75      	ldr	r3, [pc, #468]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	4a74      	ldr	r2, [pc, #464]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004318:	f023 0301 	bic.w	r3, r3, #1
 800431c:	6713      	str	r3, [r2, #112]	; 0x70
 800431e:	4b72      	ldr	r3, [pc, #456]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004322:	4a71      	ldr	r2, [pc, #452]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004324:	f023 0304 	bic.w	r3, r3, #4
 8004328:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d015      	beq.n	800435e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004332:	f7fe fbf1 	bl	8002b18 <HAL_GetTick>
 8004336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004338:	e00a      	b.n	8004350 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800433a:	f7fe fbed 	bl	8002b18 <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	f241 3288 	movw	r2, #5000	; 0x1388
 8004348:	4293      	cmp	r3, r2
 800434a:	d901      	bls.n	8004350 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	e0c5      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004350:	4b65      	ldr	r3, [pc, #404]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d0ee      	beq.n	800433a <HAL_RCC_OscConfig+0x33a>
 800435c:	e014      	b.n	8004388 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800435e:	f7fe fbdb 	bl	8002b18 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004364:	e00a      	b.n	800437c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004366:	f7fe fbd7 	bl	8002b18 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	f241 3288 	movw	r2, #5000	; 0x1388
 8004374:	4293      	cmp	r3, r2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e0af      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800437c:	4b5a      	ldr	r3, [pc, #360]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 800437e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1ee      	bne.n	8004366 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004388:	7dfb      	ldrb	r3, [r7, #23]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d105      	bne.n	800439a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800438e:	4b56      	ldr	r3, [pc, #344]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	4a55      	ldr	r2, [pc, #340]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004394:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004398:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 809b 	beq.w	80044da <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043a4:	4b50      	ldr	r3, [pc, #320]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f003 030c 	and.w	r3, r3, #12
 80043ac:	2b08      	cmp	r3, #8
 80043ae:	d05c      	beq.n	800446a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d141      	bne.n	800443c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043b8:	4b4c      	ldr	r3, [pc, #304]	; (80044ec <HAL_RCC_OscConfig+0x4ec>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043be:	f7fe fbab 	bl	8002b18 <HAL_GetTick>
 80043c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043c4:	e008      	b.n	80043d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043c6:	f7fe fba7 	bl	8002b18 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d901      	bls.n	80043d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e081      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043d8:	4b43      	ldr	r3, [pc, #268]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1f0      	bne.n	80043c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	69da      	ldr	r2, [r3, #28]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a1b      	ldr	r3, [r3, #32]
 80043ec:	431a      	orrs	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f2:	019b      	lsls	r3, r3, #6
 80043f4:	431a      	orrs	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fa:	085b      	lsrs	r3, r3, #1
 80043fc:	3b01      	subs	r3, #1
 80043fe:	041b      	lsls	r3, r3, #16
 8004400:	431a      	orrs	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004406:	061b      	lsls	r3, r3, #24
 8004408:	4937      	ldr	r1, [pc, #220]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 800440a:	4313      	orrs	r3, r2
 800440c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800440e:	4b37      	ldr	r3, [pc, #220]	; (80044ec <HAL_RCC_OscConfig+0x4ec>)
 8004410:	2201      	movs	r2, #1
 8004412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004414:	f7fe fb80 	bl	8002b18 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800441c:	f7fe fb7c 	bl	8002b18 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e056      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800442e:	4b2e      	ldr	r3, [pc, #184]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0f0      	beq.n	800441c <HAL_RCC_OscConfig+0x41c>
 800443a:	e04e      	b.n	80044da <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800443c:	4b2b      	ldr	r3, [pc, #172]	; (80044ec <HAL_RCC_OscConfig+0x4ec>)
 800443e:	2200      	movs	r2, #0
 8004440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004442:	f7fe fb69 	bl	8002b18 <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004448:	e008      	b.n	800445c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800444a:	f7fe fb65 	bl	8002b18 <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d901      	bls.n	800445c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e03f      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800445c:	4b22      	ldr	r3, [pc, #136]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1f0      	bne.n	800444a <HAL_RCC_OscConfig+0x44a>
 8004468:	e037      	b.n	80044da <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d101      	bne.n	8004476 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e032      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004476:	4b1c      	ldr	r3, [pc, #112]	; (80044e8 <HAL_RCC_OscConfig+0x4e8>)
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d028      	beq.n	80044d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800448e:	429a      	cmp	r2, r3
 8004490:	d121      	bne.n	80044d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800449c:	429a      	cmp	r2, r3
 800449e:	d11a      	bne.n	80044d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044a6:	4013      	ands	r3, r2
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044ac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d111      	bne.n	80044d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044bc:	085b      	lsrs	r3, r3, #1
 80044be:	3b01      	subs	r3, #1
 80044c0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d107      	bne.n	80044d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d001      	beq.n	80044da <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e000      	b.n	80044dc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40007000 	.word	0x40007000
 80044e8:	40023800 	.word	0x40023800
 80044ec:	42470060 	.word	0x42470060

080044f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d101      	bne.n	8004504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e0cc      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004504:	4b68      	ldr	r3, [pc, #416]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0307 	and.w	r3, r3, #7
 800450c:	683a      	ldr	r2, [r7, #0]
 800450e:	429a      	cmp	r2, r3
 8004510:	d90c      	bls.n	800452c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004512:	4b65      	ldr	r3, [pc, #404]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	b2d2      	uxtb	r2, r2
 8004518:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800451a:	4b63      	ldr	r3, [pc, #396]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	429a      	cmp	r2, r3
 8004526:	d001      	beq.n	800452c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e0b8      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d020      	beq.n	800457a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0304 	and.w	r3, r3, #4
 8004540:	2b00      	cmp	r3, #0
 8004542:	d005      	beq.n	8004550 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004544:	4b59      	ldr	r3, [pc, #356]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	4a58      	ldr	r2, [pc, #352]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 800454a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800454e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	2b00      	cmp	r3, #0
 800455a:	d005      	beq.n	8004568 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800455c:	4b53      	ldr	r3, [pc, #332]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	4a52      	ldr	r2, [pc, #328]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004562:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004566:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004568:	4b50      	ldr	r3, [pc, #320]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	494d      	ldr	r1, [pc, #308]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	4313      	orrs	r3, r2
 8004578:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	2b00      	cmp	r3, #0
 8004584:	d044      	beq.n	8004610 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d107      	bne.n	800459e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800458e:	4b47      	ldr	r3, [pc, #284]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d119      	bne.n	80045ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e07f      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d003      	beq.n	80045ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d107      	bne.n	80045be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ae:	4b3f      	ldr	r3, [pc, #252]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d109      	bne.n	80045ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e06f      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045be:	4b3b      	ldr	r3, [pc, #236]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e067      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ce:	4b37      	ldr	r3, [pc, #220]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f023 0203 	bic.w	r2, r3, #3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	4934      	ldr	r1, [pc, #208]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045e0:	f7fe fa9a 	bl	8002b18 <HAL_GetTick>
 80045e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e6:	e00a      	b.n	80045fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045e8:	f7fe fa96 	bl	8002b18 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e04f      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fe:	4b2b      	ldr	r3, [pc, #172]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 020c 	and.w	r2, r3, #12
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	429a      	cmp	r2, r3
 800460e:	d1eb      	bne.n	80045e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004610:	4b25      	ldr	r3, [pc, #148]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0307 	and.w	r3, r3, #7
 8004618:	683a      	ldr	r2, [r7, #0]
 800461a:	429a      	cmp	r2, r3
 800461c:	d20c      	bcs.n	8004638 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800461e:	4b22      	ldr	r3, [pc, #136]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	b2d2      	uxtb	r2, r2
 8004624:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004626:	4b20      	ldr	r3, [pc, #128]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 0307 	and.w	r3, r3, #7
 800462e:	683a      	ldr	r2, [r7, #0]
 8004630:	429a      	cmp	r2, r3
 8004632:	d001      	beq.n	8004638 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e032      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0304 	and.w	r3, r3, #4
 8004640:	2b00      	cmp	r3, #0
 8004642:	d008      	beq.n	8004656 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004644:	4b19      	ldr	r3, [pc, #100]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	4916      	ldr	r1, [pc, #88]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004652:	4313      	orrs	r3, r2
 8004654:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b00      	cmp	r3, #0
 8004660:	d009      	beq.n	8004676 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004662:	4b12      	ldr	r3, [pc, #72]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	00db      	lsls	r3, r3, #3
 8004670:	490e      	ldr	r1, [pc, #56]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004672:	4313      	orrs	r3, r2
 8004674:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004676:	f000 f821 	bl	80046bc <HAL_RCC_GetSysClockFreq>
 800467a:	4602      	mov	r2, r0
 800467c:	4b0b      	ldr	r3, [pc, #44]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	091b      	lsrs	r3, r3, #4
 8004682:	f003 030f 	and.w	r3, r3, #15
 8004686:	490a      	ldr	r1, [pc, #40]	; (80046b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004688:	5ccb      	ldrb	r3, [r1, r3]
 800468a:	fa22 f303 	lsr.w	r3, r2, r3
 800468e:	4a09      	ldr	r2, [pc, #36]	; (80046b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004690:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004692:	4b09      	ldr	r3, [pc, #36]	; (80046b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4618      	mov	r0, r3
 8004698:	f7fe f9fa 	bl	8002a90 <HAL_InitTick>

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	40023c00 	.word	0x40023c00
 80046ac:	40023800 	.word	0x40023800
 80046b0:	08009710 	.word	0x08009710
 80046b4:	20000008 	.word	0x20000008
 80046b8:	2000000c 	.word	0x2000000c

080046bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80046c0:	b084      	sub	sp, #16
 80046c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046c4:	2300      	movs	r3, #0
 80046c6:	607b      	str	r3, [r7, #4]
 80046c8:	2300      	movs	r3, #0
 80046ca:	60fb      	str	r3, [r7, #12]
 80046cc:	2300      	movs	r3, #0
 80046ce:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80046d0:	2300      	movs	r3, #0
 80046d2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046d4:	4b67      	ldr	r3, [pc, #412]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f003 030c 	and.w	r3, r3, #12
 80046dc:	2b08      	cmp	r3, #8
 80046de:	d00d      	beq.n	80046fc <HAL_RCC_GetSysClockFreq+0x40>
 80046e0:	2b08      	cmp	r3, #8
 80046e2:	f200 80bd 	bhi.w	8004860 <HAL_RCC_GetSysClockFreq+0x1a4>
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d002      	beq.n	80046f0 <HAL_RCC_GetSysClockFreq+0x34>
 80046ea:	2b04      	cmp	r3, #4
 80046ec:	d003      	beq.n	80046f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80046ee:	e0b7      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046f0:	4b61      	ldr	r3, [pc, #388]	; (8004878 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80046f2:	60bb      	str	r3, [r7, #8]
       break;
 80046f4:	e0b7      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80046f6:	4b61      	ldr	r3, [pc, #388]	; (800487c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80046f8:	60bb      	str	r3, [r7, #8]
      break;
 80046fa:	e0b4      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046fc:	4b5d      	ldr	r3, [pc, #372]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004704:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004706:	4b5b      	ldr	r3, [pc, #364]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d04d      	beq.n	80047ae <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004712:	4b58      	ldr	r3, [pc, #352]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	099b      	lsrs	r3, r3, #6
 8004718:	461a      	mov	r2, r3
 800471a:	f04f 0300 	mov.w	r3, #0
 800471e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004722:	f04f 0100 	mov.w	r1, #0
 8004726:	ea02 0800 	and.w	r8, r2, r0
 800472a:	ea03 0901 	and.w	r9, r3, r1
 800472e:	4640      	mov	r0, r8
 8004730:	4649      	mov	r1, r9
 8004732:	f04f 0200 	mov.w	r2, #0
 8004736:	f04f 0300 	mov.w	r3, #0
 800473a:	014b      	lsls	r3, r1, #5
 800473c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004740:	0142      	lsls	r2, r0, #5
 8004742:	4610      	mov	r0, r2
 8004744:	4619      	mov	r1, r3
 8004746:	ebb0 0008 	subs.w	r0, r0, r8
 800474a:	eb61 0109 	sbc.w	r1, r1, r9
 800474e:	f04f 0200 	mov.w	r2, #0
 8004752:	f04f 0300 	mov.w	r3, #0
 8004756:	018b      	lsls	r3, r1, #6
 8004758:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800475c:	0182      	lsls	r2, r0, #6
 800475e:	1a12      	subs	r2, r2, r0
 8004760:	eb63 0301 	sbc.w	r3, r3, r1
 8004764:	f04f 0000 	mov.w	r0, #0
 8004768:	f04f 0100 	mov.w	r1, #0
 800476c:	00d9      	lsls	r1, r3, #3
 800476e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004772:	00d0      	lsls	r0, r2, #3
 8004774:	4602      	mov	r2, r0
 8004776:	460b      	mov	r3, r1
 8004778:	eb12 0208 	adds.w	r2, r2, r8
 800477c:	eb43 0309 	adc.w	r3, r3, r9
 8004780:	f04f 0000 	mov.w	r0, #0
 8004784:	f04f 0100 	mov.w	r1, #0
 8004788:	0259      	lsls	r1, r3, #9
 800478a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800478e:	0250      	lsls	r0, r2, #9
 8004790:	4602      	mov	r2, r0
 8004792:	460b      	mov	r3, r1
 8004794:	4610      	mov	r0, r2
 8004796:	4619      	mov	r1, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	461a      	mov	r2, r3
 800479c:	f04f 0300 	mov.w	r3, #0
 80047a0:	f7fc fa5a 	bl	8000c58 <__aeabi_uldivmod>
 80047a4:	4602      	mov	r2, r0
 80047a6:	460b      	mov	r3, r1
 80047a8:	4613      	mov	r3, r2
 80047aa:	60fb      	str	r3, [r7, #12]
 80047ac:	e04a      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047ae:	4b31      	ldr	r3, [pc, #196]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	099b      	lsrs	r3, r3, #6
 80047b4:	461a      	mov	r2, r3
 80047b6:	f04f 0300 	mov.w	r3, #0
 80047ba:	f240 10ff 	movw	r0, #511	; 0x1ff
 80047be:	f04f 0100 	mov.w	r1, #0
 80047c2:	ea02 0400 	and.w	r4, r2, r0
 80047c6:	ea03 0501 	and.w	r5, r3, r1
 80047ca:	4620      	mov	r0, r4
 80047cc:	4629      	mov	r1, r5
 80047ce:	f04f 0200 	mov.w	r2, #0
 80047d2:	f04f 0300 	mov.w	r3, #0
 80047d6:	014b      	lsls	r3, r1, #5
 80047d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80047dc:	0142      	lsls	r2, r0, #5
 80047de:	4610      	mov	r0, r2
 80047e0:	4619      	mov	r1, r3
 80047e2:	1b00      	subs	r0, r0, r4
 80047e4:	eb61 0105 	sbc.w	r1, r1, r5
 80047e8:	f04f 0200 	mov.w	r2, #0
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	018b      	lsls	r3, r1, #6
 80047f2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80047f6:	0182      	lsls	r2, r0, #6
 80047f8:	1a12      	subs	r2, r2, r0
 80047fa:	eb63 0301 	sbc.w	r3, r3, r1
 80047fe:	f04f 0000 	mov.w	r0, #0
 8004802:	f04f 0100 	mov.w	r1, #0
 8004806:	00d9      	lsls	r1, r3, #3
 8004808:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800480c:	00d0      	lsls	r0, r2, #3
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	1912      	adds	r2, r2, r4
 8004814:	eb45 0303 	adc.w	r3, r5, r3
 8004818:	f04f 0000 	mov.w	r0, #0
 800481c:	f04f 0100 	mov.w	r1, #0
 8004820:	0299      	lsls	r1, r3, #10
 8004822:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004826:	0290      	lsls	r0, r2, #10
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	4610      	mov	r0, r2
 800482e:	4619      	mov	r1, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	461a      	mov	r2, r3
 8004834:	f04f 0300 	mov.w	r3, #0
 8004838:	f7fc fa0e 	bl	8000c58 <__aeabi_uldivmod>
 800483c:	4602      	mov	r2, r0
 800483e:	460b      	mov	r3, r1
 8004840:	4613      	mov	r3, r2
 8004842:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004844:	4b0b      	ldr	r3, [pc, #44]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	f003 0303 	and.w	r3, r3, #3
 800484e:	3301      	adds	r3, #1
 8004850:	005b      	lsls	r3, r3, #1
 8004852:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	fbb2 f3f3 	udiv	r3, r2, r3
 800485c:	60bb      	str	r3, [r7, #8]
      break;
 800485e:	e002      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004860:	4b05      	ldr	r3, [pc, #20]	; (8004878 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004862:	60bb      	str	r3, [r7, #8]
      break;
 8004864:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004866:	68bb      	ldr	r3, [r7, #8]
}
 8004868:	4618      	mov	r0, r3
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004872:	bf00      	nop
 8004874:	40023800 	.word	0x40023800
 8004878:	00f42400 	.word	0x00f42400
 800487c:	007a1200 	.word	0x007a1200

08004880 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004884:	4b03      	ldr	r3, [pc, #12]	; (8004894 <HAL_RCC_GetHCLKFreq+0x14>)
 8004886:	681b      	ldr	r3, [r3, #0]
}
 8004888:	4618      	mov	r0, r3
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	20000008 	.word	0x20000008

08004898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800489c:	f7ff fff0 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048a0:	4602      	mov	r2, r0
 80048a2:	4b05      	ldr	r3, [pc, #20]	; (80048b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	0a9b      	lsrs	r3, r3, #10
 80048a8:	f003 0307 	and.w	r3, r3, #7
 80048ac:	4903      	ldr	r1, [pc, #12]	; (80048bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80048ae:	5ccb      	ldrb	r3, [r1, r3]
 80048b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	40023800 	.word	0x40023800
 80048bc:	08009720 	.word	0x08009720

080048c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048c4:	f7ff ffdc 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048c8:	4602      	mov	r2, r0
 80048ca:	4b05      	ldr	r3, [pc, #20]	; (80048e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	0b5b      	lsrs	r3, r3, #13
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	4903      	ldr	r1, [pc, #12]	; (80048e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048d6:	5ccb      	ldrb	r3, [r1, r3]
 80048d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048dc:	4618      	mov	r0, r3
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40023800 	.word	0x40023800
 80048e4:	08009720 	.word	0x08009720

080048e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e07b      	b.n	80049f2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d108      	bne.n	8004914 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800490a:	d009      	beq.n	8004920 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	61da      	str	r2, [r3, #28]
 8004912:	e005      	b.n	8004920 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d106      	bne.n	8004940 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7fd feca 	bl	80026d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004956:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004968:	431a      	orrs	r2, r3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004972:	431a      	orrs	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	691b      	ldr	r3, [r3, #16]
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	431a      	orrs	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	431a      	orrs	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004990:	431a      	orrs	r2, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	69db      	ldr	r3, [r3, #28]
 8004996:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800499a:	431a      	orrs	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049a4:	ea42 0103 	orr.w	r1, r2, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ac:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	430a      	orrs	r2, r1
 80049b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	0c1b      	lsrs	r3, r3, #16
 80049be:	f003 0104 	and.w	r1, r3, #4
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c6:	f003 0210 	and.w	r2, r3, #16
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	69da      	ldr	r2, [r3, #28]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3708      	adds	r7, #8
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b088      	sub	sp, #32
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	60f8      	str	r0, [r7, #12]
 8004a02:	60b9      	str	r1, [r7, #8]
 8004a04:	603b      	str	r3, [r7, #0]
 8004a06:	4613      	mov	r3, r2
 8004a08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d101      	bne.n	8004a1c <HAL_SPI_Transmit+0x22>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	e126      	b.n	8004c6a <HAL_SPI_Transmit+0x270>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a24:	f7fe f878 	bl	8002b18 <HAL_GetTick>
 8004a28:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004a2a:	88fb      	ldrh	r3, [r7, #6]
 8004a2c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d002      	beq.n	8004a40 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004a3a:	2302      	movs	r3, #2
 8004a3c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a3e:	e10b      	b.n	8004c58 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d002      	beq.n	8004a4c <HAL_SPI_Transmit+0x52>
 8004a46:	88fb      	ldrh	r3, [r7, #6]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d102      	bne.n	8004a52 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a50:	e102      	b.n	8004c58 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2203      	movs	r2, #3
 8004a56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	88fa      	ldrh	r2, [r7, #6]
 8004a6a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	88fa      	ldrh	r2, [r7, #6]
 8004a70:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2200      	movs	r2, #0
 8004a82:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a98:	d10f      	bne.n	8004aba <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aa8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ab8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac4:	2b40      	cmp	r3, #64	; 0x40
 8004ac6:	d007      	beq.n	8004ad8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ad6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ae0:	d14b      	bne.n	8004b7a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d002      	beq.n	8004af0 <HAL_SPI_Transmit+0xf6>
 8004aea:	8afb      	ldrh	r3, [r7, #22]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d13e      	bne.n	8004b6e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af4:	881a      	ldrh	r2, [r3, #0]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b00:	1c9a      	adds	r2, r3, #2
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b14:	e02b      	b.n	8004b6e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d112      	bne.n	8004b4a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b28:	881a      	ldrh	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b34:	1c9a      	adds	r2, r3, #2
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	86da      	strh	r2, [r3, #54]	; 0x36
 8004b48:	e011      	b.n	8004b6e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b4a:	f7fd ffe5 	bl	8002b18 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d803      	bhi.n	8004b62 <HAL_SPI_Transmit+0x168>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b60:	d102      	bne.n	8004b68 <HAL_SPI_Transmit+0x16e>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d102      	bne.n	8004b6e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004b6c:	e074      	b.n	8004c58 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d1ce      	bne.n	8004b16 <HAL_SPI_Transmit+0x11c>
 8004b78:	e04c      	b.n	8004c14 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d002      	beq.n	8004b88 <HAL_SPI_Transmit+0x18e>
 8004b82:	8afb      	ldrh	r3, [r7, #22]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d140      	bne.n	8004c0a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	330c      	adds	r3, #12
 8004b92:	7812      	ldrb	r2, [r2, #0]
 8004b94:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9a:	1c5a      	adds	r2, r3, #1
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004bae:	e02c      	b.n	8004c0a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 0302 	and.w	r3, r3, #2
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d113      	bne.n	8004be6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	330c      	adds	r3, #12
 8004bc8:	7812      	ldrb	r2, [r2, #0]
 8004bca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	86da      	strh	r2, [r3, #54]	; 0x36
 8004be4:	e011      	b.n	8004c0a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004be6:	f7fd ff97 	bl	8002b18 <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	683a      	ldr	r2, [r7, #0]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d803      	bhi.n	8004bfe <HAL_SPI_Transmit+0x204>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bfc:	d102      	bne.n	8004c04 <HAL_SPI_Transmit+0x20a>
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d102      	bne.n	8004c0a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c08:	e026      	b.n	8004c58 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1cd      	bne.n	8004bb0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c14:	69ba      	ldr	r2, [r7, #24]
 8004c16:	6839      	ldr	r1, [r7, #0]
 8004c18:	68f8      	ldr	r0, [r7, #12]
 8004c1a:	f000 fbd9 	bl	80053d0 <SPI_EndRxTxTransaction>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d002      	beq.n	8004c2a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2220      	movs	r2, #32
 8004c28:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d10a      	bne.n	8004c48 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c32:	2300      	movs	r3, #0
 8004c34:	613b      	str	r3, [r7, #16]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	613b      	str	r3, [r7, #16]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	613b      	str	r3, [r7, #16]
 8004c46:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d002      	beq.n	8004c56 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	77fb      	strb	r3, [r7, #31]
 8004c54:	e000      	b.n	8004c58 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004c56:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004c68:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3720      	adds	r7, #32
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b088      	sub	sp, #32
 8004c76:	af02      	add	r7, sp, #8
 8004c78:	60f8      	str	r0, [r7, #12]
 8004c7a:	60b9      	str	r1, [r7, #8]
 8004c7c:	603b      	str	r3, [r7, #0]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c82:	2300      	movs	r3, #0
 8004c84:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c8e:	d112      	bne.n	8004cb6 <HAL_SPI_Receive+0x44>
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10e      	bne.n	8004cb6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2204      	movs	r2, #4
 8004c9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004ca0:	88fa      	ldrh	r2, [r7, #6]
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	9300      	str	r3, [sp, #0]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	68ba      	ldr	r2, [r7, #8]
 8004caa:	68b9      	ldr	r1, [r7, #8]
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 f8f1 	bl	8004e94 <HAL_SPI_TransmitReceive>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	e0ea      	b.n	8004e8c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d101      	bne.n	8004cc4 <HAL_SPI_Receive+0x52>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	e0e3      	b.n	8004e8c <HAL_SPI_Receive+0x21a>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ccc:	f7fd ff24 	bl	8002b18 <HAL_GetTick>
 8004cd0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d002      	beq.n	8004ce4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004cde:	2302      	movs	r3, #2
 8004ce0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ce2:	e0ca      	b.n	8004e7a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d002      	beq.n	8004cf0 <HAL_SPI_Receive+0x7e>
 8004cea:	88fb      	ldrh	r3, [r7, #6]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d102      	bne.n	8004cf6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004cf4:	e0c1      	b.n	8004e7a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2204      	movs	r2, #4
 8004cfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	88fa      	ldrh	r2, [r7, #6]
 8004d0e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	88fa      	ldrh	r2, [r7, #6]
 8004d14:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d3c:	d10f      	bne.n	8004d5e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004d5c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d68:	2b40      	cmp	r3, #64	; 0x40
 8004d6a:	d007      	beq.n	8004d7c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d7a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d162      	bne.n	8004e4a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004d84:	e02e      	b.n	8004de4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d115      	bne.n	8004dc0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f103 020c 	add.w	r2, r3, #12
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da0:	7812      	ldrb	r2, [r2, #0]
 8004da2:	b2d2      	uxtb	r2, r2
 8004da4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004daa:	1c5a      	adds	r2, r3, #1
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004dbe:	e011      	b.n	8004de4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dc0:	f7fd feaa 	bl	8002b18 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	683a      	ldr	r2, [r7, #0]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d803      	bhi.n	8004dd8 <HAL_SPI_Receive+0x166>
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dd6:	d102      	bne.n	8004dde <HAL_SPI_Receive+0x16c>
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d102      	bne.n	8004de4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004de2:	e04a      	b.n	8004e7a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1cb      	bne.n	8004d86 <HAL_SPI_Receive+0x114>
 8004dee:	e031      	b.n	8004e54 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 0301 	and.w	r3, r3, #1
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d113      	bne.n	8004e26 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68da      	ldr	r2, [r3, #12]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e08:	b292      	uxth	r2, r2
 8004e0a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e10:	1c9a      	adds	r2, r3, #2
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	b29a      	uxth	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e24:	e011      	b.n	8004e4a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e26:	f7fd fe77 	bl	8002b18 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	683a      	ldr	r2, [r7, #0]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d803      	bhi.n	8004e3e <HAL_SPI_Receive+0x1cc>
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e3c:	d102      	bne.n	8004e44 <HAL_SPI_Receive+0x1d2>
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d102      	bne.n	8004e4a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004e48:	e017      	b.n	8004e7a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1cd      	bne.n	8004df0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	6839      	ldr	r1, [r7, #0]
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f000 fa53 	bl	8005304 <SPI_EndRxTransaction>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d002      	beq.n	8004e6a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2220      	movs	r2, #32
 8004e68:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d002      	beq.n	8004e78 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	75fb      	strb	r3, [r7, #23]
 8004e76:	e000      	b.n	8004e7a <HAL_SPI_Receive+0x208>
  }

error :
 8004e78:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3718      	adds	r7, #24
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b08c      	sub	sp, #48	; 0x30
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
 8004ea0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d101      	bne.n	8004eba <HAL_SPI_TransmitReceive+0x26>
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	e18a      	b.n	80051d0 <HAL_SPI_TransmitReceive+0x33c>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ec2:	f7fd fe29 	bl	8002b18 <HAL_GetTick>
 8004ec6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ece:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004ed8:	887b      	ldrh	r3, [r7, #2]
 8004eda:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004edc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d00f      	beq.n	8004f04 <HAL_SPI_TransmitReceive+0x70>
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eea:	d107      	bne.n	8004efc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d103      	bne.n	8004efc <HAL_SPI_TransmitReceive+0x68>
 8004ef4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d003      	beq.n	8004f04 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004efc:	2302      	movs	r3, #2
 8004efe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f02:	e15b      	b.n	80051bc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d005      	beq.n	8004f16 <HAL_SPI_TransmitReceive+0x82>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d002      	beq.n	8004f16 <HAL_SPI_TransmitReceive+0x82>
 8004f10:	887b      	ldrh	r3, [r7, #2]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d103      	bne.n	8004f1e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f1c:	e14e      	b.n	80051bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	d003      	beq.n	8004f32 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2205      	movs	r2, #5
 8004f2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	887a      	ldrh	r2, [r7, #2]
 8004f42:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	887a      	ldrh	r2, [r7, #2]
 8004f48:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	887a      	ldrh	r2, [r7, #2]
 8004f54:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	887a      	ldrh	r2, [r7, #2]
 8004f5a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f72:	2b40      	cmp	r3, #64	; 0x40
 8004f74:	d007      	beq.n	8004f86 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f84:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f8e:	d178      	bne.n	8005082 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d002      	beq.n	8004f9e <HAL_SPI_TransmitReceive+0x10a>
 8004f98:	8b7b      	ldrh	r3, [r7, #26]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d166      	bne.n	800506c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa2:	881a      	ldrh	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fae:	1c9a      	adds	r2, r3, #2
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fc2:	e053      	b.n	800506c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d11b      	bne.n	800500a <HAL_SPI_TransmitReceive+0x176>
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d016      	beq.n	800500a <HAL_SPI_TransmitReceive+0x176>
 8004fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d113      	bne.n	800500a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe6:	881a      	ldrh	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff2:	1c9a      	adds	r2, r3, #2
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	3b01      	subs	r3, #1
 8005000:	b29a      	uxth	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005006:	2300      	movs	r3, #0
 8005008:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	2b01      	cmp	r3, #1
 8005016:	d119      	bne.n	800504c <HAL_SPI_TransmitReceive+0x1b8>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800501c:	b29b      	uxth	r3, r3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d014      	beq.n	800504c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68da      	ldr	r2, [r3, #12]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502c:	b292      	uxth	r2, r2
 800502e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005034:	1c9a      	adds	r2, r3, #2
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800503e:	b29b      	uxth	r3, r3
 8005040:	3b01      	subs	r3, #1
 8005042:	b29a      	uxth	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005048:	2301      	movs	r3, #1
 800504a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800504c:	f7fd fd64 	bl	8002b18 <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005058:	429a      	cmp	r2, r3
 800505a:	d807      	bhi.n	800506c <HAL_SPI_TransmitReceive+0x1d8>
 800505c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800505e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005062:	d003      	beq.n	800506c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800506a:	e0a7      	b.n	80051bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005070:	b29b      	uxth	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1a6      	bne.n	8004fc4 <HAL_SPI_TransmitReceive+0x130>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800507a:	b29b      	uxth	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1a1      	bne.n	8004fc4 <HAL_SPI_TransmitReceive+0x130>
 8005080:	e07c      	b.n	800517c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d002      	beq.n	8005090 <HAL_SPI_TransmitReceive+0x1fc>
 800508a:	8b7b      	ldrh	r3, [r7, #26]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d16b      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	330c      	adds	r3, #12
 800509a:	7812      	ldrb	r2, [r2, #0]
 800509c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a2:	1c5a      	adds	r2, r3, #1
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	3b01      	subs	r3, #1
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050b6:	e057      	b.n	8005168 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d11c      	bne.n	8005100 <HAL_SPI_TransmitReceive+0x26c>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d017      	beq.n	8005100 <HAL_SPI_TransmitReceive+0x26c>
 80050d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d114      	bne.n	8005100 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	330c      	adds	r3, #12
 80050e0:	7812      	ldrb	r2, [r2, #0]
 80050e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	3b01      	subs	r3, #1
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050fc:	2300      	movs	r3, #0
 80050fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	2b01      	cmp	r3, #1
 800510c:	d119      	bne.n	8005142 <HAL_SPI_TransmitReceive+0x2ae>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005112:	b29b      	uxth	r3, r3
 8005114:	2b00      	cmp	r3, #0
 8005116:	d014      	beq.n	8005142 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68da      	ldr	r2, [r3, #12]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800512a:	1c5a      	adds	r2, r3, #1
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800513e:	2301      	movs	r3, #1
 8005140:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005142:	f7fd fce9 	bl	8002b18 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800514e:	429a      	cmp	r2, r3
 8005150:	d803      	bhi.n	800515a <HAL_SPI_TransmitReceive+0x2c6>
 8005152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005154:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005158:	d102      	bne.n	8005160 <HAL_SPI_TransmitReceive+0x2cc>
 800515a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800515c:	2b00      	cmp	r3, #0
 800515e:	d103      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005166:	e029      	b.n	80051bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800516c:	b29b      	uxth	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1a2      	bne.n	80050b8 <HAL_SPI_TransmitReceive+0x224>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005176:	b29b      	uxth	r3, r3
 8005178:	2b00      	cmp	r3, #0
 800517a:	d19d      	bne.n	80050b8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800517c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800517e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005180:	68f8      	ldr	r0, [r7, #12]
 8005182:	f000 f925 	bl	80053d0 <SPI_EndRxTxTransaction>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d006      	beq.n	800519a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2220      	movs	r2, #32
 8005196:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005198:	e010      	b.n	80051bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10b      	bne.n	80051ba <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051a2:	2300      	movs	r3, #0
 80051a4:	617b      	str	r3, [r7, #20]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	617b      	str	r3, [r7, #20]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	e000      	b.n	80051bc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80051ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80051cc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3730      	adds	r7, #48	; 0x30
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051e6:	b2db      	uxtb	r3, r3
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b088      	sub	sp, #32
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	603b      	str	r3, [r7, #0]
 8005200:	4613      	mov	r3, r2
 8005202:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005204:	f7fd fc88 	bl	8002b18 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520c:	1a9b      	subs	r3, r3, r2
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	4413      	add	r3, r2
 8005212:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005214:	f7fd fc80 	bl	8002b18 <HAL_GetTick>
 8005218:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800521a:	4b39      	ldr	r3, [pc, #228]	; (8005300 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	015b      	lsls	r3, r3, #5
 8005220:	0d1b      	lsrs	r3, r3, #20
 8005222:	69fa      	ldr	r2, [r7, #28]
 8005224:	fb02 f303 	mul.w	r3, r2, r3
 8005228:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800522a:	e054      	b.n	80052d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005232:	d050      	beq.n	80052d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005234:	f7fd fc70 	bl	8002b18 <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	69fa      	ldr	r2, [r7, #28]
 8005240:	429a      	cmp	r2, r3
 8005242:	d902      	bls.n	800524a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d13d      	bne.n	80052c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005258:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005262:	d111      	bne.n	8005288 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800526c:	d004      	beq.n	8005278 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005276:	d107      	bne.n	8005288 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005286:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800528c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005290:	d10f      	bne.n	80052b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052a0:	601a      	str	r2, [r3, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e017      	b.n	80052f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d101      	bne.n	80052d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80052cc:	2300      	movs	r3, #0
 80052ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	3b01      	subs	r3, #1
 80052d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	4013      	ands	r3, r2
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	bf0c      	ite	eq
 80052e6:	2301      	moveq	r3, #1
 80052e8:	2300      	movne	r3, #0
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	461a      	mov	r2, r3
 80052ee:	79fb      	ldrb	r3, [r7, #7]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d19b      	bne.n	800522c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3720      	adds	r7, #32
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	20000008 	.word	0x20000008

08005304 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b086      	sub	sp, #24
 8005308:	af02      	add	r7, sp, #8
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005318:	d111      	bne.n	800533e <SPI_EndRxTransaction+0x3a>
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005322:	d004      	beq.n	800532e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800532c:	d107      	bne.n	800533e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800533c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005346:	d12a      	bne.n	800539e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005350:	d012      	beq.n	8005378 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	2200      	movs	r2, #0
 800535a:	2180      	movs	r1, #128	; 0x80
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f7ff ff49 	bl	80051f4 <SPI_WaitFlagStateUntilTimeout>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d02d      	beq.n	80053c4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800536c:	f043 0220 	orr.w	r2, r3, #32
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e026      	b.n	80053c6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	2200      	movs	r2, #0
 8005380:	2101      	movs	r1, #1
 8005382:	68f8      	ldr	r0, [r7, #12]
 8005384:	f7ff ff36 	bl	80051f4 <SPI_WaitFlagStateUntilTimeout>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d01a      	beq.n	80053c4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005392:	f043 0220 	orr.w	r2, r3, #32
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e013      	b.n	80053c6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	9300      	str	r3, [sp, #0]
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	2200      	movs	r2, #0
 80053a6:	2101      	movs	r1, #1
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f7ff ff23 	bl	80051f4 <SPI_WaitFlagStateUntilTimeout>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d007      	beq.n	80053c4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b8:	f043 0220 	orr.w	r2, r3, #32
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80053c0:	2303      	movs	r3, #3
 80053c2:	e000      	b.n	80053c6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
	...

080053d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b088      	sub	sp, #32
 80053d4:	af02      	add	r7, sp, #8
 80053d6:	60f8      	str	r0, [r7, #12]
 80053d8:	60b9      	str	r1, [r7, #8]
 80053da:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053dc:	4b1b      	ldr	r3, [pc, #108]	; (800544c <SPI_EndRxTxTransaction+0x7c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a1b      	ldr	r2, [pc, #108]	; (8005450 <SPI_EndRxTxTransaction+0x80>)
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	0d5b      	lsrs	r3, r3, #21
 80053e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80053ec:	fb02 f303 	mul.w	r3, r2, r3
 80053f0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053fa:	d112      	bne.n	8005422 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	2200      	movs	r2, #0
 8005404:	2180      	movs	r1, #128	; 0x80
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	f7ff fef4 	bl	80051f4 <SPI_WaitFlagStateUntilTimeout>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d016      	beq.n	8005440 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005416:	f043 0220 	orr.w	r2, r3, #32
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e00f      	b.n	8005442 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00a      	beq.n	800543e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	3b01      	subs	r3, #1
 800542c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005438:	2b80      	cmp	r3, #128	; 0x80
 800543a:	d0f2      	beq.n	8005422 <SPI_EndRxTxTransaction+0x52>
 800543c:	e000      	b.n	8005440 <SPI_EndRxTxTransaction+0x70>
        break;
 800543e:	bf00      	nop
  }

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3718      	adds	r7, #24
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	20000008 	.word	0x20000008
 8005450:	165e9f81 	.word	0x165e9f81

08005454 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e03f      	b.n	80054e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d106      	bne.n	8005480 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7fd f972 	bl	8002764 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2224      	movs	r2, #36	; 0x24
 8005484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68da      	ldr	r2, [r3, #12]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005496:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 f929 	bl	80056f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	691a      	ldr	r2, [r3, #16]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695a      	ldr	r2, [r3, #20]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80054bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68da      	ldr	r2, [r3, #12]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2220      	movs	r2, #32
 80054d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2220      	movs	r2, #32
 80054e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b08a      	sub	sp, #40	; 0x28
 80054f2:	af02      	add	r7, sp, #8
 80054f4:	60f8      	str	r0, [r7, #12]
 80054f6:	60b9      	str	r1, [r7, #8]
 80054f8:	603b      	str	r3, [r7, #0]
 80054fa:	4613      	mov	r3, r2
 80054fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b20      	cmp	r3, #32
 800550c:	d17c      	bne.n	8005608 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <HAL_UART_Transmit+0x2c>
 8005514:	88fb      	ldrh	r3, [r7, #6]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e075      	b.n	800560a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005524:	2b01      	cmp	r3, #1
 8005526:	d101      	bne.n	800552c <HAL_UART_Transmit+0x3e>
 8005528:	2302      	movs	r3, #2
 800552a:	e06e      	b.n	800560a <HAL_UART_Transmit+0x11c>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2221      	movs	r2, #33	; 0x21
 800553e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005542:	f7fd fae9 	bl	8002b18 <HAL_GetTick>
 8005546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	88fa      	ldrh	r2, [r7, #6]
 800554c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	88fa      	ldrh	r2, [r7, #6]
 8005552:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800555c:	d108      	bne.n	8005570 <HAL_UART_Transmit+0x82>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d104      	bne.n	8005570 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005566:	2300      	movs	r3, #0
 8005568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	61bb      	str	r3, [r7, #24]
 800556e:	e003      	b.n	8005578 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005574:	2300      	movs	r3, #0
 8005576:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005580:	e02a      	b.n	80055d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	9300      	str	r3, [sp, #0]
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	2200      	movs	r2, #0
 800558a:	2180      	movs	r1, #128	; 0x80
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	f000 f840 	bl	8005612 <UART_WaitOnFlagUntilTimeout>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d001      	beq.n	800559c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e036      	b.n	800560a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10b      	bne.n	80055ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	881b      	ldrh	r3, [r3, #0]
 80055a6:	461a      	mov	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	3302      	adds	r3, #2
 80055b6:	61bb      	str	r3, [r7, #24]
 80055b8:	e007      	b.n	80055ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	781a      	ldrb	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	3301      	adds	r3, #1
 80055c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055dc:	b29b      	uxth	r3, r3
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1cf      	bne.n	8005582 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	9300      	str	r3, [sp, #0]
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	2200      	movs	r2, #0
 80055ea:	2140      	movs	r1, #64	; 0x40
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f000 f810 	bl	8005612 <UART_WaitOnFlagUntilTimeout>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d001      	beq.n	80055fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e006      	b.n	800560a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2220      	movs	r2, #32
 8005600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005604:	2300      	movs	r3, #0
 8005606:	e000      	b.n	800560a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005608:	2302      	movs	r3, #2
  }
}
 800560a:	4618      	mov	r0, r3
 800560c:	3720      	adds	r7, #32
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005612:	b580      	push	{r7, lr}
 8005614:	b090      	sub	sp, #64	; 0x40
 8005616:	af00      	add	r7, sp, #0
 8005618:	60f8      	str	r0, [r7, #12]
 800561a:	60b9      	str	r1, [r7, #8]
 800561c:	603b      	str	r3, [r7, #0]
 800561e:	4613      	mov	r3, r2
 8005620:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005622:	e050      	b.n	80056c6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005624:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005626:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800562a:	d04c      	beq.n	80056c6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800562c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800562e:	2b00      	cmp	r3, #0
 8005630:	d007      	beq.n	8005642 <UART_WaitOnFlagUntilTimeout+0x30>
 8005632:	f7fd fa71 	bl	8002b18 <HAL_GetTick>
 8005636:	4602      	mov	r2, r0
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800563e:	429a      	cmp	r2, r3
 8005640:	d241      	bcs.n	80056c6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	330c      	adds	r3, #12
 8005648:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800564c:	e853 3f00 	ldrex	r3, [r3]
 8005650:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005654:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005658:	63fb      	str	r3, [r7, #60]	; 0x3c
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	330c      	adds	r3, #12
 8005660:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005662:	637a      	str	r2, [r7, #52]	; 0x34
 8005664:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005668:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e5      	bne.n	8005642 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3314      	adds	r3, #20
 800567c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	e853 3f00 	ldrex	r3, [r3]
 8005684:	613b      	str	r3, [r7, #16]
   return(result);
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	f023 0301 	bic.w	r3, r3, #1
 800568c:	63bb      	str	r3, [r7, #56]	; 0x38
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	3314      	adds	r3, #20
 8005694:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005696:	623a      	str	r2, [r7, #32]
 8005698:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	69f9      	ldr	r1, [r7, #28]
 800569c:	6a3a      	ldr	r2, [r7, #32]
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e5      	bne.n	8005676 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2220      	movs	r2, #32
 80056ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2220      	movs	r2, #32
 80056b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e00f      	b.n	80056e6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	4013      	ands	r3, r2
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	bf0c      	ite	eq
 80056d6:	2301      	moveq	r3, #1
 80056d8:	2300      	movne	r3, #0
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	461a      	mov	r2, r3
 80056de:	79fb      	ldrb	r3, [r7, #7]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d09f      	beq.n	8005624 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3740      	adds	r7, #64	; 0x40
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
	...

080056f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056f4:	b09f      	sub	sp, #124	; 0x7c
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005706:	68d9      	ldr	r1, [r3, #12]
 8005708:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	ea40 0301 	orr.w	r3, r0, r1
 8005710:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005714:	689a      	ldr	r2, [r3, #8]
 8005716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	431a      	orrs	r2, r3
 800571c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800571e:	695b      	ldr	r3, [r3, #20]
 8005720:	431a      	orrs	r2, r3
 8005722:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005724:	69db      	ldr	r3, [r3, #28]
 8005726:	4313      	orrs	r3, r2
 8005728:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800572a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005734:	f021 010c 	bic.w	r1, r1, #12
 8005738:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800573e:	430b      	orrs	r3, r1
 8005740:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005742:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	695b      	ldr	r3, [r3, #20]
 8005748:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800574c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800574e:	6999      	ldr	r1, [r3, #24]
 8005750:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	ea40 0301 	orr.w	r3, r0, r1
 8005758:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800575a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	4bc5      	ldr	r3, [pc, #788]	; (8005a74 <UART_SetConfig+0x384>)
 8005760:	429a      	cmp	r2, r3
 8005762:	d004      	beq.n	800576e <UART_SetConfig+0x7e>
 8005764:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	4bc3      	ldr	r3, [pc, #780]	; (8005a78 <UART_SetConfig+0x388>)
 800576a:	429a      	cmp	r2, r3
 800576c:	d103      	bne.n	8005776 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800576e:	f7ff f8a7 	bl	80048c0 <HAL_RCC_GetPCLK2Freq>
 8005772:	6778      	str	r0, [r7, #116]	; 0x74
 8005774:	e002      	b.n	800577c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005776:	f7ff f88f 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 800577a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800577c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005784:	f040 80b6 	bne.w	80058f4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005788:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800578a:	461c      	mov	r4, r3
 800578c:	f04f 0500 	mov.w	r5, #0
 8005790:	4622      	mov	r2, r4
 8005792:	462b      	mov	r3, r5
 8005794:	1891      	adds	r1, r2, r2
 8005796:	6439      	str	r1, [r7, #64]	; 0x40
 8005798:	415b      	adcs	r3, r3
 800579a:	647b      	str	r3, [r7, #68]	; 0x44
 800579c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80057a0:	1912      	adds	r2, r2, r4
 80057a2:	eb45 0303 	adc.w	r3, r5, r3
 80057a6:	f04f 0000 	mov.w	r0, #0
 80057aa:	f04f 0100 	mov.w	r1, #0
 80057ae:	00d9      	lsls	r1, r3, #3
 80057b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057b4:	00d0      	lsls	r0, r2, #3
 80057b6:	4602      	mov	r2, r0
 80057b8:	460b      	mov	r3, r1
 80057ba:	1911      	adds	r1, r2, r4
 80057bc:	6639      	str	r1, [r7, #96]	; 0x60
 80057be:	416b      	adcs	r3, r5
 80057c0:	667b      	str	r3, [r7, #100]	; 0x64
 80057c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	461a      	mov	r2, r3
 80057c8:	f04f 0300 	mov.w	r3, #0
 80057cc:	1891      	adds	r1, r2, r2
 80057ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80057d0:	415b      	adcs	r3, r3
 80057d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80057d8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80057dc:	f7fb fa3c 	bl	8000c58 <__aeabi_uldivmod>
 80057e0:	4602      	mov	r2, r0
 80057e2:	460b      	mov	r3, r1
 80057e4:	4ba5      	ldr	r3, [pc, #660]	; (8005a7c <UART_SetConfig+0x38c>)
 80057e6:	fba3 2302 	umull	r2, r3, r3, r2
 80057ea:	095b      	lsrs	r3, r3, #5
 80057ec:	011e      	lsls	r6, r3, #4
 80057ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057f0:	461c      	mov	r4, r3
 80057f2:	f04f 0500 	mov.w	r5, #0
 80057f6:	4622      	mov	r2, r4
 80057f8:	462b      	mov	r3, r5
 80057fa:	1891      	adds	r1, r2, r2
 80057fc:	6339      	str	r1, [r7, #48]	; 0x30
 80057fe:	415b      	adcs	r3, r3
 8005800:	637b      	str	r3, [r7, #52]	; 0x34
 8005802:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005806:	1912      	adds	r2, r2, r4
 8005808:	eb45 0303 	adc.w	r3, r5, r3
 800580c:	f04f 0000 	mov.w	r0, #0
 8005810:	f04f 0100 	mov.w	r1, #0
 8005814:	00d9      	lsls	r1, r3, #3
 8005816:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800581a:	00d0      	lsls	r0, r2, #3
 800581c:	4602      	mov	r2, r0
 800581e:	460b      	mov	r3, r1
 8005820:	1911      	adds	r1, r2, r4
 8005822:	65b9      	str	r1, [r7, #88]	; 0x58
 8005824:	416b      	adcs	r3, r5
 8005826:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005828:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	461a      	mov	r2, r3
 800582e:	f04f 0300 	mov.w	r3, #0
 8005832:	1891      	adds	r1, r2, r2
 8005834:	62b9      	str	r1, [r7, #40]	; 0x28
 8005836:	415b      	adcs	r3, r3
 8005838:	62fb      	str	r3, [r7, #44]	; 0x2c
 800583a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800583e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005842:	f7fb fa09 	bl	8000c58 <__aeabi_uldivmod>
 8005846:	4602      	mov	r2, r0
 8005848:	460b      	mov	r3, r1
 800584a:	4b8c      	ldr	r3, [pc, #560]	; (8005a7c <UART_SetConfig+0x38c>)
 800584c:	fba3 1302 	umull	r1, r3, r3, r2
 8005850:	095b      	lsrs	r3, r3, #5
 8005852:	2164      	movs	r1, #100	; 0x64
 8005854:	fb01 f303 	mul.w	r3, r1, r3
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	00db      	lsls	r3, r3, #3
 800585c:	3332      	adds	r3, #50	; 0x32
 800585e:	4a87      	ldr	r2, [pc, #540]	; (8005a7c <UART_SetConfig+0x38c>)
 8005860:	fba2 2303 	umull	r2, r3, r2, r3
 8005864:	095b      	lsrs	r3, r3, #5
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800586c:	441e      	add	r6, r3
 800586e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005870:	4618      	mov	r0, r3
 8005872:	f04f 0100 	mov.w	r1, #0
 8005876:	4602      	mov	r2, r0
 8005878:	460b      	mov	r3, r1
 800587a:	1894      	adds	r4, r2, r2
 800587c:	623c      	str	r4, [r7, #32]
 800587e:	415b      	adcs	r3, r3
 8005880:	627b      	str	r3, [r7, #36]	; 0x24
 8005882:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005886:	1812      	adds	r2, r2, r0
 8005888:	eb41 0303 	adc.w	r3, r1, r3
 800588c:	f04f 0400 	mov.w	r4, #0
 8005890:	f04f 0500 	mov.w	r5, #0
 8005894:	00dd      	lsls	r5, r3, #3
 8005896:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800589a:	00d4      	lsls	r4, r2, #3
 800589c:	4622      	mov	r2, r4
 800589e:	462b      	mov	r3, r5
 80058a0:	1814      	adds	r4, r2, r0
 80058a2:	653c      	str	r4, [r7, #80]	; 0x50
 80058a4:	414b      	adcs	r3, r1
 80058a6:	657b      	str	r3, [r7, #84]	; 0x54
 80058a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	461a      	mov	r2, r3
 80058ae:	f04f 0300 	mov.w	r3, #0
 80058b2:	1891      	adds	r1, r2, r2
 80058b4:	61b9      	str	r1, [r7, #24]
 80058b6:	415b      	adcs	r3, r3
 80058b8:	61fb      	str	r3, [r7, #28]
 80058ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058be:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80058c2:	f7fb f9c9 	bl	8000c58 <__aeabi_uldivmod>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	4b6c      	ldr	r3, [pc, #432]	; (8005a7c <UART_SetConfig+0x38c>)
 80058cc:	fba3 1302 	umull	r1, r3, r3, r2
 80058d0:	095b      	lsrs	r3, r3, #5
 80058d2:	2164      	movs	r1, #100	; 0x64
 80058d4:	fb01 f303 	mul.w	r3, r1, r3
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	3332      	adds	r3, #50	; 0x32
 80058de:	4a67      	ldr	r2, [pc, #412]	; (8005a7c <UART_SetConfig+0x38c>)
 80058e0:	fba2 2303 	umull	r2, r3, r2, r3
 80058e4:	095b      	lsrs	r3, r3, #5
 80058e6:	f003 0207 	and.w	r2, r3, #7
 80058ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4432      	add	r2, r6
 80058f0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80058f2:	e0b9      	b.n	8005a68 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058f6:	461c      	mov	r4, r3
 80058f8:	f04f 0500 	mov.w	r5, #0
 80058fc:	4622      	mov	r2, r4
 80058fe:	462b      	mov	r3, r5
 8005900:	1891      	adds	r1, r2, r2
 8005902:	6139      	str	r1, [r7, #16]
 8005904:	415b      	adcs	r3, r3
 8005906:	617b      	str	r3, [r7, #20]
 8005908:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800590c:	1912      	adds	r2, r2, r4
 800590e:	eb45 0303 	adc.w	r3, r5, r3
 8005912:	f04f 0000 	mov.w	r0, #0
 8005916:	f04f 0100 	mov.w	r1, #0
 800591a:	00d9      	lsls	r1, r3, #3
 800591c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005920:	00d0      	lsls	r0, r2, #3
 8005922:	4602      	mov	r2, r0
 8005924:	460b      	mov	r3, r1
 8005926:	eb12 0804 	adds.w	r8, r2, r4
 800592a:	eb43 0905 	adc.w	r9, r3, r5
 800592e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	4618      	mov	r0, r3
 8005934:	f04f 0100 	mov.w	r1, #0
 8005938:	f04f 0200 	mov.w	r2, #0
 800593c:	f04f 0300 	mov.w	r3, #0
 8005940:	008b      	lsls	r3, r1, #2
 8005942:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005946:	0082      	lsls	r2, r0, #2
 8005948:	4640      	mov	r0, r8
 800594a:	4649      	mov	r1, r9
 800594c:	f7fb f984 	bl	8000c58 <__aeabi_uldivmod>
 8005950:	4602      	mov	r2, r0
 8005952:	460b      	mov	r3, r1
 8005954:	4b49      	ldr	r3, [pc, #292]	; (8005a7c <UART_SetConfig+0x38c>)
 8005956:	fba3 2302 	umull	r2, r3, r3, r2
 800595a:	095b      	lsrs	r3, r3, #5
 800595c:	011e      	lsls	r6, r3, #4
 800595e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005960:	4618      	mov	r0, r3
 8005962:	f04f 0100 	mov.w	r1, #0
 8005966:	4602      	mov	r2, r0
 8005968:	460b      	mov	r3, r1
 800596a:	1894      	adds	r4, r2, r2
 800596c:	60bc      	str	r4, [r7, #8]
 800596e:	415b      	adcs	r3, r3
 8005970:	60fb      	str	r3, [r7, #12]
 8005972:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005976:	1812      	adds	r2, r2, r0
 8005978:	eb41 0303 	adc.w	r3, r1, r3
 800597c:	f04f 0400 	mov.w	r4, #0
 8005980:	f04f 0500 	mov.w	r5, #0
 8005984:	00dd      	lsls	r5, r3, #3
 8005986:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800598a:	00d4      	lsls	r4, r2, #3
 800598c:	4622      	mov	r2, r4
 800598e:	462b      	mov	r3, r5
 8005990:	1814      	adds	r4, r2, r0
 8005992:	64bc      	str	r4, [r7, #72]	; 0x48
 8005994:	414b      	adcs	r3, r1
 8005996:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005998:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	4618      	mov	r0, r3
 800599e:	f04f 0100 	mov.w	r1, #0
 80059a2:	f04f 0200 	mov.w	r2, #0
 80059a6:	f04f 0300 	mov.w	r3, #0
 80059aa:	008b      	lsls	r3, r1, #2
 80059ac:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80059b0:	0082      	lsls	r2, r0, #2
 80059b2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80059b6:	f7fb f94f 	bl	8000c58 <__aeabi_uldivmod>
 80059ba:	4602      	mov	r2, r0
 80059bc:	460b      	mov	r3, r1
 80059be:	4b2f      	ldr	r3, [pc, #188]	; (8005a7c <UART_SetConfig+0x38c>)
 80059c0:	fba3 1302 	umull	r1, r3, r3, r2
 80059c4:	095b      	lsrs	r3, r3, #5
 80059c6:	2164      	movs	r1, #100	; 0x64
 80059c8:	fb01 f303 	mul.w	r3, r1, r3
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	011b      	lsls	r3, r3, #4
 80059d0:	3332      	adds	r3, #50	; 0x32
 80059d2:	4a2a      	ldr	r2, [pc, #168]	; (8005a7c <UART_SetConfig+0x38c>)
 80059d4:	fba2 2303 	umull	r2, r3, r2, r3
 80059d8:	095b      	lsrs	r3, r3, #5
 80059da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059de:	441e      	add	r6, r3
 80059e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059e2:	4618      	mov	r0, r3
 80059e4:	f04f 0100 	mov.w	r1, #0
 80059e8:	4602      	mov	r2, r0
 80059ea:	460b      	mov	r3, r1
 80059ec:	1894      	adds	r4, r2, r2
 80059ee:	603c      	str	r4, [r7, #0]
 80059f0:	415b      	adcs	r3, r3
 80059f2:	607b      	str	r3, [r7, #4]
 80059f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059f8:	1812      	adds	r2, r2, r0
 80059fa:	eb41 0303 	adc.w	r3, r1, r3
 80059fe:	f04f 0400 	mov.w	r4, #0
 8005a02:	f04f 0500 	mov.w	r5, #0
 8005a06:	00dd      	lsls	r5, r3, #3
 8005a08:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005a0c:	00d4      	lsls	r4, r2, #3
 8005a0e:	4622      	mov	r2, r4
 8005a10:	462b      	mov	r3, r5
 8005a12:	eb12 0a00 	adds.w	sl, r2, r0
 8005a16:	eb43 0b01 	adc.w	fp, r3, r1
 8005a1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f04f 0100 	mov.w	r1, #0
 8005a24:	f04f 0200 	mov.w	r2, #0
 8005a28:	f04f 0300 	mov.w	r3, #0
 8005a2c:	008b      	lsls	r3, r1, #2
 8005a2e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005a32:	0082      	lsls	r2, r0, #2
 8005a34:	4650      	mov	r0, sl
 8005a36:	4659      	mov	r1, fp
 8005a38:	f7fb f90e 	bl	8000c58 <__aeabi_uldivmod>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	460b      	mov	r3, r1
 8005a40:	4b0e      	ldr	r3, [pc, #56]	; (8005a7c <UART_SetConfig+0x38c>)
 8005a42:	fba3 1302 	umull	r1, r3, r3, r2
 8005a46:	095b      	lsrs	r3, r3, #5
 8005a48:	2164      	movs	r1, #100	; 0x64
 8005a4a:	fb01 f303 	mul.w	r3, r1, r3
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	011b      	lsls	r3, r3, #4
 8005a52:	3332      	adds	r3, #50	; 0x32
 8005a54:	4a09      	ldr	r2, [pc, #36]	; (8005a7c <UART_SetConfig+0x38c>)
 8005a56:	fba2 2303 	umull	r2, r3, r2, r3
 8005a5a:	095b      	lsrs	r3, r3, #5
 8005a5c:	f003 020f 	and.w	r2, r3, #15
 8005a60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4432      	add	r2, r6
 8005a66:	609a      	str	r2, [r3, #8]
}
 8005a68:	bf00      	nop
 8005a6a:	377c      	adds	r7, #124	; 0x7c
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a72:	bf00      	nop
 8005a74:	40011000 	.word	0x40011000
 8005a78:	40011400 	.word	0x40011400
 8005a7c:	51eb851f 	.word	0x51eb851f

08005a80 <__errno>:
 8005a80:	4b01      	ldr	r3, [pc, #4]	; (8005a88 <__errno+0x8>)
 8005a82:	6818      	ldr	r0, [r3, #0]
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	20000014 	.word	0x20000014

08005a8c <__libc_init_array>:
 8005a8c:	b570      	push	{r4, r5, r6, lr}
 8005a8e:	4d0d      	ldr	r5, [pc, #52]	; (8005ac4 <__libc_init_array+0x38>)
 8005a90:	4c0d      	ldr	r4, [pc, #52]	; (8005ac8 <__libc_init_array+0x3c>)
 8005a92:	1b64      	subs	r4, r4, r5
 8005a94:	10a4      	asrs	r4, r4, #2
 8005a96:	2600      	movs	r6, #0
 8005a98:	42a6      	cmp	r6, r4
 8005a9a:	d109      	bne.n	8005ab0 <__libc_init_array+0x24>
 8005a9c:	4d0b      	ldr	r5, [pc, #44]	; (8005acc <__libc_init_array+0x40>)
 8005a9e:	4c0c      	ldr	r4, [pc, #48]	; (8005ad0 <__libc_init_array+0x44>)
 8005aa0:	f003 fdce 	bl	8009640 <_init>
 8005aa4:	1b64      	subs	r4, r4, r5
 8005aa6:	10a4      	asrs	r4, r4, #2
 8005aa8:	2600      	movs	r6, #0
 8005aaa:	42a6      	cmp	r6, r4
 8005aac:	d105      	bne.n	8005aba <__libc_init_array+0x2e>
 8005aae:	bd70      	pop	{r4, r5, r6, pc}
 8005ab0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ab4:	4798      	blx	r3
 8005ab6:	3601      	adds	r6, #1
 8005ab8:	e7ee      	b.n	8005a98 <__libc_init_array+0xc>
 8005aba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005abe:	4798      	blx	r3
 8005ac0:	3601      	adds	r6, #1
 8005ac2:	e7f2      	b.n	8005aaa <__libc_init_array+0x1e>
 8005ac4:	08009b98 	.word	0x08009b98
 8005ac8:	08009b98 	.word	0x08009b98
 8005acc:	08009b98 	.word	0x08009b98
 8005ad0:	08009b9c 	.word	0x08009b9c

08005ad4 <memset>:
 8005ad4:	4402      	add	r2, r0
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d100      	bne.n	8005ade <memset+0xa>
 8005adc:	4770      	bx	lr
 8005ade:	f803 1b01 	strb.w	r1, [r3], #1
 8005ae2:	e7f9      	b.n	8005ad8 <memset+0x4>

08005ae4 <__cvt>:
 8005ae4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ae8:	ec55 4b10 	vmov	r4, r5, d0
 8005aec:	2d00      	cmp	r5, #0
 8005aee:	460e      	mov	r6, r1
 8005af0:	4619      	mov	r1, r3
 8005af2:	462b      	mov	r3, r5
 8005af4:	bfbb      	ittet	lt
 8005af6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005afa:	461d      	movlt	r5, r3
 8005afc:	2300      	movge	r3, #0
 8005afe:	232d      	movlt	r3, #45	; 0x2d
 8005b00:	700b      	strb	r3, [r1, #0]
 8005b02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b04:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005b08:	4691      	mov	r9, r2
 8005b0a:	f023 0820 	bic.w	r8, r3, #32
 8005b0e:	bfbc      	itt	lt
 8005b10:	4622      	movlt	r2, r4
 8005b12:	4614      	movlt	r4, r2
 8005b14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b18:	d005      	beq.n	8005b26 <__cvt+0x42>
 8005b1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005b1e:	d100      	bne.n	8005b22 <__cvt+0x3e>
 8005b20:	3601      	adds	r6, #1
 8005b22:	2102      	movs	r1, #2
 8005b24:	e000      	b.n	8005b28 <__cvt+0x44>
 8005b26:	2103      	movs	r1, #3
 8005b28:	ab03      	add	r3, sp, #12
 8005b2a:	9301      	str	r3, [sp, #4]
 8005b2c:	ab02      	add	r3, sp, #8
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	ec45 4b10 	vmov	d0, r4, r5
 8005b34:	4653      	mov	r3, sl
 8005b36:	4632      	mov	r2, r6
 8005b38:	f000 fcfe 	bl	8006538 <_dtoa_r>
 8005b3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005b40:	4607      	mov	r7, r0
 8005b42:	d102      	bne.n	8005b4a <__cvt+0x66>
 8005b44:	f019 0f01 	tst.w	r9, #1
 8005b48:	d022      	beq.n	8005b90 <__cvt+0xac>
 8005b4a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b4e:	eb07 0906 	add.w	r9, r7, r6
 8005b52:	d110      	bne.n	8005b76 <__cvt+0x92>
 8005b54:	783b      	ldrb	r3, [r7, #0]
 8005b56:	2b30      	cmp	r3, #48	; 0x30
 8005b58:	d10a      	bne.n	8005b70 <__cvt+0x8c>
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	4620      	mov	r0, r4
 8005b60:	4629      	mov	r1, r5
 8005b62:	f7fa ffb9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b66:	b918      	cbnz	r0, 8005b70 <__cvt+0x8c>
 8005b68:	f1c6 0601 	rsb	r6, r6, #1
 8005b6c:	f8ca 6000 	str.w	r6, [sl]
 8005b70:	f8da 3000 	ldr.w	r3, [sl]
 8005b74:	4499      	add	r9, r3
 8005b76:	2200      	movs	r2, #0
 8005b78:	2300      	movs	r3, #0
 8005b7a:	4620      	mov	r0, r4
 8005b7c:	4629      	mov	r1, r5
 8005b7e:	f7fa ffab 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b82:	b108      	cbz	r0, 8005b88 <__cvt+0xa4>
 8005b84:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b88:	2230      	movs	r2, #48	; 0x30
 8005b8a:	9b03      	ldr	r3, [sp, #12]
 8005b8c:	454b      	cmp	r3, r9
 8005b8e:	d307      	bcc.n	8005ba0 <__cvt+0xbc>
 8005b90:	9b03      	ldr	r3, [sp, #12]
 8005b92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b94:	1bdb      	subs	r3, r3, r7
 8005b96:	4638      	mov	r0, r7
 8005b98:	6013      	str	r3, [r2, #0]
 8005b9a:	b004      	add	sp, #16
 8005b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ba0:	1c59      	adds	r1, r3, #1
 8005ba2:	9103      	str	r1, [sp, #12]
 8005ba4:	701a      	strb	r2, [r3, #0]
 8005ba6:	e7f0      	b.n	8005b8a <__cvt+0xa6>

08005ba8 <__exponent>:
 8005ba8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005baa:	4603      	mov	r3, r0
 8005bac:	2900      	cmp	r1, #0
 8005bae:	bfb8      	it	lt
 8005bb0:	4249      	neglt	r1, r1
 8005bb2:	f803 2b02 	strb.w	r2, [r3], #2
 8005bb6:	bfb4      	ite	lt
 8005bb8:	222d      	movlt	r2, #45	; 0x2d
 8005bba:	222b      	movge	r2, #43	; 0x2b
 8005bbc:	2909      	cmp	r1, #9
 8005bbe:	7042      	strb	r2, [r0, #1]
 8005bc0:	dd2a      	ble.n	8005c18 <__exponent+0x70>
 8005bc2:	f10d 0407 	add.w	r4, sp, #7
 8005bc6:	46a4      	mov	ip, r4
 8005bc8:	270a      	movs	r7, #10
 8005bca:	46a6      	mov	lr, r4
 8005bcc:	460a      	mov	r2, r1
 8005bce:	fb91 f6f7 	sdiv	r6, r1, r7
 8005bd2:	fb07 1516 	mls	r5, r7, r6, r1
 8005bd6:	3530      	adds	r5, #48	; 0x30
 8005bd8:	2a63      	cmp	r2, #99	; 0x63
 8005bda:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005bde:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005be2:	4631      	mov	r1, r6
 8005be4:	dcf1      	bgt.n	8005bca <__exponent+0x22>
 8005be6:	3130      	adds	r1, #48	; 0x30
 8005be8:	f1ae 0502 	sub.w	r5, lr, #2
 8005bec:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005bf0:	1c44      	adds	r4, r0, #1
 8005bf2:	4629      	mov	r1, r5
 8005bf4:	4561      	cmp	r1, ip
 8005bf6:	d30a      	bcc.n	8005c0e <__exponent+0x66>
 8005bf8:	f10d 0209 	add.w	r2, sp, #9
 8005bfc:	eba2 020e 	sub.w	r2, r2, lr
 8005c00:	4565      	cmp	r5, ip
 8005c02:	bf88      	it	hi
 8005c04:	2200      	movhi	r2, #0
 8005c06:	4413      	add	r3, r2
 8005c08:	1a18      	subs	r0, r3, r0
 8005c0a:	b003      	add	sp, #12
 8005c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c12:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005c16:	e7ed      	b.n	8005bf4 <__exponent+0x4c>
 8005c18:	2330      	movs	r3, #48	; 0x30
 8005c1a:	3130      	adds	r1, #48	; 0x30
 8005c1c:	7083      	strb	r3, [r0, #2]
 8005c1e:	70c1      	strb	r1, [r0, #3]
 8005c20:	1d03      	adds	r3, r0, #4
 8005c22:	e7f1      	b.n	8005c08 <__exponent+0x60>

08005c24 <_printf_float>:
 8005c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c28:	ed2d 8b02 	vpush	{d8}
 8005c2c:	b08d      	sub	sp, #52	; 0x34
 8005c2e:	460c      	mov	r4, r1
 8005c30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005c34:	4616      	mov	r6, r2
 8005c36:	461f      	mov	r7, r3
 8005c38:	4605      	mov	r5, r0
 8005c3a:	f001 fa69 	bl	8007110 <_localeconv_r>
 8005c3e:	f8d0 a000 	ldr.w	sl, [r0]
 8005c42:	4650      	mov	r0, sl
 8005c44:	f7fa facc 	bl	80001e0 <strlen>
 8005c48:	2300      	movs	r3, #0
 8005c4a:	930a      	str	r3, [sp, #40]	; 0x28
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	9305      	str	r3, [sp, #20]
 8005c50:	f8d8 3000 	ldr.w	r3, [r8]
 8005c54:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005c58:	3307      	adds	r3, #7
 8005c5a:	f023 0307 	bic.w	r3, r3, #7
 8005c5e:	f103 0208 	add.w	r2, r3, #8
 8005c62:	f8c8 2000 	str.w	r2, [r8]
 8005c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005c6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005c72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005c76:	9307      	str	r3, [sp, #28]
 8005c78:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c7c:	ee08 0a10 	vmov	s16, r0
 8005c80:	4b9f      	ldr	r3, [pc, #636]	; (8005f00 <_printf_float+0x2dc>)
 8005c82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c8a:	f7fa ff57 	bl	8000b3c <__aeabi_dcmpun>
 8005c8e:	bb88      	cbnz	r0, 8005cf4 <_printf_float+0xd0>
 8005c90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c94:	4b9a      	ldr	r3, [pc, #616]	; (8005f00 <_printf_float+0x2dc>)
 8005c96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c9a:	f7fa ff31 	bl	8000b00 <__aeabi_dcmple>
 8005c9e:	bb48      	cbnz	r0, 8005cf4 <_printf_float+0xd0>
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	4640      	mov	r0, r8
 8005ca6:	4649      	mov	r1, r9
 8005ca8:	f7fa ff20 	bl	8000aec <__aeabi_dcmplt>
 8005cac:	b110      	cbz	r0, 8005cb4 <_printf_float+0x90>
 8005cae:	232d      	movs	r3, #45	; 0x2d
 8005cb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cb4:	4b93      	ldr	r3, [pc, #588]	; (8005f04 <_printf_float+0x2e0>)
 8005cb6:	4894      	ldr	r0, [pc, #592]	; (8005f08 <_printf_float+0x2e4>)
 8005cb8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005cbc:	bf94      	ite	ls
 8005cbe:	4698      	movls	r8, r3
 8005cc0:	4680      	movhi	r8, r0
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	6123      	str	r3, [r4, #16]
 8005cc6:	9b05      	ldr	r3, [sp, #20]
 8005cc8:	f023 0204 	bic.w	r2, r3, #4
 8005ccc:	6022      	str	r2, [r4, #0]
 8005cce:	f04f 0900 	mov.w	r9, #0
 8005cd2:	9700      	str	r7, [sp, #0]
 8005cd4:	4633      	mov	r3, r6
 8005cd6:	aa0b      	add	r2, sp, #44	; 0x2c
 8005cd8:	4621      	mov	r1, r4
 8005cda:	4628      	mov	r0, r5
 8005cdc:	f000 f9d8 	bl	8006090 <_printf_common>
 8005ce0:	3001      	adds	r0, #1
 8005ce2:	f040 8090 	bne.w	8005e06 <_printf_float+0x1e2>
 8005ce6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005cea:	b00d      	add	sp, #52	; 0x34
 8005cec:	ecbd 8b02 	vpop	{d8}
 8005cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cf4:	4642      	mov	r2, r8
 8005cf6:	464b      	mov	r3, r9
 8005cf8:	4640      	mov	r0, r8
 8005cfa:	4649      	mov	r1, r9
 8005cfc:	f7fa ff1e 	bl	8000b3c <__aeabi_dcmpun>
 8005d00:	b140      	cbz	r0, 8005d14 <_printf_float+0xf0>
 8005d02:	464b      	mov	r3, r9
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	bfbc      	itt	lt
 8005d08:	232d      	movlt	r3, #45	; 0x2d
 8005d0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005d0e:	487f      	ldr	r0, [pc, #508]	; (8005f0c <_printf_float+0x2e8>)
 8005d10:	4b7f      	ldr	r3, [pc, #508]	; (8005f10 <_printf_float+0x2ec>)
 8005d12:	e7d1      	b.n	8005cb8 <_printf_float+0x94>
 8005d14:	6863      	ldr	r3, [r4, #4]
 8005d16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005d1a:	9206      	str	r2, [sp, #24]
 8005d1c:	1c5a      	adds	r2, r3, #1
 8005d1e:	d13f      	bne.n	8005da0 <_printf_float+0x17c>
 8005d20:	2306      	movs	r3, #6
 8005d22:	6063      	str	r3, [r4, #4]
 8005d24:	9b05      	ldr	r3, [sp, #20]
 8005d26:	6861      	ldr	r1, [r4, #4]
 8005d28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	9303      	str	r3, [sp, #12]
 8005d30:	ab0a      	add	r3, sp, #40	; 0x28
 8005d32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005d36:	ab09      	add	r3, sp, #36	; 0x24
 8005d38:	ec49 8b10 	vmov	d0, r8, r9
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	6022      	str	r2, [r4, #0]
 8005d40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005d44:	4628      	mov	r0, r5
 8005d46:	f7ff fecd 	bl	8005ae4 <__cvt>
 8005d4a:	9b06      	ldr	r3, [sp, #24]
 8005d4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d4e:	2b47      	cmp	r3, #71	; 0x47
 8005d50:	4680      	mov	r8, r0
 8005d52:	d108      	bne.n	8005d66 <_printf_float+0x142>
 8005d54:	1cc8      	adds	r0, r1, #3
 8005d56:	db02      	blt.n	8005d5e <_printf_float+0x13a>
 8005d58:	6863      	ldr	r3, [r4, #4]
 8005d5a:	4299      	cmp	r1, r3
 8005d5c:	dd41      	ble.n	8005de2 <_printf_float+0x1be>
 8005d5e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005d62:	fa5f fb8b 	uxtb.w	fp, fp
 8005d66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d6a:	d820      	bhi.n	8005dae <_printf_float+0x18a>
 8005d6c:	3901      	subs	r1, #1
 8005d6e:	465a      	mov	r2, fp
 8005d70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d74:	9109      	str	r1, [sp, #36]	; 0x24
 8005d76:	f7ff ff17 	bl	8005ba8 <__exponent>
 8005d7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d7c:	1813      	adds	r3, r2, r0
 8005d7e:	2a01      	cmp	r2, #1
 8005d80:	4681      	mov	r9, r0
 8005d82:	6123      	str	r3, [r4, #16]
 8005d84:	dc02      	bgt.n	8005d8c <_printf_float+0x168>
 8005d86:	6822      	ldr	r2, [r4, #0]
 8005d88:	07d2      	lsls	r2, r2, #31
 8005d8a:	d501      	bpl.n	8005d90 <_printf_float+0x16c>
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	6123      	str	r3, [r4, #16]
 8005d90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d09c      	beq.n	8005cd2 <_printf_float+0xae>
 8005d98:	232d      	movs	r3, #45	; 0x2d
 8005d9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d9e:	e798      	b.n	8005cd2 <_printf_float+0xae>
 8005da0:	9a06      	ldr	r2, [sp, #24]
 8005da2:	2a47      	cmp	r2, #71	; 0x47
 8005da4:	d1be      	bne.n	8005d24 <_printf_float+0x100>
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1bc      	bne.n	8005d24 <_printf_float+0x100>
 8005daa:	2301      	movs	r3, #1
 8005dac:	e7b9      	b.n	8005d22 <_printf_float+0xfe>
 8005dae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005db2:	d118      	bne.n	8005de6 <_printf_float+0x1c2>
 8005db4:	2900      	cmp	r1, #0
 8005db6:	6863      	ldr	r3, [r4, #4]
 8005db8:	dd0b      	ble.n	8005dd2 <_printf_float+0x1ae>
 8005dba:	6121      	str	r1, [r4, #16]
 8005dbc:	b913      	cbnz	r3, 8005dc4 <_printf_float+0x1a0>
 8005dbe:	6822      	ldr	r2, [r4, #0]
 8005dc0:	07d0      	lsls	r0, r2, #31
 8005dc2:	d502      	bpl.n	8005dca <_printf_float+0x1a6>
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	440b      	add	r3, r1
 8005dc8:	6123      	str	r3, [r4, #16]
 8005dca:	65a1      	str	r1, [r4, #88]	; 0x58
 8005dcc:	f04f 0900 	mov.w	r9, #0
 8005dd0:	e7de      	b.n	8005d90 <_printf_float+0x16c>
 8005dd2:	b913      	cbnz	r3, 8005dda <_printf_float+0x1b6>
 8005dd4:	6822      	ldr	r2, [r4, #0]
 8005dd6:	07d2      	lsls	r2, r2, #31
 8005dd8:	d501      	bpl.n	8005dde <_printf_float+0x1ba>
 8005dda:	3302      	adds	r3, #2
 8005ddc:	e7f4      	b.n	8005dc8 <_printf_float+0x1a4>
 8005dde:	2301      	movs	r3, #1
 8005de0:	e7f2      	b.n	8005dc8 <_printf_float+0x1a4>
 8005de2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005de8:	4299      	cmp	r1, r3
 8005dea:	db05      	blt.n	8005df8 <_printf_float+0x1d4>
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	6121      	str	r1, [r4, #16]
 8005df0:	07d8      	lsls	r0, r3, #31
 8005df2:	d5ea      	bpl.n	8005dca <_printf_float+0x1a6>
 8005df4:	1c4b      	adds	r3, r1, #1
 8005df6:	e7e7      	b.n	8005dc8 <_printf_float+0x1a4>
 8005df8:	2900      	cmp	r1, #0
 8005dfa:	bfd4      	ite	le
 8005dfc:	f1c1 0202 	rsble	r2, r1, #2
 8005e00:	2201      	movgt	r2, #1
 8005e02:	4413      	add	r3, r2
 8005e04:	e7e0      	b.n	8005dc8 <_printf_float+0x1a4>
 8005e06:	6823      	ldr	r3, [r4, #0]
 8005e08:	055a      	lsls	r2, r3, #21
 8005e0a:	d407      	bmi.n	8005e1c <_printf_float+0x1f8>
 8005e0c:	6923      	ldr	r3, [r4, #16]
 8005e0e:	4642      	mov	r2, r8
 8005e10:	4631      	mov	r1, r6
 8005e12:	4628      	mov	r0, r5
 8005e14:	47b8      	blx	r7
 8005e16:	3001      	adds	r0, #1
 8005e18:	d12c      	bne.n	8005e74 <_printf_float+0x250>
 8005e1a:	e764      	b.n	8005ce6 <_printf_float+0xc2>
 8005e1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005e20:	f240 80e0 	bls.w	8005fe4 <_printf_float+0x3c0>
 8005e24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e28:	2200      	movs	r2, #0
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	f7fa fe54 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e30:	2800      	cmp	r0, #0
 8005e32:	d034      	beq.n	8005e9e <_printf_float+0x27a>
 8005e34:	4a37      	ldr	r2, [pc, #220]	; (8005f14 <_printf_float+0x2f0>)
 8005e36:	2301      	movs	r3, #1
 8005e38:	4631      	mov	r1, r6
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	47b8      	blx	r7
 8005e3e:	3001      	adds	r0, #1
 8005e40:	f43f af51 	beq.w	8005ce6 <_printf_float+0xc2>
 8005e44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	db02      	blt.n	8005e52 <_printf_float+0x22e>
 8005e4c:	6823      	ldr	r3, [r4, #0]
 8005e4e:	07d8      	lsls	r0, r3, #31
 8005e50:	d510      	bpl.n	8005e74 <_printf_float+0x250>
 8005e52:	ee18 3a10 	vmov	r3, s16
 8005e56:	4652      	mov	r2, sl
 8005e58:	4631      	mov	r1, r6
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	47b8      	blx	r7
 8005e5e:	3001      	adds	r0, #1
 8005e60:	f43f af41 	beq.w	8005ce6 <_printf_float+0xc2>
 8005e64:	f04f 0800 	mov.w	r8, #0
 8005e68:	f104 091a 	add.w	r9, r4, #26
 8005e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e6e:	3b01      	subs	r3, #1
 8005e70:	4543      	cmp	r3, r8
 8005e72:	dc09      	bgt.n	8005e88 <_printf_float+0x264>
 8005e74:	6823      	ldr	r3, [r4, #0]
 8005e76:	079b      	lsls	r3, r3, #30
 8005e78:	f100 8105 	bmi.w	8006086 <_printf_float+0x462>
 8005e7c:	68e0      	ldr	r0, [r4, #12]
 8005e7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e80:	4298      	cmp	r0, r3
 8005e82:	bfb8      	it	lt
 8005e84:	4618      	movlt	r0, r3
 8005e86:	e730      	b.n	8005cea <_printf_float+0xc6>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	464a      	mov	r2, r9
 8005e8c:	4631      	mov	r1, r6
 8005e8e:	4628      	mov	r0, r5
 8005e90:	47b8      	blx	r7
 8005e92:	3001      	adds	r0, #1
 8005e94:	f43f af27 	beq.w	8005ce6 <_printf_float+0xc2>
 8005e98:	f108 0801 	add.w	r8, r8, #1
 8005e9c:	e7e6      	b.n	8005e6c <_printf_float+0x248>
 8005e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	dc39      	bgt.n	8005f18 <_printf_float+0x2f4>
 8005ea4:	4a1b      	ldr	r2, [pc, #108]	; (8005f14 <_printf_float+0x2f0>)
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	4631      	mov	r1, r6
 8005eaa:	4628      	mov	r0, r5
 8005eac:	47b8      	blx	r7
 8005eae:	3001      	adds	r0, #1
 8005eb0:	f43f af19 	beq.w	8005ce6 <_printf_float+0xc2>
 8005eb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	d102      	bne.n	8005ec2 <_printf_float+0x29e>
 8005ebc:	6823      	ldr	r3, [r4, #0]
 8005ebe:	07d9      	lsls	r1, r3, #31
 8005ec0:	d5d8      	bpl.n	8005e74 <_printf_float+0x250>
 8005ec2:	ee18 3a10 	vmov	r3, s16
 8005ec6:	4652      	mov	r2, sl
 8005ec8:	4631      	mov	r1, r6
 8005eca:	4628      	mov	r0, r5
 8005ecc:	47b8      	blx	r7
 8005ece:	3001      	adds	r0, #1
 8005ed0:	f43f af09 	beq.w	8005ce6 <_printf_float+0xc2>
 8005ed4:	f04f 0900 	mov.w	r9, #0
 8005ed8:	f104 0a1a 	add.w	sl, r4, #26
 8005edc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ede:	425b      	negs	r3, r3
 8005ee0:	454b      	cmp	r3, r9
 8005ee2:	dc01      	bgt.n	8005ee8 <_printf_float+0x2c4>
 8005ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ee6:	e792      	b.n	8005e0e <_printf_float+0x1ea>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	4652      	mov	r2, sl
 8005eec:	4631      	mov	r1, r6
 8005eee:	4628      	mov	r0, r5
 8005ef0:	47b8      	blx	r7
 8005ef2:	3001      	adds	r0, #1
 8005ef4:	f43f aef7 	beq.w	8005ce6 <_printf_float+0xc2>
 8005ef8:	f109 0901 	add.w	r9, r9, #1
 8005efc:	e7ee      	b.n	8005edc <_printf_float+0x2b8>
 8005efe:	bf00      	nop
 8005f00:	7fefffff 	.word	0x7fefffff
 8005f04:	0800972c 	.word	0x0800972c
 8005f08:	08009730 	.word	0x08009730
 8005f0c:	08009738 	.word	0x08009738
 8005f10:	08009734 	.word	0x08009734
 8005f14:	0800973c 	.word	0x0800973c
 8005f18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	bfa8      	it	ge
 8005f20:	461a      	movge	r2, r3
 8005f22:	2a00      	cmp	r2, #0
 8005f24:	4691      	mov	r9, r2
 8005f26:	dc37      	bgt.n	8005f98 <_printf_float+0x374>
 8005f28:	f04f 0b00 	mov.w	fp, #0
 8005f2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f30:	f104 021a 	add.w	r2, r4, #26
 8005f34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f36:	9305      	str	r3, [sp, #20]
 8005f38:	eba3 0309 	sub.w	r3, r3, r9
 8005f3c:	455b      	cmp	r3, fp
 8005f3e:	dc33      	bgt.n	8005fa8 <_printf_float+0x384>
 8005f40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f44:	429a      	cmp	r2, r3
 8005f46:	db3b      	blt.n	8005fc0 <_printf_float+0x39c>
 8005f48:	6823      	ldr	r3, [r4, #0]
 8005f4a:	07da      	lsls	r2, r3, #31
 8005f4c:	d438      	bmi.n	8005fc0 <_printf_float+0x39c>
 8005f4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f50:	9b05      	ldr	r3, [sp, #20]
 8005f52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	eba2 0901 	sub.w	r9, r2, r1
 8005f5a:	4599      	cmp	r9, r3
 8005f5c:	bfa8      	it	ge
 8005f5e:	4699      	movge	r9, r3
 8005f60:	f1b9 0f00 	cmp.w	r9, #0
 8005f64:	dc35      	bgt.n	8005fd2 <_printf_float+0x3ae>
 8005f66:	f04f 0800 	mov.w	r8, #0
 8005f6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f6e:	f104 0a1a 	add.w	sl, r4, #26
 8005f72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f76:	1a9b      	subs	r3, r3, r2
 8005f78:	eba3 0309 	sub.w	r3, r3, r9
 8005f7c:	4543      	cmp	r3, r8
 8005f7e:	f77f af79 	ble.w	8005e74 <_printf_float+0x250>
 8005f82:	2301      	movs	r3, #1
 8005f84:	4652      	mov	r2, sl
 8005f86:	4631      	mov	r1, r6
 8005f88:	4628      	mov	r0, r5
 8005f8a:	47b8      	blx	r7
 8005f8c:	3001      	adds	r0, #1
 8005f8e:	f43f aeaa 	beq.w	8005ce6 <_printf_float+0xc2>
 8005f92:	f108 0801 	add.w	r8, r8, #1
 8005f96:	e7ec      	b.n	8005f72 <_printf_float+0x34e>
 8005f98:	4613      	mov	r3, r2
 8005f9a:	4631      	mov	r1, r6
 8005f9c:	4642      	mov	r2, r8
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	47b8      	blx	r7
 8005fa2:	3001      	adds	r0, #1
 8005fa4:	d1c0      	bne.n	8005f28 <_printf_float+0x304>
 8005fa6:	e69e      	b.n	8005ce6 <_printf_float+0xc2>
 8005fa8:	2301      	movs	r3, #1
 8005faa:	4631      	mov	r1, r6
 8005fac:	4628      	mov	r0, r5
 8005fae:	9205      	str	r2, [sp, #20]
 8005fb0:	47b8      	blx	r7
 8005fb2:	3001      	adds	r0, #1
 8005fb4:	f43f ae97 	beq.w	8005ce6 <_printf_float+0xc2>
 8005fb8:	9a05      	ldr	r2, [sp, #20]
 8005fba:	f10b 0b01 	add.w	fp, fp, #1
 8005fbe:	e7b9      	b.n	8005f34 <_printf_float+0x310>
 8005fc0:	ee18 3a10 	vmov	r3, s16
 8005fc4:	4652      	mov	r2, sl
 8005fc6:	4631      	mov	r1, r6
 8005fc8:	4628      	mov	r0, r5
 8005fca:	47b8      	blx	r7
 8005fcc:	3001      	adds	r0, #1
 8005fce:	d1be      	bne.n	8005f4e <_printf_float+0x32a>
 8005fd0:	e689      	b.n	8005ce6 <_printf_float+0xc2>
 8005fd2:	9a05      	ldr	r2, [sp, #20]
 8005fd4:	464b      	mov	r3, r9
 8005fd6:	4442      	add	r2, r8
 8005fd8:	4631      	mov	r1, r6
 8005fda:	4628      	mov	r0, r5
 8005fdc:	47b8      	blx	r7
 8005fde:	3001      	adds	r0, #1
 8005fe0:	d1c1      	bne.n	8005f66 <_printf_float+0x342>
 8005fe2:	e680      	b.n	8005ce6 <_printf_float+0xc2>
 8005fe4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fe6:	2a01      	cmp	r2, #1
 8005fe8:	dc01      	bgt.n	8005fee <_printf_float+0x3ca>
 8005fea:	07db      	lsls	r3, r3, #31
 8005fec:	d538      	bpl.n	8006060 <_printf_float+0x43c>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	4642      	mov	r2, r8
 8005ff2:	4631      	mov	r1, r6
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	47b8      	blx	r7
 8005ff8:	3001      	adds	r0, #1
 8005ffa:	f43f ae74 	beq.w	8005ce6 <_printf_float+0xc2>
 8005ffe:	ee18 3a10 	vmov	r3, s16
 8006002:	4652      	mov	r2, sl
 8006004:	4631      	mov	r1, r6
 8006006:	4628      	mov	r0, r5
 8006008:	47b8      	blx	r7
 800600a:	3001      	adds	r0, #1
 800600c:	f43f ae6b 	beq.w	8005ce6 <_printf_float+0xc2>
 8006010:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006014:	2200      	movs	r2, #0
 8006016:	2300      	movs	r3, #0
 8006018:	f7fa fd5e 	bl	8000ad8 <__aeabi_dcmpeq>
 800601c:	b9d8      	cbnz	r0, 8006056 <_printf_float+0x432>
 800601e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006020:	f108 0201 	add.w	r2, r8, #1
 8006024:	3b01      	subs	r3, #1
 8006026:	4631      	mov	r1, r6
 8006028:	4628      	mov	r0, r5
 800602a:	47b8      	blx	r7
 800602c:	3001      	adds	r0, #1
 800602e:	d10e      	bne.n	800604e <_printf_float+0x42a>
 8006030:	e659      	b.n	8005ce6 <_printf_float+0xc2>
 8006032:	2301      	movs	r3, #1
 8006034:	4652      	mov	r2, sl
 8006036:	4631      	mov	r1, r6
 8006038:	4628      	mov	r0, r5
 800603a:	47b8      	blx	r7
 800603c:	3001      	adds	r0, #1
 800603e:	f43f ae52 	beq.w	8005ce6 <_printf_float+0xc2>
 8006042:	f108 0801 	add.w	r8, r8, #1
 8006046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006048:	3b01      	subs	r3, #1
 800604a:	4543      	cmp	r3, r8
 800604c:	dcf1      	bgt.n	8006032 <_printf_float+0x40e>
 800604e:	464b      	mov	r3, r9
 8006050:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006054:	e6dc      	b.n	8005e10 <_printf_float+0x1ec>
 8006056:	f04f 0800 	mov.w	r8, #0
 800605a:	f104 0a1a 	add.w	sl, r4, #26
 800605e:	e7f2      	b.n	8006046 <_printf_float+0x422>
 8006060:	2301      	movs	r3, #1
 8006062:	4642      	mov	r2, r8
 8006064:	e7df      	b.n	8006026 <_printf_float+0x402>
 8006066:	2301      	movs	r3, #1
 8006068:	464a      	mov	r2, r9
 800606a:	4631      	mov	r1, r6
 800606c:	4628      	mov	r0, r5
 800606e:	47b8      	blx	r7
 8006070:	3001      	adds	r0, #1
 8006072:	f43f ae38 	beq.w	8005ce6 <_printf_float+0xc2>
 8006076:	f108 0801 	add.w	r8, r8, #1
 800607a:	68e3      	ldr	r3, [r4, #12]
 800607c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800607e:	1a5b      	subs	r3, r3, r1
 8006080:	4543      	cmp	r3, r8
 8006082:	dcf0      	bgt.n	8006066 <_printf_float+0x442>
 8006084:	e6fa      	b.n	8005e7c <_printf_float+0x258>
 8006086:	f04f 0800 	mov.w	r8, #0
 800608a:	f104 0919 	add.w	r9, r4, #25
 800608e:	e7f4      	b.n	800607a <_printf_float+0x456>

08006090 <_printf_common>:
 8006090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006094:	4616      	mov	r6, r2
 8006096:	4699      	mov	r9, r3
 8006098:	688a      	ldr	r2, [r1, #8]
 800609a:	690b      	ldr	r3, [r1, #16]
 800609c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80060a0:	4293      	cmp	r3, r2
 80060a2:	bfb8      	it	lt
 80060a4:	4613      	movlt	r3, r2
 80060a6:	6033      	str	r3, [r6, #0]
 80060a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80060ac:	4607      	mov	r7, r0
 80060ae:	460c      	mov	r4, r1
 80060b0:	b10a      	cbz	r2, 80060b6 <_printf_common+0x26>
 80060b2:	3301      	adds	r3, #1
 80060b4:	6033      	str	r3, [r6, #0]
 80060b6:	6823      	ldr	r3, [r4, #0]
 80060b8:	0699      	lsls	r1, r3, #26
 80060ba:	bf42      	ittt	mi
 80060bc:	6833      	ldrmi	r3, [r6, #0]
 80060be:	3302      	addmi	r3, #2
 80060c0:	6033      	strmi	r3, [r6, #0]
 80060c2:	6825      	ldr	r5, [r4, #0]
 80060c4:	f015 0506 	ands.w	r5, r5, #6
 80060c8:	d106      	bne.n	80060d8 <_printf_common+0x48>
 80060ca:	f104 0a19 	add.w	sl, r4, #25
 80060ce:	68e3      	ldr	r3, [r4, #12]
 80060d0:	6832      	ldr	r2, [r6, #0]
 80060d2:	1a9b      	subs	r3, r3, r2
 80060d4:	42ab      	cmp	r3, r5
 80060d6:	dc26      	bgt.n	8006126 <_printf_common+0x96>
 80060d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060dc:	1e13      	subs	r3, r2, #0
 80060de:	6822      	ldr	r2, [r4, #0]
 80060e0:	bf18      	it	ne
 80060e2:	2301      	movne	r3, #1
 80060e4:	0692      	lsls	r2, r2, #26
 80060e6:	d42b      	bmi.n	8006140 <_printf_common+0xb0>
 80060e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060ec:	4649      	mov	r1, r9
 80060ee:	4638      	mov	r0, r7
 80060f0:	47c0      	blx	r8
 80060f2:	3001      	adds	r0, #1
 80060f4:	d01e      	beq.n	8006134 <_printf_common+0xa4>
 80060f6:	6823      	ldr	r3, [r4, #0]
 80060f8:	68e5      	ldr	r5, [r4, #12]
 80060fa:	6832      	ldr	r2, [r6, #0]
 80060fc:	f003 0306 	and.w	r3, r3, #6
 8006100:	2b04      	cmp	r3, #4
 8006102:	bf08      	it	eq
 8006104:	1aad      	subeq	r5, r5, r2
 8006106:	68a3      	ldr	r3, [r4, #8]
 8006108:	6922      	ldr	r2, [r4, #16]
 800610a:	bf0c      	ite	eq
 800610c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006110:	2500      	movne	r5, #0
 8006112:	4293      	cmp	r3, r2
 8006114:	bfc4      	itt	gt
 8006116:	1a9b      	subgt	r3, r3, r2
 8006118:	18ed      	addgt	r5, r5, r3
 800611a:	2600      	movs	r6, #0
 800611c:	341a      	adds	r4, #26
 800611e:	42b5      	cmp	r5, r6
 8006120:	d11a      	bne.n	8006158 <_printf_common+0xc8>
 8006122:	2000      	movs	r0, #0
 8006124:	e008      	b.n	8006138 <_printf_common+0xa8>
 8006126:	2301      	movs	r3, #1
 8006128:	4652      	mov	r2, sl
 800612a:	4649      	mov	r1, r9
 800612c:	4638      	mov	r0, r7
 800612e:	47c0      	blx	r8
 8006130:	3001      	adds	r0, #1
 8006132:	d103      	bne.n	800613c <_printf_common+0xac>
 8006134:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800613c:	3501      	adds	r5, #1
 800613e:	e7c6      	b.n	80060ce <_printf_common+0x3e>
 8006140:	18e1      	adds	r1, r4, r3
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	2030      	movs	r0, #48	; 0x30
 8006146:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800614a:	4422      	add	r2, r4
 800614c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006150:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006154:	3302      	adds	r3, #2
 8006156:	e7c7      	b.n	80060e8 <_printf_common+0x58>
 8006158:	2301      	movs	r3, #1
 800615a:	4622      	mov	r2, r4
 800615c:	4649      	mov	r1, r9
 800615e:	4638      	mov	r0, r7
 8006160:	47c0      	blx	r8
 8006162:	3001      	adds	r0, #1
 8006164:	d0e6      	beq.n	8006134 <_printf_common+0xa4>
 8006166:	3601      	adds	r6, #1
 8006168:	e7d9      	b.n	800611e <_printf_common+0x8e>
	...

0800616c <_printf_i>:
 800616c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006170:	460c      	mov	r4, r1
 8006172:	4691      	mov	r9, r2
 8006174:	7e27      	ldrb	r7, [r4, #24]
 8006176:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006178:	2f78      	cmp	r7, #120	; 0x78
 800617a:	4680      	mov	r8, r0
 800617c:	469a      	mov	sl, r3
 800617e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006182:	d807      	bhi.n	8006194 <_printf_i+0x28>
 8006184:	2f62      	cmp	r7, #98	; 0x62
 8006186:	d80a      	bhi.n	800619e <_printf_i+0x32>
 8006188:	2f00      	cmp	r7, #0
 800618a:	f000 80d8 	beq.w	800633e <_printf_i+0x1d2>
 800618e:	2f58      	cmp	r7, #88	; 0x58
 8006190:	f000 80a3 	beq.w	80062da <_printf_i+0x16e>
 8006194:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006198:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800619c:	e03a      	b.n	8006214 <_printf_i+0xa8>
 800619e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80061a2:	2b15      	cmp	r3, #21
 80061a4:	d8f6      	bhi.n	8006194 <_printf_i+0x28>
 80061a6:	a001      	add	r0, pc, #4	; (adr r0, 80061ac <_printf_i+0x40>)
 80061a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80061ac:	08006205 	.word	0x08006205
 80061b0:	08006219 	.word	0x08006219
 80061b4:	08006195 	.word	0x08006195
 80061b8:	08006195 	.word	0x08006195
 80061bc:	08006195 	.word	0x08006195
 80061c0:	08006195 	.word	0x08006195
 80061c4:	08006219 	.word	0x08006219
 80061c8:	08006195 	.word	0x08006195
 80061cc:	08006195 	.word	0x08006195
 80061d0:	08006195 	.word	0x08006195
 80061d4:	08006195 	.word	0x08006195
 80061d8:	08006325 	.word	0x08006325
 80061dc:	08006249 	.word	0x08006249
 80061e0:	08006307 	.word	0x08006307
 80061e4:	08006195 	.word	0x08006195
 80061e8:	08006195 	.word	0x08006195
 80061ec:	08006347 	.word	0x08006347
 80061f0:	08006195 	.word	0x08006195
 80061f4:	08006249 	.word	0x08006249
 80061f8:	08006195 	.word	0x08006195
 80061fc:	08006195 	.word	0x08006195
 8006200:	0800630f 	.word	0x0800630f
 8006204:	680b      	ldr	r3, [r1, #0]
 8006206:	1d1a      	adds	r2, r3, #4
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	600a      	str	r2, [r1, #0]
 800620c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006210:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006214:	2301      	movs	r3, #1
 8006216:	e0a3      	b.n	8006360 <_printf_i+0x1f4>
 8006218:	6825      	ldr	r5, [r4, #0]
 800621a:	6808      	ldr	r0, [r1, #0]
 800621c:	062e      	lsls	r6, r5, #24
 800621e:	f100 0304 	add.w	r3, r0, #4
 8006222:	d50a      	bpl.n	800623a <_printf_i+0xce>
 8006224:	6805      	ldr	r5, [r0, #0]
 8006226:	600b      	str	r3, [r1, #0]
 8006228:	2d00      	cmp	r5, #0
 800622a:	da03      	bge.n	8006234 <_printf_i+0xc8>
 800622c:	232d      	movs	r3, #45	; 0x2d
 800622e:	426d      	negs	r5, r5
 8006230:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006234:	485e      	ldr	r0, [pc, #376]	; (80063b0 <_printf_i+0x244>)
 8006236:	230a      	movs	r3, #10
 8006238:	e019      	b.n	800626e <_printf_i+0x102>
 800623a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800623e:	6805      	ldr	r5, [r0, #0]
 8006240:	600b      	str	r3, [r1, #0]
 8006242:	bf18      	it	ne
 8006244:	b22d      	sxthne	r5, r5
 8006246:	e7ef      	b.n	8006228 <_printf_i+0xbc>
 8006248:	680b      	ldr	r3, [r1, #0]
 800624a:	6825      	ldr	r5, [r4, #0]
 800624c:	1d18      	adds	r0, r3, #4
 800624e:	6008      	str	r0, [r1, #0]
 8006250:	0628      	lsls	r0, r5, #24
 8006252:	d501      	bpl.n	8006258 <_printf_i+0xec>
 8006254:	681d      	ldr	r5, [r3, #0]
 8006256:	e002      	b.n	800625e <_printf_i+0xf2>
 8006258:	0669      	lsls	r1, r5, #25
 800625a:	d5fb      	bpl.n	8006254 <_printf_i+0xe8>
 800625c:	881d      	ldrh	r5, [r3, #0]
 800625e:	4854      	ldr	r0, [pc, #336]	; (80063b0 <_printf_i+0x244>)
 8006260:	2f6f      	cmp	r7, #111	; 0x6f
 8006262:	bf0c      	ite	eq
 8006264:	2308      	moveq	r3, #8
 8006266:	230a      	movne	r3, #10
 8006268:	2100      	movs	r1, #0
 800626a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800626e:	6866      	ldr	r6, [r4, #4]
 8006270:	60a6      	str	r6, [r4, #8]
 8006272:	2e00      	cmp	r6, #0
 8006274:	bfa2      	ittt	ge
 8006276:	6821      	ldrge	r1, [r4, #0]
 8006278:	f021 0104 	bicge.w	r1, r1, #4
 800627c:	6021      	strge	r1, [r4, #0]
 800627e:	b90d      	cbnz	r5, 8006284 <_printf_i+0x118>
 8006280:	2e00      	cmp	r6, #0
 8006282:	d04d      	beq.n	8006320 <_printf_i+0x1b4>
 8006284:	4616      	mov	r6, r2
 8006286:	fbb5 f1f3 	udiv	r1, r5, r3
 800628a:	fb03 5711 	mls	r7, r3, r1, r5
 800628e:	5dc7      	ldrb	r7, [r0, r7]
 8006290:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006294:	462f      	mov	r7, r5
 8006296:	42bb      	cmp	r3, r7
 8006298:	460d      	mov	r5, r1
 800629a:	d9f4      	bls.n	8006286 <_printf_i+0x11a>
 800629c:	2b08      	cmp	r3, #8
 800629e:	d10b      	bne.n	80062b8 <_printf_i+0x14c>
 80062a0:	6823      	ldr	r3, [r4, #0]
 80062a2:	07df      	lsls	r7, r3, #31
 80062a4:	d508      	bpl.n	80062b8 <_printf_i+0x14c>
 80062a6:	6923      	ldr	r3, [r4, #16]
 80062a8:	6861      	ldr	r1, [r4, #4]
 80062aa:	4299      	cmp	r1, r3
 80062ac:	bfde      	ittt	le
 80062ae:	2330      	movle	r3, #48	; 0x30
 80062b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062b4:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80062b8:	1b92      	subs	r2, r2, r6
 80062ba:	6122      	str	r2, [r4, #16]
 80062bc:	f8cd a000 	str.w	sl, [sp]
 80062c0:	464b      	mov	r3, r9
 80062c2:	aa03      	add	r2, sp, #12
 80062c4:	4621      	mov	r1, r4
 80062c6:	4640      	mov	r0, r8
 80062c8:	f7ff fee2 	bl	8006090 <_printf_common>
 80062cc:	3001      	adds	r0, #1
 80062ce:	d14c      	bne.n	800636a <_printf_i+0x1fe>
 80062d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062d4:	b004      	add	sp, #16
 80062d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062da:	4835      	ldr	r0, [pc, #212]	; (80063b0 <_printf_i+0x244>)
 80062dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	680e      	ldr	r6, [r1, #0]
 80062e4:	061f      	lsls	r7, r3, #24
 80062e6:	f856 5b04 	ldr.w	r5, [r6], #4
 80062ea:	600e      	str	r6, [r1, #0]
 80062ec:	d514      	bpl.n	8006318 <_printf_i+0x1ac>
 80062ee:	07d9      	lsls	r1, r3, #31
 80062f0:	bf44      	itt	mi
 80062f2:	f043 0320 	orrmi.w	r3, r3, #32
 80062f6:	6023      	strmi	r3, [r4, #0]
 80062f8:	b91d      	cbnz	r5, 8006302 <_printf_i+0x196>
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	f023 0320 	bic.w	r3, r3, #32
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	2310      	movs	r3, #16
 8006304:	e7b0      	b.n	8006268 <_printf_i+0xfc>
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	f043 0320 	orr.w	r3, r3, #32
 800630c:	6023      	str	r3, [r4, #0]
 800630e:	2378      	movs	r3, #120	; 0x78
 8006310:	4828      	ldr	r0, [pc, #160]	; (80063b4 <_printf_i+0x248>)
 8006312:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006316:	e7e3      	b.n	80062e0 <_printf_i+0x174>
 8006318:	065e      	lsls	r6, r3, #25
 800631a:	bf48      	it	mi
 800631c:	b2ad      	uxthmi	r5, r5
 800631e:	e7e6      	b.n	80062ee <_printf_i+0x182>
 8006320:	4616      	mov	r6, r2
 8006322:	e7bb      	b.n	800629c <_printf_i+0x130>
 8006324:	680b      	ldr	r3, [r1, #0]
 8006326:	6826      	ldr	r6, [r4, #0]
 8006328:	6960      	ldr	r0, [r4, #20]
 800632a:	1d1d      	adds	r5, r3, #4
 800632c:	600d      	str	r5, [r1, #0]
 800632e:	0635      	lsls	r5, r6, #24
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	d501      	bpl.n	8006338 <_printf_i+0x1cc>
 8006334:	6018      	str	r0, [r3, #0]
 8006336:	e002      	b.n	800633e <_printf_i+0x1d2>
 8006338:	0671      	lsls	r1, r6, #25
 800633a:	d5fb      	bpl.n	8006334 <_printf_i+0x1c8>
 800633c:	8018      	strh	r0, [r3, #0]
 800633e:	2300      	movs	r3, #0
 8006340:	6123      	str	r3, [r4, #16]
 8006342:	4616      	mov	r6, r2
 8006344:	e7ba      	b.n	80062bc <_printf_i+0x150>
 8006346:	680b      	ldr	r3, [r1, #0]
 8006348:	1d1a      	adds	r2, r3, #4
 800634a:	600a      	str	r2, [r1, #0]
 800634c:	681e      	ldr	r6, [r3, #0]
 800634e:	6862      	ldr	r2, [r4, #4]
 8006350:	2100      	movs	r1, #0
 8006352:	4630      	mov	r0, r6
 8006354:	f7f9 ff4c 	bl	80001f0 <memchr>
 8006358:	b108      	cbz	r0, 800635e <_printf_i+0x1f2>
 800635a:	1b80      	subs	r0, r0, r6
 800635c:	6060      	str	r0, [r4, #4]
 800635e:	6863      	ldr	r3, [r4, #4]
 8006360:	6123      	str	r3, [r4, #16]
 8006362:	2300      	movs	r3, #0
 8006364:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006368:	e7a8      	b.n	80062bc <_printf_i+0x150>
 800636a:	6923      	ldr	r3, [r4, #16]
 800636c:	4632      	mov	r2, r6
 800636e:	4649      	mov	r1, r9
 8006370:	4640      	mov	r0, r8
 8006372:	47d0      	blx	sl
 8006374:	3001      	adds	r0, #1
 8006376:	d0ab      	beq.n	80062d0 <_printf_i+0x164>
 8006378:	6823      	ldr	r3, [r4, #0]
 800637a:	079b      	lsls	r3, r3, #30
 800637c:	d413      	bmi.n	80063a6 <_printf_i+0x23a>
 800637e:	68e0      	ldr	r0, [r4, #12]
 8006380:	9b03      	ldr	r3, [sp, #12]
 8006382:	4298      	cmp	r0, r3
 8006384:	bfb8      	it	lt
 8006386:	4618      	movlt	r0, r3
 8006388:	e7a4      	b.n	80062d4 <_printf_i+0x168>
 800638a:	2301      	movs	r3, #1
 800638c:	4632      	mov	r2, r6
 800638e:	4649      	mov	r1, r9
 8006390:	4640      	mov	r0, r8
 8006392:	47d0      	blx	sl
 8006394:	3001      	adds	r0, #1
 8006396:	d09b      	beq.n	80062d0 <_printf_i+0x164>
 8006398:	3501      	adds	r5, #1
 800639a:	68e3      	ldr	r3, [r4, #12]
 800639c:	9903      	ldr	r1, [sp, #12]
 800639e:	1a5b      	subs	r3, r3, r1
 80063a0:	42ab      	cmp	r3, r5
 80063a2:	dcf2      	bgt.n	800638a <_printf_i+0x21e>
 80063a4:	e7eb      	b.n	800637e <_printf_i+0x212>
 80063a6:	2500      	movs	r5, #0
 80063a8:	f104 0619 	add.w	r6, r4, #25
 80063ac:	e7f5      	b.n	800639a <_printf_i+0x22e>
 80063ae:	bf00      	nop
 80063b0:	0800973e 	.word	0x0800973e
 80063b4:	0800974f 	.word	0x0800974f

080063b8 <copysign>:
 80063b8:	b082      	sub	sp, #8
 80063ba:	ec51 0b10 	vmov	r0, r1, d0
 80063be:	ed8d 1b00 	vstr	d1, [sp]
 80063c2:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 80063c6:	9901      	ldr	r1, [sp, #4]
 80063c8:	ee10 2a10 	vmov	r2, s0
 80063cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80063d0:	ea40 0301 	orr.w	r3, r0, r1
 80063d4:	ec43 2b10 	vmov	d0, r2, r3
 80063d8:	b002      	add	sp, #8
 80063da:	4770      	bx	lr

080063dc <siprintf>:
 80063dc:	b40e      	push	{r1, r2, r3}
 80063de:	b500      	push	{lr}
 80063e0:	b09c      	sub	sp, #112	; 0x70
 80063e2:	ab1d      	add	r3, sp, #116	; 0x74
 80063e4:	9002      	str	r0, [sp, #8]
 80063e6:	9006      	str	r0, [sp, #24]
 80063e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80063ec:	4809      	ldr	r0, [pc, #36]	; (8006414 <siprintf+0x38>)
 80063ee:	9107      	str	r1, [sp, #28]
 80063f0:	9104      	str	r1, [sp, #16]
 80063f2:	4909      	ldr	r1, [pc, #36]	; (8006418 <siprintf+0x3c>)
 80063f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80063f8:	9105      	str	r1, [sp, #20]
 80063fa:	6800      	ldr	r0, [r0, #0]
 80063fc:	9301      	str	r3, [sp, #4]
 80063fe:	a902      	add	r1, sp, #8
 8006400:	f001 fb34 	bl	8007a6c <_svfiprintf_r>
 8006404:	9b02      	ldr	r3, [sp, #8]
 8006406:	2200      	movs	r2, #0
 8006408:	701a      	strb	r2, [r3, #0]
 800640a:	b01c      	add	sp, #112	; 0x70
 800640c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006410:	b003      	add	sp, #12
 8006412:	4770      	bx	lr
 8006414:	20000014 	.word	0x20000014
 8006418:	ffff0208 	.word	0xffff0208

0800641c <quorem>:
 800641c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006420:	6903      	ldr	r3, [r0, #16]
 8006422:	690c      	ldr	r4, [r1, #16]
 8006424:	42a3      	cmp	r3, r4
 8006426:	4607      	mov	r7, r0
 8006428:	f2c0 8081 	blt.w	800652e <quorem+0x112>
 800642c:	3c01      	subs	r4, #1
 800642e:	f101 0814 	add.w	r8, r1, #20
 8006432:	f100 0514 	add.w	r5, r0, #20
 8006436:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800643a:	9301      	str	r3, [sp, #4]
 800643c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006440:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006444:	3301      	adds	r3, #1
 8006446:	429a      	cmp	r2, r3
 8006448:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800644c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006450:	fbb2 f6f3 	udiv	r6, r2, r3
 8006454:	d331      	bcc.n	80064ba <quorem+0x9e>
 8006456:	f04f 0e00 	mov.w	lr, #0
 800645a:	4640      	mov	r0, r8
 800645c:	46ac      	mov	ip, r5
 800645e:	46f2      	mov	sl, lr
 8006460:	f850 2b04 	ldr.w	r2, [r0], #4
 8006464:	b293      	uxth	r3, r2
 8006466:	fb06 e303 	mla	r3, r6, r3, lr
 800646a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800646e:	b29b      	uxth	r3, r3
 8006470:	ebaa 0303 	sub.w	r3, sl, r3
 8006474:	0c12      	lsrs	r2, r2, #16
 8006476:	f8dc a000 	ldr.w	sl, [ip]
 800647a:	fb06 e202 	mla	r2, r6, r2, lr
 800647e:	fa13 f38a 	uxtah	r3, r3, sl
 8006482:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006486:	fa1f fa82 	uxth.w	sl, r2
 800648a:	f8dc 2000 	ldr.w	r2, [ip]
 800648e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006492:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006496:	b29b      	uxth	r3, r3
 8006498:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800649c:	4581      	cmp	r9, r0
 800649e:	f84c 3b04 	str.w	r3, [ip], #4
 80064a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80064a6:	d2db      	bcs.n	8006460 <quorem+0x44>
 80064a8:	f855 300b 	ldr.w	r3, [r5, fp]
 80064ac:	b92b      	cbnz	r3, 80064ba <quorem+0x9e>
 80064ae:	9b01      	ldr	r3, [sp, #4]
 80064b0:	3b04      	subs	r3, #4
 80064b2:	429d      	cmp	r5, r3
 80064b4:	461a      	mov	r2, r3
 80064b6:	d32e      	bcc.n	8006516 <quorem+0xfa>
 80064b8:	613c      	str	r4, [r7, #16]
 80064ba:	4638      	mov	r0, r7
 80064bc:	f001 f8c0 	bl	8007640 <__mcmp>
 80064c0:	2800      	cmp	r0, #0
 80064c2:	db24      	blt.n	800650e <quorem+0xf2>
 80064c4:	3601      	adds	r6, #1
 80064c6:	4628      	mov	r0, r5
 80064c8:	f04f 0c00 	mov.w	ip, #0
 80064cc:	f858 2b04 	ldr.w	r2, [r8], #4
 80064d0:	f8d0 e000 	ldr.w	lr, [r0]
 80064d4:	b293      	uxth	r3, r2
 80064d6:	ebac 0303 	sub.w	r3, ip, r3
 80064da:	0c12      	lsrs	r2, r2, #16
 80064dc:	fa13 f38e 	uxtah	r3, r3, lr
 80064e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80064e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064ee:	45c1      	cmp	r9, r8
 80064f0:	f840 3b04 	str.w	r3, [r0], #4
 80064f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80064f8:	d2e8      	bcs.n	80064cc <quorem+0xb0>
 80064fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006502:	b922      	cbnz	r2, 800650e <quorem+0xf2>
 8006504:	3b04      	subs	r3, #4
 8006506:	429d      	cmp	r5, r3
 8006508:	461a      	mov	r2, r3
 800650a:	d30a      	bcc.n	8006522 <quorem+0x106>
 800650c:	613c      	str	r4, [r7, #16]
 800650e:	4630      	mov	r0, r6
 8006510:	b003      	add	sp, #12
 8006512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006516:	6812      	ldr	r2, [r2, #0]
 8006518:	3b04      	subs	r3, #4
 800651a:	2a00      	cmp	r2, #0
 800651c:	d1cc      	bne.n	80064b8 <quorem+0x9c>
 800651e:	3c01      	subs	r4, #1
 8006520:	e7c7      	b.n	80064b2 <quorem+0x96>
 8006522:	6812      	ldr	r2, [r2, #0]
 8006524:	3b04      	subs	r3, #4
 8006526:	2a00      	cmp	r2, #0
 8006528:	d1f0      	bne.n	800650c <quorem+0xf0>
 800652a:	3c01      	subs	r4, #1
 800652c:	e7eb      	b.n	8006506 <quorem+0xea>
 800652e:	2000      	movs	r0, #0
 8006530:	e7ee      	b.n	8006510 <quorem+0xf4>
 8006532:	0000      	movs	r0, r0
 8006534:	0000      	movs	r0, r0
	...

08006538 <_dtoa_r>:
 8006538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800653c:	ed2d 8b02 	vpush	{d8}
 8006540:	ec57 6b10 	vmov	r6, r7, d0
 8006544:	b095      	sub	sp, #84	; 0x54
 8006546:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006548:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800654c:	9105      	str	r1, [sp, #20]
 800654e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006552:	4604      	mov	r4, r0
 8006554:	9209      	str	r2, [sp, #36]	; 0x24
 8006556:	930f      	str	r3, [sp, #60]	; 0x3c
 8006558:	b975      	cbnz	r5, 8006578 <_dtoa_r+0x40>
 800655a:	2010      	movs	r0, #16
 800655c:	f000 fddc 	bl	8007118 <malloc>
 8006560:	4602      	mov	r2, r0
 8006562:	6260      	str	r0, [r4, #36]	; 0x24
 8006564:	b920      	cbnz	r0, 8006570 <_dtoa_r+0x38>
 8006566:	4bb2      	ldr	r3, [pc, #712]	; (8006830 <_dtoa_r+0x2f8>)
 8006568:	21ea      	movs	r1, #234	; 0xea
 800656a:	48b2      	ldr	r0, [pc, #712]	; (8006834 <_dtoa_r+0x2fc>)
 800656c:	f001 fb8e 	bl	8007c8c <__assert_func>
 8006570:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006574:	6005      	str	r5, [r0, #0]
 8006576:	60c5      	str	r5, [r0, #12]
 8006578:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800657a:	6819      	ldr	r1, [r3, #0]
 800657c:	b151      	cbz	r1, 8006594 <_dtoa_r+0x5c>
 800657e:	685a      	ldr	r2, [r3, #4]
 8006580:	604a      	str	r2, [r1, #4]
 8006582:	2301      	movs	r3, #1
 8006584:	4093      	lsls	r3, r2
 8006586:	608b      	str	r3, [r1, #8]
 8006588:	4620      	mov	r0, r4
 800658a:	f000 fe1b 	bl	80071c4 <_Bfree>
 800658e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006590:	2200      	movs	r2, #0
 8006592:	601a      	str	r2, [r3, #0]
 8006594:	1e3b      	subs	r3, r7, #0
 8006596:	bfb9      	ittee	lt
 8006598:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800659c:	9303      	strlt	r3, [sp, #12]
 800659e:	2300      	movge	r3, #0
 80065a0:	f8c8 3000 	strge.w	r3, [r8]
 80065a4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80065a8:	4ba3      	ldr	r3, [pc, #652]	; (8006838 <_dtoa_r+0x300>)
 80065aa:	bfbc      	itt	lt
 80065ac:	2201      	movlt	r2, #1
 80065ae:	f8c8 2000 	strlt.w	r2, [r8]
 80065b2:	ea33 0309 	bics.w	r3, r3, r9
 80065b6:	d11b      	bne.n	80065f0 <_dtoa_r+0xb8>
 80065b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80065ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80065be:	6013      	str	r3, [r2, #0]
 80065c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80065c4:	4333      	orrs	r3, r6
 80065c6:	f000 857a 	beq.w	80070be <_dtoa_r+0xb86>
 80065ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065cc:	b963      	cbnz	r3, 80065e8 <_dtoa_r+0xb0>
 80065ce:	4b9b      	ldr	r3, [pc, #620]	; (800683c <_dtoa_r+0x304>)
 80065d0:	e024      	b.n	800661c <_dtoa_r+0xe4>
 80065d2:	4b9b      	ldr	r3, [pc, #620]	; (8006840 <_dtoa_r+0x308>)
 80065d4:	9300      	str	r3, [sp, #0]
 80065d6:	3308      	adds	r3, #8
 80065d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80065da:	6013      	str	r3, [r2, #0]
 80065dc:	9800      	ldr	r0, [sp, #0]
 80065de:	b015      	add	sp, #84	; 0x54
 80065e0:	ecbd 8b02 	vpop	{d8}
 80065e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065e8:	4b94      	ldr	r3, [pc, #592]	; (800683c <_dtoa_r+0x304>)
 80065ea:	9300      	str	r3, [sp, #0]
 80065ec:	3303      	adds	r3, #3
 80065ee:	e7f3      	b.n	80065d8 <_dtoa_r+0xa0>
 80065f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80065f4:	2200      	movs	r2, #0
 80065f6:	ec51 0b17 	vmov	r0, r1, d7
 80065fa:	2300      	movs	r3, #0
 80065fc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006600:	f7fa fa6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006604:	4680      	mov	r8, r0
 8006606:	b158      	cbz	r0, 8006620 <_dtoa_r+0xe8>
 8006608:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800660a:	2301      	movs	r3, #1
 800660c:	6013      	str	r3, [r2, #0]
 800660e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006610:	2b00      	cmp	r3, #0
 8006612:	f000 8551 	beq.w	80070b8 <_dtoa_r+0xb80>
 8006616:	488b      	ldr	r0, [pc, #556]	; (8006844 <_dtoa_r+0x30c>)
 8006618:	6018      	str	r0, [r3, #0]
 800661a:	1e43      	subs	r3, r0, #1
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	e7dd      	b.n	80065dc <_dtoa_r+0xa4>
 8006620:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006624:	aa12      	add	r2, sp, #72	; 0x48
 8006626:	a913      	add	r1, sp, #76	; 0x4c
 8006628:	4620      	mov	r0, r4
 800662a:	f001 f8ad 	bl	8007788 <__d2b>
 800662e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006632:	4683      	mov	fp, r0
 8006634:	2d00      	cmp	r5, #0
 8006636:	d07c      	beq.n	8006732 <_dtoa_r+0x1fa>
 8006638:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800663a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800663e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006642:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006646:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800664a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800664e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006652:	4b7d      	ldr	r3, [pc, #500]	; (8006848 <_dtoa_r+0x310>)
 8006654:	2200      	movs	r2, #0
 8006656:	4630      	mov	r0, r6
 8006658:	4639      	mov	r1, r7
 800665a:	f7f9 fe1d 	bl	8000298 <__aeabi_dsub>
 800665e:	a36e      	add	r3, pc, #440	; (adr r3, 8006818 <_dtoa_r+0x2e0>)
 8006660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006664:	f7f9 ffd0 	bl	8000608 <__aeabi_dmul>
 8006668:	a36d      	add	r3, pc, #436	; (adr r3, 8006820 <_dtoa_r+0x2e8>)
 800666a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666e:	f7f9 fe15 	bl	800029c <__adddf3>
 8006672:	4606      	mov	r6, r0
 8006674:	4628      	mov	r0, r5
 8006676:	460f      	mov	r7, r1
 8006678:	f7f9 ff5c 	bl	8000534 <__aeabi_i2d>
 800667c:	a36a      	add	r3, pc, #424	; (adr r3, 8006828 <_dtoa_r+0x2f0>)
 800667e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006682:	f7f9 ffc1 	bl	8000608 <__aeabi_dmul>
 8006686:	4602      	mov	r2, r0
 8006688:	460b      	mov	r3, r1
 800668a:	4630      	mov	r0, r6
 800668c:	4639      	mov	r1, r7
 800668e:	f7f9 fe05 	bl	800029c <__adddf3>
 8006692:	4606      	mov	r6, r0
 8006694:	460f      	mov	r7, r1
 8006696:	f7fa fa67 	bl	8000b68 <__aeabi_d2iz>
 800669a:	2200      	movs	r2, #0
 800669c:	4682      	mov	sl, r0
 800669e:	2300      	movs	r3, #0
 80066a0:	4630      	mov	r0, r6
 80066a2:	4639      	mov	r1, r7
 80066a4:	f7fa fa22 	bl	8000aec <__aeabi_dcmplt>
 80066a8:	b148      	cbz	r0, 80066be <_dtoa_r+0x186>
 80066aa:	4650      	mov	r0, sl
 80066ac:	f7f9 ff42 	bl	8000534 <__aeabi_i2d>
 80066b0:	4632      	mov	r2, r6
 80066b2:	463b      	mov	r3, r7
 80066b4:	f7fa fa10 	bl	8000ad8 <__aeabi_dcmpeq>
 80066b8:	b908      	cbnz	r0, 80066be <_dtoa_r+0x186>
 80066ba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80066be:	f1ba 0f16 	cmp.w	sl, #22
 80066c2:	d854      	bhi.n	800676e <_dtoa_r+0x236>
 80066c4:	4b61      	ldr	r3, [pc, #388]	; (800684c <_dtoa_r+0x314>)
 80066c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80066ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80066d2:	f7fa fa0b 	bl	8000aec <__aeabi_dcmplt>
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d04b      	beq.n	8006772 <_dtoa_r+0x23a>
 80066da:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80066de:	2300      	movs	r3, #0
 80066e0:	930e      	str	r3, [sp, #56]	; 0x38
 80066e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80066e4:	1b5d      	subs	r5, r3, r5
 80066e6:	1e6b      	subs	r3, r5, #1
 80066e8:	9304      	str	r3, [sp, #16]
 80066ea:	bf43      	ittte	mi
 80066ec:	2300      	movmi	r3, #0
 80066ee:	f1c5 0801 	rsbmi	r8, r5, #1
 80066f2:	9304      	strmi	r3, [sp, #16]
 80066f4:	f04f 0800 	movpl.w	r8, #0
 80066f8:	f1ba 0f00 	cmp.w	sl, #0
 80066fc:	db3b      	blt.n	8006776 <_dtoa_r+0x23e>
 80066fe:	9b04      	ldr	r3, [sp, #16]
 8006700:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006704:	4453      	add	r3, sl
 8006706:	9304      	str	r3, [sp, #16]
 8006708:	2300      	movs	r3, #0
 800670a:	9306      	str	r3, [sp, #24]
 800670c:	9b05      	ldr	r3, [sp, #20]
 800670e:	2b09      	cmp	r3, #9
 8006710:	d869      	bhi.n	80067e6 <_dtoa_r+0x2ae>
 8006712:	2b05      	cmp	r3, #5
 8006714:	bfc4      	itt	gt
 8006716:	3b04      	subgt	r3, #4
 8006718:	9305      	strgt	r3, [sp, #20]
 800671a:	9b05      	ldr	r3, [sp, #20]
 800671c:	f1a3 0302 	sub.w	r3, r3, #2
 8006720:	bfcc      	ite	gt
 8006722:	2500      	movgt	r5, #0
 8006724:	2501      	movle	r5, #1
 8006726:	2b03      	cmp	r3, #3
 8006728:	d869      	bhi.n	80067fe <_dtoa_r+0x2c6>
 800672a:	e8df f003 	tbb	[pc, r3]
 800672e:	4e2c      	.short	0x4e2c
 8006730:	5a4c      	.short	0x5a4c
 8006732:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006736:	441d      	add	r5, r3
 8006738:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800673c:	2b20      	cmp	r3, #32
 800673e:	bfc1      	itttt	gt
 8006740:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006744:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006748:	fa09 f303 	lslgt.w	r3, r9, r3
 800674c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006750:	bfda      	itte	le
 8006752:	f1c3 0320 	rsble	r3, r3, #32
 8006756:	fa06 f003 	lslle.w	r0, r6, r3
 800675a:	4318      	orrgt	r0, r3
 800675c:	f7f9 feda 	bl	8000514 <__aeabi_ui2d>
 8006760:	2301      	movs	r3, #1
 8006762:	4606      	mov	r6, r0
 8006764:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006768:	3d01      	subs	r5, #1
 800676a:	9310      	str	r3, [sp, #64]	; 0x40
 800676c:	e771      	b.n	8006652 <_dtoa_r+0x11a>
 800676e:	2301      	movs	r3, #1
 8006770:	e7b6      	b.n	80066e0 <_dtoa_r+0x1a8>
 8006772:	900e      	str	r0, [sp, #56]	; 0x38
 8006774:	e7b5      	b.n	80066e2 <_dtoa_r+0x1aa>
 8006776:	f1ca 0300 	rsb	r3, sl, #0
 800677a:	9306      	str	r3, [sp, #24]
 800677c:	2300      	movs	r3, #0
 800677e:	eba8 080a 	sub.w	r8, r8, sl
 8006782:	930d      	str	r3, [sp, #52]	; 0x34
 8006784:	e7c2      	b.n	800670c <_dtoa_r+0x1d4>
 8006786:	2300      	movs	r3, #0
 8006788:	9308      	str	r3, [sp, #32]
 800678a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800678c:	2b00      	cmp	r3, #0
 800678e:	dc39      	bgt.n	8006804 <_dtoa_r+0x2cc>
 8006790:	f04f 0901 	mov.w	r9, #1
 8006794:	f8cd 9004 	str.w	r9, [sp, #4]
 8006798:	464b      	mov	r3, r9
 800679a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800679e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80067a0:	2200      	movs	r2, #0
 80067a2:	6042      	str	r2, [r0, #4]
 80067a4:	2204      	movs	r2, #4
 80067a6:	f102 0614 	add.w	r6, r2, #20
 80067aa:	429e      	cmp	r6, r3
 80067ac:	6841      	ldr	r1, [r0, #4]
 80067ae:	d92f      	bls.n	8006810 <_dtoa_r+0x2d8>
 80067b0:	4620      	mov	r0, r4
 80067b2:	f000 fcc7 	bl	8007144 <_Balloc>
 80067b6:	9000      	str	r0, [sp, #0]
 80067b8:	2800      	cmp	r0, #0
 80067ba:	d14b      	bne.n	8006854 <_dtoa_r+0x31c>
 80067bc:	4b24      	ldr	r3, [pc, #144]	; (8006850 <_dtoa_r+0x318>)
 80067be:	4602      	mov	r2, r0
 80067c0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80067c4:	e6d1      	b.n	800656a <_dtoa_r+0x32>
 80067c6:	2301      	movs	r3, #1
 80067c8:	e7de      	b.n	8006788 <_dtoa_r+0x250>
 80067ca:	2300      	movs	r3, #0
 80067cc:	9308      	str	r3, [sp, #32]
 80067ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d0:	eb0a 0903 	add.w	r9, sl, r3
 80067d4:	f109 0301 	add.w	r3, r9, #1
 80067d8:	2b01      	cmp	r3, #1
 80067da:	9301      	str	r3, [sp, #4]
 80067dc:	bfb8      	it	lt
 80067de:	2301      	movlt	r3, #1
 80067e0:	e7dd      	b.n	800679e <_dtoa_r+0x266>
 80067e2:	2301      	movs	r3, #1
 80067e4:	e7f2      	b.n	80067cc <_dtoa_r+0x294>
 80067e6:	2501      	movs	r5, #1
 80067e8:	2300      	movs	r3, #0
 80067ea:	9305      	str	r3, [sp, #20]
 80067ec:	9508      	str	r5, [sp, #32]
 80067ee:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80067f2:	2200      	movs	r2, #0
 80067f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80067f8:	2312      	movs	r3, #18
 80067fa:	9209      	str	r2, [sp, #36]	; 0x24
 80067fc:	e7cf      	b.n	800679e <_dtoa_r+0x266>
 80067fe:	2301      	movs	r3, #1
 8006800:	9308      	str	r3, [sp, #32]
 8006802:	e7f4      	b.n	80067ee <_dtoa_r+0x2b6>
 8006804:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006808:	f8cd 9004 	str.w	r9, [sp, #4]
 800680c:	464b      	mov	r3, r9
 800680e:	e7c6      	b.n	800679e <_dtoa_r+0x266>
 8006810:	3101      	adds	r1, #1
 8006812:	6041      	str	r1, [r0, #4]
 8006814:	0052      	lsls	r2, r2, #1
 8006816:	e7c6      	b.n	80067a6 <_dtoa_r+0x26e>
 8006818:	636f4361 	.word	0x636f4361
 800681c:	3fd287a7 	.word	0x3fd287a7
 8006820:	8b60c8b3 	.word	0x8b60c8b3
 8006824:	3fc68a28 	.word	0x3fc68a28
 8006828:	509f79fb 	.word	0x509f79fb
 800682c:	3fd34413 	.word	0x3fd34413
 8006830:	0800976d 	.word	0x0800976d
 8006834:	08009784 	.word	0x08009784
 8006838:	7ff00000 	.word	0x7ff00000
 800683c:	08009769 	.word	0x08009769
 8006840:	08009760 	.word	0x08009760
 8006844:	0800973d 	.word	0x0800973d
 8006848:	3ff80000 	.word	0x3ff80000
 800684c:	08009880 	.word	0x08009880
 8006850:	080097e3 	.word	0x080097e3
 8006854:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006856:	9a00      	ldr	r2, [sp, #0]
 8006858:	601a      	str	r2, [r3, #0]
 800685a:	9b01      	ldr	r3, [sp, #4]
 800685c:	2b0e      	cmp	r3, #14
 800685e:	f200 80ad 	bhi.w	80069bc <_dtoa_r+0x484>
 8006862:	2d00      	cmp	r5, #0
 8006864:	f000 80aa 	beq.w	80069bc <_dtoa_r+0x484>
 8006868:	f1ba 0f00 	cmp.w	sl, #0
 800686c:	dd36      	ble.n	80068dc <_dtoa_r+0x3a4>
 800686e:	4ac3      	ldr	r2, [pc, #780]	; (8006b7c <_dtoa_r+0x644>)
 8006870:	f00a 030f 	and.w	r3, sl, #15
 8006874:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006878:	ed93 7b00 	vldr	d7, [r3]
 800687c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006880:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006884:	eeb0 8a47 	vmov.f32	s16, s14
 8006888:	eef0 8a67 	vmov.f32	s17, s15
 800688c:	d016      	beq.n	80068bc <_dtoa_r+0x384>
 800688e:	4bbc      	ldr	r3, [pc, #752]	; (8006b80 <_dtoa_r+0x648>)
 8006890:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006894:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006898:	f7f9 ffe0 	bl	800085c <__aeabi_ddiv>
 800689c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068a0:	f007 070f 	and.w	r7, r7, #15
 80068a4:	2503      	movs	r5, #3
 80068a6:	4eb6      	ldr	r6, [pc, #728]	; (8006b80 <_dtoa_r+0x648>)
 80068a8:	b957      	cbnz	r7, 80068c0 <_dtoa_r+0x388>
 80068aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068ae:	ec53 2b18 	vmov	r2, r3, d8
 80068b2:	f7f9 ffd3 	bl	800085c <__aeabi_ddiv>
 80068b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068ba:	e029      	b.n	8006910 <_dtoa_r+0x3d8>
 80068bc:	2502      	movs	r5, #2
 80068be:	e7f2      	b.n	80068a6 <_dtoa_r+0x36e>
 80068c0:	07f9      	lsls	r1, r7, #31
 80068c2:	d508      	bpl.n	80068d6 <_dtoa_r+0x39e>
 80068c4:	ec51 0b18 	vmov	r0, r1, d8
 80068c8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80068cc:	f7f9 fe9c 	bl	8000608 <__aeabi_dmul>
 80068d0:	ec41 0b18 	vmov	d8, r0, r1
 80068d4:	3501      	adds	r5, #1
 80068d6:	107f      	asrs	r7, r7, #1
 80068d8:	3608      	adds	r6, #8
 80068da:	e7e5      	b.n	80068a8 <_dtoa_r+0x370>
 80068dc:	f000 80a6 	beq.w	8006a2c <_dtoa_r+0x4f4>
 80068e0:	f1ca 0600 	rsb	r6, sl, #0
 80068e4:	4ba5      	ldr	r3, [pc, #660]	; (8006b7c <_dtoa_r+0x644>)
 80068e6:	4fa6      	ldr	r7, [pc, #664]	; (8006b80 <_dtoa_r+0x648>)
 80068e8:	f006 020f 	and.w	r2, r6, #15
 80068ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80068f8:	f7f9 fe86 	bl	8000608 <__aeabi_dmul>
 80068fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006900:	1136      	asrs	r6, r6, #4
 8006902:	2300      	movs	r3, #0
 8006904:	2502      	movs	r5, #2
 8006906:	2e00      	cmp	r6, #0
 8006908:	f040 8085 	bne.w	8006a16 <_dtoa_r+0x4de>
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1d2      	bne.n	80068b6 <_dtoa_r+0x37e>
 8006910:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006912:	2b00      	cmp	r3, #0
 8006914:	f000 808c 	beq.w	8006a30 <_dtoa_r+0x4f8>
 8006918:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800691c:	4b99      	ldr	r3, [pc, #612]	; (8006b84 <_dtoa_r+0x64c>)
 800691e:	2200      	movs	r2, #0
 8006920:	4630      	mov	r0, r6
 8006922:	4639      	mov	r1, r7
 8006924:	f7fa f8e2 	bl	8000aec <__aeabi_dcmplt>
 8006928:	2800      	cmp	r0, #0
 800692a:	f000 8081 	beq.w	8006a30 <_dtoa_r+0x4f8>
 800692e:	9b01      	ldr	r3, [sp, #4]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d07d      	beq.n	8006a30 <_dtoa_r+0x4f8>
 8006934:	f1b9 0f00 	cmp.w	r9, #0
 8006938:	dd3c      	ble.n	80069b4 <_dtoa_r+0x47c>
 800693a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800693e:	9307      	str	r3, [sp, #28]
 8006940:	2200      	movs	r2, #0
 8006942:	4b91      	ldr	r3, [pc, #580]	; (8006b88 <_dtoa_r+0x650>)
 8006944:	4630      	mov	r0, r6
 8006946:	4639      	mov	r1, r7
 8006948:	f7f9 fe5e 	bl	8000608 <__aeabi_dmul>
 800694c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006950:	3501      	adds	r5, #1
 8006952:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006956:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800695a:	4628      	mov	r0, r5
 800695c:	f7f9 fdea 	bl	8000534 <__aeabi_i2d>
 8006960:	4632      	mov	r2, r6
 8006962:	463b      	mov	r3, r7
 8006964:	f7f9 fe50 	bl	8000608 <__aeabi_dmul>
 8006968:	4b88      	ldr	r3, [pc, #544]	; (8006b8c <_dtoa_r+0x654>)
 800696a:	2200      	movs	r2, #0
 800696c:	f7f9 fc96 	bl	800029c <__adddf3>
 8006970:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006974:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006978:	9303      	str	r3, [sp, #12]
 800697a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800697c:	2b00      	cmp	r3, #0
 800697e:	d15c      	bne.n	8006a3a <_dtoa_r+0x502>
 8006980:	4b83      	ldr	r3, [pc, #524]	; (8006b90 <_dtoa_r+0x658>)
 8006982:	2200      	movs	r2, #0
 8006984:	4630      	mov	r0, r6
 8006986:	4639      	mov	r1, r7
 8006988:	f7f9 fc86 	bl	8000298 <__aeabi_dsub>
 800698c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006990:	4606      	mov	r6, r0
 8006992:	460f      	mov	r7, r1
 8006994:	f7fa f8c8 	bl	8000b28 <__aeabi_dcmpgt>
 8006998:	2800      	cmp	r0, #0
 800699a:	f040 8296 	bne.w	8006eca <_dtoa_r+0x992>
 800699e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80069a2:	4630      	mov	r0, r6
 80069a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80069a8:	4639      	mov	r1, r7
 80069aa:	f7fa f89f 	bl	8000aec <__aeabi_dcmplt>
 80069ae:	2800      	cmp	r0, #0
 80069b0:	f040 8288 	bne.w	8006ec4 <_dtoa_r+0x98c>
 80069b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80069b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80069bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f2c0 8158 	blt.w	8006c74 <_dtoa_r+0x73c>
 80069c4:	f1ba 0f0e 	cmp.w	sl, #14
 80069c8:	f300 8154 	bgt.w	8006c74 <_dtoa_r+0x73c>
 80069cc:	4b6b      	ldr	r3, [pc, #428]	; (8006b7c <_dtoa_r+0x644>)
 80069ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80069d2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80069d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f280 80e3 	bge.w	8006ba4 <_dtoa_r+0x66c>
 80069de:	9b01      	ldr	r3, [sp, #4]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f300 80df 	bgt.w	8006ba4 <_dtoa_r+0x66c>
 80069e6:	f040 826d 	bne.w	8006ec4 <_dtoa_r+0x98c>
 80069ea:	4b69      	ldr	r3, [pc, #420]	; (8006b90 <_dtoa_r+0x658>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	4640      	mov	r0, r8
 80069f0:	4649      	mov	r1, r9
 80069f2:	f7f9 fe09 	bl	8000608 <__aeabi_dmul>
 80069f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80069fa:	f7fa f88b 	bl	8000b14 <__aeabi_dcmpge>
 80069fe:	9e01      	ldr	r6, [sp, #4]
 8006a00:	4637      	mov	r7, r6
 8006a02:	2800      	cmp	r0, #0
 8006a04:	f040 8243 	bne.w	8006e8e <_dtoa_r+0x956>
 8006a08:	9d00      	ldr	r5, [sp, #0]
 8006a0a:	2331      	movs	r3, #49	; 0x31
 8006a0c:	f805 3b01 	strb.w	r3, [r5], #1
 8006a10:	f10a 0a01 	add.w	sl, sl, #1
 8006a14:	e23f      	b.n	8006e96 <_dtoa_r+0x95e>
 8006a16:	07f2      	lsls	r2, r6, #31
 8006a18:	d505      	bpl.n	8006a26 <_dtoa_r+0x4ee>
 8006a1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a1e:	f7f9 fdf3 	bl	8000608 <__aeabi_dmul>
 8006a22:	3501      	adds	r5, #1
 8006a24:	2301      	movs	r3, #1
 8006a26:	1076      	asrs	r6, r6, #1
 8006a28:	3708      	adds	r7, #8
 8006a2a:	e76c      	b.n	8006906 <_dtoa_r+0x3ce>
 8006a2c:	2502      	movs	r5, #2
 8006a2e:	e76f      	b.n	8006910 <_dtoa_r+0x3d8>
 8006a30:	9b01      	ldr	r3, [sp, #4]
 8006a32:	f8cd a01c 	str.w	sl, [sp, #28]
 8006a36:	930c      	str	r3, [sp, #48]	; 0x30
 8006a38:	e78d      	b.n	8006956 <_dtoa_r+0x41e>
 8006a3a:	9900      	ldr	r1, [sp, #0]
 8006a3c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006a3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a40:	4b4e      	ldr	r3, [pc, #312]	; (8006b7c <_dtoa_r+0x644>)
 8006a42:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006a46:	4401      	add	r1, r0
 8006a48:	9102      	str	r1, [sp, #8]
 8006a4a:	9908      	ldr	r1, [sp, #32]
 8006a4c:	eeb0 8a47 	vmov.f32	s16, s14
 8006a50:	eef0 8a67 	vmov.f32	s17, s15
 8006a54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006a5c:	2900      	cmp	r1, #0
 8006a5e:	d045      	beq.n	8006aec <_dtoa_r+0x5b4>
 8006a60:	494c      	ldr	r1, [pc, #304]	; (8006b94 <_dtoa_r+0x65c>)
 8006a62:	2000      	movs	r0, #0
 8006a64:	f7f9 fefa 	bl	800085c <__aeabi_ddiv>
 8006a68:	ec53 2b18 	vmov	r2, r3, d8
 8006a6c:	f7f9 fc14 	bl	8000298 <__aeabi_dsub>
 8006a70:	9d00      	ldr	r5, [sp, #0]
 8006a72:	ec41 0b18 	vmov	d8, r0, r1
 8006a76:	4639      	mov	r1, r7
 8006a78:	4630      	mov	r0, r6
 8006a7a:	f7fa f875 	bl	8000b68 <__aeabi_d2iz>
 8006a7e:	900c      	str	r0, [sp, #48]	; 0x30
 8006a80:	f7f9 fd58 	bl	8000534 <__aeabi_i2d>
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	4630      	mov	r0, r6
 8006a8a:	4639      	mov	r1, r7
 8006a8c:	f7f9 fc04 	bl	8000298 <__aeabi_dsub>
 8006a90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a92:	3330      	adds	r3, #48	; 0x30
 8006a94:	f805 3b01 	strb.w	r3, [r5], #1
 8006a98:	ec53 2b18 	vmov	r2, r3, d8
 8006a9c:	4606      	mov	r6, r0
 8006a9e:	460f      	mov	r7, r1
 8006aa0:	f7fa f824 	bl	8000aec <__aeabi_dcmplt>
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	d165      	bne.n	8006b74 <_dtoa_r+0x63c>
 8006aa8:	4632      	mov	r2, r6
 8006aaa:	463b      	mov	r3, r7
 8006aac:	4935      	ldr	r1, [pc, #212]	; (8006b84 <_dtoa_r+0x64c>)
 8006aae:	2000      	movs	r0, #0
 8006ab0:	f7f9 fbf2 	bl	8000298 <__aeabi_dsub>
 8006ab4:	ec53 2b18 	vmov	r2, r3, d8
 8006ab8:	f7fa f818 	bl	8000aec <__aeabi_dcmplt>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	f040 80b9 	bne.w	8006c34 <_dtoa_r+0x6fc>
 8006ac2:	9b02      	ldr	r3, [sp, #8]
 8006ac4:	429d      	cmp	r5, r3
 8006ac6:	f43f af75 	beq.w	80069b4 <_dtoa_r+0x47c>
 8006aca:	4b2f      	ldr	r3, [pc, #188]	; (8006b88 <_dtoa_r+0x650>)
 8006acc:	ec51 0b18 	vmov	r0, r1, d8
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f7f9 fd99 	bl	8000608 <__aeabi_dmul>
 8006ad6:	4b2c      	ldr	r3, [pc, #176]	; (8006b88 <_dtoa_r+0x650>)
 8006ad8:	ec41 0b18 	vmov	d8, r0, r1
 8006adc:	2200      	movs	r2, #0
 8006ade:	4630      	mov	r0, r6
 8006ae0:	4639      	mov	r1, r7
 8006ae2:	f7f9 fd91 	bl	8000608 <__aeabi_dmul>
 8006ae6:	4606      	mov	r6, r0
 8006ae8:	460f      	mov	r7, r1
 8006aea:	e7c4      	b.n	8006a76 <_dtoa_r+0x53e>
 8006aec:	ec51 0b17 	vmov	r0, r1, d7
 8006af0:	f7f9 fd8a 	bl	8000608 <__aeabi_dmul>
 8006af4:	9b02      	ldr	r3, [sp, #8]
 8006af6:	9d00      	ldr	r5, [sp, #0]
 8006af8:	930c      	str	r3, [sp, #48]	; 0x30
 8006afa:	ec41 0b18 	vmov	d8, r0, r1
 8006afe:	4639      	mov	r1, r7
 8006b00:	4630      	mov	r0, r6
 8006b02:	f7fa f831 	bl	8000b68 <__aeabi_d2iz>
 8006b06:	9011      	str	r0, [sp, #68]	; 0x44
 8006b08:	f7f9 fd14 	bl	8000534 <__aeabi_i2d>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	460b      	mov	r3, r1
 8006b10:	4630      	mov	r0, r6
 8006b12:	4639      	mov	r1, r7
 8006b14:	f7f9 fbc0 	bl	8000298 <__aeabi_dsub>
 8006b18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b1a:	3330      	adds	r3, #48	; 0x30
 8006b1c:	f805 3b01 	strb.w	r3, [r5], #1
 8006b20:	9b02      	ldr	r3, [sp, #8]
 8006b22:	429d      	cmp	r5, r3
 8006b24:	4606      	mov	r6, r0
 8006b26:	460f      	mov	r7, r1
 8006b28:	f04f 0200 	mov.w	r2, #0
 8006b2c:	d134      	bne.n	8006b98 <_dtoa_r+0x660>
 8006b2e:	4b19      	ldr	r3, [pc, #100]	; (8006b94 <_dtoa_r+0x65c>)
 8006b30:	ec51 0b18 	vmov	r0, r1, d8
 8006b34:	f7f9 fbb2 	bl	800029c <__adddf3>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	4630      	mov	r0, r6
 8006b3e:	4639      	mov	r1, r7
 8006b40:	f7f9 fff2 	bl	8000b28 <__aeabi_dcmpgt>
 8006b44:	2800      	cmp	r0, #0
 8006b46:	d175      	bne.n	8006c34 <_dtoa_r+0x6fc>
 8006b48:	ec53 2b18 	vmov	r2, r3, d8
 8006b4c:	4911      	ldr	r1, [pc, #68]	; (8006b94 <_dtoa_r+0x65c>)
 8006b4e:	2000      	movs	r0, #0
 8006b50:	f7f9 fba2 	bl	8000298 <__aeabi_dsub>
 8006b54:	4602      	mov	r2, r0
 8006b56:	460b      	mov	r3, r1
 8006b58:	4630      	mov	r0, r6
 8006b5a:	4639      	mov	r1, r7
 8006b5c:	f7f9 ffc6 	bl	8000aec <__aeabi_dcmplt>
 8006b60:	2800      	cmp	r0, #0
 8006b62:	f43f af27 	beq.w	80069b4 <_dtoa_r+0x47c>
 8006b66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b68:	1e6b      	subs	r3, r5, #1
 8006b6a:	930c      	str	r3, [sp, #48]	; 0x30
 8006b6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006b70:	2b30      	cmp	r3, #48	; 0x30
 8006b72:	d0f8      	beq.n	8006b66 <_dtoa_r+0x62e>
 8006b74:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006b78:	e04a      	b.n	8006c10 <_dtoa_r+0x6d8>
 8006b7a:	bf00      	nop
 8006b7c:	08009880 	.word	0x08009880
 8006b80:	08009858 	.word	0x08009858
 8006b84:	3ff00000 	.word	0x3ff00000
 8006b88:	40240000 	.word	0x40240000
 8006b8c:	401c0000 	.word	0x401c0000
 8006b90:	40140000 	.word	0x40140000
 8006b94:	3fe00000 	.word	0x3fe00000
 8006b98:	4baf      	ldr	r3, [pc, #700]	; (8006e58 <_dtoa_r+0x920>)
 8006b9a:	f7f9 fd35 	bl	8000608 <__aeabi_dmul>
 8006b9e:	4606      	mov	r6, r0
 8006ba0:	460f      	mov	r7, r1
 8006ba2:	e7ac      	b.n	8006afe <_dtoa_r+0x5c6>
 8006ba4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006ba8:	9d00      	ldr	r5, [sp, #0]
 8006baa:	4642      	mov	r2, r8
 8006bac:	464b      	mov	r3, r9
 8006bae:	4630      	mov	r0, r6
 8006bb0:	4639      	mov	r1, r7
 8006bb2:	f7f9 fe53 	bl	800085c <__aeabi_ddiv>
 8006bb6:	f7f9 ffd7 	bl	8000b68 <__aeabi_d2iz>
 8006bba:	9002      	str	r0, [sp, #8]
 8006bbc:	f7f9 fcba 	bl	8000534 <__aeabi_i2d>
 8006bc0:	4642      	mov	r2, r8
 8006bc2:	464b      	mov	r3, r9
 8006bc4:	f7f9 fd20 	bl	8000608 <__aeabi_dmul>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	460b      	mov	r3, r1
 8006bcc:	4630      	mov	r0, r6
 8006bce:	4639      	mov	r1, r7
 8006bd0:	f7f9 fb62 	bl	8000298 <__aeabi_dsub>
 8006bd4:	9e02      	ldr	r6, [sp, #8]
 8006bd6:	9f01      	ldr	r7, [sp, #4]
 8006bd8:	3630      	adds	r6, #48	; 0x30
 8006bda:	f805 6b01 	strb.w	r6, [r5], #1
 8006bde:	9e00      	ldr	r6, [sp, #0]
 8006be0:	1bae      	subs	r6, r5, r6
 8006be2:	42b7      	cmp	r7, r6
 8006be4:	4602      	mov	r2, r0
 8006be6:	460b      	mov	r3, r1
 8006be8:	d137      	bne.n	8006c5a <_dtoa_r+0x722>
 8006bea:	f7f9 fb57 	bl	800029c <__adddf3>
 8006bee:	4642      	mov	r2, r8
 8006bf0:	464b      	mov	r3, r9
 8006bf2:	4606      	mov	r6, r0
 8006bf4:	460f      	mov	r7, r1
 8006bf6:	f7f9 ff97 	bl	8000b28 <__aeabi_dcmpgt>
 8006bfa:	b9c8      	cbnz	r0, 8006c30 <_dtoa_r+0x6f8>
 8006bfc:	4642      	mov	r2, r8
 8006bfe:	464b      	mov	r3, r9
 8006c00:	4630      	mov	r0, r6
 8006c02:	4639      	mov	r1, r7
 8006c04:	f7f9 ff68 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c08:	b110      	cbz	r0, 8006c10 <_dtoa_r+0x6d8>
 8006c0a:	9b02      	ldr	r3, [sp, #8]
 8006c0c:	07d9      	lsls	r1, r3, #31
 8006c0e:	d40f      	bmi.n	8006c30 <_dtoa_r+0x6f8>
 8006c10:	4620      	mov	r0, r4
 8006c12:	4659      	mov	r1, fp
 8006c14:	f000 fad6 	bl	80071c4 <_Bfree>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	702b      	strb	r3, [r5, #0]
 8006c1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c1e:	f10a 0001 	add.w	r0, sl, #1
 8006c22:	6018      	str	r0, [r3, #0]
 8006c24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	f43f acd8 	beq.w	80065dc <_dtoa_r+0xa4>
 8006c2c:	601d      	str	r5, [r3, #0]
 8006c2e:	e4d5      	b.n	80065dc <_dtoa_r+0xa4>
 8006c30:	f8cd a01c 	str.w	sl, [sp, #28]
 8006c34:	462b      	mov	r3, r5
 8006c36:	461d      	mov	r5, r3
 8006c38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c3c:	2a39      	cmp	r2, #57	; 0x39
 8006c3e:	d108      	bne.n	8006c52 <_dtoa_r+0x71a>
 8006c40:	9a00      	ldr	r2, [sp, #0]
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d1f7      	bne.n	8006c36 <_dtoa_r+0x6fe>
 8006c46:	9a07      	ldr	r2, [sp, #28]
 8006c48:	9900      	ldr	r1, [sp, #0]
 8006c4a:	3201      	adds	r2, #1
 8006c4c:	9207      	str	r2, [sp, #28]
 8006c4e:	2230      	movs	r2, #48	; 0x30
 8006c50:	700a      	strb	r2, [r1, #0]
 8006c52:	781a      	ldrb	r2, [r3, #0]
 8006c54:	3201      	adds	r2, #1
 8006c56:	701a      	strb	r2, [r3, #0]
 8006c58:	e78c      	b.n	8006b74 <_dtoa_r+0x63c>
 8006c5a:	4b7f      	ldr	r3, [pc, #508]	; (8006e58 <_dtoa_r+0x920>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f7f9 fcd3 	bl	8000608 <__aeabi_dmul>
 8006c62:	2200      	movs	r2, #0
 8006c64:	2300      	movs	r3, #0
 8006c66:	4606      	mov	r6, r0
 8006c68:	460f      	mov	r7, r1
 8006c6a:	f7f9 ff35 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c6e:	2800      	cmp	r0, #0
 8006c70:	d09b      	beq.n	8006baa <_dtoa_r+0x672>
 8006c72:	e7cd      	b.n	8006c10 <_dtoa_r+0x6d8>
 8006c74:	9a08      	ldr	r2, [sp, #32]
 8006c76:	2a00      	cmp	r2, #0
 8006c78:	f000 80c4 	beq.w	8006e04 <_dtoa_r+0x8cc>
 8006c7c:	9a05      	ldr	r2, [sp, #20]
 8006c7e:	2a01      	cmp	r2, #1
 8006c80:	f300 80a8 	bgt.w	8006dd4 <_dtoa_r+0x89c>
 8006c84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006c86:	2a00      	cmp	r2, #0
 8006c88:	f000 80a0 	beq.w	8006dcc <_dtoa_r+0x894>
 8006c8c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006c90:	9e06      	ldr	r6, [sp, #24]
 8006c92:	4645      	mov	r5, r8
 8006c94:	9a04      	ldr	r2, [sp, #16]
 8006c96:	2101      	movs	r1, #1
 8006c98:	441a      	add	r2, r3
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	4498      	add	r8, r3
 8006c9e:	9204      	str	r2, [sp, #16]
 8006ca0:	f000 fb4c 	bl	800733c <__i2b>
 8006ca4:	4607      	mov	r7, r0
 8006ca6:	2d00      	cmp	r5, #0
 8006ca8:	dd0b      	ble.n	8006cc2 <_dtoa_r+0x78a>
 8006caa:	9b04      	ldr	r3, [sp, #16]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	dd08      	ble.n	8006cc2 <_dtoa_r+0x78a>
 8006cb0:	42ab      	cmp	r3, r5
 8006cb2:	9a04      	ldr	r2, [sp, #16]
 8006cb4:	bfa8      	it	ge
 8006cb6:	462b      	movge	r3, r5
 8006cb8:	eba8 0803 	sub.w	r8, r8, r3
 8006cbc:	1aed      	subs	r5, r5, r3
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	9304      	str	r3, [sp, #16]
 8006cc2:	9b06      	ldr	r3, [sp, #24]
 8006cc4:	b1fb      	cbz	r3, 8006d06 <_dtoa_r+0x7ce>
 8006cc6:	9b08      	ldr	r3, [sp, #32]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f000 809f 	beq.w	8006e0c <_dtoa_r+0x8d4>
 8006cce:	2e00      	cmp	r6, #0
 8006cd0:	dd11      	ble.n	8006cf6 <_dtoa_r+0x7be>
 8006cd2:	4639      	mov	r1, r7
 8006cd4:	4632      	mov	r2, r6
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f000 fbec 	bl	80074b4 <__pow5mult>
 8006cdc:	465a      	mov	r2, fp
 8006cde:	4601      	mov	r1, r0
 8006ce0:	4607      	mov	r7, r0
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	f000 fb40 	bl	8007368 <__multiply>
 8006ce8:	4659      	mov	r1, fp
 8006cea:	9007      	str	r0, [sp, #28]
 8006cec:	4620      	mov	r0, r4
 8006cee:	f000 fa69 	bl	80071c4 <_Bfree>
 8006cf2:	9b07      	ldr	r3, [sp, #28]
 8006cf4:	469b      	mov	fp, r3
 8006cf6:	9b06      	ldr	r3, [sp, #24]
 8006cf8:	1b9a      	subs	r2, r3, r6
 8006cfa:	d004      	beq.n	8006d06 <_dtoa_r+0x7ce>
 8006cfc:	4659      	mov	r1, fp
 8006cfe:	4620      	mov	r0, r4
 8006d00:	f000 fbd8 	bl	80074b4 <__pow5mult>
 8006d04:	4683      	mov	fp, r0
 8006d06:	2101      	movs	r1, #1
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f000 fb17 	bl	800733c <__i2b>
 8006d0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	4606      	mov	r6, r0
 8006d14:	dd7c      	ble.n	8006e10 <_dtoa_r+0x8d8>
 8006d16:	461a      	mov	r2, r3
 8006d18:	4601      	mov	r1, r0
 8006d1a:	4620      	mov	r0, r4
 8006d1c:	f000 fbca 	bl	80074b4 <__pow5mult>
 8006d20:	9b05      	ldr	r3, [sp, #20]
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	4606      	mov	r6, r0
 8006d26:	dd76      	ble.n	8006e16 <_dtoa_r+0x8de>
 8006d28:	2300      	movs	r3, #0
 8006d2a:	9306      	str	r3, [sp, #24]
 8006d2c:	6933      	ldr	r3, [r6, #16]
 8006d2e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006d32:	6918      	ldr	r0, [r3, #16]
 8006d34:	f000 fab2 	bl	800729c <__hi0bits>
 8006d38:	f1c0 0020 	rsb	r0, r0, #32
 8006d3c:	9b04      	ldr	r3, [sp, #16]
 8006d3e:	4418      	add	r0, r3
 8006d40:	f010 001f 	ands.w	r0, r0, #31
 8006d44:	f000 8086 	beq.w	8006e54 <_dtoa_r+0x91c>
 8006d48:	f1c0 0320 	rsb	r3, r0, #32
 8006d4c:	2b04      	cmp	r3, #4
 8006d4e:	dd7f      	ble.n	8006e50 <_dtoa_r+0x918>
 8006d50:	f1c0 001c 	rsb	r0, r0, #28
 8006d54:	9b04      	ldr	r3, [sp, #16]
 8006d56:	4403      	add	r3, r0
 8006d58:	4480      	add	r8, r0
 8006d5a:	4405      	add	r5, r0
 8006d5c:	9304      	str	r3, [sp, #16]
 8006d5e:	f1b8 0f00 	cmp.w	r8, #0
 8006d62:	dd05      	ble.n	8006d70 <_dtoa_r+0x838>
 8006d64:	4659      	mov	r1, fp
 8006d66:	4642      	mov	r2, r8
 8006d68:	4620      	mov	r0, r4
 8006d6a:	f000 fbfd 	bl	8007568 <__lshift>
 8006d6e:	4683      	mov	fp, r0
 8006d70:	9b04      	ldr	r3, [sp, #16]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	dd05      	ble.n	8006d82 <_dtoa_r+0x84a>
 8006d76:	4631      	mov	r1, r6
 8006d78:	461a      	mov	r2, r3
 8006d7a:	4620      	mov	r0, r4
 8006d7c:	f000 fbf4 	bl	8007568 <__lshift>
 8006d80:	4606      	mov	r6, r0
 8006d82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d069      	beq.n	8006e5c <_dtoa_r+0x924>
 8006d88:	4631      	mov	r1, r6
 8006d8a:	4658      	mov	r0, fp
 8006d8c:	f000 fc58 	bl	8007640 <__mcmp>
 8006d90:	2800      	cmp	r0, #0
 8006d92:	da63      	bge.n	8006e5c <_dtoa_r+0x924>
 8006d94:	2300      	movs	r3, #0
 8006d96:	4659      	mov	r1, fp
 8006d98:	220a      	movs	r2, #10
 8006d9a:	4620      	mov	r0, r4
 8006d9c:	f000 fa34 	bl	8007208 <__multadd>
 8006da0:	9b08      	ldr	r3, [sp, #32]
 8006da2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006da6:	4683      	mov	fp, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	f000 818f 	beq.w	80070cc <_dtoa_r+0xb94>
 8006dae:	4639      	mov	r1, r7
 8006db0:	2300      	movs	r3, #0
 8006db2:	220a      	movs	r2, #10
 8006db4:	4620      	mov	r0, r4
 8006db6:	f000 fa27 	bl	8007208 <__multadd>
 8006dba:	f1b9 0f00 	cmp.w	r9, #0
 8006dbe:	4607      	mov	r7, r0
 8006dc0:	f300 808e 	bgt.w	8006ee0 <_dtoa_r+0x9a8>
 8006dc4:	9b05      	ldr	r3, [sp, #20]
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	dc50      	bgt.n	8006e6c <_dtoa_r+0x934>
 8006dca:	e089      	b.n	8006ee0 <_dtoa_r+0x9a8>
 8006dcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006dce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006dd2:	e75d      	b.n	8006c90 <_dtoa_r+0x758>
 8006dd4:	9b01      	ldr	r3, [sp, #4]
 8006dd6:	1e5e      	subs	r6, r3, #1
 8006dd8:	9b06      	ldr	r3, [sp, #24]
 8006dda:	42b3      	cmp	r3, r6
 8006ddc:	bfbf      	itttt	lt
 8006dde:	9b06      	ldrlt	r3, [sp, #24]
 8006de0:	9606      	strlt	r6, [sp, #24]
 8006de2:	1af2      	sublt	r2, r6, r3
 8006de4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006de6:	bfb6      	itet	lt
 8006de8:	189b      	addlt	r3, r3, r2
 8006dea:	1b9e      	subge	r6, r3, r6
 8006dec:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006dee:	9b01      	ldr	r3, [sp, #4]
 8006df0:	bfb8      	it	lt
 8006df2:	2600      	movlt	r6, #0
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	bfb5      	itete	lt
 8006df8:	eba8 0503 	sublt.w	r5, r8, r3
 8006dfc:	9b01      	ldrge	r3, [sp, #4]
 8006dfe:	2300      	movlt	r3, #0
 8006e00:	4645      	movge	r5, r8
 8006e02:	e747      	b.n	8006c94 <_dtoa_r+0x75c>
 8006e04:	9e06      	ldr	r6, [sp, #24]
 8006e06:	9f08      	ldr	r7, [sp, #32]
 8006e08:	4645      	mov	r5, r8
 8006e0a:	e74c      	b.n	8006ca6 <_dtoa_r+0x76e>
 8006e0c:	9a06      	ldr	r2, [sp, #24]
 8006e0e:	e775      	b.n	8006cfc <_dtoa_r+0x7c4>
 8006e10:	9b05      	ldr	r3, [sp, #20]
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	dc18      	bgt.n	8006e48 <_dtoa_r+0x910>
 8006e16:	9b02      	ldr	r3, [sp, #8]
 8006e18:	b9b3      	cbnz	r3, 8006e48 <_dtoa_r+0x910>
 8006e1a:	9b03      	ldr	r3, [sp, #12]
 8006e1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e20:	b9a3      	cbnz	r3, 8006e4c <_dtoa_r+0x914>
 8006e22:	9b03      	ldr	r3, [sp, #12]
 8006e24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e28:	0d1b      	lsrs	r3, r3, #20
 8006e2a:	051b      	lsls	r3, r3, #20
 8006e2c:	b12b      	cbz	r3, 8006e3a <_dtoa_r+0x902>
 8006e2e:	9b04      	ldr	r3, [sp, #16]
 8006e30:	3301      	adds	r3, #1
 8006e32:	9304      	str	r3, [sp, #16]
 8006e34:	f108 0801 	add.w	r8, r8, #1
 8006e38:	2301      	movs	r3, #1
 8006e3a:	9306      	str	r3, [sp, #24]
 8006e3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	f47f af74 	bne.w	8006d2c <_dtoa_r+0x7f4>
 8006e44:	2001      	movs	r0, #1
 8006e46:	e779      	b.n	8006d3c <_dtoa_r+0x804>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	e7f6      	b.n	8006e3a <_dtoa_r+0x902>
 8006e4c:	9b02      	ldr	r3, [sp, #8]
 8006e4e:	e7f4      	b.n	8006e3a <_dtoa_r+0x902>
 8006e50:	d085      	beq.n	8006d5e <_dtoa_r+0x826>
 8006e52:	4618      	mov	r0, r3
 8006e54:	301c      	adds	r0, #28
 8006e56:	e77d      	b.n	8006d54 <_dtoa_r+0x81c>
 8006e58:	40240000 	.word	0x40240000
 8006e5c:	9b01      	ldr	r3, [sp, #4]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	dc38      	bgt.n	8006ed4 <_dtoa_r+0x99c>
 8006e62:	9b05      	ldr	r3, [sp, #20]
 8006e64:	2b02      	cmp	r3, #2
 8006e66:	dd35      	ble.n	8006ed4 <_dtoa_r+0x99c>
 8006e68:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006e6c:	f1b9 0f00 	cmp.w	r9, #0
 8006e70:	d10d      	bne.n	8006e8e <_dtoa_r+0x956>
 8006e72:	4631      	mov	r1, r6
 8006e74:	464b      	mov	r3, r9
 8006e76:	2205      	movs	r2, #5
 8006e78:	4620      	mov	r0, r4
 8006e7a:	f000 f9c5 	bl	8007208 <__multadd>
 8006e7e:	4601      	mov	r1, r0
 8006e80:	4606      	mov	r6, r0
 8006e82:	4658      	mov	r0, fp
 8006e84:	f000 fbdc 	bl	8007640 <__mcmp>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	f73f adbd 	bgt.w	8006a08 <_dtoa_r+0x4d0>
 8006e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e90:	9d00      	ldr	r5, [sp, #0]
 8006e92:	ea6f 0a03 	mvn.w	sl, r3
 8006e96:	f04f 0800 	mov.w	r8, #0
 8006e9a:	4631      	mov	r1, r6
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	f000 f991 	bl	80071c4 <_Bfree>
 8006ea2:	2f00      	cmp	r7, #0
 8006ea4:	f43f aeb4 	beq.w	8006c10 <_dtoa_r+0x6d8>
 8006ea8:	f1b8 0f00 	cmp.w	r8, #0
 8006eac:	d005      	beq.n	8006eba <_dtoa_r+0x982>
 8006eae:	45b8      	cmp	r8, r7
 8006eb0:	d003      	beq.n	8006eba <_dtoa_r+0x982>
 8006eb2:	4641      	mov	r1, r8
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	f000 f985 	bl	80071c4 <_Bfree>
 8006eba:	4639      	mov	r1, r7
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	f000 f981 	bl	80071c4 <_Bfree>
 8006ec2:	e6a5      	b.n	8006c10 <_dtoa_r+0x6d8>
 8006ec4:	2600      	movs	r6, #0
 8006ec6:	4637      	mov	r7, r6
 8006ec8:	e7e1      	b.n	8006e8e <_dtoa_r+0x956>
 8006eca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006ecc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006ed0:	4637      	mov	r7, r6
 8006ed2:	e599      	b.n	8006a08 <_dtoa_r+0x4d0>
 8006ed4:	9b08      	ldr	r3, [sp, #32]
 8006ed6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	f000 80fd 	beq.w	80070da <_dtoa_r+0xba2>
 8006ee0:	2d00      	cmp	r5, #0
 8006ee2:	dd05      	ble.n	8006ef0 <_dtoa_r+0x9b8>
 8006ee4:	4639      	mov	r1, r7
 8006ee6:	462a      	mov	r2, r5
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f000 fb3d 	bl	8007568 <__lshift>
 8006eee:	4607      	mov	r7, r0
 8006ef0:	9b06      	ldr	r3, [sp, #24]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d05c      	beq.n	8006fb0 <_dtoa_r+0xa78>
 8006ef6:	6879      	ldr	r1, [r7, #4]
 8006ef8:	4620      	mov	r0, r4
 8006efa:	f000 f923 	bl	8007144 <_Balloc>
 8006efe:	4605      	mov	r5, r0
 8006f00:	b928      	cbnz	r0, 8006f0e <_dtoa_r+0x9d6>
 8006f02:	4b80      	ldr	r3, [pc, #512]	; (8007104 <_dtoa_r+0xbcc>)
 8006f04:	4602      	mov	r2, r0
 8006f06:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006f0a:	f7ff bb2e 	b.w	800656a <_dtoa_r+0x32>
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	3202      	adds	r2, #2
 8006f12:	0092      	lsls	r2, r2, #2
 8006f14:	f107 010c 	add.w	r1, r7, #12
 8006f18:	300c      	adds	r0, #12
 8006f1a:	f000 f905 	bl	8007128 <memcpy>
 8006f1e:	2201      	movs	r2, #1
 8006f20:	4629      	mov	r1, r5
 8006f22:	4620      	mov	r0, r4
 8006f24:	f000 fb20 	bl	8007568 <__lshift>
 8006f28:	9b00      	ldr	r3, [sp, #0]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	9301      	str	r3, [sp, #4]
 8006f2e:	9b00      	ldr	r3, [sp, #0]
 8006f30:	444b      	add	r3, r9
 8006f32:	9307      	str	r3, [sp, #28]
 8006f34:	9b02      	ldr	r3, [sp, #8]
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	46b8      	mov	r8, r7
 8006f3c:	9306      	str	r3, [sp, #24]
 8006f3e:	4607      	mov	r7, r0
 8006f40:	9b01      	ldr	r3, [sp, #4]
 8006f42:	4631      	mov	r1, r6
 8006f44:	3b01      	subs	r3, #1
 8006f46:	4658      	mov	r0, fp
 8006f48:	9302      	str	r3, [sp, #8]
 8006f4a:	f7ff fa67 	bl	800641c <quorem>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	3330      	adds	r3, #48	; 0x30
 8006f52:	9004      	str	r0, [sp, #16]
 8006f54:	4641      	mov	r1, r8
 8006f56:	4658      	mov	r0, fp
 8006f58:	9308      	str	r3, [sp, #32]
 8006f5a:	f000 fb71 	bl	8007640 <__mcmp>
 8006f5e:	463a      	mov	r2, r7
 8006f60:	4681      	mov	r9, r0
 8006f62:	4631      	mov	r1, r6
 8006f64:	4620      	mov	r0, r4
 8006f66:	f000 fb87 	bl	8007678 <__mdiff>
 8006f6a:	68c2      	ldr	r2, [r0, #12]
 8006f6c:	9b08      	ldr	r3, [sp, #32]
 8006f6e:	4605      	mov	r5, r0
 8006f70:	bb02      	cbnz	r2, 8006fb4 <_dtoa_r+0xa7c>
 8006f72:	4601      	mov	r1, r0
 8006f74:	4658      	mov	r0, fp
 8006f76:	f000 fb63 	bl	8007640 <__mcmp>
 8006f7a:	9b08      	ldr	r3, [sp, #32]
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	4629      	mov	r1, r5
 8006f80:	4620      	mov	r0, r4
 8006f82:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006f86:	f000 f91d 	bl	80071c4 <_Bfree>
 8006f8a:	9b05      	ldr	r3, [sp, #20]
 8006f8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f8e:	9d01      	ldr	r5, [sp, #4]
 8006f90:	ea43 0102 	orr.w	r1, r3, r2
 8006f94:	9b06      	ldr	r3, [sp, #24]
 8006f96:	430b      	orrs	r3, r1
 8006f98:	9b08      	ldr	r3, [sp, #32]
 8006f9a:	d10d      	bne.n	8006fb8 <_dtoa_r+0xa80>
 8006f9c:	2b39      	cmp	r3, #57	; 0x39
 8006f9e:	d029      	beq.n	8006ff4 <_dtoa_r+0xabc>
 8006fa0:	f1b9 0f00 	cmp.w	r9, #0
 8006fa4:	dd01      	ble.n	8006faa <_dtoa_r+0xa72>
 8006fa6:	9b04      	ldr	r3, [sp, #16]
 8006fa8:	3331      	adds	r3, #49	; 0x31
 8006faa:	9a02      	ldr	r2, [sp, #8]
 8006fac:	7013      	strb	r3, [r2, #0]
 8006fae:	e774      	b.n	8006e9a <_dtoa_r+0x962>
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	e7b9      	b.n	8006f28 <_dtoa_r+0x9f0>
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	e7e2      	b.n	8006f7e <_dtoa_r+0xa46>
 8006fb8:	f1b9 0f00 	cmp.w	r9, #0
 8006fbc:	db06      	blt.n	8006fcc <_dtoa_r+0xa94>
 8006fbe:	9905      	ldr	r1, [sp, #20]
 8006fc0:	ea41 0909 	orr.w	r9, r1, r9
 8006fc4:	9906      	ldr	r1, [sp, #24]
 8006fc6:	ea59 0101 	orrs.w	r1, r9, r1
 8006fca:	d120      	bne.n	800700e <_dtoa_r+0xad6>
 8006fcc:	2a00      	cmp	r2, #0
 8006fce:	ddec      	ble.n	8006faa <_dtoa_r+0xa72>
 8006fd0:	4659      	mov	r1, fp
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	4620      	mov	r0, r4
 8006fd6:	9301      	str	r3, [sp, #4]
 8006fd8:	f000 fac6 	bl	8007568 <__lshift>
 8006fdc:	4631      	mov	r1, r6
 8006fde:	4683      	mov	fp, r0
 8006fe0:	f000 fb2e 	bl	8007640 <__mcmp>
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	9b01      	ldr	r3, [sp, #4]
 8006fe8:	dc02      	bgt.n	8006ff0 <_dtoa_r+0xab8>
 8006fea:	d1de      	bne.n	8006faa <_dtoa_r+0xa72>
 8006fec:	07da      	lsls	r2, r3, #31
 8006fee:	d5dc      	bpl.n	8006faa <_dtoa_r+0xa72>
 8006ff0:	2b39      	cmp	r3, #57	; 0x39
 8006ff2:	d1d8      	bne.n	8006fa6 <_dtoa_r+0xa6e>
 8006ff4:	9a02      	ldr	r2, [sp, #8]
 8006ff6:	2339      	movs	r3, #57	; 0x39
 8006ff8:	7013      	strb	r3, [r2, #0]
 8006ffa:	462b      	mov	r3, r5
 8006ffc:	461d      	mov	r5, r3
 8006ffe:	3b01      	subs	r3, #1
 8007000:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007004:	2a39      	cmp	r2, #57	; 0x39
 8007006:	d050      	beq.n	80070aa <_dtoa_r+0xb72>
 8007008:	3201      	adds	r2, #1
 800700a:	701a      	strb	r2, [r3, #0]
 800700c:	e745      	b.n	8006e9a <_dtoa_r+0x962>
 800700e:	2a00      	cmp	r2, #0
 8007010:	dd03      	ble.n	800701a <_dtoa_r+0xae2>
 8007012:	2b39      	cmp	r3, #57	; 0x39
 8007014:	d0ee      	beq.n	8006ff4 <_dtoa_r+0xabc>
 8007016:	3301      	adds	r3, #1
 8007018:	e7c7      	b.n	8006faa <_dtoa_r+0xa72>
 800701a:	9a01      	ldr	r2, [sp, #4]
 800701c:	9907      	ldr	r1, [sp, #28]
 800701e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007022:	428a      	cmp	r2, r1
 8007024:	d02a      	beq.n	800707c <_dtoa_r+0xb44>
 8007026:	4659      	mov	r1, fp
 8007028:	2300      	movs	r3, #0
 800702a:	220a      	movs	r2, #10
 800702c:	4620      	mov	r0, r4
 800702e:	f000 f8eb 	bl	8007208 <__multadd>
 8007032:	45b8      	cmp	r8, r7
 8007034:	4683      	mov	fp, r0
 8007036:	f04f 0300 	mov.w	r3, #0
 800703a:	f04f 020a 	mov.w	r2, #10
 800703e:	4641      	mov	r1, r8
 8007040:	4620      	mov	r0, r4
 8007042:	d107      	bne.n	8007054 <_dtoa_r+0xb1c>
 8007044:	f000 f8e0 	bl	8007208 <__multadd>
 8007048:	4680      	mov	r8, r0
 800704a:	4607      	mov	r7, r0
 800704c:	9b01      	ldr	r3, [sp, #4]
 800704e:	3301      	adds	r3, #1
 8007050:	9301      	str	r3, [sp, #4]
 8007052:	e775      	b.n	8006f40 <_dtoa_r+0xa08>
 8007054:	f000 f8d8 	bl	8007208 <__multadd>
 8007058:	4639      	mov	r1, r7
 800705a:	4680      	mov	r8, r0
 800705c:	2300      	movs	r3, #0
 800705e:	220a      	movs	r2, #10
 8007060:	4620      	mov	r0, r4
 8007062:	f000 f8d1 	bl	8007208 <__multadd>
 8007066:	4607      	mov	r7, r0
 8007068:	e7f0      	b.n	800704c <_dtoa_r+0xb14>
 800706a:	f1b9 0f00 	cmp.w	r9, #0
 800706e:	9a00      	ldr	r2, [sp, #0]
 8007070:	bfcc      	ite	gt
 8007072:	464d      	movgt	r5, r9
 8007074:	2501      	movle	r5, #1
 8007076:	4415      	add	r5, r2
 8007078:	f04f 0800 	mov.w	r8, #0
 800707c:	4659      	mov	r1, fp
 800707e:	2201      	movs	r2, #1
 8007080:	4620      	mov	r0, r4
 8007082:	9301      	str	r3, [sp, #4]
 8007084:	f000 fa70 	bl	8007568 <__lshift>
 8007088:	4631      	mov	r1, r6
 800708a:	4683      	mov	fp, r0
 800708c:	f000 fad8 	bl	8007640 <__mcmp>
 8007090:	2800      	cmp	r0, #0
 8007092:	dcb2      	bgt.n	8006ffa <_dtoa_r+0xac2>
 8007094:	d102      	bne.n	800709c <_dtoa_r+0xb64>
 8007096:	9b01      	ldr	r3, [sp, #4]
 8007098:	07db      	lsls	r3, r3, #31
 800709a:	d4ae      	bmi.n	8006ffa <_dtoa_r+0xac2>
 800709c:	462b      	mov	r3, r5
 800709e:	461d      	mov	r5, r3
 80070a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80070a4:	2a30      	cmp	r2, #48	; 0x30
 80070a6:	d0fa      	beq.n	800709e <_dtoa_r+0xb66>
 80070a8:	e6f7      	b.n	8006e9a <_dtoa_r+0x962>
 80070aa:	9a00      	ldr	r2, [sp, #0]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d1a5      	bne.n	8006ffc <_dtoa_r+0xac4>
 80070b0:	f10a 0a01 	add.w	sl, sl, #1
 80070b4:	2331      	movs	r3, #49	; 0x31
 80070b6:	e779      	b.n	8006fac <_dtoa_r+0xa74>
 80070b8:	4b13      	ldr	r3, [pc, #76]	; (8007108 <_dtoa_r+0xbd0>)
 80070ba:	f7ff baaf 	b.w	800661c <_dtoa_r+0xe4>
 80070be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f47f aa86 	bne.w	80065d2 <_dtoa_r+0x9a>
 80070c6:	4b11      	ldr	r3, [pc, #68]	; (800710c <_dtoa_r+0xbd4>)
 80070c8:	f7ff baa8 	b.w	800661c <_dtoa_r+0xe4>
 80070cc:	f1b9 0f00 	cmp.w	r9, #0
 80070d0:	dc03      	bgt.n	80070da <_dtoa_r+0xba2>
 80070d2:	9b05      	ldr	r3, [sp, #20]
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	f73f aec9 	bgt.w	8006e6c <_dtoa_r+0x934>
 80070da:	9d00      	ldr	r5, [sp, #0]
 80070dc:	4631      	mov	r1, r6
 80070de:	4658      	mov	r0, fp
 80070e0:	f7ff f99c 	bl	800641c <quorem>
 80070e4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80070e8:	f805 3b01 	strb.w	r3, [r5], #1
 80070ec:	9a00      	ldr	r2, [sp, #0]
 80070ee:	1aaa      	subs	r2, r5, r2
 80070f0:	4591      	cmp	r9, r2
 80070f2:	ddba      	ble.n	800706a <_dtoa_r+0xb32>
 80070f4:	4659      	mov	r1, fp
 80070f6:	2300      	movs	r3, #0
 80070f8:	220a      	movs	r2, #10
 80070fa:	4620      	mov	r0, r4
 80070fc:	f000 f884 	bl	8007208 <__multadd>
 8007100:	4683      	mov	fp, r0
 8007102:	e7eb      	b.n	80070dc <_dtoa_r+0xba4>
 8007104:	080097e3 	.word	0x080097e3
 8007108:	0800973c 	.word	0x0800973c
 800710c:	08009760 	.word	0x08009760

08007110 <_localeconv_r>:
 8007110:	4800      	ldr	r0, [pc, #0]	; (8007114 <_localeconv_r+0x4>)
 8007112:	4770      	bx	lr
 8007114:	20000168 	.word	0x20000168

08007118 <malloc>:
 8007118:	4b02      	ldr	r3, [pc, #8]	; (8007124 <malloc+0xc>)
 800711a:	4601      	mov	r1, r0
 800711c:	6818      	ldr	r0, [r3, #0]
 800711e:	f000 bbef 	b.w	8007900 <_malloc_r>
 8007122:	bf00      	nop
 8007124:	20000014 	.word	0x20000014

08007128 <memcpy>:
 8007128:	440a      	add	r2, r1
 800712a:	4291      	cmp	r1, r2
 800712c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007130:	d100      	bne.n	8007134 <memcpy+0xc>
 8007132:	4770      	bx	lr
 8007134:	b510      	push	{r4, lr}
 8007136:	f811 4b01 	ldrb.w	r4, [r1], #1
 800713a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800713e:	4291      	cmp	r1, r2
 8007140:	d1f9      	bne.n	8007136 <memcpy+0xe>
 8007142:	bd10      	pop	{r4, pc}

08007144 <_Balloc>:
 8007144:	b570      	push	{r4, r5, r6, lr}
 8007146:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007148:	4604      	mov	r4, r0
 800714a:	460d      	mov	r5, r1
 800714c:	b976      	cbnz	r6, 800716c <_Balloc+0x28>
 800714e:	2010      	movs	r0, #16
 8007150:	f7ff ffe2 	bl	8007118 <malloc>
 8007154:	4602      	mov	r2, r0
 8007156:	6260      	str	r0, [r4, #36]	; 0x24
 8007158:	b920      	cbnz	r0, 8007164 <_Balloc+0x20>
 800715a:	4b18      	ldr	r3, [pc, #96]	; (80071bc <_Balloc+0x78>)
 800715c:	4818      	ldr	r0, [pc, #96]	; (80071c0 <_Balloc+0x7c>)
 800715e:	2166      	movs	r1, #102	; 0x66
 8007160:	f000 fd94 	bl	8007c8c <__assert_func>
 8007164:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007168:	6006      	str	r6, [r0, #0]
 800716a:	60c6      	str	r6, [r0, #12]
 800716c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800716e:	68f3      	ldr	r3, [r6, #12]
 8007170:	b183      	cbz	r3, 8007194 <_Balloc+0x50>
 8007172:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800717a:	b9b8      	cbnz	r0, 80071ac <_Balloc+0x68>
 800717c:	2101      	movs	r1, #1
 800717e:	fa01 f605 	lsl.w	r6, r1, r5
 8007182:	1d72      	adds	r2, r6, #5
 8007184:	0092      	lsls	r2, r2, #2
 8007186:	4620      	mov	r0, r4
 8007188:	f000 fb5a 	bl	8007840 <_calloc_r>
 800718c:	b160      	cbz	r0, 80071a8 <_Balloc+0x64>
 800718e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007192:	e00e      	b.n	80071b2 <_Balloc+0x6e>
 8007194:	2221      	movs	r2, #33	; 0x21
 8007196:	2104      	movs	r1, #4
 8007198:	4620      	mov	r0, r4
 800719a:	f000 fb51 	bl	8007840 <_calloc_r>
 800719e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071a0:	60f0      	str	r0, [r6, #12]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d1e4      	bne.n	8007172 <_Balloc+0x2e>
 80071a8:	2000      	movs	r0, #0
 80071aa:	bd70      	pop	{r4, r5, r6, pc}
 80071ac:	6802      	ldr	r2, [r0, #0]
 80071ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071b2:	2300      	movs	r3, #0
 80071b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071b8:	e7f7      	b.n	80071aa <_Balloc+0x66>
 80071ba:	bf00      	nop
 80071bc:	0800976d 	.word	0x0800976d
 80071c0:	080097f4 	.word	0x080097f4

080071c4 <_Bfree>:
 80071c4:	b570      	push	{r4, r5, r6, lr}
 80071c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80071c8:	4605      	mov	r5, r0
 80071ca:	460c      	mov	r4, r1
 80071cc:	b976      	cbnz	r6, 80071ec <_Bfree+0x28>
 80071ce:	2010      	movs	r0, #16
 80071d0:	f7ff ffa2 	bl	8007118 <malloc>
 80071d4:	4602      	mov	r2, r0
 80071d6:	6268      	str	r0, [r5, #36]	; 0x24
 80071d8:	b920      	cbnz	r0, 80071e4 <_Bfree+0x20>
 80071da:	4b09      	ldr	r3, [pc, #36]	; (8007200 <_Bfree+0x3c>)
 80071dc:	4809      	ldr	r0, [pc, #36]	; (8007204 <_Bfree+0x40>)
 80071de:	218a      	movs	r1, #138	; 0x8a
 80071e0:	f000 fd54 	bl	8007c8c <__assert_func>
 80071e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071e8:	6006      	str	r6, [r0, #0]
 80071ea:	60c6      	str	r6, [r0, #12]
 80071ec:	b13c      	cbz	r4, 80071fe <_Bfree+0x3a>
 80071ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80071f0:	6862      	ldr	r2, [r4, #4]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071f8:	6021      	str	r1, [r4, #0]
 80071fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80071fe:	bd70      	pop	{r4, r5, r6, pc}
 8007200:	0800976d 	.word	0x0800976d
 8007204:	080097f4 	.word	0x080097f4

08007208 <__multadd>:
 8007208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800720c:	690e      	ldr	r6, [r1, #16]
 800720e:	4607      	mov	r7, r0
 8007210:	4698      	mov	r8, r3
 8007212:	460c      	mov	r4, r1
 8007214:	f101 0014 	add.w	r0, r1, #20
 8007218:	2300      	movs	r3, #0
 800721a:	6805      	ldr	r5, [r0, #0]
 800721c:	b2a9      	uxth	r1, r5
 800721e:	fb02 8101 	mla	r1, r2, r1, r8
 8007222:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007226:	0c2d      	lsrs	r5, r5, #16
 8007228:	fb02 c505 	mla	r5, r2, r5, ip
 800722c:	b289      	uxth	r1, r1
 800722e:	3301      	adds	r3, #1
 8007230:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007234:	429e      	cmp	r6, r3
 8007236:	f840 1b04 	str.w	r1, [r0], #4
 800723a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800723e:	dcec      	bgt.n	800721a <__multadd+0x12>
 8007240:	f1b8 0f00 	cmp.w	r8, #0
 8007244:	d022      	beq.n	800728c <__multadd+0x84>
 8007246:	68a3      	ldr	r3, [r4, #8]
 8007248:	42b3      	cmp	r3, r6
 800724a:	dc19      	bgt.n	8007280 <__multadd+0x78>
 800724c:	6861      	ldr	r1, [r4, #4]
 800724e:	4638      	mov	r0, r7
 8007250:	3101      	adds	r1, #1
 8007252:	f7ff ff77 	bl	8007144 <_Balloc>
 8007256:	4605      	mov	r5, r0
 8007258:	b928      	cbnz	r0, 8007266 <__multadd+0x5e>
 800725a:	4602      	mov	r2, r0
 800725c:	4b0d      	ldr	r3, [pc, #52]	; (8007294 <__multadd+0x8c>)
 800725e:	480e      	ldr	r0, [pc, #56]	; (8007298 <__multadd+0x90>)
 8007260:	21b5      	movs	r1, #181	; 0xb5
 8007262:	f000 fd13 	bl	8007c8c <__assert_func>
 8007266:	6922      	ldr	r2, [r4, #16]
 8007268:	3202      	adds	r2, #2
 800726a:	f104 010c 	add.w	r1, r4, #12
 800726e:	0092      	lsls	r2, r2, #2
 8007270:	300c      	adds	r0, #12
 8007272:	f7ff ff59 	bl	8007128 <memcpy>
 8007276:	4621      	mov	r1, r4
 8007278:	4638      	mov	r0, r7
 800727a:	f7ff ffa3 	bl	80071c4 <_Bfree>
 800727e:	462c      	mov	r4, r5
 8007280:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007284:	3601      	adds	r6, #1
 8007286:	f8c3 8014 	str.w	r8, [r3, #20]
 800728a:	6126      	str	r6, [r4, #16]
 800728c:	4620      	mov	r0, r4
 800728e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007292:	bf00      	nop
 8007294:	080097e3 	.word	0x080097e3
 8007298:	080097f4 	.word	0x080097f4

0800729c <__hi0bits>:
 800729c:	0c03      	lsrs	r3, r0, #16
 800729e:	041b      	lsls	r3, r3, #16
 80072a0:	b9d3      	cbnz	r3, 80072d8 <__hi0bits+0x3c>
 80072a2:	0400      	lsls	r0, r0, #16
 80072a4:	2310      	movs	r3, #16
 80072a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80072aa:	bf04      	itt	eq
 80072ac:	0200      	lsleq	r0, r0, #8
 80072ae:	3308      	addeq	r3, #8
 80072b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80072b4:	bf04      	itt	eq
 80072b6:	0100      	lsleq	r0, r0, #4
 80072b8:	3304      	addeq	r3, #4
 80072ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80072be:	bf04      	itt	eq
 80072c0:	0080      	lsleq	r0, r0, #2
 80072c2:	3302      	addeq	r3, #2
 80072c4:	2800      	cmp	r0, #0
 80072c6:	db05      	blt.n	80072d4 <__hi0bits+0x38>
 80072c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80072cc:	f103 0301 	add.w	r3, r3, #1
 80072d0:	bf08      	it	eq
 80072d2:	2320      	moveq	r3, #32
 80072d4:	4618      	mov	r0, r3
 80072d6:	4770      	bx	lr
 80072d8:	2300      	movs	r3, #0
 80072da:	e7e4      	b.n	80072a6 <__hi0bits+0xa>

080072dc <__lo0bits>:
 80072dc:	6803      	ldr	r3, [r0, #0]
 80072de:	f013 0207 	ands.w	r2, r3, #7
 80072e2:	4601      	mov	r1, r0
 80072e4:	d00b      	beq.n	80072fe <__lo0bits+0x22>
 80072e6:	07da      	lsls	r2, r3, #31
 80072e8:	d424      	bmi.n	8007334 <__lo0bits+0x58>
 80072ea:	0798      	lsls	r0, r3, #30
 80072ec:	bf49      	itett	mi
 80072ee:	085b      	lsrmi	r3, r3, #1
 80072f0:	089b      	lsrpl	r3, r3, #2
 80072f2:	2001      	movmi	r0, #1
 80072f4:	600b      	strmi	r3, [r1, #0]
 80072f6:	bf5c      	itt	pl
 80072f8:	600b      	strpl	r3, [r1, #0]
 80072fa:	2002      	movpl	r0, #2
 80072fc:	4770      	bx	lr
 80072fe:	b298      	uxth	r0, r3
 8007300:	b9b0      	cbnz	r0, 8007330 <__lo0bits+0x54>
 8007302:	0c1b      	lsrs	r3, r3, #16
 8007304:	2010      	movs	r0, #16
 8007306:	f013 0fff 	tst.w	r3, #255	; 0xff
 800730a:	bf04      	itt	eq
 800730c:	0a1b      	lsreq	r3, r3, #8
 800730e:	3008      	addeq	r0, #8
 8007310:	071a      	lsls	r2, r3, #28
 8007312:	bf04      	itt	eq
 8007314:	091b      	lsreq	r3, r3, #4
 8007316:	3004      	addeq	r0, #4
 8007318:	079a      	lsls	r2, r3, #30
 800731a:	bf04      	itt	eq
 800731c:	089b      	lsreq	r3, r3, #2
 800731e:	3002      	addeq	r0, #2
 8007320:	07da      	lsls	r2, r3, #31
 8007322:	d403      	bmi.n	800732c <__lo0bits+0x50>
 8007324:	085b      	lsrs	r3, r3, #1
 8007326:	f100 0001 	add.w	r0, r0, #1
 800732a:	d005      	beq.n	8007338 <__lo0bits+0x5c>
 800732c:	600b      	str	r3, [r1, #0]
 800732e:	4770      	bx	lr
 8007330:	4610      	mov	r0, r2
 8007332:	e7e8      	b.n	8007306 <__lo0bits+0x2a>
 8007334:	2000      	movs	r0, #0
 8007336:	4770      	bx	lr
 8007338:	2020      	movs	r0, #32
 800733a:	4770      	bx	lr

0800733c <__i2b>:
 800733c:	b510      	push	{r4, lr}
 800733e:	460c      	mov	r4, r1
 8007340:	2101      	movs	r1, #1
 8007342:	f7ff feff 	bl	8007144 <_Balloc>
 8007346:	4602      	mov	r2, r0
 8007348:	b928      	cbnz	r0, 8007356 <__i2b+0x1a>
 800734a:	4b05      	ldr	r3, [pc, #20]	; (8007360 <__i2b+0x24>)
 800734c:	4805      	ldr	r0, [pc, #20]	; (8007364 <__i2b+0x28>)
 800734e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007352:	f000 fc9b 	bl	8007c8c <__assert_func>
 8007356:	2301      	movs	r3, #1
 8007358:	6144      	str	r4, [r0, #20]
 800735a:	6103      	str	r3, [r0, #16]
 800735c:	bd10      	pop	{r4, pc}
 800735e:	bf00      	nop
 8007360:	080097e3 	.word	0x080097e3
 8007364:	080097f4 	.word	0x080097f4

08007368 <__multiply>:
 8007368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800736c:	4614      	mov	r4, r2
 800736e:	690a      	ldr	r2, [r1, #16]
 8007370:	6923      	ldr	r3, [r4, #16]
 8007372:	429a      	cmp	r2, r3
 8007374:	bfb8      	it	lt
 8007376:	460b      	movlt	r3, r1
 8007378:	460d      	mov	r5, r1
 800737a:	bfbc      	itt	lt
 800737c:	4625      	movlt	r5, r4
 800737e:	461c      	movlt	r4, r3
 8007380:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007384:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007388:	68ab      	ldr	r3, [r5, #8]
 800738a:	6869      	ldr	r1, [r5, #4]
 800738c:	eb0a 0709 	add.w	r7, sl, r9
 8007390:	42bb      	cmp	r3, r7
 8007392:	b085      	sub	sp, #20
 8007394:	bfb8      	it	lt
 8007396:	3101      	addlt	r1, #1
 8007398:	f7ff fed4 	bl	8007144 <_Balloc>
 800739c:	b930      	cbnz	r0, 80073ac <__multiply+0x44>
 800739e:	4602      	mov	r2, r0
 80073a0:	4b42      	ldr	r3, [pc, #264]	; (80074ac <__multiply+0x144>)
 80073a2:	4843      	ldr	r0, [pc, #268]	; (80074b0 <__multiply+0x148>)
 80073a4:	f240 115d 	movw	r1, #349	; 0x15d
 80073a8:	f000 fc70 	bl	8007c8c <__assert_func>
 80073ac:	f100 0614 	add.w	r6, r0, #20
 80073b0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80073b4:	4633      	mov	r3, r6
 80073b6:	2200      	movs	r2, #0
 80073b8:	4543      	cmp	r3, r8
 80073ba:	d31e      	bcc.n	80073fa <__multiply+0x92>
 80073bc:	f105 0c14 	add.w	ip, r5, #20
 80073c0:	f104 0314 	add.w	r3, r4, #20
 80073c4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80073c8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80073cc:	9202      	str	r2, [sp, #8]
 80073ce:	ebac 0205 	sub.w	r2, ip, r5
 80073d2:	3a15      	subs	r2, #21
 80073d4:	f022 0203 	bic.w	r2, r2, #3
 80073d8:	3204      	adds	r2, #4
 80073da:	f105 0115 	add.w	r1, r5, #21
 80073de:	458c      	cmp	ip, r1
 80073e0:	bf38      	it	cc
 80073e2:	2204      	movcc	r2, #4
 80073e4:	9201      	str	r2, [sp, #4]
 80073e6:	9a02      	ldr	r2, [sp, #8]
 80073e8:	9303      	str	r3, [sp, #12]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d808      	bhi.n	8007400 <__multiply+0x98>
 80073ee:	2f00      	cmp	r7, #0
 80073f0:	dc55      	bgt.n	800749e <__multiply+0x136>
 80073f2:	6107      	str	r7, [r0, #16]
 80073f4:	b005      	add	sp, #20
 80073f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073fa:	f843 2b04 	str.w	r2, [r3], #4
 80073fe:	e7db      	b.n	80073b8 <__multiply+0x50>
 8007400:	f8b3 a000 	ldrh.w	sl, [r3]
 8007404:	f1ba 0f00 	cmp.w	sl, #0
 8007408:	d020      	beq.n	800744c <__multiply+0xe4>
 800740a:	f105 0e14 	add.w	lr, r5, #20
 800740e:	46b1      	mov	r9, r6
 8007410:	2200      	movs	r2, #0
 8007412:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007416:	f8d9 b000 	ldr.w	fp, [r9]
 800741a:	b2a1      	uxth	r1, r4
 800741c:	fa1f fb8b 	uxth.w	fp, fp
 8007420:	fb0a b101 	mla	r1, sl, r1, fp
 8007424:	4411      	add	r1, r2
 8007426:	f8d9 2000 	ldr.w	r2, [r9]
 800742a:	0c24      	lsrs	r4, r4, #16
 800742c:	0c12      	lsrs	r2, r2, #16
 800742e:	fb0a 2404 	mla	r4, sl, r4, r2
 8007432:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007436:	b289      	uxth	r1, r1
 8007438:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800743c:	45f4      	cmp	ip, lr
 800743e:	f849 1b04 	str.w	r1, [r9], #4
 8007442:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007446:	d8e4      	bhi.n	8007412 <__multiply+0xaa>
 8007448:	9901      	ldr	r1, [sp, #4]
 800744a:	5072      	str	r2, [r6, r1]
 800744c:	9a03      	ldr	r2, [sp, #12]
 800744e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007452:	3304      	adds	r3, #4
 8007454:	f1b9 0f00 	cmp.w	r9, #0
 8007458:	d01f      	beq.n	800749a <__multiply+0x132>
 800745a:	6834      	ldr	r4, [r6, #0]
 800745c:	f105 0114 	add.w	r1, r5, #20
 8007460:	46b6      	mov	lr, r6
 8007462:	f04f 0a00 	mov.w	sl, #0
 8007466:	880a      	ldrh	r2, [r1, #0]
 8007468:	f8be b002 	ldrh.w	fp, [lr, #2]
 800746c:	fb09 b202 	mla	r2, r9, r2, fp
 8007470:	4492      	add	sl, r2
 8007472:	b2a4      	uxth	r4, r4
 8007474:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007478:	f84e 4b04 	str.w	r4, [lr], #4
 800747c:	f851 4b04 	ldr.w	r4, [r1], #4
 8007480:	f8be 2000 	ldrh.w	r2, [lr]
 8007484:	0c24      	lsrs	r4, r4, #16
 8007486:	fb09 2404 	mla	r4, r9, r4, r2
 800748a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800748e:	458c      	cmp	ip, r1
 8007490:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007494:	d8e7      	bhi.n	8007466 <__multiply+0xfe>
 8007496:	9a01      	ldr	r2, [sp, #4]
 8007498:	50b4      	str	r4, [r6, r2]
 800749a:	3604      	adds	r6, #4
 800749c:	e7a3      	b.n	80073e6 <__multiply+0x7e>
 800749e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1a5      	bne.n	80073f2 <__multiply+0x8a>
 80074a6:	3f01      	subs	r7, #1
 80074a8:	e7a1      	b.n	80073ee <__multiply+0x86>
 80074aa:	bf00      	nop
 80074ac:	080097e3 	.word	0x080097e3
 80074b0:	080097f4 	.word	0x080097f4

080074b4 <__pow5mult>:
 80074b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074b8:	4615      	mov	r5, r2
 80074ba:	f012 0203 	ands.w	r2, r2, #3
 80074be:	4606      	mov	r6, r0
 80074c0:	460f      	mov	r7, r1
 80074c2:	d007      	beq.n	80074d4 <__pow5mult+0x20>
 80074c4:	4c25      	ldr	r4, [pc, #148]	; (800755c <__pow5mult+0xa8>)
 80074c6:	3a01      	subs	r2, #1
 80074c8:	2300      	movs	r3, #0
 80074ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80074ce:	f7ff fe9b 	bl	8007208 <__multadd>
 80074d2:	4607      	mov	r7, r0
 80074d4:	10ad      	asrs	r5, r5, #2
 80074d6:	d03d      	beq.n	8007554 <__pow5mult+0xa0>
 80074d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80074da:	b97c      	cbnz	r4, 80074fc <__pow5mult+0x48>
 80074dc:	2010      	movs	r0, #16
 80074de:	f7ff fe1b 	bl	8007118 <malloc>
 80074e2:	4602      	mov	r2, r0
 80074e4:	6270      	str	r0, [r6, #36]	; 0x24
 80074e6:	b928      	cbnz	r0, 80074f4 <__pow5mult+0x40>
 80074e8:	4b1d      	ldr	r3, [pc, #116]	; (8007560 <__pow5mult+0xac>)
 80074ea:	481e      	ldr	r0, [pc, #120]	; (8007564 <__pow5mult+0xb0>)
 80074ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80074f0:	f000 fbcc 	bl	8007c8c <__assert_func>
 80074f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074f8:	6004      	str	r4, [r0, #0]
 80074fa:	60c4      	str	r4, [r0, #12]
 80074fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007500:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007504:	b94c      	cbnz	r4, 800751a <__pow5mult+0x66>
 8007506:	f240 2171 	movw	r1, #625	; 0x271
 800750a:	4630      	mov	r0, r6
 800750c:	f7ff ff16 	bl	800733c <__i2b>
 8007510:	2300      	movs	r3, #0
 8007512:	f8c8 0008 	str.w	r0, [r8, #8]
 8007516:	4604      	mov	r4, r0
 8007518:	6003      	str	r3, [r0, #0]
 800751a:	f04f 0900 	mov.w	r9, #0
 800751e:	07eb      	lsls	r3, r5, #31
 8007520:	d50a      	bpl.n	8007538 <__pow5mult+0x84>
 8007522:	4639      	mov	r1, r7
 8007524:	4622      	mov	r2, r4
 8007526:	4630      	mov	r0, r6
 8007528:	f7ff ff1e 	bl	8007368 <__multiply>
 800752c:	4639      	mov	r1, r7
 800752e:	4680      	mov	r8, r0
 8007530:	4630      	mov	r0, r6
 8007532:	f7ff fe47 	bl	80071c4 <_Bfree>
 8007536:	4647      	mov	r7, r8
 8007538:	106d      	asrs	r5, r5, #1
 800753a:	d00b      	beq.n	8007554 <__pow5mult+0xa0>
 800753c:	6820      	ldr	r0, [r4, #0]
 800753e:	b938      	cbnz	r0, 8007550 <__pow5mult+0x9c>
 8007540:	4622      	mov	r2, r4
 8007542:	4621      	mov	r1, r4
 8007544:	4630      	mov	r0, r6
 8007546:	f7ff ff0f 	bl	8007368 <__multiply>
 800754a:	6020      	str	r0, [r4, #0]
 800754c:	f8c0 9000 	str.w	r9, [r0]
 8007550:	4604      	mov	r4, r0
 8007552:	e7e4      	b.n	800751e <__pow5mult+0x6a>
 8007554:	4638      	mov	r0, r7
 8007556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800755a:	bf00      	nop
 800755c:	08009948 	.word	0x08009948
 8007560:	0800976d 	.word	0x0800976d
 8007564:	080097f4 	.word	0x080097f4

08007568 <__lshift>:
 8007568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800756c:	460c      	mov	r4, r1
 800756e:	6849      	ldr	r1, [r1, #4]
 8007570:	6923      	ldr	r3, [r4, #16]
 8007572:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007576:	68a3      	ldr	r3, [r4, #8]
 8007578:	4607      	mov	r7, r0
 800757a:	4691      	mov	r9, r2
 800757c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007580:	f108 0601 	add.w	r6, r8, #1
 8007584:	42b3      	cmp	r3, r6
 8007586:	db0b      	blt.n	80075a0 <__lshift+0x38>
 8007588:	4638      	mov	r0, r7
 800758a:	f7ff fddb 	bl	8007144 <_Balloc>
 800758e:	4605      	mov	r5, r0
 8007590:	b948      	cbnz	r0, 80075a6 <__lshift+0x3e>
 8007592:	4602      	mov	r2, r0
 8007594:	4b28      	ldr	r3, [pc, #160]	; (8007638 <__lshift+0xd0>)
 8007596:	4829      	ldr	r0, [pc, #164]	; (800763c <__lshift+0xd4>)
 8007598:	f240 11d9 	movw	r1, #473	; 0x1d9
 800759c:	f000 fb76 	bl	8007c8c <__assert_func>
 80075a0:	3101      	adds	r1, #1
 80075a2:	005b      	lsls	r3, r3, #1
 80075a4:	e7ee      	b.n	8007584 <__lshift+0x1c>
 80075a6:	2300      	movs	r3, #0
 80075a8:	f100 0114 	add.w	r1, r0, #20
 80075ac:	f100 0210 	add.w	r2, r0, #16
 80075b0:	4618      	mov	r0, r3
 80075b2:	4553      	cmp	r3, sl
 80075b4:	db33      	blt.n	800761e <__lshift+0xb6>
 80075b6:	6920      	ldr	r0, [r4, #16]
 80075b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075bc:	f104 0314 	add.w	r3, r4, #20
 80075c0:	f019 091f 	ands.w	r9, r9, #31
 80075c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80075c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80075cc:	d02b      	beq.n	8007626 <__lshift+0xbe>
 80075ce:	f1c9 0e20 	rsb	lr, r9, #32
 80075d2:	468a      	mov	sl, r1
 80075d4:	2200      	movs	r2, #0
 80075d6:	6818      	ldr	r0, [r3, #0]
 80075d8:	fa00 f009 	lsl.w	r0, r0, r9
 80075dc:	4302      	orrs	r2, r0
 80075de:	f84a 2b04 	str.w	r2, [sl], #4
 80075e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80075e6:	459c      	cmp	ip, r3
 80075e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80075ec:	d8f3      	bhi.n	80075d6 <__lshift+0x6e>
 80075ee:	ebac 0304 	sub.w	r3, ip, r4
 80075f2:	3b15      	subs	r3, #21
 80075f4:	f023 0303 	bic.w	r3, r3, #3
 80075f8:	3304      	adds	r3, #4
 80075fa:	f104 0015 	add.w	r0, r4, #21
 80075fe:	4584      	cmp	ip, r0
 8007600:	bf38      	it	cc
 8007602:	2304      	movcc	r3, #4
 8007604:	50ca      	str	r2, [r1, r3]
 8007606:	b10a      	cbz	r2, 800760c <__lshift+0xa4>
 8007608:	f108 0602 	add.w	r6, r8, #2
 800760c:	3e01      	subs	r6, #1
 800760e:	4638      	mov	r0, r7
 8007610:	612e      	str	r6, [r5, #16]
 8007612:	4621      	mov	r1, r4
 8007614:	f7ff fdd6 	bl	80071c4 <_Bfree>
 8007618:	4628      	mov	r0, r5
 800761a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800761e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007622:	3301      	adds	r3, #1
 8007624:	e7c5      	b.n	80075b2 <__lshift+0x4a>
 8007626:	3904      	subs	r1, #4
 8007628:	f853 2b04 	ldr.w	r2, [r3], #4
 800762c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007630:	459c      	cmp	ip, r3
 8007632:	d8f9      	bhi.n	8007628 <__lshift+0xc0>
 8007634:	e7ea      	b.n	800760c <__lshift+0xa4>
 8007636:	bf00      	nop
 8007638:	080097e3 	.word	0x080097e3
 800763c:	080097f4 	.word	0x080097f4

08007640 <__mcmp>:
 8007640:	b530      	push	{r4, r5, lr}
 8007642:	6902      	ldr	r2, [r0, #16]
 8007644:	690c      	ldr	r4, [r1, #16]
 8007646:	1b12      	subs	r2, r2, r4
 8007648:	d10e      	bne.n	8007668 <__mcmp+0x28>
 800764a:	f100 0314 	add.w	r3, r0, #20
 800764e:	3114      	adds	r1, #20
 8007650:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007654:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007658:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800765c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007660:	42a5      	cmp	r5, r4
 8007662:	d003      	beq.n	800766c <__mcmp+0x2c>
 8007664:	d305      	bcc.n	8007672 <__mcmp+0x32>
 8007666:	2201      	movs	r2, #1
 8007668:	4610      	mov	r0, r2
 800766a:	bd30      	pop	{r4, r5, pc}
 800766c:	4283      	cmp	r3, r0
 800766e:	d3f3      	bcc.n	8007658 <__mcmp+0x18>
 8007670:	e7fa      	b.n	8007668 <__mcmp+0x28>
 8007672:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007676:	e7f7      	b.n	8007668 <__mcmp+0x28>

08007678 <__mdiff>:
 8007678:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800767c:	460c      	mov	r4, r1
 800767e:	4606      	mov	r6, r0
 8007680:	4611      	mov	r1, r2
 8007682:	4620      	mov	r0, r4
 8007684:	4617      	mov	r7, r2
 8007686:	f7ff ffdb 	bl	8007640 <__mcmp>
 800768a:	1e05      	subs	r5, r0, #0
 800768c:	d110      	bne.n	80076b0 <__mdiff+0x38>
 800768e:	4629      	mov	r1, r5
 8007690:	4630      	mov	r0, r6
 8007692:	f7ff fd57 	bl	8007144 <_Balloc>
 8007696:	b930      	cbnz	r0, 80076a6 <__mdiff+0x2e>
 8007698:	4b39      	ldr	r3, [pc, #228]	; (8007780 <__mdiff+0x108>)
 800769a:	4602      	mov	r2, r0
 800769c:	f240 2132 	movw	r1, #562	; 0x232
 80076a0:	4838      	ldr	r0, [pc, #224]	; (8007784 <__mdiff+0x10c>)
 80076a2:	f000 faf3 	bl	8007c8c <__assert_func>
 80076a6:	2301      	movs	r3, #1
 80076a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80076ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076b0:	bfa4      	itt	ge
 80076b2:	463b      	movge	r3, r7
 80076b4:	4627      	movge	r7, r4
 80076b6:	4630      	mov	r0, r6
 80076b8:	6879      	ldr	r1, [r7, #4]
 80076ba:	bfa6      	itte	ge
 80076bc:	461c      	movge	r4, r3
 80076be:	2500      	movge	r5, #0
 80076c0:	2501      	movlt	r5, #1
 80076c2:	f7ff fd3f 	bl	8007144 <_Balloc>
 80076c6:	b920      	cbnz	r0, 80076d2 <__mdiff+0x5a>
 80076c8:	4b2d      	ldr	r3, [pc, #180]	; (8007780 <__mdiff+0x108>)
 80076ca:	4602      	mov	r2, r0
 80076cc:	f44f 7110 	mov.w	r1, #576	; 0x240
 80076d0:	e7e6      	b.n	80076a0 <__mdiff+0x28>
 80076d2:	693e      	ldr	r6, [r7, #16]
 80076d4:	60c5      	str	r5, [r0, #12]
 80076d6:	6925      	ldr	r5, [r4, #16]
 80076d8:	f107 0114 	add.w	r1, r7, #20
 80076dc:	f104 0914 	add.w	r9, r4, #20
 80076e0:	f100 0e14 	add.w	lr, r0, #20
 80076e4:	f107 0210 	add.w	r2, r7, #16
 80076e8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80076ec:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80076f0:	46f2      	mov	sl, lr
 80076f2:	2700      	movs	r7, #0
 80076f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80076f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80076fc:	fa1f f883 	uxth.w	r8, r3
 8007700:	fa17 f78b 	uxtah	r7, r7, fp
 8007704:	0c1b      	lsrs	r3, r3, #16
 8007706:	eba7 0808 	sub.w	r8, r7, r8
 800770a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800770e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007712:	fa1f f888 	uxth.w	r8, r8
 8007716:	141f      	asrs	r7, r3, #16
 8007718:	454d      	cmp	r5, r9
 800771a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800771e:	f84a 3b04 	str.w	r3, [sl], #4
 8007722:	d8e7      	bhi.n	80076f4 <__mdiff+0x7c>
 8007724:	1b2b      	subs	r3, r5, r4
 8007726:	3b15      	subs	r3, #21
 8007728:	f023 0303 	bic.w	r3, r3, #3
 800772c:	3304      	adds	r3, #4
 800772e:	3415      	adds	r4, #21
 8007730:	42a5      	cmp	r5, r4
 8007732:	bf38      	it	cc
 8007734:	2304      	movcc	r3, #4
 8007736:	4419      	add	r1, r3
 8007738:	4473      	add	r3, lr
 800773a:	469e      	mov	lr, r3
 800773c:	460d      	mov	r5, r1
 800773e:	4565      	cmp	r5, ip
 8007740:	d30e      	bcc.n	8007760 <__mdiff+0xe8>
 8007742:	f10c 0203 	add.w	r2, ip, #3
 8007746:	1a52      	subs	r2, r2, r1
 8007748:	f022 0203 	bic.w	r2, r2, #3
 800774c:	3903      	subs	r1, #3
 800774e:	458c      	cmp	ip, r1
 8007750:	bf38      	it	cc
 8007752:	2200      	movcc	r2, #0
 8007754:	441a      	add	r2, r3
 8007756:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800775a:	b17b      	cbz	r3, 800777c <__mdiff+0x104>
 800775c:	6106      	str	r6, [r0, #16]
 800775e:	e7a5      	b.n	80076ac <__mdiff+0x34>
 8007760:	f855 8b04 	ldr.w	r8, [r5], #4
 8007764:	fa17 f488 	uxtah	r4, r7, r8
 8007768:	1422      	asrs	r2, r4, #16
 800776a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800776e:	b2a4      	uxth	r4, r4
 8007770:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007774:	f84e 4b04 	str.w	r4, [lr], #4
 8007778:	1417      	asrs	r7, r2, #16
 800777a:	e7e0      	b.n	800773e <__mdiff+0xc6>
 800777c:	3e01      	subs	r6, #1
 800777e:	e7ea      	b.n	8007756 <__mdiff+0xde>
 8007780:	080097e3 	.word	0x080097e3
 8007784:	080097f4 	.word	0x080097f4

08007788 <__d2b>:
 8007788:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800778c:	4689      	mov	r9, r1
 800778e:	2101      	movs	r1, #1
 8007790:	ec57 6b10 	vmov	r6, r7, d0
 8007794:	4690      	mov	r8, r2
 8007796:	f7ff fcd5 	bl	8007144 <_Balloc>
 800779a:	4604      	mov	r4, r0
 800779c:	b930      	cbnz	r0, 80077ac <__d2b+0x24>
 800779e:	4602      	mov	r2, r0
 80077a0:	4b25      	ldr	r3, [pc, #148]	; (8007838 <__d2b+0xb0>)
 80077a2:	4826      	ldr	r0, [pc, #152]	; (800783c <__d2b+0xb4>)
 80077a4:	f240 310a 	movw	r1, #778	; 0x30a
 80077a8:	f000 fa70 	bl	8007c8c <__assert_func>
 80077ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80077b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80077b4:	bb35      	cbnz	r5, 8007804 <__d2b+0x7c>
 80077b6:	2e00      	cmp	r6, #0
 80077b8:	9301      	str	r3, [sp, #4]
 80077ba:	d028      	beq.n	800780e <__d2b+0x86>
 80077bc:	4668      	mov	r0, sp
 80077be:	9600      	str	r6, [sp, #0]
 80077c0:	f7ff fd8c 	bl	80072dc <__lo0bits>
 80077c4:	9900      	ldr	r1, [sp, #0]
 80077c6:	b300      	cbz	r0, 800780a <__d2b+0x82>
 80077c8:	9a01      	ldr	r2, [sp, #4]
 80077ca:	f1c0 0320 	rsb	r3, r0, #32
 80077ce:	fa02 f303 	lsl.w	r3, r2, r3
 80077d2:	430b      	orrs	r3, r1
 80077d4:	40c2      	lsrs	r2, r0
 80077d6:	6163      	str	r3, [r4, #20]
 80077d8:	9201      	str	r2, [sp, #4]
 80077da:	9b01      	ldr	r3, [sp, #4]
 80077dc:	61a3      	str	r3, [r4, #24]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	bf14      	ite	ne
 80077e2:	2202      	movne	r2, #2
 80077e4:	2201      	moveq	r2, #1
 80077e6:	6122      	str	r2, [r4, #16]
 80077e8:	b1d5      	cbz	r5, 8007820 <__d2b+0x98>
 80077ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80077ee:	4405      	add	r5, r0
 80077f0:	f8c9 5000 	str.w	r5, [r9]
 80077f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80077f8:	f8c8 0000 	str.w	r0, [r8]
 80077fc:	4620      	mov	r0, r4
 80077fe:	b003      	add	sp, #12
 8007800:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007804:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007808:	e7d5      	b.n	80077b6 <__d2b+0x2e>
 800780a:	6161      	str	r1, [r4, #20]
 800780c:	e7e5      	b.n	80077da <__d2b+0x52>
 800780e:	a801      	add	r0, sp, #4
 8007810:	f7ff fd64 	bl	80072dc <__lo0bits>
 8007814:	9b01      	ldr	r3, [sp, #4]
 8007816:	6163      	str	r3, [r4, #20]
 8007818:	2201      	movs	r2, #1
 800781a:	6122      	str	r2, [r4, #16]
 800781c:	3020      	adds	r0, #32
 800781e:	e7e3      	b.n	80077e8 <__d2b+0x60>
 8007820:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007824:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007828:	f8c9 0000 	str.w	r0, [r9]
 800782c:	6918      	ldr	r0, [r3, #16]
 800782e:	f7ff fd35 	bl	800729c <__hi0bits>
 8007832:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007836:	e7df      	b.n	80077f8 <__d2b+0x70>
 8007838:	080097e3 	.word	0x080097e3
 800783c:	080097f4 	.word	0x080097f4

08007840 <_calloc_r>:
 8007840:	b513      	push	{r0, r1, r4, lr}
 8007842:	434a      	muls	r2, r1
 8007844:	4611      	mov	r1, r2
 8007846:	9201      	str	r2, [sp, #4]
 8007848:	f000 f85a 	bl	8007900 <_malloc_r>
 800784c:	4604      	mov	r4, r0
 800784e:	b118      	cbz	r0, 8007858 <_calloc_r+0x18>
 8007850:	9a01      	ldr	r2, [sp, #4]
 8007852:	2100      	movs	r1, #0
 8007854:	f7fe f93e 	bl	8005ad4 <memset>
 8007858:	4620      	mov	r0, r4
 800785a:	b002      	add	sp, #8
 800785c:	bd10      	pop	{r4, pc}
	...

08007860 <_free_r>:
 8007860:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007862:	2900      	cmp	r1, #0
 8007864:	d048      	beq.n	80078f8 <_free_r+0x98>
 8007866:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800786a:	9001      	str	r0, [sp, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	f1a1 0404 	sub.w	r4, r1, #4
 8007872:	bfb8      	it	lt
 8007874:	18e4      	addlt	r4, r4, r3
 8007876:	f000 fa65 	bl	8007d44 <__malloc_lock>
 800787a:	4a20      	ldr	r2, [pc, #128]	; (80078fc <_free_r+0x9c>)
 800787c:	9801      	ldr	r0, [sp, #4]
 800787e:	6813      	ldr	r3, [r2, #0]
 8007880:	4615      	mov	r5, r2
 8007882:	b933      	cbnz	r3, 8007892 <_free_r+0x32>
 8007884:	6063      	str	r3, [r4, #4]
 8007886:	6014      	str	r4, [r2, #0]
 8007888:	b003      	add	sp, #12
 800788a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800788e:	f000 ba5f 	b.w	8007d50 <__malloc_unlock>
 8007892:	42a3      	cmp	r3, r4
 8007894:	d90b      	bls.n	80078ae <_free_r+0x4e>
 8007896:	6821      	ldr	r1, [r4, #0]
 8007898:	1862      	adds	r2, r4, r1
 800789a:	4293      	cmp	r3, r2
 800789c:	bf04      	itt	eq
 800789e:	681a      	ldreq	r2, [r3, #0]
 80078a0:	685b      	ldreq	r3, [r3, #4]
 80078a2:	6063      	str	r3, [r4, #4]
 80078a4:	bf04      	itt	eq
 80078a6:	1852      	addeq	r2, r2, r1
 80078a8:	6022      	streq	r2, [r4, #0]
 80078aa:	602c      	str	r4, [r5, #0]
 80078ac:	e7ec      	b.n	8007888 <_free_r+0x28>
 80078ae:	461a      	mov	r2, r3
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	b10b      	cbz	r3, 80078b8 <_free_r+0x58>
 80078b4:	42a3      	cmp	r3, r4
 80078b6:	d9fa      	bls.n	80078ae <_free_r+0x4e>
 80078b8:	6811      	ldr	r1, [r2, #0]
 80078ba:	1855      	adds	r5, r2, r1
 80078bc:	42a5      	cmp	r5, r4
 80078be:	d10b      	bne.n	80078d8 <_free_r+0x78>
 80078c0:	6824      	ldr	r4, [r4, #0]
 80078c2:	4421      	add	r1, r4
 80078c4:	1854      	adds	r4, r2, r1
 80078c6:	42a3      	cmp	r3, r4
 80078c8:	6011      	str	r1, [r2, #0]
 80078ca:	d1dd      	bne.n	8007888 <_free_r+0x28>
 80078cc:	681c      	ldr	r4, [r3, #0]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	6053      	str	r3, [r2, #4]
 80078d2:	4421      	add	r1, r4
 80078d4:	6011      	str	r1, [r2, #0]
 80078d6:	e7d7      	b.n	8007888 <_free_r+0x28>
 80078d8:	d902      	bls.n	80078e0 <_free_r+0x80>
 80078da:	230c      	movs	r3, #12
 80078dc:	6003      	str	r3, [r0, #0]
 80078de:	e7d3      	b.n	8007888 <_free_r+0x28>
 80078e0:	6825      	ldr	r5, [r4, #0]
 80078e2:	1961      	adds	r1, r4, r5
 80078e4:	428b      	cmp	r3, r1
 80078e6:	bf04      	itt	eq
 80078e8:	6819      	ldreq	r1, [r3, #0]
 80078ea:	685b      	ldreq	r3, [r3, #4]
 80078ec:	6063      	str	r3, [r4, #4]
 80078ee:	bf04      	itt	eq
 80078f0:	1949      	addeq	r1, r1, r5
 80078f2:	6021      	streq	r1, [r4, #0]
 80078f4:	6054      	str	r4, [r2, #4]
 80078f6:	e7c7      	b.n	8007888 <_free_r+0x28>
 80078f8:	b003      	add	sp, #12
 80078fa:	bd30      	pop	{r4, r5, pc}
 80078fc:	2000021c 	.word	0x2000021c

08007900 <_malloc_r>:
 8007900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007902:	1ccd      	adds	r5, r1, #3
 8007904:	f025 0503 	bic.w	r5, r5, #3
 8007908:	3508      	adds	r5, #8
 800790a:	2d0c      	cmp	r5, #12
 800790c:	bf38      	it	cc
 800790e:	250c      	movcc	r5, #12
 8007910:	2d00      	cmp	r5, #0
 8007912:	4606      	mov	r6, r0
 8007914:	db01      	blt.n	800791a <_malloc_r+0x1a>
 8007916:	42a9      	cmp	r1, r5
 8007918:	d903      	bls.n	8007922 <_malloc_r+0x22>
 800791a:	230c      	movs	r3, #12
 800791c:	6033      	str	r3, [r6, #0]
 800791e:	2000      	movs	r0, #0
 8007920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007922:	f000 fa0f 	bl	8007d44 <__malloc_lock>
 8007926:	4921      	ldr	r1, [pc, #132]	; (80079ac <_malloc_r+0xac>)
 8007928:	680a      	ldr	r2, [r1, #0]
 800792a:	4614      	mov	r4, r2
 800792c:	b99c      	cbnz	r4, 8007956 <_malloc_r+0x56>
 800792e:	4f20      	ldr	r7, [pc, #128]	; (80079b0 <_malloc_r+0xb0>)
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	b923      	cbnz	r3, 800793e <_malloc_r+0x3e>
 8007934:	4621      	mov	r1, r4
 8007936:	4630      	mov	r0, r6
 8007938:	f000 f998 	bl	8007c6c <_sbrk_r>
 800793c:	6038      	str	r0, [r7, #0]
 800793e:	4629      	mov	r1, r5
 8007940:	4630      	mov	r0, r6
 8007942:	f000 f993 	bl	8007c6c <_sbrk_r>
 8007946:	1c43      	adds	r3, r0, #1
 8007948:	d123      	bne.n	8007992 <_malloc_r+0x92>
 800794a:	230c      	movs	r3, #12
 800794c:	6033      	str	r3, [r6, #0]
 800794e:	4630      	mov	r0, r6
 8007950:	f000 f9fe 	bl	8007d50 <__malloc_unlock>
 8007954:	e7e3      	b.n	800791e <_malloc_r+0x1e>
 8007956:	6823      	ldr	r3, [r4, #0]
 8007958:	1b5b      	subs	r3, r3, r5
 800795a:	d417      	bmi.n	800798c <_malloc_r+0x8c>
 800795c:	2b0b      	cmp	r3, #11
 800795e:	d903      	bls.n	8007968 <_malloc_r+0x68>
 8007960:	6023      	str	r3, [r4, #0]
 8007962:	441c      	add	r4, r3
 8007964:	6025      	str	r5, [r4, #0]
 8007966:	e004      	b.n	8007972 <_malloc_r+0x72>
 8007968:	6863      	ldr	r3, [r4, #4]
 800796a:	42a2      	cmp	r2, r4
 800796c:	bf0c      	ite	eq
 800796e:	600b      	streq	r3, [r1, #0]
 8007970:	6053      	strne	r3, [r2, #4]
 8007972:	4630      	mov	r0, r6
 8007974:	f000 f9ec 	bl	8007d50 <__malloc_unlock>
 8007978:	f104 000b 	add.w	r0, r4, #11
 800797c:	1d23      	adds	r3, r4, #4
 800797e:	f020 0007 	bic.w	r0, r0, #7
 8007982:	1ac2      	subs	r2, r0, r3
 8007984:	d0cc      	beq.n	8007920 <_malloc_r+0x20>
 8007986:	1a1b      	subs	r3, r3, r0
 8007988:	50a3      	str	r3, [r4, r2]
 800798a:	e7c9      	b.n	8007920 <_malloc_r+0x20>
 800798c:	4622      	mov	r2, r4
 800798e:	6864      	ldr	r4, [r4, #4]
 8007990:	e7cc      	b.n	800792c <_malloc_r+0x2c>
 8007992:	1cc4      	adds	r4, r0, #3
 8007994:	f024 0403 	bic.w	r4, r4, #3
 8007998:	42a0      	cmp	r0, r4
 800799a:	d0e3      	beq.n	8007964 <_malloc_r+0x64>
 800799c:	1a21      	subs	r1, r4, r0
 800799e:	4630      	mov	r0, r6
 80079a0:	f000 f964 	bl	8007c6c <_sbrk_r>
 80079a4:	3001      	adds	r0, #1
 80079a6:	d1dd      	bne.n	8007964 <_malloc_r+0x64>
 80079a8:	e7cf      	b.n	800794a <_malloc_r+0x4a>
 80079aa:	bf00      	nop
 80079ac:	2000021c 	.word	0x2000021c
 80079b0:	20000220 	.word	0x20000220

080079b4 <__ssputs_r>:
 80079b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079b8:	688e      	ldr	r6, [r1, #8]
 80079ba:	429e      	cmp	r6, r3
 80079bc:	4682      	mov	sl, r0
 80079be:	460c      	mov	r4, r1
 80079c0:	4690      	mov	r8, r2
 80079c2:	461f      	mov	r7, r3
 80079c4:	d838      	bhi.n	8007a38 <__ssputs_r+0x84>
 80079c6:	898a      	ldrh	r2, [r1, #12]
 80079c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80079cc:	d032      	beq.n	8007a34 <__ssputs_r+0x80>
 80079ce:	6825      	ldr	r5, [r4, #0]
 80079d0:	6909      	ldr	r1, [r1, #16]
 80079d2:	eba5 0901 	sub.w	r9, r5, r1
 80079d6:	6965      	ldr	r5, [r4, #20]
 80079d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80079e0:	3301      	adds	r3, #1
 80079e2:	444b      	add	r3, r9
 80079e4:	106d      	asrs	r5, r5, #1
 80079e6:	429d      	cmp	r5, r3
 80079e8:	bf38      	it	cc
 80079ea:	461d      	movcc	r5, r3
 80079ec:	0553      	lsls	r3, r2, #21
 80079ee:	d531      	bpl.n	8007a54 <__ssputs_r+0xa0>
 80079f0:	4629      	mov	r1, r5
 80079f2:	f7ff ff85 	bl	8007900 <_malloc_r>
 80079f6:	4606      	mov	r6, r0
 80079f8:	b950      	cbnz	r0, 8007a10 <__ssputs_r+0x5c>
 80079fa:	230c      	movs	r3, #12
 80079fc:	f8ca 3000 	str.w	r3, [sl]
 8007a00:	89a3      	ldrh	r3, [r4, #12]
 8007a02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a06:	81a3      	strh	r3, [r4, #12]
 8007a08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a10:	6921      	ldr	r1, [r4, #16]
 8007a12:	464a      	mov	r2, r9
 8007a14:	f7ff fb88 	bl	8007128 <memcpy>
 8007a18:	89a3      	ldrh	r3, [r4, #12]
 8007a1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a22:	81a3      	strh	r3, [r4, #12]
 8007a24:	6126      	str	r6, [r4, #16]
 8007a26:	6165      	str	r5, [r4, #20]
 8007a28:	444e      	add	r6, r9
 8007a2a:	eba5 0509 	sub.w	r5, r5, r9
 8007a2e:	6026      	str	r6, [r4, #0]
 8007a30:	60a5      	str	r5, [r4, #8]
 8007a32:	463e      	mov	r6, r7
 8007a34:	42be      	cmp	r6, r7
 8007a36:	d900      	bls.n	8007a3a <__ssputs_r+0x86>
 8007a38:	463e      	mov	r6, r7
 8007a3a:	4632      	mov	r2, r6
 8007a3c:	6820      	ldr	r0, [r4, #0]
 8007a3e:	4641      	mov	r1, r8
 8007a40:	f000 f966 	bl	8007d10 <memmove>
 8007a44:	68a3      	ldr	r3, [r4, #8]
 8007a46:	6822      	ldr	r2, [r4, #0]
 8007a48:	1b9b      	subs	r3, r3, r6
 8007a4a:	4432      	add	r2, r6
 8007a4c:	60a3      	str	r3, [r4, #8]
 8007a4e:	6022      	str	r2, [r4, #0]
 8007a50:	2000      	movs	r0, #0
 8007a52:	e7db      	b.n	8007a0c <__ssputs_r+0x58>
 8007a54:	462a      	mov	r2, r5
 8007a56:	f000 f981 	bl	8007d5c <_realloc_r>
 8007a5a:	4606      	mov	r6, r0
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	d1e1      	bne.n	8007a24 <__ssputs_r+0x70>
 8007a60:	6921      	ldr	r1, [r4, #16]
 8007a62:	4650      	mov	r0, sl
 8007a64:	f7ff fefc 	bl	8007860 <_free_r>
 8007a68:	e7c7      	b.n	80079fa <__ssputs_r+0x46>
	...

08007a6c <_svfiprintf_r>:
 8007a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a70:	4698      	mov	r8, r3
 8007a72:	898b      	ldrh	r3, [r1, #12]
 8007a74:	061b      	lsls	r3, r3, #24
 8007a76:	b09d      	sub	sp, #116	; 0x74
 8007a78:	4607      	mov	r7, r0
 8007a7a:	460d      	mov	r5, r1
 8007a7c:	4614      	mov	r4, r2
 8007a7e:	d50e      	bpl.n	8007a9e <_svfiprintf_r+0x32>
 8007a80:	690b      	ldr	r3, [r1, #16]
 8007a82:	b963      	cbnz	r3, 8007a9e <_svfiprintf_r+0x32>
 8007a84:	2140      	movs	r1, #64	; 0x40
 8007a86:	f7ff ff3b 	bl	8007900 <_malloc_r>
 8007a8a:	6028      	str	r0, [r5, #0]
 8007a8c:	6128      	str	r0, [r5, #16]
 8007a8e:	b920      	cbnz	r0, 8007a9a <_svfiprintf_r+0x2e>
 8007a90:	230c      	movs	r3, #12
 8007a92:	603b      	str	r3, [r7, #0]
 8007a94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a98:	e0d1      	b.n	8007c3e <_svfiprintf_r+0x1d2>
 8007a9a:	2340      	movs	r3, #64	; 0x40
 8007a9c:	616b      	str	r3, [r5, #20]
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	9309      	str	r3, [sp, #36]	; 0x24
 8007aa2:	2320      	movs	r3, #32
 8007aa4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007aa8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007aac:	2330      	movs	r3, #48	; 0x30
 8007aae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007c58 <_svfiprintf_r+0x1ec>
 8007ab2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ab6:	f04f 0901 	mov.w	r9, #1
 8007aba:	4623      	mov	r3, r4
 8007abc:	469a      	mov	sl, r3
 8007abe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ac2:	b10a      	cbz	r2, 8007ac8 <_svfiprintf_r+0x5c>
 8007ac4:	2a25      	cmp	r2, #37	; 0x25
 8007ac6:	d1f9      	bne.n	8007abc <_svfiprintf_r+0x50>
 8007ac8:	ebba 0b04 	subs.w	fp, sl, r4
 8007acc:	d00b      	beq.n	8007ae6 <_svfiprintf_r+0x7a>
 8007ace:	465b      	mov	r3, fp
 8007ad0:	4622      	mov	r2, r4
 8007ad2:	4629      	mov	r1, r5
 8007ad4:	4638      	mov	r0, r7
 8007ad6:	f7ff ff6d 	bl	80079b4 <__ssputs_r>
 8007ada:	3001      	adds	r0, #1
 8007adc:	f000 80aa 	beq.w	8007c34 <_svfiprintf_r+0x1c8>
 8007ae0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ae2:	445a      	add	r2, fp
 8007ae4:	9209      	str	r2, [sp, #36]	; 0x24
 8007ae6:	f89a 3000 	ldrb.w	r3, [sl]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	f000 80a2 	beq.w	8007c34 <_svfiprintf_r+0x1c8>
 8007af0:	2300      	movs	r3, #0
 8007af2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007af6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007afa:	f10a 0a01 	add.w	sl, sl, #1
 8007afe:	9304      	str	r3, [sp, #16]
 8007b00:	9307      	str	r3, [sp, #28]
 8007b02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b06:	931a      	str	r3, [sp, #104]	; 0x68
 8007b08:	4654      	mov	r4, sl
 8007b0a:	2205      	movs	r2, #5
 8007b0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b10:	4851      	ldr	r0, [pc, #324]	; (8007c58 <_svfiprintf_r+0x1ec>)
 8007b12:	f7f8 fb6d 	bl	80001f0 <memchr>
 8007b16:	9a04      	ldr	r2, [sp, #16]
 8007b18:	b9d8      	cbnz	r0, 8007b52 <_svfiprintf_r+0xe6>
 8007b1a:	06d0      	lsls	r0, r2, #27
 8007b1c:	bf44      	itt	mi
 8007b1e:	2320      	movmi	r3, #32
 8007b20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b24:	0711      	lsls	r1, r2, #28
 8007b26:	bf44      	itt	mi
 8007b28:	232b      	movmi	r3, #43	; 0x2b
 8007b2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b2e:	f89a 3000 	ldrb.w	r3, [sl]
 8007b32:	2b2a      	cmp	r3, #42	; 0x2a
 8007b34:	d015      	beq.n	8007b62 <_svfiprintf_r+0xf6>
 8007b36:	9a07      	ldr	r2, [sp, #28]
 8007b38:	4654      	mov	r4, sl
 8007b3a:	2000      	movs	r0, #0
 8007b3c:	f04f 0c0a 	mov.w	ip, #10
 8007b40:	4621      	mov	r1, r4
 8007b42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b46:	3b30      	subs	r3, #48	; 0x30
 8007b48:	2b09      	cmp	r3, #9
 8007b4a:	d94e      	bls.n	8007bea <_svfiprintf_r+0x17e>
 8007b4c:	b1b0      	cbz	r0, 8007b7c <_svfiprintf_r+0x110>
 8007b4e:	9207      	str	r2, [sp, #28]
 8007b50:	e014      	b.n	8007b7c <_svfiprintf_r+0x110>
 8007b52:	eba0 0308 	sub.w	r3, r0, r8
 8007b56:	fa09 f303 	lsl.w	r3, r9, r3
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	9304      	str	r3, [sp, #16]
 8007b5e:	46a2      	mov	sl, r4
 8007b60:	e7d2      	b.n	8007b08 <_svfiprintf_r+0x9c>
 8007b62:	9b03      	ldr	r3, [sp, #12]
 8007b64:	1d19      	adds	r1, r3, #4
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	9103      	str	r1, [sp, #12]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	bfbb      	ittet	lt
 8007b6e:	425b      	neglt	r3, r3
 8007b70:	f042 0202 	orrlt.w	r2, r2, #2
 8007b74:	9307      	strge	r3, [sp, #28]
 8007b76:	9307      	strlt	r3, [sp, #28]
 8007b78:	bfb8      	it	lt
 8007b7a:	9204      	strlt	r2, [sp, #16]
 8007b7c:	7823      	ldrb	r3, [r4, #0]
 8007b7e:	2b2e      	cmp	r3, #46	; 0x2e
 8007b80:	d10c      	bne.n	8007b9c <_svfiprintf_r+0x130>
 8007b82:	7863      	ldrb	r3, [r4, #1]
 8007b84:	2b2a      	cmp	r3, #42	; 0x2a
 8007b86:	d135      	bne.n	8007bf4 <_svfiprintf_r+0x188>
 8007b88:	9b03      	ldr	r3, [sp, #12]
 8007b8a:	1d1a      	adds	r2, r3, #4
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	9203      	str	r2, [sp, #12]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	bfb8      	it	lt
 8007b94:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007b98:	3402      	adds	r4, #2
 8007b9a:	9305      	str	r3, [sp, #20]
 8007b9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007c68 <_svfiprintf_r+0x1fc>
 8007ba0:	7821      	ldrb	r1, [r4, #0]
 8007ba2:	2203      	movs	r2, #3
 8007ba4:	4650      	mov	r0, sl
 8007ba6:	f7f8 fb23 	bl	80001f0 <memchr>
 8007baa:	b140      	cbz	r0, 8007bbe <_svfiprintf_r+0x152>
 8007bac:	2340      	movs	r3, #64	; 0x40
 8007bae:	eba0 000a 	sub.w	r0, r0, sl
 8007bb2:	fa03 f000 	lsl.w	r0, r3, r0
 8007bb6:	9b04      	ldr	r3, [sp, #16]
 8007bb8:	4303      	orrs	r3, r0
 8007bba:	3401      	adds	r4, #1
 8007bbc:	9304      	str	r3, [sp, #16]
 8007bbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bc2:	4826      	ldr	r0, [pc, #152]	; (8007c5c <_svfiprintf_r+0x1f0>)
 8007bc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bc8:	2206      	movs	r2, #6
 8007bca:	f7f8 fb11 	bl	80001f0 <memchr>
 8007bce:	2800      	cmp	r0, #0
 8007bd0:	d038      	beq.n	8007c44 <_svfiprintf_r+0x1d8>
 8007bd2:	4b23      	ldr	r3, [pc, #140]	; (8007c60 <_svfiprintf_r+0x1f4>)
 8007bd4:	bb1b      	cbnz	r3, 8007c1e <_svfiprintf_r+0x1b2>
 8007bd6:	9b03      	ldr	r3, [sp, #12]
 8007bd8:	3307      	adds	r3, #7
 8007bda:	f023 0307 	bic.w	r3, r3, #7
 8007bde:	3308      	adds	r3, #8
 8007be0:	9303      	str	r3, [sp, #12]
 8007be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007be4:	4433      	add	r3, r6
 8007be6:	9309      	str	r3, [sp, #36]	; 0x24
 8007be8:	e767      	b.n	8007aba <_svfiprintf_r+0x4e>
 8007bea:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bee:	460c      	mov	r4, r1
 8007bf0:	2001      	movs	r0, #1
 8007bf2:	e7a5      	b.n	8007b40 <_svfiprintf_r+0xd4>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	3401      	adds	r4, #1
 8007bf8:	9305      	str	r3, [sp, #20]
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	f04f 0c0a 	mov.w	ip, #10
 8007c00:	4620      	mov	r0, r4
 8007c02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c06:	3a30      	subs	r2, #48	; 0x30
 8007c08:	2a09      	cmp	r2, #9
 8007c0a:	d903      	bls.n	8007c14 <_svfiprintf_r+0x1a8>
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d0c5      	beq.n	8007b9c <_svfiprintf_r+0x130>
 8007c10:	9105      	str	r1, [sp, #20]
 8007c12:	e7c3      	b.n	8007b9c <_svfiprintf_r+0x130>
 8007c14:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c18:	4604      	mov	r4, r0
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e7f0      	b.n	8007c00 <_svfiprintf_r+0x194>
 8007c1e:	ab03      	add	r3, sp, #12
 8007c20:	9300      	str	r3, [sp, #0]
 8007c22:	462a      	mov	r2, r5
 8007c24:	4b0f      	ldr	r3, [pc, #60]	; (8007c64 <_svfiprintf_r+0x1f8>)
 8007c26:	a904      	add	r1, sp, #16
 8007c28:	4638      	mov	r0, r7
 8007c2a:	f7fd fffb 	bl	8005c24 <_printf_float>
 8007c2e:	1c42      	adds	r2, r0, #1
 8007c30:	4606      	mov	r6, r0
 8007c32:	d1d6      	bne.n	8007be2 <_svfiprintf_r+0x176>
 8007c34:	89ab      	ldrh	r3, [r5, #12]
 8007c36:	065b      	lsls	r3, r3, #25
 8007c38:	f53f af2c 	bmi.w	8007a94 <_svfiprintf_r+0x28>
 8007c3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c3e:	b01d      	add	sp, #116	; 0x74
 8007c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c44:	ab03      	add	r3, sp, #12
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	462a      	mov	r2, r5
 8007c4a:	4b06      	ldr	r3, [pc, #24]	; (8007c64 <_svfiprintf_r+0x1f8>)
 8007c4c:	a904      	add	r1, sp, #16
 8007c4e:	4638      	mov	r0, r7
 8007c50:	f7fe fa8c 	bl	800616c <_printf_i>
 8007c54:	e7eb      	b.n	8007c2e <_svfiprintf_r+0x1c2>
 8007c56:	bf00      	nop
 8007c58:	08009954 	.word	0x08009954
 8007c5c:	0800995e 	.word	0x0800995e
 8007c60:	08005c25 	.word	0x08005c25
 8007c64:	080079b5 	.word	0x080079b5
 8007c68:	0800995a 	.word	0x0800995a

08007c6c <_sbrk_r>:
 8007c6c:	b538      	push	{r3, r4, r5, lr}
 8007c6e:	4d06      	ldr	r5, [pc, #24]	; (8007c88 <_sbrk_r+0x1c>)
 8007c70:	2300      	movs	r3, #0
 8007c72:	4604      	mov	r4, r0
 8007c74:	4608      	mov	r0, r1
 8007c76:	602b      	str	r3, [r5, #0]
 8007c78:	f7fa fe76 	bl	8002968 <_sbrk>
 8007c7c:	1c43      	adds	r3, r0, #1
 8007c7e:	d102      	bne.n	8007c86 <_sbrk_r+0x1a>
 8007c80:	682b      	ldr	r3, [r5, #0]
 8007c82:	b103      	cbz	r3, 8007c86 <_sbrk_r+0x1a>
 8007c84:	6023      	str	r3, [r4, #0]
 8007c86:	bd38      	pop	{r3, r4, r5, pc}
 8007c88:	20000480 	.word	0x20000480

08007c8c <__assert_func>:
 8007c8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c8e:	4614      	mov	r4, r2
 8007c90:	461a      	mov	r2, r3
 8007c92:	4b09      	ldr	r3, [pc, #36]	; (8007cb8 <__assert_func+0x2c>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4605      	mov	r5, r0
 8007c98:	68d8      	ldr	r0, [r3, #12]
 8007c9a:	b14c      	cbz	r4, 8007cb0 <__assert_func+0x24>
 8007c9c:	4b07      	ldr	r3, [pc, #28]	; (8007cbc <__assert_func+0x30>)
 8007c9e:	9100      	str	r1, [sp, #0]
 8007ca0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ca4:	4906      	ldr	r1, [pc, #24]	; (8007cc0 <__assert_func+0x34>)
 8007ca6:	462b      	mov	r3, r5
 8007ca8:	f000 f80e 	bl	8007cc8 <fiprintf>
 8007cac:	f000 faa4 	bl	80081f8 <abort>
 8007cb0:	4b04      	ldr	r3, [pc, #16]	; (8007cc4 <__assert_func+0x38>)
 8007cb2:	461c      	mov	r4, r3
 8007cb4:	e7f3      	b.n	8007c9e <__assert_func+0x12>
 8007cb6:	bf00      	nop
 8007cb8:	20000014 	.word	0x20000014
 8007cbc:	08009965 	.word	0x08009965
 8007cc0:	08009972 	.word	0x08009972
 8007cc4:	080099a0 	.word	0x080099a0

08007cc8 <fiprintf>:
 8007cc8:	b40e      	push	{r1, r2, r3}
 8007cca:	b503      	push	{r0, r1, lr}
 8007ccc:	4601      	mov	r1, r0
 8007cce:	ab03      	add	r3, sp, #12
 8007cd0:	4805      	ldr	r0, [pc, #20]	; (8007ce8 <fiprintf+0x20>)
 8007cd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cd6:	6800      	ldr	r0, [r0, #0]
 8007cd8:	9301      	str	r3, [sp, #4]
 8007cda:	f000 f88f 	bl	8007dfc <_vfiprintf_r>
 8007cde:	b002      	add	sp, #8
 8007ce0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ce4:	b003      	add	sp, #12
 8007ce6:	4770      	bx	lr
 8007ce8:	20000014 	.word	0x20000014

08007cec <__ascii_mbtowc>:
 8007cec:	b082      	sub	sp, #8
 8007cee:	b901      	cbnz	r1, 8007cf2 <__ascii_mbtowc+0x6>
 8007cf0:	a901      	add	r1, sp, #4
 8007cf2:	b142      	cbz	r2, 8007d06 <__ascii_mbtowc+0x1a>
 8007cf4:	b14b      	cbz	r3, 8007d0a <__ascii_mbtowc+0x1e>
 8007cf6:	7813      	ldrb	r3, [r2, #0]
 8007cf8:	600b      	str	r3, [r1, #0]
 8007cfa:	7812      	ldrb	r2, [r2, #0]
 8007cfc:	1e10      	subs	r0, r2, #0
 8007cfe:	bf18      	it	ne
 8007d00:	2001      	movne	r0, #1
 8007d02:	b002      	add	sp, #8
 8007d04:	4770      	bx	lr
 8007d06:	4610      	mov	r0, r2
 8007d08:	e7fb      	b.n	8007d02 <__ascii_mbtowc+0x16>
 8007d0a:	f06f 0001 	mvn.w	r0, #1
 8007d0e:	e7f8      	b.n	8007d02 <__ascii_mbtowc+0x16>

08007d10 <memmove>:
 8007d10:	4288      	cmp	r0, r1
 8007d12:	b510      	push	{r4, lr}
 8007d14:	eb01 0402 	add.w	r4, r1, r2
 8007d18:	d902      	bls.n	8007d20 <memmove+0x10>
 8007d1a:	4284      	cmp	r4, r0
 8007d1c:	4623      	mov	r3, r4
 8007d1e:	d807      	bhi.n	8007d30 <memmove+0x20>
 8007d20:	1e43      	subs	r3, r0, #1
 8007d22:	42a1      	cmp	r1, r4
 8007d24:	d008      	beq.n	8007d38 <memmove+0x28>
 8007d26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d2e:	e7f8      	b.n	8007d22 <memmove+0x12>
 8007d30:	4402      	add	r2, r0
 8007d32:	4601      	mov	r1, r0
 8007d34:	428a      	cmp	r2, r1
 8007d36:	d100      	bne.n	8007d3a <memmove+0x2a>
 8007d38:	bd10      	pop	{r4, pc}
 8007d3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d42:	e7f7      	b.n	8007d34 <memmove+0x24>

08007d44 <__malloc_lock>:
 8007d44:	4801      	ldr	r0, [pc, #4]	; (8007d4c <__malloc_lock+0x8>)
 8007d46:	f000 bc17 	b.w	8008578 <__retarget_lock_acquire_recursive>
 8007d4a:	bf00      	nop
 8007d4c:	20000488 	.word	0x20000488

08007d50 <__malloc_unlock>:
 8007d50:	4801      	ldr	r0, [pc, #4]	; (8007d58 <__malloc_unlock+0x8>)
 8007d52:	f000 bc12 	b.w	800857a <__retarget_lock_release_recursive>
 8007d56:	bf00      	nop
 8007d58:	20000488 	.word	0x20000488

08007d5c <_realloc_r>:
 8007d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d5e:	4607      	mov	r7, r0
 8007d60:	4614      	mov	r4, r2
 8007d62:	460e      	mov	r6, r1
 8007d64:	b921      	cbnz	r1, 8007d70 <_realloc_r+0x14>
 8007d66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007d6a:	4611      	mov	r1, r2
 8007d6c:	f7ff bdc8 	b.w	8007900 <_malloc_r>
 8007d70:	b922      	cbnz	r2, 8007d7c <_realloc_r+0x20>
 8007d72:	f7ff fd75 	bl	8007860 <_free_r>
 8007d76:	4625      	mov	r5, r4
 8007d78:	4628      	mov	r0, r5
 8007d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d7c:	f000 fc62 	bl	8008644 <_malloc_usable_size_r>
 8007d80:	42a0      	cmp	r0, r4
 8007d82:	d20f      	bcs.n	8007da4 <_realloc_r+0x48>
 8007d84:	4621      	mov	r1, r4
 8007d86:	4638      	mov	r0, r7
 8007d88:	f7ff fdba 	bl	8007900 <_malloc_r>
 8007d8c:	4605      	mov	r5, r0
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	d0f2      	beq.n	8007d78 <_realloc_r+0x1c>
 8007d92:	4631      	mov	r1, r6
 8007d94:	4622      	mov	r2, r4
 8007d96:	f7ff f9c7 	bl	8007128 <memcpy>
 8007d9a:	4631      	mov	r1, r6
 8007d9c:	4638      	mov	r0, r7
 8007d9e:	f7ff fd5f 	bl	8007860 <_free_r>
 8007da2:	e7e9      	b.n	8007d78 <_realloc_r+0x1c>
 8007da4:	4635      	mov	r5, r6
 8007da6:	e7e7      	b.n	8007d78 <_realloc_r+0x1c>

08007da8 <__sfputc_r>:
 8007da8:	6893      	ldr	r3, [r2, #8]
 8007daa:	3b01      	subs	r3, #1
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	b410      	push	{r4}
 8007db0:	6093      	str	r3, [r2, #8]
 8007db2:	da08      	bge.n	8007dc6 <__sfputc_r+0x1e>
 8007db4:	6994      	ldr	r4, [r2, #24]
 8007db6:	42a3      	cmp	r3, r4
 8007db8:	db01      	blt.n	8007dbe <__sfputc_r+0x16>
 8007dba:	290a      	cmp	r1, #10
 8007dbc:	d103      	bne.n	8007dc6 <__sfputc_r+0x1e>
 8007dbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007dc2:	f000 b94b 	b.w	800805c <__swbuf_r>
 8007dc6:	6813      	ldr	r3, [r2, #0]
 8007dc8:	1c58      	adds	r0, r3, #1
 8007dca:	6010      	str	r0, [r2, #0]
 8007dcc:	7019      	strb	r1, [r3, #0]
 8007dce:	4608      	mov	r0, r1
 8007dd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007dd4:	4770      	bx	lr

08007dd6 <__sfputs_r>:
 8007dd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dd8:	4606      	mov	r6, r0
 8007dda:	460f      	mov	r7, r1
 8007ddc:	4614      	mov	r4, r2
 8007dde:	18d5      	adds	r5, r2, r3
 8007de0:	42ac      	cmp	r4, r5
 8007de2:	d101      	bne.n	8007de8 <__sfputs_r+0x12>
 8007de4:	2000      	movs	r0, #0
 8007de6:	e007      	b.n	8007df8 <__sfputs_r+0x22>
 8007de8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dec:	463a      	mov	r2, r7
 8007dee:	4630      	mov	r0, r6
 8007df0:	f7ff ffda 	bl	8007da8 <__sfputc_r>
 8007df4:	1c43      	adds	r3, r0, #1
 8007df6:	d1f3      	bne.n	8007de0 <__sfputs_r+0xa>
 8007df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007dfc <_vfiprintf_r>:
 8007dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e00:	460d      	mov	r5, r1
 8007e02:	b09d      	sub	sp, #116	; 0x74
 8007e04:	4614      	mov	r4, r2
 8007e06:	4698      	mov	r8, r3
 8007e08:	4606      	mov	r6, r0
 8007e0a:	b118      	cbz	r0, 8007e14 <_vfiprintf_r+0x18>
 8007e0c:	6983      	ldr	r3, [r0, #24]
 8007e0e:	b90b      	cbnz	r3, 8007e14 <_vfiprintf_r+0x18>
 8007e10:	f000 fb14 	bl	800843c <__sinit>
 8007e14:	4b89      	ldr	r3, [pc, #548]	; (800803c <_vfiprintf_r+0x240>)
 8007e16:	429d      	cmp	r5, r3
 8007e18:	d11b      	bne.n	8007e52 <_vfiprintf_r+0x56>
 8007e1a:	6875      	ldr	r5, [r6, #4]
 8007e1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e1e:	07d9      	lsls	r1, r3, #31
 8007e20:	d405      	bmi.n	8007e2e <_vfiprintf_r+0x32>
 8007e22:	89ab      	ldrh	r3, [r5, #12]
 8007e24:	059a      	lsls	r2, r3, #22
 8007e26:	d402      	bmi.n	8007e2e <_vfiprintf_r+0x32>
 8007e28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e2a:	f000 fba5 	bl	8008578 <__retarget_lock_acquire_recursive>
 8007e2e:	89ab      	ldrh	r3, [r5, #12]
 8007e30:	071b      	lsls	r3, r3, #28
 8007e32:	d501      	bpl.n	8007e38 <_vfiprintf_r+0x3c>
 8007e34:	692b      	ldr	r3, [r5, #16]
 8007e36:	b9eb      	cbnz	r3, 8007e74 <_vfiprintf_r+0x78>
 8007e38:	4629      	mov	r1, r5
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	f000 f96e 	bl	800811c <__swsetup_r>
 8007e40:	b1c0      	cbz	r0, 8007e74 <_vfiprintf_r+0x78>
 8007e42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e44:	07dc      	lsls	r4, r3, #31
 8007e46:	d50e      	bpl.n	8007e66 <_vfiprintf_r+0x6a>
 8007e48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e4c:	b01d      	add	sp, #116	; 0x74
 8007e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e52:	4b7b      	ldr	r3, [pc, #492]	; (8008040 <_vfiprintf_r+0x244>)
 8007e54:	429d      	cmp	r5, r3
 8007e56:	d101      	bne.n	8007e5c <_vfiprintf_r+0x60>
 8007e58:	68b5      	ldr	r5, [r6, #8]
 8007e5a:	e7df      	b.n	8007e1c <_vfiprintf_r+0x20>
 8007e5c:	4b79      	ldr	r3, [pc, #484]	; (8008044 <_vfiprintf_r+0x248>)
 8007e5e:	429d      	cmp	r5, r3
 8007e60:	bf08      	it	eq
 8007e62:	68f5      	ldreq	r5, [r6, #12]
 8007e64:	e7da      	b.n	8007e1c <_vfiprintf_r+0x20>
 8007e66:	89ab      	ldrh	r3, [r5, #12]
 8007e68:	0598      	lsls	r0, r3, #22
 8007e6a:	d4ed      	bmi.n	8007e48 <_vfiprintf_r+0x4c>
 8007e6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e6e:	f000 fb84 	bl	800857a <__retarget_lock_release_recursive>
 8007e72:	e7e9      	b.n	8007e48 <_vfiprintf_r+0x4c>
 8007e74:	2300      	movs	r3, #0
 8007e76:	9309      	str	r3, [sp, #36]	; 0x24
 8007e78:	2320      	movs	r3, #32
 8007e7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e82:	2330      	movs	r3, #48	; 0x30
 8007e84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008048 <_vfiprintf_r+0x24c>
 8007e88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e8c:	f04f 0901 	mov.w	r9, #1
 8007e90:	4623      	mov	r3, r4
 8007e92:	469a      	mov	sl, r3
 8007e94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e98:	b10a      	cbz	r2, 8007e9e <_vfiprintf_r+0xa2>
 8007e9a:	2a25      	cmp	r2, #37	; 0x25
 8007e9c:	d1f9      	bne.n	8007e92 <_vfiprintf_r+0x96>
 8007e9e:	ebba 0b04 	subs.w	fp, sl, r4
 8007ea2:	d00b      	beq.n	8007ebc <_vfiprintf_r+0xc0>
 8007ea4:	465b      	mov	r3, fp
 8007ea6:	4622      	mov	r2, r4
 8007ea8:	4629      	mov	r1, r5
 8007eaa:	4630      	mov	r0, r6
 8007eac:	f7ff ff93 	bl	8007dd6 <__sfputs_r>
 8007eb0:	3001      	adds	r0, #1
 8007eb2:	f000 80aa 	beq.w	800800a <_vfiprintf_r+0x20e>
 8007eb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007eb8:	445a      	add	r2, fp
 8007eba:	9209      	str	r2, [sp, #36]	; 0x24
 8007ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f000 80a2 	beq.w	800800a <_vfiprintf_r+0x20e>
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ecc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ed0:	f10a 0a01 	add.w	sl, sl, #1
 8007ed4:	9304      	str	r3, [sp, #16]
 8007ed6:	9307      	str	r3, [sp, #28]
 8007ed8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007edc:	931a      	str	r3, [sp, #104]	; 0x68
 8007ede:	4654      	mov	r4, sl
 8007ee0:	2205      	movs	r2, #5
 8007ee2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ee6:	4858      	ldr	r0, [pc, #352]	; (8008048 <_vfiprintf_r+0x24c>)
 8007ee8:	f7f8 f982 	bl	80001f0 <memchr>
 8007eec:	9a04      	ldr	r2, [sp, #16]
 8007eee:	b9d8      	cbnz	r0, 8007f28 <_vfiprintf_r+0x12c>
 8007ef0:	06d1      	lsls	r1, r2, #27
 8007ef2:	bf44      	itt	mi
 8007ef4:	2320      	movmi	r3, #32
 8007ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007efa:	0713      	lsls	r3, r2, #28
 8007efc:	bf44      	itt	mi
 8007efe:	232b      	movmi	r3, #43	; 0x2b
 8007f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f04:	f89a 3000 	ldrb.w	r3, [sl]
 8007f08:	2b2a      	cmp	r3, #42	; 0x2a
 8007f0a:	d015      	beq.n	8007f38 <_vfiprintf_r+0x13c>
 8007f0c:	9a07      	ldr	r2, [sp, #28]
 8007f0e:	4654      	mov	r4, sl
 8007f10:	2000      	movs	r0, #0
 8007f12:	f04f 0c0a 	mov.w	ip, #10
 8007f16:	4621      	mov	r1, r4
 8007f18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f1c:	3b30      	subs	r3, #48	; 0x30
 8007f1e:	2b09      	cmp	r3, #9
 8007f20:	d94e      	bls.n	8007fc0 <_vfiprintf_r+0x1c4>
 8007f22:	b1b0      	cbz	r0, 8007f52 <_vfiprintf_r+0x156>
 8007f24:	9207      	str	r2, [sp, #28]
 8007f26:	e014      	b.n	8007f52 <_vfiprintf_r+0x156>
 8007f28:	eba0 0308 	sub.w	r3, r0, r8
 8007f2c:	fa09 f303 	lsl.w	r3, r9, r3
 8007f30:	4313      	orrs	r3, r2
 8007f32:	9304      	str	r3, [sp, #16]
 8007f34:	46a2      	mov	sl, r4
 8007f36:	e7d2      	b.n	8007ede <_vfiprintf_r+0xe2>
 8007f38:	9b03      	ldr	r3, [sp, #12]
 8007f3a:	1d19      	adds	r1, r3, #4
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	9103      	str	r1, [sp, #12]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	bfbb      	ittet	lt
 8007f44:	425b      	neglt	r3, r3
 8007f46:	f042 0202 	orrlt.w	r2, r2, #2
 8007f4a:	9307      	strge	r3, [sp, #28]
 8007f4c:	9307      	strlt	r3, [sp, #28]
 8007f4e:	bfb8      	it	lt
 8007f50:	9204      	strlt	r2, [sp, #16]
 8007f52:	7823      	ldrb	r3, [r4, #0]
 8007f54:	2b2e      	cmp	r3, #46	; 0x2e
 8007f56:	d10c      	bne.n	8007f72 <_vfiprintf_r+0x176>
 8007f58:	7863      	ldrb	r3, [r4, #1]
 8007f5a:	2b2a      	cmp	r3, #42	; 0x2a
 8007f5c:	d135      	bne.n	8007fca <_vfiprintf_r+0x1ce>
 8007f5e:	9b03      	ldr	r3, [sp, #12]
 8007f60:	1d1a      	adds	r2, r3, #4
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	9203      	str	r2, [sp, #12]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	bfb8      	it	lt
 8007f6a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007f6e:	3402      	adds	r4, #2
 8007f70:	9305      	str	r3, [sp, #20]
 8007f72:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008058 <_vfiprintf_r+0x25c>
 8007f76:	7821      	ldrb	r1, [r4, #0]
 8007f78:	2203      	movs	r2, #3
 8007f7a:	4650      	mov	r0, sl
 8007f7c:	f7f8 f938 	bl	80001f0 <memchr>
 8007f80:	b140      	cbz	r0, 8007f94 <_vfiprintf_r+0x198>
 8007f82:	2340      	movs	r3, #64	; 0x40
 8007f84:	eba0 000a 	sub.w	r0, r0, sl
 8007f88:	fa03 f000 	lsl.w	r0, r3, r0
 8007f8c:	9b04      	ldr	r3, [sp, #16]
 8007f8e:	4303      	orrs	r3, r0
 8007f90:	3401      	adds	r4, #1
 8007f92:	9304      	str	r3, [sp, #16]
 8007f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f98:	482c      	ldr	r0, [pc, #176]	; (800804c <_vfiprintf_r+0x250>)
 8007f9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f9e:	2206      	movs	r2, #6
 8007fa0:	f7f8 f926 	bl	80001f0 <memchr>
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	d03f      	beq.n	8008028 <_vfiprintf_r+0x22c>
 8007fa8:	4b29      	ldr	r3, [pc, #164]	; (8008050 <_vfiprintf_r+0x254>)
 8007faa:	bb1b      	cbnz	r3, 8007ff4 <_vfiprintf_r+0x1f8>
 8007fac:	9b03      	ldr	r3, [sp, #12]
 8007fae:	3307      	adds	r3, #7
 8007fb0:	f023 0307 	bic.w	r3, r3, #7
 8007fb4:	3308      	adds	r3, #8
 8007fb6:	9303      	str	r3, [sp, #12]
 8007fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fba:	443b      	add	r3, r7
 8007fbc:	9309      	str	r3, [sp, #36]	; 0x24
 8007fbe:	e767      	b.n	8007e90 <_vfiprintf_r+0x94>
 8007fc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fc4:	460c      	mov	r4, r1
 8007fc6:	2001      	movs	r0, #1
 8007fc8:	e7a5      	b.n	8007f16 <_vfiprintf_r+0x11a>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	3401      	adds	r4, #1
 8007fce:	9305      	str	r3, [sp, #20]
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	f04f 0c0a 	mov.w	ip, #10
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fdc:	3a30      	subs	r2, #48	; 0x30
 8007fde:	2a09      	cmp	r2, #9
 8007fe0:	d903      	bls.n	8007fea <_vfiprintf_r+0x1ee>
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d0c5      	beq.n	8007f72 <_vfiprintf_r+0x176>
 8007fe6:	9105      	str	r1, [sp, #20]
 8007fe8:	e7c3      	b.n	8007f72 <_vfiprintf_r+0x176>
 8007fea:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fee:	4604      	mov	r4, r0
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e7f0      	b.n	8007fd6 <_vfiprintf_r+0x1da>
 8007ff4:	ab03      	add	r3, sp, #12
 8007ff6:	9300      	str	r3, [sp, #0]
 8007ff8:	462a      	mov	r2, r5
 8007ffa:	4b16      	ldr	r3, [pc, #88]	; (8008054 <_vfiprintf_r+0x258>)
 8007ffc:	a904      	add	r1, sp, #16
 8007ffe:	4630      	mov	r0, r6
 8008000:	f7fd fe10 	bl	8005c24 <_printf_float>
 8008004:	4607      	mov	r7, r0
 8008006:	1c78      	adds	r0, r7, #1
 8008008:	d1d6      	bne.n	8007fb8 <_vfiprintf_r+0x1bc>
 800800a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800800c:	07d9      	lsls	r1, r3, #31
 800800e:	d405      	bmi.n	800801c <_vfiprintf_r+0x220>
 8008010:	89ab      	ldrh	r3, [r5, #12]
 8008012:	059a      	lsls	r2, r3, #22
 8008014:	d402      	bmi.n	800801c <_vfiprintf_r+0x220>
 8008016:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008018:	f000 faaf 	bl	800857a <__retarget_lock_release_recursive>
 800801c:	89ab      	ldrh	r3, [r5, #12]
 800801e:	065b      	lsls	r3, r3, #25
 8008020:	f53f af12 	bmi.w	8007e48 <_vfiprintf_r+0x4c>
 8008024:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008026:	e711      	b.n	8007e4c <_vfiprintf_r+0x50>
 8008028:	ab03      	add	r3, sp, #12
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	462a      	mov	r2, r5
 800802e:	4b09      	ldr	r3, [pc, #36]	; (8008054 <_vfiprintf_r+0x258>)
 8008030:	a904      	add	r1, sp, #16
 8008032:	4630      	mov	r0, r6
 8008034:	f7fe f89a 	bl	800616c <_printf_i>
 8008038:	e7e4      	b.n	8008004 <_vfiprintf_r+0x208>
 800803a:	bf00      	nop
 800803c:	08009acc 	.word	0x08009acc
 8008040:	08009aec 	.word	0x08009aec
 8008044:	08009aac 	.word	0x08009aac
 8008048:	08009954 	.word	0x08009954
 800804c:	0800995e 	.word	0x0800995e
 8008050:	08005c25 	.word	0x08005c25
 8008054:	08007dd7 	.word	0x08007dd7
 8008058:	0800995a 	.word	0x0800995a

0800805c <__swbuf_r>:
 800805c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800805e:	460e      	mov	r6, r1
 8008060:	4614      	mov	r4, r2
 8008062:	4605      	mov	r5, r0
 8008064:	b118      	cbz	r0, 800806e <__swbuf_r+0x12>
 8008066:	6983      	ldr	r3, [r0, #24]
 8008068:	b90b      	cbnz	r3, 800806e <__swbuf_r+0x12>
 800806a:	f000 f9e7 	bl	800843c <__sinit>
 800806e:	4b21      	ldr	r3, [pc, #132]	; (80080f4 <__swbuf_r+0x98>)
 8008070:	429c      	cmp	r4, r3
 8008072:	d12b      	bne.n	80080cc <__swbuf_r+0x70>
 8008074:	686c      	ldr	r4, [r5, #4]
 8008076:	69a3      	ldr	r3, [r4, #24]
 8008078:	60a3      	str	r3, [r4, #8]
 800807a:	89a3      	ldrh	r3, [r4, #12]
 800807c:	071a      	lsls	r2, r3, #28
 800807e:	d52f      	bpl.n	80080e0 <__swbuf_r+0x84>
 8008080:	6923      	ldr	r3, [r4, #16]
 8008082:	b36b      	cbz	r3, 80080e0 <__swbuf_r+0x84>
 8008084:	6923      	ldr	r3, [r4, #16]
 8008086:	6820      	ldr	r0, [r4, #0]
 8008088:	1ac0      	subs	r0, r0, r3
 800808a:	6963      	ldr	r3, [r4, #20]
 800808c:	b2f6      	uxtb	r6, r6
 800808e:	4283      	cmp	r3, r0
 8008090:	4637      	mov	r7, r6
 8008092:	dc04      	bgt.n	800809e <__swbuf_r+0x42>
 8008094:	4621      	mov	r1, r4
 8008096:	4628      	mov	r0, r5
 8008098:	f000 f93c 	bl	8008314 <_fflush_r>
 800809c:	bb30      	cbnz	r0, 80080ec <__swbuf_r+0x90>
 800809e:	68a3      	ldr	r3, [r4, #8]
 80080a0:	3b01      	subs	r3, #1
 80080a2:	60a3      	str	r3, [r4, #8]
 80080a4:	6823      	ldr	r3, [r4, #0]
 80080a6:	1c5a      	adds	r2, r3, #1
 80080a8:	6022      	str	r2, [r4, #0]
 80080aa:	701e      	strb	r6, [r3, #0]
 80080ac:	6963      	ldr	r3, [r4, #20]
 80080ae:	3001      	adds	r0, #1
 80080b0:	4283      	cmp	r3, r0
 80080b2:	d004      	beq.n	80080be <__swbuf_r+0x62>
 80080b4:	89a3      	ldrh	r3, [r4, #12]
 80080b6:	07db      	lsls	r3, r3, #31
 80080b8:	d506      	bpl.n	80080c8 <__swbuf_r+0x6c>
 80080ba:	2e0a      	cmp	r6, #10
 80080bc:	d104      	bne.n	80080c8 <__swbuf_r+0x6c>
 80080be:	4621      	mov	r1, r4
 80080c0:	4628      	mov	r0, r5
 80080c2:	f000 f927 	bl	8008314 <_fflush_r>
 80080c6:	b988      	cbnz	r0, 80080ec <__swbuf_r+0x90>
 80080c8:	4638      	mov	r0, r7
 80080ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080cc:	4b0a      	ldr	r3, [pc, #40]	; (80080f8 <__swbuf_r+0x9c>)
 80080ce:	429c      	cmp	r4, r3
 80080d0:	d101      	bne.n	80080d6 <__swbuf_r+0x7a>
 80080d2:	68ac      	ldr	r4, [r5, #8]
 80080d4:	e7cf      	b.n	8008076 <__swbuf_r+0x1a>
 80080d6:	4b09      	ldr	r3, [pc, #36]	; (80080fc <__swbuf_r+0xa0>)
 80080d8:	429c      	cmp	r4, r3
 80080da:	bf08      	it	eq
 80080dc:	68ec      	ldreq	r4, [r5, #12]
 80080de:	e7ca      	b.n	8008076 <__swbuf_r+0x1a>
 80080e0:	4621      	mov	r1, r4
 80080e2:	4628      	mov	r0, r5
 80080e4:	f000 f81a 	bl	800811c <__swsetup_r>
 80080e8:	2800      	cmp	r0, #0
 80080ea:	d0cb      	beq.n	8008084 <__swbuf_r+0x28>
 80080ec:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80080f0:	e7ea      	b.n	80080c8 <__swbuf_r+0x6c>
 80080f2:	bf00      	nop
 80080f4:	08009acc 	.word	0x08009acc
 80080f8:	08009aec 	.word	0x08009aec
 80080fc:	08009aac 	.word	0x08009aac

08008100 <__ascii_wctomb>:
 8008100:	b149      	cbz	r1, 8008116 <__ascii_wctomb+0x16>
 8008102:	2aff      	cmp	r2, #255	; 0xff
 8008104:	bf85      	ittet	hi
 8008106:	238a      	movhi	r3, #138	; 0x8a
 8008108:	6003      	strhi	r3, [r0, #0]
 800810a:	700a      	strbls	r2, [r1, #0]
 800810c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008110:	bf98      	it	ls
 8008112:	2001      	movls	r0, #1
 8008114:	4770      	bx	lr
 8008116:	4608      	mov	r0, r1
 8008118:	4770      	bx	lr
	...

0800811c <__swsetup_r>:
 800811c:	4b32      	ldr	r3, [pc, #200]	; (80081e8 <__swsetup_r+0xcc>)
 800811e:	b570      	push	{r4, r5, r6, lr}
 8008120:	681d      	ldr	r5, [r3, #0]
 8008122:	4606      	mov	r6, r0
 8008124:	460c      	mov	r4, r1
 8008126:	b125      	cbz	r5, 8008132 <__swsetup_r+0x16>
 8008128:	69ab      	ldr	r3, [r5, #24]
 800812a:	b913      	cbnz	r3, 8008132 <__swsetup_r+0x16>
 800812c:	4628      	mov	r0, r5
 800812e:	f000 f985 	bl	800843c <__sinit>
 8008132:	4b2e      	ldr	r3, [pc, #184]	; (80081ec <__swsetup_r+0xd0>)
 8008134:	429c      	cmp	r4, r3
 8008136:	d10f      	bne.n	8008158 <__swsetup_r+0x3c>
 8008138:	686c      	ldr	r4, [r5, #4]
 800813a:	89a3      	ldrh	r3, [r4, #12]
 800813c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008140:	0719      	lsls	r1, r3, #28
 8008142:	d42c      	bmi.n	800819e <__swsetup_r+0x82>
 8008144:	06dd      	lsls	r5, r3, #27
 8008146:	d411      	bmi.n	800816c <__swsetup_r+0x50>
 8008148:	2309      	movs	r3, #9
 800814a:	6033      	str	r3, [r6, #0]
 800814c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008150:	81a3      	strh	r3, [r4, #12]
 8008152:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008156:	e03e      	b.n	80081d6 <__swsetup_r+0xba>
 8008158:	4b25      	ldr	r3, [pc, #148]	; (80081f0 <__swsetup_r+0xd4>)
 800815a:	429c      	cmp	r4, r3
 800815c:	d101      	bne.n	8008162 <__swsetup_r+0x46>
 800815e:	68ac      	ldr	r4, [r5, #8]
 8008160:	e7eb      	b.n	800813a <__swsetup_r+0x1e>
 8008162:	4b24      	ldr	r3, [pc, #144]	; (80081f4 <__swsetup_r+0xd8>)
 8008164:	429c      	cmp	r4, r3
 8008166:	bf08      	it	eq
 8008168:	68ec      	ldreq	r4, [r5, #12]
 800816a:	e7e6      	b.n	800813a <__swsetup_r+0x1e>
 800816c:	0758      	lsls	r0, r3, #29
 800816e:	d512      	bpl.n	8008196 <__swsetup_r+0x7a>
 8008170:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008172:	b141      	cbz	r1, 8008186 <__swsetup_r+0x6a>
 8008174:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008178:	4299      	cmp	r1, r3
 800817a:	d002      	beq.n	8008182 <__swsetup_r+0x66>
 800817c:	4630      	mov	r0, r6
 800817e:	f7ff fb6f 	bl	8007860 <_free_r>
 8008182:	2300      	movs	r3, #0
 8008184:	6363      	str	r3, [r4, #52]	; 0x34
 8008186:	89a3      	ldrh	r3, [r4, #12]
 8008188:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800818c:	81a3      	strh	r3, [r4, #12]
 800818e:	2300      	movs	r3, #0
 8008190:	6063      	str	r3, [r4, #4]
 8008192:	6923      	ldr	r3, [r4, #16]
 8008194:	6023      	str	r3, [r4, #0]
 8008196:	89a3      	ldrh	r3, [r4, #12]
 8008198:	f043 0308 	orr.w	r3, r3, #8
 800819c:	81a3      	strh	r3, [r4, #12]
 800819e:	6923      	ldr	r3, [r4, #16]
 80081a0:	b94b      	cbnz	r3, 80081b6 <__swsetup_r+0x9a>
 80081a2:	89a3      	ldrh	r3, [r4, #12]
 80081a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80081a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081ac:	d003      	beq.n	80081b6 <__swsetup_r+0x9a>
 80081ae:	4621      	mov	r1, r4
 80081b0:	4630      	mov	r0, r6
 80081b2:	f000 fa07 	bl	80085c4 <__smakebuf_r>
 80081b6:	89a0      	ldrh	r0, [r4, #12]
 80081b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081bc:	f010 0301 	ands.w	r3, r0, #1
 80081c0:	d00a      	beq.n	80081d8 <__swsetup_r+0xbc>
 80081c2:	2300      	movs	r3, #0
 80081c4:	60a3      	str	r3, [r4, #8]
 80081c6:	6963      	ldr	r3, [r4, #20]
 80081c8:	425b      	negs	r3, r3
 80081ca:	61a3      	str	r3, [r4, #24]
 80081cc:	6923      	ldr	r3, [r4, #16]
 80081ce:	b943      	cbnz	r3, 80081e2 <__swsetup_r+0xc6>
 80081d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081d4:	d1ba      	bne.n	800814c <__swsetup_r+0x30>
 80081d6:	bd70      	pop	{r4, r5, r6, pc}
 80081d8:	0781      	lsls	r1, r0, #30
 80081da:	bf58      	it	pl
 80081dc:	6963      	ldrpl	r3, [r4, #20]
 80081de:	60a3      	str	r3, [r4, #8]
 80081e0:	e7f4      	b.n	80081cc <__swsetup_r+0xb0>
 80081e2:	2000      	movs	r0, #0
 80081e4:	e7f7      	b.n	80081d6 <__swsetup_r+0xba>
 80081e6:	bf00      	nop
 80081e8:	20000014 	.word	0x20000014
 80081ec:	08009acc 	.word	0x08009acc
 80081f0:	08009aec 	.word	0x08009aec
 80081f4:	08009aac 	.word	0x08009aac

080081f8 <abort>:
 80081f8:	b508      	push	{r3, lr}
 80081fa:	2006      	movs	r0, #6
 80081fc:	f000 fa52 	bl	80086a4 <raise>
 8008200:	2001      	movs	r0, #1
 8008202:	f7fa fb39 	bl	8002878 <_exit>
	...

08008208 <__sflush_r>:
 8008208:	898a      	ldrh	r2, [r1, #12]
 800820a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800820e:	4605      	mov	r5, r0
 8008210:	0710      	lsls	r0, r2, #28
 8008212:	460c      	mov	r4, r1
 8008214:	d458      	bmi.n	80082c8 <__sflush_r+0xc0>
 8008216:	684b      	ldr	r3, [r1, #4]
 8008218:	2b00      	cmp	r3, #0
 800821a:	dc05      	bgt.n	8008228 <__sflush_r+0x20>
 800821c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800821e:	2b00      	cmp	r3, #0
 8008220:	dc02      	bgt.n	8008228 <__sflush_r+0x20>
 8008222:	2000      	movs	r0, #0
 8008224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008228:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800822a:	2e00      	cmp	r6, #0
 800822c:	d0f9      	beq.n	8008222 <__sflush_r+0x1a>
 800822e:	2300      	movs	r3, #0
 8008230:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008234:	682f      	ldr	r7, [r5, #0]
 8008236:	602b      	str	r3, [r5, #0]
 8008238:	d032      	beq.n	80082a0 <__sflush_r+0x98>
 800823a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800823c:	89a3      	ldrh	r3, [r4, #12]
 800823e:	075a      	lsls	r2, r3, #29
 8008240:	d505      	bpl.n	800824e <__sflush_r+0x46>
 8008242:	6863      	ldr	r3, [r4, #4]
 8008244:	1ac0      	subs	r0, r0, r3
 8008246:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008248:	b10b      	cbz	r3, 800824e <__sflush_r+0x46>
 800824a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800824c:	1ac0      	subs	r0, r0, r3
 800824e:	2300      	movs	r3, #0
 8008250:	4602      	mov	r2, r0
 8008252:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008254:	6a21      	ldr	r1, [r4, #32]
 8008256:	4628      	mov	r0, r5
 8008258:	47b0      	blx	r6
 800825a:	1c43      	adds	r3, r0, #1
 800825c:	89a3      	ldrh	r3, [r4, #12]
 800825e:	d106      	bne.n	800826e <__sflush_r+0x66>
 8008260:	6829      	ldr	r1, [r5, #0]
 8008262:	291d      	cmp	r1, #29
 8008264:	d82c      	bhi.n	80082c0 <__sflush_r+0xb8>
 8008266:	4a2a      	ldr	r2, [pc, #168]	; (8008310 <__sflush_r+0x108>)
 8008268:	40ca      	lsrs	r2, r1
 800826a:	07d6      	lsls	r6, r2, #31
 800826c:	d528      	bpl.n	80082c0 <__sflush_r+0xb8>
 800826e:	2200      	movs	r2, #0
 8008270:	6062      	str	r2, [r4, #4]
 8008272:	04d9      	lsls	r1, r3, #19
 8008274:	6922      	ldr	r2, [r4, #16]
 8008276:	6022      	str	r2, [r4, #0]
 8008278:	d504      	bpl.n	8008284 <__sflush_r+0x7c>
 800827a:	1c42      	adds	r2, r0, #1
 800827c:	d101      	bne.n	8008282 <__sflush_r+0x7a>
 800827e:	682b      	ldr	r3, [r5, #0]
 8008280:	b903      	cbnz	r3, 8008284 <__sflush_r+0x7c>
 8008282:	6560      	str	r0, [r4, #84]	; 0x54
 8008284:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008286:	602f      	str	r7, [r5, #0]
 8008288:	2900      	cmp	r1, #0
 800828a:	d0ca      	beq.n	8008222 <__sflush_r+0x1a>
 800828c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008290:	4299      	cmp	r1, r3
 8008292:	d002      	beq.n	800829a <__sflush_r+0x92>
 8008294:	4628      	mov	r0, r5
 8008296:	f7ff fae3 	bl	8007860 <_free_r>
 800829a:	2000      	movs	r0, #0
 800829c:	6360      	str	r0, [r4, #52]	; 0x34
 800829e:	e7c1      	b.n	8008224 <__sflush_r+0x1c>
 80082a0:	6a21      	ldr	r1, [r4, #32]
 80082a2:	2301      	movs	r3, #1
 80082a4:	4628      	mov	r0, r5
 80082a6:	47b0      	blx	r6
 80082a8:	1c41      	adds	r1, r0, #1
 80082aa:	d1c7      	bne.n	800823c <__sflush_r+0x34>
 80082ac:	682b      	ldr	r3, [r5, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d0c4      	beq.n	800823c <__sflush_r+0x34>
 80082b2:	2b1d      	cmp	r3, #29
 80082b4:	d001      	beq.n	80082ba <__sflush_r+0xb2>
 80082b6:	2b16      	cmp	r3, #22
 80082b8:	d101      	bne.n	80082be <__sflush_r+0xb6>
 80082ba:	602f      	str	r7, [r5, #0]
 80082bc:	e7b1      	b.n	8008222 <__sflush_r+0x1a>
 80082be:	89a3      	ldrh	r3, [r4, #12]
 80082c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082c4:	81a3      	strh	r3, [r4, #12]
 80082c6:	e7ad      	b.n	8008224 <__sflush_r+0x1c>
 80082c8:	690f      	ldr	r7, [r1, #16]
 80082ca:	2f00      	cmp	r7, #0
 80082cc:	d0a9      	beq.n	8008222 <__sflush_r+0x1a>
 80082ce:	0793      	lsls	r3, r2, #30
 80082d0:	680e      	ldr	r6, [r1, #0]
 80082d2:	bf08      	it	eq
 80082d4:	694b      	ldreq	r3, [r1, #20]
 80082d6:	600f      	str	r7, [r1, #0]
 80082d8:	bf18      	it	ne
 80082da:	2300      	movne	r3, #0
 80082dc:	eba6 0807 	sub.w	r8, r6, r7
 80082e0:	608b      	str	r3, [r1, #8]
 80082e2:	f1b8 0f00 	cmp.w	r8, #0
 80082e6:	dd9c      	ble.n	8008222 <__sflush_r+0x1a>
 80082e8:	6a21      	ldr	r1, [r4, #32]
 80082ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80082ec:	4643      	mov	r3, r8
 80082ee:	463a      	mov	r2, r7
 80082f0:	4628      	mov	r0, r5
 80082f2:	47b0      	blx	r6
 80082f4:	2800      	cmp	r0, #0
 80082f6:	dc06      	bgt.n	8008306 <__sflush_r+0xfe>
 80082f8:	89a3      	ldrh	r3, [r4, #12]
 80082fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082fe:	81a3      	strh	r3, [r4, #12]
 8008300:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008304:	e78e      	b.n	8008224 <__sflush_r+0x1c>
 8008306:	4407      	add	r7, r0
 8008308:	eba8 0800 	sub.w	r8, r8, r0
 800830c:	e7e9      	b.n	80082e2 <__sflush_r+0xda>
 800830e:	bf00      	nop
 8008310:	20400001 	.word	0x20400001

08008314 <_fflush_r>:
 8008314:	b538      	push	{r3, r4, r5, lr}
 8008316:	690b      	ldr	r3, [r1, #16]
 8008318:	4605      	mov	r5, r0
 800831a:	460c      	mov	r4, r1
 800831c:	b913      	cbnz	r3, 8008324 <_fflush_r+0x10>
 800831e:	2500      	movs	r5, #0
 8008320:	4628      	mov	r0, r5
 8008322:	bd38      	pop	{r3, r4, r5, pc}
 8008324:	b118      	cbz	r0, 800832e <_fflush_r+0x1a>
 8008326:	6983      	ldr	r3, [r0, #24]
 8008328:	b90b      	cbnz	r3, 800832e <_fflush_r+0x1a>
 800832a:	f000 f887 	bl	800843c <__sinit>
 800832e:	4b14      	ldr	r3, [pc, #80]	; (8008380 <_fflush_r+0x6c>)
 8008330:	429c      	cmp	r4, r3
 8008332:	d11b      	bne.n	800836c <_fflush_r+0x58>
 8008334:	686c      	ldr	r4, [r5, #4]
 8008336:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d0ef      	beq.n	800831e <_fflush_r+0xa>
 800833e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008340:	07d0      	lsls	r0, r2, #31
 8008342:	d404      	bmi.n	800834e <_fflush_r+0x3a>
 8008344:	0599      	lsls	r1, r3, #22
 8008346:	d402      	bmi.n	800834e <_fflush_r+0x3a>
 8008348:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800834a:	f000 f915 	bl	8008578 <__retarget_lock_acquire_recursive>
 800834e:	4628      	mov	r0, r5
 8008350:	4621      	mov	r1, r4
 8008352:	f7ff ff59 	bl	8008208 <__sflush_r>
 8008356:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008358:	07da      	lsls	r2, r3, #31
 800835a:	4605      	mov	r5, r0
 800835c:	d4e0      	bmi.n	8008320 <_fflush_r+0xc>
 800835e:	89a3      	ldrh	r3, [r4, #12]
 8008360:	059b      	lsls	r3, r3, #22
 8008362:	d4dd      	bmi.n	8008320 <_fflush_r+0xc>
 8008364:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008366:	f000 f908 	bl	800857a <__retarget_lock_release_recursive>
 800836a:	e7d9      	b.n	8008320 <_fflush_r+0xc>
 800836c:	4b05      	ldr	r3, [pc, #20]	; (8008384 <_fflush_r+0x70>)
 800836e:	429c      	cmp	r4, r3
 8008370:	d101      	bne.n	8008376 <_fflush_r+0x62>
 8008372:	68ac      	ldr	r4, [r5, #8]
 8008374:	e7df      	b.n	8008336 <_fflush_r+0x22>
 8008376:	4b04      	ldr	r3, [pc, #16]	; (8008388 <_fflush_r+0x74>)
 8008378:	429c      	cmp	r4, r3
 800837a:	bf08      	it	eq
 800837c:	68ec      	ldreq	r4, [r5, #12]
 800837e:	e7da      	b.n	8008336 <_fflush_r+0x22>
 8008380:	08009acc 	.word	0x08009acc
 8008384:	08009aec 	.word	0x08009aec
 8008388:	08009aac 	.word	0x08009aac

0800838c <std>:
 800838c:	2300      	movs	r3, #0
 800838e:	b510      	push	{r4, lr}
 8008390:	4604      	mov	r4, r0
 8008392:	e9c0 3300 	strd	r3, r3, [r0]
 8008396:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800839a:	6083      	str	r3, [r0, #8]
 800839c:	8181      	strh	r1, [r0, #12]
 800839e:	6643      	str	r3, [r0, #100]	; 0x64
 80083a0:	81c2      	strh	r2, [r0, #14]
 80083a2:	6183      	str	r3, [r0, #24]
 80083a4:	4619      	mov	r1, r3
 80083a6:	2208      	movs	r2, #8
 80083a8:	305c      	adds	r0, #92	; 0x5c
 80083aa:	f7fd fb93 	bl	8005ad4 <memset>
 80083ae:	4b05      	ldr	r3, [pc, #20]	; (80083c4 <std+0x38>)
 80083b0:	6263      	str	r3, [r4, #36]	; 0x24
 80083b2:	4b05      	ldr	r3, [pc, #20]	; (80083c8 <std+0x3c>)
 80083b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80083b6:	4b05      	ldr	r3, [pc, #20]	; (80083cc <std+0x40>)
 80083b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80083ba:	4b05      	ldr	r3, [pc, #20]	; (80083d0 <std+0x44>)
 80083bc:	6224      	str	r4, [r4, #32]
 80083be:	6323      	str	r3, [r4, #48]	; 0x30
 80083c0:	bd10      	pop	{r4, pc}
 80083c2:	bf00      	nop
 80083c4:	080086dd 	.word	0x080086dd
 80083c8:	080086ff 	.word	0x080086ff
 80083cc:	08008737 	.word	0x08008737
 80083d0:	0800875b 	.word	0x0800875b

080083d4 <_cleanup_r>:
 80083d4:	4901      	ldr	r1, [pc, #4]	; (80083dc <_cleanup_r+0x8>)
 80083d6:	f000 b8af 	b.w	8008538 <_fwalk_reent>
 80083da:	bf00      	nop
 80083dc:	08008315 	.word	0x08008315

080083e0 <__sfmoreglue>:
 80083e0:	b570      	push	{r4, r5, r6, lr}
 80083e2:	1e4a      	subs	r2, r1, #1
 80083e4:	2568      	movs	r5, #104	; 0x68
 80083e6:	4355      	muls	r5, r2
 80083e8:	460e      	mov	r6, r1
 80083ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80083ee:	f7ff fa87 	bl	8007900 <_malloc_r>
 80083f2:	4604      	mov	r4, r0
 80083f4:	b140      	cbz	r0, 8008408 <__sfmoreglue+0x28>
 80083f6:	2100      	movs	r1, #0
 80083f8:	e9c0 1600 	strd	r1, r6, [r0]
 80083fc:	300c      	adds	r0, #12
 80083fe:	60a0      	str	r0, [r4, #8]
 8008400:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008404:	f7fd fb66 	bl	8005ad4 <memset>
 8008408:	4620      	mov	r0, r4
 800840a:	bd70      	pop	{r4, r5, r6, pc}

0800840c <__sfp_lock_acquire>:
 800840c:	4801      	ldr	r0, [pc, #4]	; (8008414 <__sfp_lock_acquire+0x8>)
 800840e:	f000 b8b3 	b.w	8008578 <__retarget_lock_acquire_recursive>
 8008412:	bf00      	nop
 8008414:	2000048c 	.word	0x2000048c

08008418 <__sfp_lock_release>:
 8008418:	4801      	ldr	r0, [pc, #4]	; (8008420 <__sfp_lock_release+0x8>)
 800841a:	f000 b8ae 	b.w	800857a <__retarget_lock_release_recursive>
 800841e:	bf00      	nop
 8008420:	2000048c 	.word	0x2000048c

08008424 <__sinit_lock_acquire>:
 8008424:	4801      	ldr	r0, [pc, #4]	; (800842c <__sinit_lock_acquire+0x8>)
 8008426:	f000 b8a7 	b.w	8008578 <__retarget_lock_acquire_recursive>
 800842a:	bf00      	nop
 800842c:	20000487 	.word	0x20000487

08008430 <__sinit_lock_release>:
 8008430:	4801      	ldr	r0, [pc, #4]	; (8008438 <__sinit_lock_release+0x8>)
 8008432:	f000 b8a2 	b.w	800857a <__retarget_lock_release_recursive>
 8008436:	bf00      	nop
 8008438:	20000487 	.word	0x20000487

0800843c <__sinit>:
 800843c:	b510      	push	{r4, lr}
 800843e:	4604      	mov	r4, r0
 8008440:	f7ff fff0 	bl	8008424 <__sinit_lock_acquire>
 8008444:	69a3      	ldr	r3, [r4, #24]
 8008446:	b11b      	cbz	r3, 8008450 <__sinit+0x14>
 8008448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800844c:	f7ff bff0 	b.w	8008430 <__sinit_lock_release>
 8008450:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008454:	6523      	str	r3, [r4, #80]	; 0x50
 8008456:	4b13      	ldr	r3, [pc, #76]	; (80084a4 <__sinit+0x68>)
 8008458:	4a13      	ldr	r2, [pc, #76]	; (80084a8 <__sinit+0x6c>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	62a2      	str	r2, [r4, #40]	; 0x28
 800845e:	42a3      	cmp	r3, r4
 8008460:	bf04      	itt	eq
 8008462:	2301      	moveq	r3, #1
 8008464:	61a3      	streq	r3, [r4, #24]
 8008466:	4620      	mov	r0, r4
 8008468:	f000 f820 	bl	80084ac <__sfp>
 800846c:	6060      	str	r0, [r4, #4]
 800846e:	4620      	mov	r0, r4
 8008470:	f000 f81c 	bl	80084ac <__sfp>
 8008474:	60a0      	str	r0, [r4, #8]
 8008476:	4620      	mov	r0, r4
 8008478:	f000 f818 	bl	80084ac <__sfp>
 800847c:	2200      	movs	r2, #0
 800847e:	60e0      	str	r0, [r4, #12]
 8008480:	2104      	movs	r1, #4
 8008482:	6860      	ldr	r0, [r4, #4]
 8008484:	f7ff ff82 	bl	800838c <std>
 8008488:	68a0      	ldr	r0, [r4, #8]
 800848a:	2201      	movs	r2, #1
 800848c:	2109      	movs	r1, #9
 800848e:	f7ff ff7d 	bl	800838c <std>
 8008492:	68e0      	ldr	r0, [r4, #12]
 8008494:	2202      	movs	r2, #2
 8008496:	2112      	movs	r1, #18
 8008498:	f7ff ff78 	bl	800838c <std>
 800849c:	2301      	movs	r3, #1
 800849e:	61a3      	str	r3, [r4, #24]
 80084a0:	e7d2      	b.n	8008448 <__sinit+0xc>
 80084a2:	bf00      	nop
 80084a4:	08009728 	.word	0x08009728
 80084a8:	080083d5 	.word	0x080083d5

080084ac <__sfp>:
 80084ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ae:	4607      	mov	r7, r0
 80084b0:	f7ff ffac 	bl	800840c <__sfp_lock_acquire>
 80084b4:	4b1e      	ldr	r3, [pc, #120]	; (8008530 <__sfp+0x84>)
 80084b6:	681e      	ldr	r6, [r3, #0]
 80084b8:	69b3      	ldr	r3, [r6, #24]
 80084ba:	b913      	cbnz	r3, 80084c2 <__sfp+0x16>
 80084bc:	4630      	mov	r0, r6
 80084be:	f7ff ffbd 	bl	800843c <__sinit>
 80084c2:	3648      	adds	r6, #72	; 0x48
 80084c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80084c8:	3b01      	subs	r3, #1
 80084ca:	d503      	bpl.n	80084d4 <__sfp+0x28>
 80084cc:	6833      	ldr	r3, [r6, #0]
 80084ce:	b30b      	cbz	r3, 8008514 <__sfp+0x68>
 80084d0:	6836      	ldr	r6, [r6, #0]
 80084d2:	e7f7      	b.n	80084c4 <__sfp+0x18>
 80084d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80084d8:	b9d5      	cbnz	r5, 8008510 <__sfp+0x64>
 80084da:	4b16      	ldr	r3, [pc, #88]	; (8008534 <__sfp+0x88>)
 80084dc:	60e3      	str	r3, [r4, #12]
 80084de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80084e2:	6665      	str	r5, [r4, #100]	; 0x64
 80084e4:	f000 f847 	bl	8008576 <__retarget_lock_init_recursive>
 80084e8:	f7ff ff96 	bl	8008418 <__sfp_lock_release>
 80084ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80084f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80084f4:	6025      	str	r5, [r4, #0]
 80084f6:	61a5      	str	r5, [r4, #24]
 80084f8:	2208      	movs	r2, #8
 80084fa:	4629      	mov	r1, r5
 80084fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008500:	f7fd fae8 	bl	8005ad4 <memset>
 8008504:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008508:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800850c:	4620      	mov	r0, r4
 800850e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008510:	3468      	adds	r4, #104	; 0x68
 8008512:	e7d9      	b.n	80084c8 <__sfp+0x1c>
 8008514:	2104      	movs	r1, #4
 8008516:	4638      	mov	r0, r7
 8008518:	f7ff ff62 	bl	80083e0 <__sfmoreglue>
 800851c:	4604      	mov	r4, r0
 800851e:	6030      	str	r0, [r6, #0]
 8008520:	2800      	cmp	r0, #0
 8008522:	d1d5      	bne.n	80084d0 <__sfp+0x24>
 8008524:	f7ff ff78 	bl	8008418 <__sfp_lock_release>
 8008528:	230c      	movs	r3, #12
 800852a:	603b      	str	r3, [r7, #0]
 800852c:	e7ee      	b.n	800850c <__sfp+0x60>
 800852e:	bf00      	nop
 8008530:	08009728 	.word	0x08009728
 8008534:	ffff0001 	.word	0xffff0001

08008538 <_fwalk_reent>:
 8008538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800853c:	4606      	mov	r6, r0
 800853e:	4688      	mov	r8, r1
 8008540:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008544:	2700      	movs	r7, #0
 8008546:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800854a:	f1b9 0901 	subs.w	r9, r9, #1
 800854e:	d505      	bpl.n	800855c <_fwalk_reent+0x24>
 8008550:	6824      	ldr	r4, [r4, #0]
 8008552:	2c00      	cmp	r4, #0
 8008554:	d1f7      	bne.n	8008546 <_fwalk_reent+0xe>
 8008556:	4638      	mov	r0, r7
 8008558:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800855c:	89ab      	ldrh	r3, [r5, #12]
 800855e:	2b01      	cmp	r3, #1
 8008560:	d907      	bls.n	8008572 <_fwalk_reent+0x3a>
 8008562:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008566:	3301      	adds	r3, #1
 8008568:	d003      	beq.n	8008572 <_fwalk_reent+0x3a>
 800856a:	4629      	mov	r1, r5
 800856c:	4630      	mov	r0, r6
 800856e:	47c0      	blx	r8
 8008570:	4307      	orrs	r7, r0
 8008572:	3568      	adds	r5, #104	; 0x68
 8008574:	e7e9      	b.n	800854a <_fwalk_reent+0x12>

08008576 <__retarget_lock_init_recursive>:
 8008576:	4770      	bx	lr

08008578 <__retarget_lock_acquire_recursive>:
 8008578:	4770      	bx	lr

0800857a <__retarget_lock_release_recursive>:
 800857a:	4770      	bx	lr

0800857c <__swhatbuf_r>:
 800857c:	b570      	push	{r4, r5, r6, lr}
 800857e:	460e      	mov	r6, r1
 8008580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008584:	2900      	cmp	r1, #0
 8008586:	b096      	sub	sp, #88	; 0x58
 8008588:	4614      	mov	r4, r2
 800858a:	461d      	mov	r5, r3
 800858c:	da07      	bge.n	800859e <__swhatbuf_r+0x22>
 800858e:	2300      	movs	r3, #0
 8008590:	602b      	str	r3, [r5, #0]
 8008592:	89b3      	ldrh	r3, [r6, #12]
 8008594:	061a      	lsls	r2, r3, #24
 8008596:	d410      	bmi.n	80085ba <__swhatbuf_r+0x3e>
 8008598:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800859c:	e00e      	b.n	80085bc <__swhatbuf_r+0x40>
 800859e:	466a      	mov	r2, sp
 80085a0:	f000 f902 	bl	80087a8 <_fstat_r>
 80085a4:	2800      	cmp	r0, #0
 80085a6:	dbf2      	blt.n	800858e <__swhatbuf_r+0x12>
 80085a8:	9a01      	ldr	r2, [sp, #4]
 80085aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80085ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80085b2:	425a      	negs	r2, r3
 80085b4:	415a      	adcs	r2, r3
 80085b6:	602a      	str	r2, [r5, #0]
 80085b8:	e7ee      	b.n	8008598 <__swhatbuf_r+0x1c>
 80085ba:	2340      	movs	r3, #64	; 0x40
 80085bc:	2000      	movs	r0, #0
 80085be:	6023      	str	r3, [r4, #0]
 80085c0:	b016      	add	sp, #88	; 0x58
 80085c2:	bd70      	pop	{r4, r5, r6, pc}

080085c4 <__smakebuf_r>:
 80085c4:	898b      	ldrh	r3, [r1, #12]
 80085c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80085c8:	079d      	lsls	r5, r3, #30
 80085ca:	4606      	mov	r6, r0
 80085cc:	460c      	mov	r4, r1
 80085ce:	d507      	bpl.n	80085e0 <__smakebuf_r+0x1c>
 80085d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80085d4:	6023      	str	r3, [r4, #0]
 80085d6:	6123      	str	r3, [r4, #16]
 80085d8:	2301      	movs	r3, #1
 80085da:	6163      	str	r3, [r4, #20]
 80085dc:	b002      	add	sp, #8
 80085de:	bd70      	pop	{r4, r5, r6, pc}
 80085e0:	ab01      	add	r3, sp, #4
 80085e2:	466a      	mov	r2, sp
 80085e4:	f7ff ffca 	bl	800857c <__swhatbuf_r>
 80085e8:	9900      	ldr	r1, [sp, #0]
 80085ea:	4605      	mov	r5, r0
 80085ec:	4630      	mov	r0, r6
 80085ee:	f7ff f987 	bl	8007900 <_malloc_r>
 80085f2:	b948      	cbnz	r0, 8008608 <__smakebuf_r+0x44>
 80085f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085f8:	059a      	lsls	r2, r3, #22
 80085fa:	d4ef      	bmi.n	80085dc <__smakebuf_r+0x18>
 80085fc:	f023 0303 	bic.w	r3, r3, #3
 8008600:	f043 0302 	orr.w	r3, r3, #2
 8008604:	81a3      	strh	r3, [r4, #12]
 8008606:	e7e3      	b.n	80085d0 <__smakebuf_r+0xc>
 8008608:	4b0d      	ldr	r3, [pc, #52]	; (8008640 <__smakebuf_r+0x7c>)
 800860a:	62b3      	str	r3, [r6, #40]	; 0x28
 800860c:	89a3      	ldrh	r3, [r4, #12]
 800860e:	6020      	str	r0, [r4, #0]
 8008610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008614:	81a3      	strh	r3, [r4, #12]
 8008616:	9b00      	ldr	r3, [sp, #0]
 8008618:	6163      	str	r3, [r4, #20]
 800861a:	9b01      	ldr	r3, [sp, #4]
 800861c:	6120      	str	r0, [r4, #16]
 800861e:	b15b      	cbz	r3, 8008638 <__smakebuf_r+0x74>
 8008620:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008624:	4630      	mov	r0, r6
 8008626:	f000 f8d1 	bl	80087cc <_isatty_r>
 800862a:	b128      	cbz	r0, 8008638 <__smakebuf_r+0x74>
 800862c:	89a3      	ldrh	r3, [r4, #12]
 800862e:	f023 0303 	bic.w	r3, r3, #3
 8008632:	f043 0301 	orr.w	r3, r3, #1
 8008636:	81a3      	strh	r3, [r4, #12]
 8008638:	89a0      	ldrh	r0, [r4, #12]
 800863a:	4305      	orrs	r5, r0
 800863c:	81a5      	strh	r5, [r4, #12]
 800863e:	e7cd      	b.n	80085dc <__smakebuf_r+0x18>
 8008640:	080083d5 	.word	0x080083d5

08008644 <_malloc_usable_size_r>:
 8008644:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008648:	1f18      	subs	r0, r3, #4
 800864a:	2b00      	cmp	r3, #0
 800864c:	bfbc      	itt	lt
 800864e:	580b      	ldrlt	r3, [r1, r0]
 8008650:	18c0      	addlt	r0, r0, r3
 8008652:	4770      	bx	lr

08008654 <_raise_r>:
 8008654:	291f      	cmp	r1, #31
 8008656:	b538      	push	{r3, r4, r5, lr}
 8008658:	4604      	mov	r4, r0
 800865a:	460d      	mov	r5, r1
 800865c:	d904      	bls.n	8008668 <_raise_r+0x14>
 800865e:	2316      	movs	r3, #22
 8008660:	6003      	str	r3, [r0, #0]
 8008662:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008666:	bd38      	pop	{r3, r4, r5, pc}
 8008668:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800866a:	b112      	cbz	r2, 8008672 <_raise_r+0x1e>
 800866c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008670:	b94b      	cbnz	r3, 8008686 <_raise_r+0x32>
 8008672:	4620      	mov	r0, r4
 8008674:	f000 f830 	bl	80086d8 <_getpid_r>
 8008678:	462a      	mov	r2, r5
 800867a:	4601      	mov	r1, r0
 800867c:	4620      	mov	r0, r4
 800867e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008682:	f000 b817 	b.w	80086b4 <_kill_r>
 8008686:	2b01      	cmp	r3, #1
 8008688:	d00a      	beq.n	80086a0 <_raise_r+0x4c>
 800868a:	1c59      	adds	r1, r3, #1
 800868c:	d103      	bne.n	8008696 <_raise_r+0x42>
 800868e:	2316      	movs	r3, #22
 8008690:	6003      	str	r3, [r0, #0]
 8008692:	2001      	movs	r0, #1
 8008694:	e7e7      	b.n	8008666 <_raise_r+0x12>
 8008696:	2400      	movs	r4, #0
 8008698:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800869c:	4628      	mov	r0, r5
 800869e:	4798      	blx	r3
 80086a0:	2000      	movs	r0, #0
 80086a2:	e7e0      	b.n	8008666 <_raise_r+0x12>

080086a4 <raise>:
 80086a4:	4b02      	ldr	r3, [pc, #8]	; (80086b0 <raise+0xc>)
 80086a6:	4601      	mov	r1, r0
 80086a8:	6818      	ldr	r0, [r3, #0]
 80086aa:	f7ff bfd3 	b.w	8008654 <_raise_r>
 80086ae:	bf00      	nop
 80086b0:	20000014 	.word	0x20000014

080086b4 <_kill_r>:
 80086b4:	b538      	push	{r3, r4, r5, lr}
 80086b6:	4d07      	ldr	r5, [pc, #28]	; (80086d4 <_kill_r+0x20>)
 80086b8:	2300      	movs	r3, #0
 80086ba:	4604      	mov	r4, r0
 80086bc:	4608      	mov	r0, r1
 80086be:	4611      	mov	r1, r2
 80086c0:	602b      	str	r3, [r5, #0]
 80086c2:	f7fa f8c9 	bl	8002858 <_kill>
 80086c6:	1c43      	adds	r3, r0, #1
 80086c8:	d102      	bne.n	80086d0 <_kill_r+0x1c>
 80086ca:	682b      	ldr	r3, [r5, #0]
 80086cc:	b103      	cbz	r3, 80086d0 <_kill_r+0x1c>
 80086ce:	6023      	str	r3, [r4, #0]
 80086d0:	bd38      	pop	{r3, r4, r5, pc}
 80086d2:	bf00      	nop
 80086d4:	20000480 	.word	0x20000480

080086d8 <_getpid_r>:
 80086d8:	f7fa b8b6 	b.w	8002848 <_getpid>

080086dc <__sread>:
 80086dc:	b510      	push	{r4, lr}
 80086de:	460c      	mov	r4, r1
 80086e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086e4:	f000 f894 	bl	8008810 <_read_r>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	bfab      	itete	ge
 80086ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80086ee:	89a3      	ldrhlt	r3, [r4, #12]
 80086f0:	181b      	addge	r3, r3, r0
 80086f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80086f6:	bfac      	ite	ge
 80086f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80086fa:	81a3      	strhlt	r3, [r4, #12]
 80086fc:	bd10      	pop	{r4, pc}

080086fe <__swrite>:
 80086fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008702:	461f      	mov	r7, r3
 8008704:	898b      	ldrh	r3, [r1, #12]
 8008706:	05db      	lsls	r3, r3, #23
 8008708:	4605      	mov	r5, r0
 800870a:	460c      	mov	r4, r1
 800870c:	4616      	mov	r6, r2
 800870e:	d505      	bpl.n	800871c <__swrite+0x1e>
 8008710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008714:	2302      	movs	r3, #2
 8008716:	2200      	movs	r2, #0
 8008718:	f000 f868 	bl	80087ec <_lseek_r>
 800871c:	89a3      	ldrh	r3, [r4, #12]
 800871e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008722:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008726:	81a3      	strh	r3, [r4, #12]
 8008728:	4632      	mov	r2, r6
 800872a:	463b      	mov	r3, r7
 800872c:	4628      	mov	r0, r5
 800872e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008732:	f000 b817 	b.w	8008764 <_write_r>

08008736 <__sseek>:
 8008736:	b510      	push	{r4, lr}
 8008738:	460c      	mov	r4, r1
 800873a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800873e:	f000 f855 	bl	80087ec <_lseek_r>
 8008742:	1c43      	adds	r3, r0, #1
 8008744:	89a3      	ldrh	r3, [r4, #12]
 8008746:	bf15      	itete	ne
 8008748:	6560      	strne	r0, [r4, #84]	; 0x54
 800874a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800874e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008752:	81a3      	strheq	r3, [r4, #12]
 8008754:	bf18      	it	ne
 8008756:	81a3      	strhne	r3, [r4, #12]
 8008758:	bd10      	pop	{r4, pc}

0800875a <__sclose>:
 800875a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800875e:	f000 b813 	b.w	8008788 <_close_r>
	...

08008764 <_write_r>:
 8008764:	b538      	push	{r3, r4, r5, lr}
 8008766:	4d07      	ldr	r5, [pc, #28]	; (8008784 <_write_r+0x20>)
 8008768:	4604      	mov	r4, r0
 800876a:	4608      	mov	r0, r1
 800876c:	4611      	mov	r1, r2
 800876e:	2200      	movs	r2, #0
 8008770:	602a      	str	r2, [r5, #0]
 8008772:	461a      	mov	r2, r3
 8008774:	f7fa f8a7 	bl	80028c6 <_write>
 8008778:	1c43      	adds	r3, r0, #1
 800877a:	d102      	bne.n	8008782 <_write_r+0x1e>
 800877c:	682b      	ldr	r3, [r5, #0]
 800877e:	b103      	cbz	r3, 8008782 <_write_r+0x1e>
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	bd38      	pop	{r3, r4, r5, pc}
 8008784:	20000480 	.word	0x20000480

08008788 <_close_r>:
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	4d06      	ldr	r5, [pc, #24]	; (80087a4 <_close_r+0x1c>)
 800878c:	2300      	movs	r3, #0
 800878e:	4604      	mov	r4, r0
 8008790:	4608      	mov	r0, r1
 8008792:	602b      	str	r3, [r5, #0]
 8008794:	f7fa f8b3 	bl	80028fe <_close>
 8008798:	1c43      	adds	r3, r0, #1
 800879a:	d102      	bne.n	80087a2 <_close_r+0x1a>
 800879c:	682b      	ldr	r3, [r5, #0]
 800879e:	b103      	cbz	r3, 80087a2 <_close_r+0x1a>
 80087a0:	6023      	str	r3, [r4, #0]
 80087a2:	bd38      	pop	{r3, r4, r5, pc}
 80087a4:	20000480 	.word	0x20000480

080087a8 <_fstat_r>:
 80087a8:	b538      	push	{r3, r4, r5, lr}
 80087aa:	4d07      	ldr	r5, [pc, #28]	; (80087c8 <_fstat_r+0x20>)
 80087ac:	2300      	movs	r3, #0
 80087ae:	4604      	mov	r4, r0
 80087b0:	4608      	mov	r0, r1
 80087b2:	4611      	mov	r1, r2
 80087b4:	602b      	str	r3, [r5, #0]
 80087b6:	f7fa f8ae 	bl	8002916 <_fstat>
 80087ba:	1c43      	adds	r3, r0, #1
 80087bc:	d102      	bne.n	80087c4 <_fstat_r+0x1c>
 80087be:	682b      	ldr	r3, [r5, #0]
 80087c0:	b103      	cbz	r3, 80087c4 <_fstat_r+0x1c>
 80087c2:	6023      	str	r3, [r4, #0]
 80087c4:	bd38      	pop	{r3, r4, r5, pc}
 80087c6:	bf00      	nop
 80087c8:	20000480 	.word	0x20000480

080087cc <_isatty_r>:
 80087cc:	b538      	push	{r3, r4, r5, lr}
 80087ce:	4d06      	ldr	r5, [pc, #24]	; (80087e8 <_isatty_r+0x1c>)
 80087d0:	2300      	movs	r3, #0
 80087d2:	4604      	mov	r4, r0
 80087d4:	4608      	mov	r0, r1
 80087d6:	602b      	str	r3, [r5, #0]
 80087d8:	f7fa f8ad 	bl	8002936 <_isatty>
 80087dc:	1c43      	adds	r3, r0, #1
 80087de:	d102      	bne.n	80087e6 <_isatty_r+0x1a>
 80087e0:	682b      	ldr	r3, [r5, #0]
 80087e2:	b103      	cbz	r3, 80087e6 <_isatty_r+0x1a>
 80087e4:	6023      	str	r3, [r4, #0]
 80087e6:	bd38      	pop	{r3, r4, r5, pc}
 80087e8:	20000480 	.word	0x20000480

080087ec <_lseek_r>:
 80087ec:	b538      	push	{r3, r4, r5, lr}
 80087ee:	4d07      	ldr	r5, [pc, #28]	; (800880c <_lseek_r+0x20>)
 80087f0:	4604      	mov	r4, r0
 80087f2:	4608      	mov	r0, r1
 80087f4:	4611      	mov	r1, r2
 80087f6:	2200      	movs	r2, #0
 80087f8:	602a      	str	r2, [r5, #0]
 80087fa:	461a      	mov	r2, r3
 80087fc:	f7fa f8a6 	bl	800294c <_lseek>
 8008800:	1c43      	adds	r3, r0, #1
 8008802:	d102      	bne.n	800880a <_lseek_r+0x1e>
 8008804:	682b      	ldr	r3, [r5, #0]
 8008806:	b103      	cbz	r3, 800880a <_lseek_r+0x1e>
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	bd38      	pop	{r3, r4, r5, pc}
 800880c:	20000480 	.word	0x20000480

08008810 <_read_r>:
 8008810:	b538      	push	{r3, r4, r5, lr}
 8008812:	4d07      	ldr	r5, [pc, #28]	; (8008830 <_read_r+0x20>)
 8008814:	4604      	mov	r4, r0
 8008816:	4608      	mov	r0, r1
 8008818:	4611      	mov	r1, r2
 800881a:	2200      	movs	r2, #0
 800881c:	602a      	str	r2, [r5, #0]
 800881e:	461a      	mov	r2, r3
 8008820:	f7fa f834 	bl	800288c <_read>
 8008824:	1c43      	adds	r3, r0, #1
 8008826:	d102      	bne.n	800882e <_read_r+0x1e>
 8008828:	682b      	ldr	r3, [r5, #0]
 800882a:	b103      	cbz	r3, 800882e <_read_r+0x1e>
 800882c:	6023      	str	r3, [r4, #0]
 800882e:	bd38      	pop	{r3, r4, r5, pc}
 8008830:	20000480 	.word	0x20000480

08008834 <asin>:
 8008834:	b538      	push	{r3, r4, r5, lr}
 8008836:	ed2d 8b02 	vpush	{d8}
 800883a:	ec55 4b10 	vmov	r4, r5, d0
 800883e:	f000 f8a7 	bl	8008990 <__ieee754_asin>
 8008842:	4b16      	ldr	r3, [pc, #88]	; (800889c <asin+0x68>)
 8008844:	eeb0 8a40 	vmov.f32	s16, s0
 8008848:	eef0 8a60 	vmov.f32	s17, s1
 800884c:	f993 3000 	ldrsb.w	r3, [r3]
 8008850:	3301      	adds	r3, #1
 8008852:	d01c      	beq.n	800888e <asin+0x5a>
 8008854:	4622      	mov	r2, r4
 8008856:	462b      	mov	r3, r5
 8008858:	4620      	mov	r0, r4
 800885a:	4629      	mov	r1, r5
 800885c:	f7f8 f96e 	bl	8000b3c <__aeabi_dcmpun>
 8008860:	b9a8      	cbnz	r0, 800888e <asin+0x5a>
 8008862:	ec45 4b10 	vmov	d0, r4, r5
 8008866:	f000 fed7 	bl	8009618 <fabs>
 800886a:	4b0d      	ldr	r3, [pc, #52]	; (80088a0 <asin+0x6c>)
 800886c:	ec51 0b10 	vmov	r0, r1, d0
 8008870:	2200      	movs	r2, #0
 8008872:	f7f8 f959 	bl	8000b28 <__aeabi_dcmpgt>
 8008876:	b150      	cbz	r0, 800888e <asin+0x5a>
 8008878:	f7fd f902 	bl	8005a80 <__errno>
 800887c:	ecbd 8b02 	vpop	{d8}
 8008880:	2321      	movs	r3, #33	; 0x21
 8008882:	6003      	str	r3, [r0, #0]
 8008884:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008888:	4806      	ldr	r0, [pc, #24]	; (80088a4 <asin+0x70>)
 800888a:	f000 bed1 	b.w	8009630 <nan>
 800888e:	eeb0 0a48 	vmov.f32	s0, s16
 8008892:	eef0 0a68 	vmov.f32	s1, s17
 8008896:	ecbd 8b02 	vpop	{d8}
 800889a:	bd38      	pop	{r3, r4, r5, pc}
 800889c:	200001e4 	.word	0x200001e4
 80088a0:	3ff00000 	.word	0x3ff00000
 80088a4:	080099a0 	.word	0x080099a0

080088a8 <atan2>:
 80088a8:	f000 ba86 	b.w	8008db8 <__ieee754_atan2>

080088ac <fmod>:
 80088ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ae:	ed2d 8b02 	vpush	{d8}
 80088b2:	ec57 6b10 	vmov	r6, r7, d0
 80088b6:	ec55 4b11 	vmov	r4, r5, d1
 80088ba:	f000 fb47 	bl	8008f4c <__ieee754_fmod>
 80088be:	4b18      	ldr	r3, [pc, #96]	; (8008920 <fmod+0x74>)
 80088c0:	eeb0 8a40 	vmov.f32	s16, s0
 80088c4:	eef0 8a60 	vmov.f32	s17, s1
 80088c8:	f993 3000 	ldrsb.w	r3, [r3]
 80088cc:	3301      	adds	r3, #1
 80088ce:	d020      	beq.n	8008912 <fmod+0x66>
 80088d0:	4622      	mov	r2, r4
 80088d2:	462b      	mov	r3, r5
 80088d4:	4620      	mov	r0, r4
 80088d6:	4629      	mov	r1, r5
 80088d8:	f7f8 f930 	bl	8000b3c <__aeabi_dcmpun>
 80088dc:	b9c8      	cbnz	r0, 8008912 <fmod+0x66>
 80088de:	4632      	mov	r2, r6
 80088e0:	463b      	mov	r3, r7
 80088e2:	4630      	mov	r0, r6
 80088e4:	4639      	mov	r1, r7
 80088e6:	f7f8 f929 	bl	8000b3c <__aeabi_dcmpun>
 80088ea:	b990      	cbnz	r0, 8008912 <fmod+0x66>
 80088ec:	2200      	movs	r2, #0
 80088ee:	2300      	movs	r3, #0
 80088f0:	4620      	mov	r0, r4
 80088f2:	4629      	mov	r1, r5
 80088f4:	f7f8 f8f0 	bl	8000ad8 <__aeabi_dcmpeq>
 80088f8:	b158      	cbz	r0, 8008912 <fmod+0x66>
 80088fa:	f7fd f8c1 	bl	8005a80 <__errno>
 80088fe:	2321      	movs	r3, #33	; 0x21
 8008900:	6003      	str	r3, [r0, #0]
 8008902:	2200      	movs	r2, #0
 8008904:	2300      	movs	r3, #0
 8008906:	4610      	mov	r0, r2
 8008908:	4619      	mov	r1, r3
 800890a:	f7f7 ffa7 	bl	800085c <__aeabi_ddiv>
 800890e:	ec41 0b18 	vmov	d8, r0, r1
 8008912:	eeb0 0a48 	vmov.f32	s0, s16
 8008916:	eef0 0a68 	vmov.f32	s1, s17
 800891a:	ecbd 8b02 	vpop	{d8}
 800891e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008920:	200001e4 	.word	0x200001e4

08008924 <sqrt>:
 8008924:	b538      	push	{r3, r4, r5, lr}
 8008926:	ed2d 8b02 	vpush	{d8}
 800892a:	ec55 4b10 	vmov	r4, r5, d0
 800892e:	f000 fc1f 	bl	8009170 <__ieee754_sqrt>
 8008932:	4b15      	ldr	r3, [pc, #84]	; (8008988 <sqrt+0x64>)
 8008934:	eeb0 8a40 	vmov.f32	s16, s0
 8008938:	eef0 8a60 	vmov.f32	s17, s1
 800893c:	f993 3000 	ldrsb.w	r3, [r3]
 8008940:	3301      	adds	r3, #1
 8008942:	d019      	beq.n	8008978 <sqrt+0x54>
 8008944:	4622      	mov	r2, r4
 8008946:	462b      	mov	r3, r5
 8008948:	4620      	mov	r0, r4
 800894a:	4629      	mov	r1, r5
 800894c:	f7f8 f8f6 	bl	8000b3c <__aeabi_dcmpun>
 8008950:	b990      	cbnz	r0, 8008978 <sqrt+0x54>
 8008952:	2200      	movs	r2, #0
 8008954:	2300      	movs	r3, #0
 8008956:	4620      	mov	r0, r4
 8008958:	4629      	mov	r1, r5
 800895a:	f7f8 f8c7 	bl	8000aec <__aeabi_dcmplt>
 800895e:	b158      	cbz	r0, 8008978 <sqrt+0x54>
 8008960:	f7fd f88e 	bl	8005a80 <__errno>
 8008964:	2321      	movs	r3, #33	; 0x21
 8008966:	6003      	str	r3, [r0, #0]
 8008968:	2200      	movs	r2, #0
 800896a:	2300      	movs	r3, #0
 800896c:	4610      	mov	r0, r2
 800896e:	4619      	mov	r1, r3
 8008970:	f7f7 ff74 	bl	800085c <__aeabi_ddiv>
 8008974:	ec41 0b18 	vmov	d8, r0, r1
 8008978:	eeb0 0a48 	vmov.f32	s0, s16
 800897c:	eef0 0a68 	vmov.f32	s1, s17
 8008980:	ecbd 8b02 	vpop	{d8}
 8008984:	bd38      	pop	{r3, r4, r5, pc}
 8008986:	bf00      	nop
 8008988:	200001e4 	.word	0x200001e4
 800898c:	00000000 	.word	0x00000000

08008990 <__ieee754_asin>:
 8008990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	ed2d 8b04 	vpush	{d8-d9}
 8008998:	ec55 4b10 	vmov	r4, r5, d0
 800899c:	4bcc      	ldr	r3, [pc, #816]	; (8008cd0 <__ieee754_asin+0x340>)
 800899e:	b083      	sub	sp, #12
 80089a0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80089a4:	4598      	cmp	r8, r3
 80089a6:	9501      	str	r5, [sp, #4]
 80089a8:	dd35      	ble.n	8008a16 <__ieee754_asin+0x86>
 80089aa:	ee10 3a10 	vmov	r3, s0
 80089ae:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 80089b2:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 80089b6:	ea58 0303 	orrs.w	r3, r8, r3
 80089ba:	d117      	bne.n	80089ec <__ieee754_asin+0x5c>
 80089bc:	a3aa      	add	r3, pc, #680	; (adr r3, 8008c68 <__ieee754_asin+0x2d8>)
 80089be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c2:	ee10 0a10 	vmov	r0, s0
 80089c6:	4629      	mov	r1, r5
 80089c8:	f7f7 fe1e 	bl	8000608 <__aeabi_dmul>
 80089cc:	a3a8      	add	r3, pc, #672	; (adr r3, 8008c70 <__ieee754_asin+0x2e0>)
 80089ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d2:	4606      	mov	r6, r0
 80089d4:	460f      	mov	r7, r1
 80089d6:	4620      	mov	r0, r4
 80089d8:	4629      	mov	r1, r5
 80089da:	f7f7 fe15 	bl	8000608 <__aeabi_dmul>
 80089de:	4602      	mov	r2, r0
 80089e0:	460b      	mov	r3, r1
 80089e2:	4630      	mov	r0, r6
 80089e4:	4639      	mov	r1, r7
 80089e6:	f7f7 fc59 	bl	800029c <__adddf3>
 80089ea:	e00b      	b.n	8008a04 <__ieee754_asin+0x74>
 80089ec:	ee10 2a10 	vmov	r2, s0
 80089f0:	462b      	mov	r3, r5
 80089f2:	ee10 0a10 	vmov	r0, s0
 80089f6:	4629      	mov	r1, r5
 80089f8:	f7f7 fc4e 	bl	8000298 <__aeabi_dsub>
 80089fc:	4602      	mov	r2, r0
 80089fe:	460b      	mov	r3, r1
 8008a00:	f7f7 ff2c 	bl	800085c <__aeabi_ddiv>
 8008a04:	4604      	mov	r4, r0
 8008a06:	460d      	mov	r5, r1
 8008a08:	ec45 4b10 	vmov	d0, r4, r5
 8008a0c:	b003      	add	sp, #12
 8008a0e:	ecbd 8b04 	vpop	{d8-d9}
 8008a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a16:	4baf      	ldr	r3, [pc, #700]	; (8008cd4 <__ieee754_asin+0x344>)
 8008a18:	4598      	cmp	r8, r3
 8008a1a:	dc11      	bgt.n	8008a40 <__ieee754_asin+0xb0>
 8008a1c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8008a20:	f280 80ae 	bge.w	8008b80 <__ieee754_asin+0x1f0>
 8008a24:	a394      	add	r3, pc, #592	; (adr r3, 8008c78 <__ieee754_asin+0x2e8>)
 8008a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2a:	ee10 0a10 	vmov	r0, s0
 8008a2e:	4629      	mov	r1, r5
 8008a30:	f7f7 fc34 	bl	800029c <__adddf3>
 8008a34:	4ba8      	ldr	r3, [pc, #672]	; (8008cd8 <__ieee754_asin+0x348>)
 8008a36:	2200      	movs	r2, #0
 8008a38:	f7f8 f876 	bl	8000b28 <__aeabi_dcmpgt>
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	d1e3      	bne.n	8008a08 <__ieee754_asin+0x78>
 8008a40:	ec45 4b10 	vmov	d0, r4, r5
 8008a44:	f000 fde8 	bl	8009618 <fabs>
 8008a48:	49a3      	ldr	r1, [pc, #652]	; (8008cd8 <__ieee754_asin+0x348>)
 8008a4a:	ec53 2b10 	vmov	r2, r3, d0
 8008a4e:	2000      	movs	r0, #0
 8008a50:	f7f7 fc22 	bl	8000298 <__aeabi_dsub>
 8008a54:	4ba1      	ldr	r3, [pc, #644]	; (8008cdc <__ieee754_asin+0x34c>)
 8008a56:	2200      	movs	r2, #0
 8008a58:	f7f7 fdd6 	bl	8000608 <__aeabi_dmul>
 8008a5c:	a388      	add	r3, pc, #544	; (adr r3, 8008c80 <__ieee754_asin+0x2f0>)
 8008a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a62:	4604      	mov	r4, r0
 8008a64:	460d      	mov	r5, r1
 8008a66:	f7f7 fdcf 	bl	8000608 <__aeabi_dmul>
 8008a6a:	a387      	add	r3, pc, #540	; (adr r3, 8008c88 <__ieee754_asin+0x2f8>)
 8008a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a70:	f7f7 fc14 	bl	800029c <__adddf3>
 8008a74:	4622      	mov	r2, r4
 8008a76:	462b      	mov	r3, r5
 8008a78:	f7f7 fdc6 	bl	8000608 <__aeabi_dmul>
 8008a7c:	a384      	add	r3, pc, #528	; (adr r3, 8008c90 <__ieee754_asin+0x300>)
 8008a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a82:	f7f7 fc09 	bl	8000298 <__aeabi_dsub>
 8008a86:	4622      	mov	r2, r4
 8008a88:	462b      	mov	r3, r5
 8008a8a:	f7f7 fdbd 	bl	8000608 <__aeabi_dmul>
 8008a8e:	a382      	add	r3, pc, #520	; (adr r3, 8008c98 <__ieee754_asin+0x308>)
 8008a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a94:	f7f7 fc02 	bl	800029c <__adddf3>
 8008a98:	4622      	mov	r2, r4
 8008a9a:	462b      	mov	r3, r5
 8008a9c:	f7f7 fdb4 	bl	8000608 <__aeabi_dmul>
 8008aa0:	a37f      	add	r3, pc, #508	; (adr r3, 8008ca0 <__ieee754_asin+0x310>)
 8008aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa6:	f7f7 fbf7 	bl	8000298 <__aeabi_dsub>
 8008aaa:	4622      	mov	r2, r4
 8008aac:	462b      	mov	r3, r5
 8008aae:	f7f7 fdab 	bl	8000608 <__aeabi_dmul>
 8008ab2:	a37d      	add	r3, pc, #500	; (adr r3, 8008ca8 <__ieee754_asin+0x318>)
 8008ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab8:	f7f7 fbf0 	bl	800029c <__adddf3>
 8008abc:	4622      	mov	r2, r4
 8008abe:	462b      	mov	r3, r5
 8008ac0:	f7f7 fda2 	bl	8000608 <__aeabi_dmul>
 8008ac4:	a37a      	add	r3, pc, #488	; (adr r3, 8008cb0 <__ieee754_asin+0x320>)
 8008ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aca:	ec41 0b18 	vmov	d8, r0, r1
 8008ace:	4620      	mov	r0, r4
 8008ad0:	4629      	mov	r1, r5
 8008ad2:	f7f7 fd99 	bl	8000608 <__aeabi_dmul>
 8008ad6:	a378      	add	r3, pc, #480	; (adr r3, 8008cb8 <__ieee754_asin+0x328>)
 8008ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008adc:	f7f7 fbdc 	bl	8000298 <__aeabi_dsub>
 8008ae0:	4622      	mov	r2, r4
 8008ae2:	462b      	mov	r3, r5
 8008ae4:	f7f7 fd90 	bl	8000608 <__aeabi_dmul>
 8008ae8:	a375      	add	r3, pc, #468	; (adr r3, 8008cc0 <__ieee754_asin+0x330>)
 8008aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aee:	f7f7 fbd5 	bl	800029c <__adddf3>
 8008af2:	4622      	mov	r2, r4
 8008af4:	462b      	mov	r3, r5
 8008af6:	f7f7 fd87 	bl	8000608 <__aeabi_dmul>
 8008afa:	a373      	add	r3, pc, #460	; (adr r3, 8008cc8 <__ieee754_asin+0x338>)
 8008afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b00:	f7f7 fbca 	bl	8000298 <__aeabi_dsub>
 8008b04:	4622      	mov	r2, r4
 8008b06:	462b      	mov	r3, r5
 8008b08:	f7f7 fd7e 	bl	8000608 <__aeabi_dmul>
 8008b0c:	4b72      	ldr	r3, [pc, #456]	; (8008cd8 <__ieee754_asin+0x348>)
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f7f7 fbc4 	bl	800029c <__adddf3>
 8008b14:	ec45 4b10 	vmov	d0, r4, r5
 8008b18:	4606      	mov	r6, r0
 8008b1a:	460f      	mov	r7, r1
 8008b1c:	f000 fb28 	bl	8009170 <__ieee754_sqrt>
 8008b20:	4b6f      	ldr	r3, [pc, #444]	; (8008ce0 <__ieee754_asin+0x350>)
 8008b22:	4598      	cmp	r8, r3
 8008b24:	ec5b ab10 	vmov	sl, fp, d0
 8008b28:	f340 80dc 	ble.w	8008ce4 <__ieee754_asin+0x354>
 8008b2c:	4632      	mov	r2, r6
 8008b2e:	463b      	mov	r3, r7
 8008b30:	ec51 0b18 	vmov	r0, r1, d8
 8008b34:	f7f7 fe92 	bl	800085c <__aeabi_ddiv>
 8008b38:	4652      	mov	r2, sl
 8008b3a:	465b      	mov	r3, fp
 8008b3c:	f7f7 fd64 	bl	8000608 <__aeabi_dmul>
 8008b40:	4652      	mov	r2, sl
 8008b42:	465b      	mov	r3, fp
 8008b44:	f7f7 fbaa 	bl	800029c <__adddf3>
 8008b48:	4602      	mov	r2, r0
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	f7f7 fba6 	bl	800029c <__adddf3>
 8008b50:	a347      	add	r3, pc, #284	; (adr r3, 8008c70 <__ieee754_asin+0x2e0>)
 8008b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b56:	f7f7 fb9f 	bl	8000298 <__aeabi_dsub>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	a142      	add	r1, pc, #264	; (adr r1, 8008c68 <__ieee754_asin+0x2d8>)
 8008b60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b64:	f7f7 fb98 	bl	8000298 <__aeabi_dsub>
 8008b68:	9b01      	ldr	r3, [sp, #4]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	bfdc      	itt	le
 8008b6e:	4602      	movle	r2, r0
 8008b70:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8008b74:	4604      	mov	r4, r0
 8008b76:	460d      	mov	r5, r1
 8008b78:	bfdc      	itt	le
 8008b7a:	4614      	movle	r4, r2
 8008b7c:	461d      	movle	r5, r3
 8008b7e:	e743      	b.n	8008a08 <__ieee754_asin+0x78>
 8008b80:	ee10 2a10 	vmov	r2, s0
 8008b84:	ee10 0a10 	vmov	r0, s0
 8008b88:	462b      	mov	r3, r5
 8008b8a:	4629      	mov	r1, r5
 8008b8c:	f7f7 fd3c 	bl	8000608 <__aeabi_dmul>
 8008b90:	a33b      	add	r3, pc, #236	; (adr r3, 8008c80 <__ieee754_asin+0x2f0>)
 8008b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b96:	4606      	mov	r6, r0
 8008b98:	460f      	mov	r7, r1
 8008b9a:	f7f7 fd35 	bl	8000608 <__aeabi_dmul>
 8008b9e:	a33a      	add	r3, pc, #232	; (adr r3, 8008c88 <__ieee754_asin+0x2f8>)
 8008ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba4:	f7f7 fb7a 	bl	800029c <__adddf3>
 8008ba8:	4632      	mov	r2, r6
 8008baa:	463b      	mov	r3, r7
 8008bac:	f7f7 fd2c 	bl	8000608 <__aeabi_dmul>
 8008bb0:	a337      	add	r3, pc, #220	; (adr r3, 8008c90 <__ieee754_asin+0x300>)
 8008bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb6:	f7f7 fb6f 	bl	8000298 <__aeabi_dsub>
 8008bba:	4632      	mov	r2, r6
 8008bbc:	463b      	mov	r3, r7
 8008bbe:	f7f7 fd23 	bl	8000608 <__aeabi_dmul>
 8008bc2:	a335      	add	r3, pc, #212	; (adr r3, 8008c98 <__ieee754_asin+0x308>)
 8008bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc8:	f7f7 fb68 	bl	800029c <__adddf3>
 8008bcc:	4632      	mov	r2, r6
 8008bce:	463b      	mov	r3, r7
 8008bd0:	f7f7 fd1a 	bl	8000608 <__aeabi_dmul>
 8008bd4:	a332      	add	r3, pc, #200	; (adr r3, 8008ca0 <__ieee754_asin+0x310>)
 8008bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bda:	f7f7 fb5d 	bl	8000298 <__aeabi_dsub>
 8008bde:	4632      	mov	r2, r6
 8008be0:	463b      	mov	r3, r7
 8008be2:	f7f7 fd11 	bl	8000608 <__aeabi_dmul>
 8008be6:	a330      	add	r3, pc, #192	; (adr r3, 8008ca8 <__ieee754_asin+0x318>)
 8008be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bec:	f7f7 fb56 	bl	800029c <__adddf3>
 8008bf0:	4632      	mov	r2, r6
 8008bf2:	463b      	mov	r3, r7
 8008bf4:	f7f7 fd08 	bl	8000608 <__aeabi_dmul>
 8008bf8:	a32d      	add	r3, pc, #180	; (adr r3, 8008cb0 <__ieee754_asin+0x320>)
 8008bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfe:	4680      	mov	r8, r0
 8008c00:	4689      	mov	r9, r1
 8008c02:	4630      	mov	r0, r6
 8008c04:	4639      	mov	r1, r7
 8008c06:	f7f7 fcff 	bl	8000608 <__aeabi_dmul>
 8008c0a:	a32b      	add	r3, pc, #172	; (adr r3, 8008cb8 <__ieee754_asin+0x328>)
 8008c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c10:	f7f7 fb42 	bl	8000298 <__aeabi_dsub>
 8008c14:	4632      	mov	r2, r6
 8008c16:	463b      	mov	r3, r7
 8008c18:	f7f7 fcf6 	bl	8000608 <__aeabi_dmul>
 8008c1c:	a328      	add	r3, pc, #160	; (adr r3, 8008cc0 <__ieee754_asin+0x330>)
 8008c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c22:	f7f7 fb3b 	bl	800029c <__adddf3>
 8008c26:	4632      	mov	r2, r6
 8008c28:	463b      	mov	r3, r7
 8008c2a:	f7f7 fced 	bl	8000608 <__aeabi_dmul>
 8008c2e:	a326      	add	r3, pc, #152	; (adr r3, 8008cc8 <__ieee754_asin+0x338>)
 8008c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c34:	f7f7 fb30 	bl	8000298 <__aeabi_dsub>
 8008c38:	4632      	mov	r2, r6
 8008c3a:	463b      	mov	r3, r7
 8008c3c:	f7f7 fce4 	bl	8000608 <__aeabi_dmul>
 8008c40:	4b25      	ldr	r3, [pc, #148]	; (8008cd8 <__ieee754_asin+0x348>)
 8008c42:	2200      	movs	r2, #0
 8008c44:	f7f7 fb2a 	bl	800029c <__adddf3>
 8008c48:	4602      	mov	r2, r0
 8008c4a:	460b      	mov	r3, r1
 8008c4c:	4640      	mov	r0, r8
 8008c4e:	4649      	mov	r1, r9
 8008c50:	f7f7 fe04 	bl	800085c <__aeabi_ddiv>
 8008c54:	4622      	mov	r2, r4
 8008c56:	462b      	mov	r3, r5
 8008c58:	f7f7 fcd6 	bl	8000608 <__aeabi_dmul>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	460b      	mov	r3, r1
 8008c60:	4620      	mov	r0, r4
 8008c62:	4629      	mov	r1, r5
 8008c64:	e6bf      	b.n	80089e6 <__ieee754_asin+0x56>
 8008c66:	bf00      	nop
 8008c68:	54442d18 	.word	0x54442d18
 8008c6c:	3ff921fb 	.word	0x3ff921fb
 8008c70:	33145c07 	.word	0x33145c07
 8008c74:	3c91a626 	.word	0x3c91a626
 8008c78:	8800759c 	.word	0x8800759c
 8008c7c:	7e37e43c 	.word	0x7e37e43c
 8008c80:	0dfdf709 	.word	0x0dfdf709
 8008c84:	3f023de1 	.word	0x3f023de1
 8008c88:	7501b288 	.word	0x7501b288
 8008c8c:	3f49efe0 	.word	0x3f49efe0
 8008c90:	b5688f3b 	.word	0xb5688f3b
 8008c94:	3fa48228 	.word	0x3fa48228
 8008c98:	0e884455 	.word	0x0e884455
 8008c9c:	3fc9c155 	.word	0x3fc9c155
 8008ca0:	03eb6f7d 	.word	0x03eb6f7d
 8008ca4:	3fd4d612 	.word	0x3fd4d612
 8008ca8:	55555555 	.word	0x55555555
 8008cac:	3fc55555 	.word	0x3fc55555
 8008cb0:	b12e9282 	.word	0xb12e9282
 8008cb4:	3fb3b8c5 	.word	0x3fb3b8c5
 8008cb8:	1b8d0159 	.word	0x1b8d0159
 8008cbc:	3fe6066c 	.word	0x3fe6066c
 8008cc0:	9c598ac8 	.word	0x9c598ac8
 8008cc4:	40002ae5 	.word	0x40002ae5
 8008cc8:	1c8a2d4b 	.word	0x1c8a2d4b
 8008ccc:	40033a27 	.word	0x40033a27
 8008cd0:	3fefffff 	.word	0x3fefffff
 8008cd4:	3fdfffff 	.word	0x3fdfffff
 8008cd8:	3ff00000 	.word	0x3ff00000
 8008cdc:	3fe00000 	.word	0x3fe00000
 8008ce0:	3fef3332 	.word	0x3fef3332
 8008ce4:	ee10 2a10 	vmov	r2, s0
 8008ce8:	ee10 0a10 	vmov	r0, s0
 8008cec:	465b      	mov	r3, fp
 8008cee:	4659      	mov	r1, fp
 8008cf0:	f7f7 fad4 	bl	800029c <__adddf3>
 8008cf4:	4632      	mov	r2, r6
 8008cf6:	463b      	mov	r3, r7
 8008cf8:	ec41 0b19 	vmov	d9, r0, r1
 8008cfc:	ec51 0b18 	vmov	r0, r1, d8
 8008d00:	f7f7 fdac 	bl	800085c <__aeabi_ddiv>
 8008d04:	4602      	mov	r2, r0
 8008d06:	460b      	mov	r3, r1
 8008d08:	ec51 0b19 	vmov	r0, r1, d9
 8008d0c:	f7f7 fc7c 	bl	8000608 <__aeabi_dmul>
 8008d10:	f04f 0800 	mov.w	r8, #0
 8008d14:	4606      	mov	r6, r0
 8008d16:	460f      	mov	r7, r1
 8008d18:	4642      	mov	r2, r8
 8008d1a:	465b      	mov	r3, fp
 8008d1c:	4640      	mov	r0, r8
 8008d1e:	4659      	mov	r1, fp
 8008d20:	f7f7 fc72 	bl	8000608 <__aeabi_dmul>
 8008d24:	4602      	mov	r2, r0
 8008d26:	460b      	mov	r3, r1
 8008d28:	4620      	mov	r0, r4
 8008d2a:	4629      	mov	r1, r5
 8008d2c:	f7f7 fab4 	bl	8000298 <__aeabi_dsub>
 8008d30:	4642      	mov	r2, r8
 8008d32:	4604      	mov	r4, r0
 8008d34:	460d      	mov	r5, r1
 8008d36:	465b      	mov	r3, fp
 8008d38:	4650      	mov	r0, sl
 8008d3a:	4659      	mov	r1, fp
 8008d3c:	f7f7 faae 	bl	800029c <__adddf3>
 8008d40:	4602      	mov	r2, r0
 8008d42:	460b      	mov	r3, r1
 8008d44:	4620      	mov	r0, r4
 8008d46:	4629      	mov	r1, r5
 8008d48:	f7f7 fd88 	bl	800085c <__aeabi_ddiv>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	f7f7 faa4 	bl	800029c <__adddf3>
 8008d54:	4602      	mov	r2, r0
 8008d56:	460b      	mov	r3, r1
 8008d58:	a113      	add	r1, pc, #76	; (adr r1, 8008da8 <__ieee754_asin+0x418>)
 8008d5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d5e:	f7f7 fa9b 	bl	8000298 <__aeabi_dsub>
 8008d62:	4602      	mov	r2, r0
 8008d64:	460b      	mov	r3, r1
 8008d66:	4630      	mov	r0, r6
 8008d68:	4639      	mov	r1, r7
 8008d6a:	f7f7 fa95 	bl	8000298 <__aeabi_dsub>
 8008d6e:	4642      	mov	r2, r8
 8008d70:	4604      	mov	r4, r0
 8008d72:	460d      	mov	r5, r1
 8008d74:	465b      	mov	r3, fp
 8008d76:	4640      	mov	r0, r8
 8008d78:	4659      	mov	r1, fp
 8008d7a:	f7f7 fa8f 	bl	800029c <__adddf3>
 8008d7e:	4602      	mov	r2, r0
 8008d80:	460b      	mov	r3, r1
 8008d82:	a10b      	add	r1, pc, #44	; (adr r1, 8008db0 <__ieee754_asin+0x420>)
 8008d84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d88:	f7f7 fa86 	bl	8000298 <__aeabi_dsub>
 8008d8c:	4602      	mov	r2, r0
 8008d8e:	460b      	mov	r3, r1
 8008d90:	4620      	mov	r0, r4
 8008d92:	4629      	mov	r1, r5
 8008d94:	f7f7 fa80 	bl	8000298 <__aeabi_dsub>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	460b      	mov	r3, r1
 8008d9c:	a104      	add	r1, pc, #16	; (adr r1, 8008db0 <__ieee754_asin+0x420>)
 8008d9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008da2:	e6df      	b.n	8008b64 <__ieee754_asin+0x1d4>
 8008da4:	f3af 8000 	nop.w
 8008da8:	33145c07 	.word	0x33145c07
 8008dac:	3c91a626 	.word	0x3c91a626
 8008db0:	54442d18 	.word	0x54442d18
 8008db4:	3fe921fb 	.word	0x3fe921fb

08008db8 <__ieee754_atan2>:
 8008db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dbc:	ec57 6b11 	vmov	r6, r7, d1
 8008dc0:	4273      	negs	r3, r6
 8008dc2:	f8df e184 	ldr.w	lr, [pc, #388]	; 8008f48 <__ieee754_atan2+0x190>
 8008dc6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8008dca:	4333      	orrs	r3, r6
 8008dcc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008dd0:	4573      	cmp	r3, lr
 8008dd2:	ec51 0b10 	vmov	r0, r1, d0
 8008dd6:	ee11 8a10 	vmov	r8, s2
 8008dda:	d80a      	bhi.n	8008df2 <__ieee754_atan2+0x3a>
 8008ddc:	4244      	negs	r4, r0
 8008dde:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008de2:	4304      	orrs	r4, r0
 8008de4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8008de8:	4574      	cmp	r4, lr
 8008dea:	ee10 9a10 	vmov	r9, s0
 8008dee:	468c      	mov	ip, r1
 8008df0:	d907      	bls.n	8008e02 <__ieee754_atan2+0x4a>
 8008df2:	4632      	mov	r2, r6
 8008df4:	463b      	mov	r3, r7
 8008df6:	f7f7 fa51 	bl	800029c <__adddf3>
 8008dfa:	ec41 0b10 	vmov	d0, r0, r1
 8008dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e02:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8008e06:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008e0a:	4334      	orrs	r4, r6
 8008e0c:	d103      	bne.n	8008e16 <__ieee754_atan2+0x5e>
 8008e0e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e12:	f000 ba61 	b.w	80092d8 <atan>
 8008e16:	17bc      	asrs	r4, r7, #30
 8008e18:	f004 0402 	and.w	r4, r4, #2
 8008e1c:	ea53 0909 	orrs.w	r9, r3, r9
 8008e20:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8008e24:	d107      	bne.n	8008e36 <__ieee754_atan2+0x7e>
 8008e26:	2c02      	cmp	r4, #2
 8008e28:	d060      	beq.n	8008eec <__ieee754_atan2+0x134>
 8008e2a:	2c03      	cmp	r4, #3
 8008e2c:	d1e5      	bne.n	8008dfa <__ieee754_atan2+0x42>
 8008e2e:	a142      	add	r1, pc, #264	; (adr r1, 8008f38 <__ieee754_atan2+0x180>)
 8008e30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e34:	e7e1      	b.n	8008dfa <__ieee754_atan2+0x42>
 8008e36:	ea52 0808 	orrs.w	r8, r2, r8
 8008e3a:	d106      	bne.n	8008e4a <__ieee754_atan2+0x92>
 8008e3c:	f1bc 0f00 	cmp.w	ip, #0
 8008e40:	da5f      	bge.n	8008f02 <__ieee754_atan2+0x14a>
 8008e42:	a13f      	add	r1, pc, #252	; (adr r1, 8008f40 <__ieee754_atan2+0x188>)
 8008e44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e48:	e7d7      	b.n	8008dfa <__ieee754_atan2+0x42>
 8008e4a:	4572      	cmp	r2, lr
 8008e4c:	d10f      	bne.n	8008e6e <__ieee754_atan2+0xb6>
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8008e54:	d107      	bne.n	8008e66 <__ieee754_atan2+0xae>
 8008e56:	2c02      	cmp	r4, #2
 8008e58:	d84c      	bhi.n	8008ef4 <__ieee754_atan2+0x13c>
 8008e5a:	4b35      	ldr	r3, [pc, #212]	; (8008f30 <__ieee754_atan2+0x178>)
 8008e5c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8008e60:	e9d4 0100 	ldrd	r0, r1, [r4]
 8008e64:	e7c9      	b.n	8008dfa <__ieee754_atan2+0x42>
 8008e66:	2c02      	cmp	r4, #2
 8008e68:	d848      	bhi.n	8008efc <__ieee754_atan2+0x144>
 8008e6a:	4b32      	ldr	r3, [pc, #200]	; (8008f34 <__ieee754_atan2+0x17c>)
 8008e6c:	e7f6      	b.n	8008e5c <__ieee754_atan2+0xa4>
 8008e6e:	4573      	cmp	r3, lr
 8008e70:	d0e4      	beq.n	8008e3c <__ieee754_atan2+0x84>
 8008e72:	1a9b      	subs	r3, r3, r2
 8008e74:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8008e78:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008e7c:	da1e      	bge.n	8008ebc <__ieee754_atan2+0x104>
 8008e7e:	2f00      	cmp	r7, #0
 8008e80:	da01      	bge.n	8008e86 <__ieee754_atan2+0xce>
 8008e82:	323c      	adds	r2, #60	; 0x3c
 8008e84:	db1e      	blt.n	8008ec4 <__ieee754_atan2+0x10c>
 8008e86:	4632      	mov	r2, r6
 8008e88:	463b      	mov	r3, r7
 8008e8a:	f7f7 fce7 	bl	800085c <__aeabi_ddiv>
 8008e8e:	ec41 0b10 	vmov	d0, r0, r1
 8008e92:	f000 fbc1 	bl	8009618 <fabs>
 8008e96:	f000 fa1f 	bl	80092d8 <atan>
 8008e9a:	ec51 0b10 	vmov	r0, r1, d0
 8008e9e:	2c01      	cmp	r4, #1
 8008ea0:	d013      	beq.n	8008eca <__ieee754_atan2+0x112>
 8008ea2:	2c02      	cmp	r4, #2
 8008ea4:	d015      	beq.n	8008ed2 <__ieee754_atan2+0x11a>
 8008ea6:	2c00      	cmp	r4, #0
 8008ea8:	d0a7      	beq.n	8008dfa <__ieee754_atan2+0x42>
 8008eaa:	a319      	add	r3, pc, #100	; (adr r3, 8008f10 <__ieee754_atan2+0x158>)
 8008eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb0:	f7f7 f9f2 	bl	8000298 <__aeabi_dsub>
 8008eb4:	a318      	add	r3, pc, #96	; (adr r3, 8008f18 <__ieee754_atan2+0x160>)
 8008eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eba:	e014      	b.n	8008ee6 <__ieee754_atan2+0x12e>
 8008ebc:	a118      	add	r1, pc, #96	; (adr r1, 8008f20 <__ieee754_atan2+0x168>)
 8008ebe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ec2:	e7ec      	b.n	8008e9e <__ieee754_atan2+0xe6>
 8008ec4:	2000      	movs	r0, #0
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	e7e9      	b.n	8008e9e <__ieee754_atan2+0xe6>
 8008eca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ece:	4619      	mov	r1, r3
 8008ed0:	e793      	b.n	8008dfa <__ieee754_atan2+0x42>
 8008ed2:	a30f      	add	r3, pc, #60	; (adr r3, 8008f10 <__ieee754_atan2+0x158>)
 8008ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed8:	f7f7 f9de 	bl	8000298 <__aeabi_dsub>
 8008edc:	4602      	mov	r2, r0
 8008ede:	460b      	mov	r3, r1
 8008ee0:	a10d      	add	r1, pc, #52	; (adr r1, 8008f18 <__ieee754_atan2+0x160>)
 8008ee2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ee6:	f7f7 f9d7 	bl	8000298 <__aeabi_dsub>
 8008eea:	e786      	b.n	8008dfa <__ieee754_atan2+0x42>
 8008eec:	a10a      	add	r1, pc, #40	; (adr r1, 8008f18 <__ieee754_atan2+0x160>)
 8008eee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ef2:	e782      	b.n	8008dfa <__ieee754_atan2+0x42>
 8008ef4:	a10c      	add	r1, pc, #48	; (adr r1, 8008f28 <__ieee754_atan2+0x170>)
 8008ef6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008efa:	e77e      	b.n	8008dfa <__ieee754_atan2+0x42>
 8008efc:	2000      	movs	r0, #0
 8008efe:	2100      	movs	r1, #0
 8008f00:	e77b      	b.n	8008dfa <__ieee754_atan2+0x42>
 8008f02:	a107      	add	r1, pc, #28	; (adr r1, 8008f20 <__ieee754_atan2+0x168>)
 8008f04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f08:	e777      	b.n	8008dfa <__ieee754_atan2+0x42>
 8008f0a:	bf00      	nop
 8008f0c:	f3af 8000 	nop.w
 8008f10:	33145c07 	.word	0x33145c07
 8008f14:	3ca1a626 	.word	0x3ca1a626
 8008f18:	54442d18 	.word	0x54442d18
 8008f1c:	400921fb 	.word	0x400921fb
 8008f20:	54442d18 	.word	0x54442d18
 8008f24:	3ff921fb 	.word	0x3ff921fb
 8008f28:	54442d18 	.word	0x54442d18
 8008f2c:	3fe921fb 	.word	0x3fe921fb
 8008f30:	08009b10 	.word	0x08009b10
 8008f34:	08009b28 	.word	0x08009b28
 8008f38:	54442d18 	.word	0x54442d18
 8008f3c:	c00921fb 	.word	0xc00921fb
 8008f40:	54442d18 	.word	0x54442d18
 8008f44:	bff921fb 	.word	0xbff921fb
 8008f48:	7ff00000 	.word	0x7ff00000

08008f4c <__ieee754_fmod>:
 8008f4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f50:	ec53 2b11 	vmov	r2, r3, d1
 8008f54:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8008f58:	ea5e 0402 	orrs.w	r4, lr, r2
 8008f5c:	ec51 0b10 	vmov	r0, r1, d0
 8008f60:	ee11 7a10 	vmov	r7, s2
 8008f64:	ee11 ca10 	vmov	ip, s2
 8008f68:	461e      	mov	r6, r3
 8008f6a:	d00d      	beq.n	8008f88 <__ieee754_fmod+0x3c>
 8008f6c:	4c7a      	ldr	r4, [pc, #488]	; (8009158 <__ieee754_fmod+0x20c>)
 8008f6e:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8008f72:	45a0      	cmp	r8, r4
 8008f74:	4689      	mov	r9, r1
 8008f76:	dc07      	bgt.n	8008f88 <__ieee754_fmod+0x3c>
 8008f78:	4254      	negs	r4, r2
 8008f7a:	4d78      	ldr	r5, [pc, #480]	; (800915c <__ieee754_fmod+0x210>)
 8008f7c:	4314      	orrs	r4, r2
 8008f7e:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 8008f82:	42ac      	cmp	r4, r5
 8008f84:	46ab      	mov	fp, r5
 8008f86:	d909      	bls.n	8008f9c <__ieee754_fmod+0x50>
 8008f88:	f7f7 fb3e 	bl	8000608 <__aeabi_dmul>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	460b      	mov	r3, r1
 8008f90:	f7f7 fc64 	bl	800085c <__aeabi_ddiv>
 8008f94:	ec41 0b10 	vmov	d0, r0, r1
 8008f98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9c:	45f0      	cmp	r8, lr
 8008f9e:	ee10 aa10 	vmov	sl, s0
 8008fa2:	ee10 4a10 	vmov	r4, s0
 8008fa6:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008faa:	dc0a      	bgt.n	8008fc2 <__ieee754_fmod+0x76>
 8008fac:	dbf2      	blt.n	8008f94 <__ieee754_fmod+0x48>
 8008fae:	4290      	cmp	r0, r2
 8008fb0:	d3f0      	bcc.n	8008f94 <__ieee754_fmod+0x48>
 8008fb2:	d106      	bne.n	8008fc2 <__ieee754_fmod+0x76>
 8008fb4:	4a6a      	ldr	r2, [pc, #424]	; (8009160 <__ieee754_fmod+0x214>)
 8008fb6:	0fed      	lsrs	r5, r5, #31
 8008fb8:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8008fbc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008fc0:	e7e8      	b.n	8008f94 <__ieee754_fmod+0x48>
 8008fc2:	ea19 0f0b 	tst.w	r9, fp
 8008fc6:	d14a      	bne.n	800905e <__ieee754_fmod+0x112>
 8008fc8:	f1b8 0f00 	cmp.w	r8, #0
 8008fcc:	d13f      	bne.n	800904e <__ieee754_fmod+0x102>
 8008fce:	4965      	ldr	r1, [pc, #404]	; (8009164 <__ieee754_fmod+0x218>)
 8008fd0:	4653      	mov	r3, sl
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	dc38      	bgt.n	8009048 <__ieee754_fmod+0xfc>
 8008fd6:	4b61      	ldr	r3, [pc, #388]	; (800915c <__ieee754_fmod+0x210>)
 8008fd8:	4033      	ands	r3, r6
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d14f      	bne.n	800907e <__ieee754_fmod+0x132>
 8008fde:	f1be 0f00 	cmp.w	lr, #0
 8008fe2:	d144      	bne.n	800906e <__ieee754_fmod+0x122>
 8008fe4:	4a5f      	ldr	r2, [pc, #380]	; (8009164 <__ieee754_fmod+0x218>)
 8008fe6:	463b      	mov	r3, r7
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	dc3d      	bgt.n	8009068 <__ieee754_fmod+0x11c>
 8008fec:	4b5e      	ldr	r3, [pc, #376]	; (8009168 <__ieee754_fmod+0x21c>)
 8008fee:	4299      	cmp	r1, r3
 8008ff0:	db4a      	blt.n	8009088 <__ieee754_fmod+0x13c>
 8008ff2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ff6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ffa:	485b      	ldr	r0, [pc, #364]	; (8009168 <__ieee754_fmod+0x21c>)
 8008ffc:	4282      	cmp	r2, r0
 8008ffe:	db57      	blt.n	80090b0 <__ieee754_fmod+0x164>
 8009000:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8009004:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8009008:	1a89      	subs	r1, r1, r2
 800900a:	1b98      	subs	r0, r3, r6
 800900c:	eba4 070c 	sub.w	r7, r4, ip
 8009010:	2900      	cmp	r1, #0
 8009012:	d164      	bne.n	80090de <__ieee754_fmod+0x192>
 8009014:	4564      	cmp	r4, ip
 8009016:	bf38      	it	cc
 8009018:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 800901c:	2800      	cmp	r0, #0
 800901e:	bfa4      	itt	ge
 8009020:	463c      	movge	r4, r7
 8009022:	4603      	movge	r3, r0
 8009024:	ea53 0104 	orrs.w	r1, r3, r4
 8009028:	d0c4      	beq.n	8008fb4 <__ieee754_fmod+0x68>
 800902a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800902e:	db6b      	blt.n	8009108 <__ieee754_fmod+0x1bc>
 8009030:	494d      	ldr	r1, [pc, #308]	; (8009168 <__ieee754_fmod+0x21c>)
 8009032:	428a      	cmp	r2, r1
 8009034:	db6e      	blt.n	8009114 <__ieee754_fmod+0x1c8>
 8009036:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800903a:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800903e:	431d      	orrs	r5, r3
 8009040:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 8009044:	4620      	mov	r0, r4
 8009046:	e7a5      	b.n	8008f94 <__ieee754_fmod+0x48>
 8009048:	3901      	subs	r1, #1
 800904a:	005b      	lsls	r3, r3, #1
 800904c:	e7c1      	b.n	8008fd2 <__ieee754_fmod+0x86>
 800904e:	4946      	ldr	r1, [pc, #280]	; (8009168 <__ieee754_fmod+0x21c>)
 8009050:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8009054:	2b00      	cmp	r3, #0
 8009056:	ddbe      	ble.n	8008fd6 <__ieee754_fmod+0x8a>
 8009058:	3901      	subs	r1, #1
 800905a:	005b      	lsls	r3, r3, #1
 800905c:	e7fa      	b.n	8009054 <__ieee754_fmod+0x108>
 800905e:	ea4f 5128 	mov.w	r1, r8, asr #20
 8009062:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8009066:	e7b6      	b.n	8008fd6 <__ieee754_fmod+0x8a>
 8009068:	3a01      	subs	r2, #1
 800906a:	005b      	lsls	r3, r3, #1
 800906c:	e7bc      	b.n	8008fe8 <__ieee754_fmod+0x9c>
 800906e:	4a3e      	ldr	r2, [pc, #248]	; (8009168 <__ieee754_fmod+0x21c>)
 8009070:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 8009074:	2b00      	cmp	r3, #0
 8009076:	ddb9      	ble.n	8008fec <__ieee754_fmod+0xa0>
 8009078:	3a01      	subs	r2, #1
 800907a:	005b      	lsls	r3, r3, #1
 800907c:	e7fa      	b.n	8009074 <__ieee754_fmod+0x128>
 800907e:	ea4f 522e 	mov.w	r2, lr, asr #20
 8009082:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009086:	e7b1      	b.n	8008fec <__ieee754_fmod+0xa0>
 8009088:	1a5c      	subs	r4, r3, r1
 800908a:	2c1f      	cmp	r4, #31
 800908c:	dc0a      	bgt.n	80090a4 <__ieee754_fmod+0x158>
 800908e:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 8009092:	fa08 f804 	lsl.w	r8, r8, r4
 8009096:	fa2a f303 	lsr.w	r3, sl, r3
 800909a:	ea43 0308 	orr.w	r3, r3, r8
 800909e:	fa0a f404 	lsl.w	r4, sl, r4
 80090a2:	e7aa      	b.n	8008ffa <__ieee754_fmod+0xae>
 80090a4:	4b31      	ldr	r3, [pc, #196]	; (800916c <__ieee754_fmod+0x220>)
 80090a6:	1a5b      	subs	r3, r3, r1
 80090a8:	fa0a f303 	lsl.w	r3, sl, r3
 80090ac:	2400      	movs	r4, #0
 80090ae:	e7a4      	b.n	8008ffa <__ieee754_fmod+0xae>
 80090b0:	eba0 0c02 	sub.w	ip, r0, r2
 80090b4:	f1bc 0f1f 	cmp.w	ip, #31
 80090b8:	dc0a      	bgt.n	80090d0 <__ieee754_fmod+0x184>
 80090ba:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 80090be:	fa0e fe0c 	lsl.w	lr, lr, ip
 80090c2:	fa27 f606 	lsr.w	r6, r7, r6
 80090c6:	ea46 060e 	orr.w	r6, r6, lr
 80090ca:	fa07 fc0c 	lsl.w	ip, r7, ip
 80090ce:	e79b      	b.n	8009008 <__ieee754_fmod+0xbc>
 80090d0:	4e26      	ldr	r6, [pc, #152]	; (800916c <__ieee754_fmod+0x220>)
 80090d2:	1ab6      	subs	r6, r6, r2
 80090d4:	fa07 f606 	lsl.w	r6, r7, r6
 80090d8:	f04f 0c00 	mov.w	ip, #0
 80090dc:	e794      	b.n	8009008 <__ieee754_fmod+0xbc>
 80090de:	4564      	cmp	r4, ip
 80090e0:	bf38      	it	cc
 80090e2:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 80090e6:	2800      	cmp	r0, #0
 80090e8:	da05      	bge.n	80090f6 <__ieee754_fmod+0x1aa>
 80090ea:	0fe0      	lsrs	r0, r4, #31
 80090ec:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80090f0:	0064      	lsls	r4, r4, #1
 80090f2:	3901      	subs	r1, #1
 80090f4:	e789      	b.n	800900a <__ieee754_fmod+0xbe>
 80090f6:	ea50 0307 	orrs.w	r3, r0, r7
 80090fa:	f43f af5b 	beq.w	8008fb4 <__ieee754_fmod+0x68>
 80090fe:	0ffb      	lsrs	r3, r7, #31
 8009100:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8009104:	007c      	lsls	r4, r7, #1
 8009106:	e7f4      	b.n	80090f2 <__ieee754_fmod+0x1a6>
 8009108:	0fe1      	lsrs	r1, r4, #31
 800910a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800910e:	0064      	lsls	r4, r4, #1
 8009110:	3a01      	subs	r2, #1
 8009112:	e78a      	b.n	800902a <__ieee754_fmod+0xde>
 8009114:	1a89      	subs	r1, r1, r2
 8009116:	2914      	cmp	r1, #20
 8009118:	dc0a      	bgt.n	8009130 <__ieee754_fmod+0x1e4>
 800911a:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800911e:	fa03 f202 	lsl.w	r2, r3, r2
 8009122:	40cc      	lsrs	r4, r1
 8009124:	4322      	orrs	r2, r4
 8009126:	410b      	asrs	r3, r1
 8009128:	ea43 0105 	orr.w	r1, r3, r5
 800912c:	4610      	mov	r0, r2
 800912e:	e731      	b.n	8008f94 <__ieee754_fmod+0x48>
 8009130:	291f      	cmp	r1, #31
 8009132:	dc07      	bgt.n	8009144 <__ieee754_fmod+0x1f8>
 8009134:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8009138:	40cc      	lsrs	r4, r1
 800913a:	fa03 f202 	lsl.w	r2, r3, r2
 800913e:	4322      	orrs	r2, r4
 8009140:	462b      	mov	r3, r5
 8009142:	e7f1      	b.n	8009128 <__ieee754_fmod+0x1dc>
 8009144:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8009148:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800914c:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 8009150:	32e2      	adds	r2, #226	; 0xe2
 8009152:	fa43 f202 	asr.w	r2, r3, r2
 8009156:	e7f3      	b.n	8009140 <__ieee754_fmod+0x1f4>
 8009158:	7fefffff 	.word	0x7fefffff
 800915c:	7ff00000 	.word	0x7ff00000
 8009160:	08009b40 	.word	0x08009b40
 8009164:	fffffbed 	.word	0xfffffbed
 8009168:	fffffc02 	.word	0xfffffc02
 800916c:	fffffbe2 	.word	0xfffffbe2

08009170 <__ieee754_sqrt>:
 8009170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009174:	ec55 4b10 	vmov	r4, r5, d0
 8009178:	4e56      	ldr	r6, [pc, #344]	; (80092d4 <__ieee754_sqrt+0x164>)
 800917a:	43ae      	bics	r6, r5
 800917c:	ee10 0a10 	vmov	r0, s0
 8009180:	ee10 3a10 	vmov	r3, s0
 8009184:	4629      	mov	r1, r5
 8009186:	462a      	mov	r2, r5
 8009188:	d110      	bne.n	80091ac <__ieee754_sqrt+0x3c>
 800918a:	ee10 2a10 	vmov	r2, s0
 800918e:	462b      	mov	r3, r5
 8009190:	f7f7 fa3a 	bl	8000608 <__aeabi_dmul>
 8009194:	4602      	mov	r2, r0
 8009196:	460b      	mov	r3, r1
 8009198:	4620      	mov	r0, r4
 800919a:	4629      	mov	r1, r5
 800919c:	f7f7 f87e 	bl	800029c <__adddf3>
 80091a0:	4604      	mov	r4, r0
 80091a2:	460d      	mov	r5, r1
 80091a4:	ec45 4b10 	vmov	d0, r4, r5
 80091a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091ac:	2d00      	cmp	r5, #0
 80091ae:	dc10      	bgt.n	80091d2 <__ieee754_sqrt+0x62>
 80091b0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80091b4:	4330      	orrs	r0, r6
 80091b6:	d0f5      	beq.n	80091a4 <__ieee754_sqrt+0x34>
 80091b8:	b15d      	cbz	r5, 80091d2 <__ieee754_sqrt+0x62>
 80091ba:	ee10 2a10 	vmov	r2, s0
 80091be:	462b      	mov	r3, r5
 80091c0:	ee10 0a10 	vmov	r0, s0
 80091c4:	f7f7 f868 	bl	8000298 <__aeabi_dsub>
 80091c8:	4602      	mov	r2, r0
 80091ca:	460b      	mov	r3, r1
 80091cc:	f7f7 fb46 	bl	800085c <__aeabi_ddiv>
 80091d0:	e7e6      	b.n	80091a0 <__ieee754_sqrt+0x30>
 80091d2:	1509      	asrs	r1, r1, #20
 80091d4:	d076      	beq.n	80092c4 <__ieee754_sqrt+0x154>
 80091d6:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80091da:	07ce      	lsls	r6, r1, #31
 80091dc:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80091e0:	bf5e      	ittt	pl
 80091e2:	0fda      	lsrpl	r2, r3, #31
 80091e4:	005b      	lslpl	r3, r3, #1
 80091e6:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80091ea:	0fda      	lsrs	r2, r3, #31
 80091ec:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80091f0:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80091f4:	2000      	movs	r0, #0
 80091f6:	106d      	asrs	r5, r5, #1
 80091f8:	005b      	lsls	r3, r3, #1
 80091fa:	f04f 0e16 	mov.w	lr, #22
 80091fe:	4684      	mov	ip, r0
 8009200:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009204:	eb0c 0401 	add.w	r4, ip, r1
 8009208:	4294      	cmp	r4, r2
 800920a:	bfde      	ittt	le
 800920c:	1b12      	suble	r2, r2, r4
 800920e:	eb04 0c01 	addle.w	ip, r4, r1
 8009212:	1840      	addle	r0, r0, r1
 8009214:	0052      	lsls	r2, r2, #1
 8009216:	f1be 0e01 	subs.w	lr, lr, #1
 800921a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800921e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009222:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009226:	d1ed      	bne.n	8009204 <__ieee754_sqrt+0x94>
 8009228:	4671      	mov	r1, lr
 800922a:	2720      	movs	r7, #32
 800922c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009230:	4562      	cmp	r2, ip
 8009232:	eb04 060e 	add.w	r6, r4, lr
 8009236:	dc02      	bgt.n	800923e <__ieee754_sqrt+0xce>
 8009238:	d113      	bne.n	8009262 <__ieee754_sqrt+0xf2>
 800923a:	429e      	cmp	r6, r3
 800923c:	d811      	bhi.n	8009262 <__ieee754_sqrt+0xf2>
 800923e:	2e00      	cmp	r6, #0
 8009240:	eb06 0e04 	add.w	lr, r6, r4
 8009244:	da43      	bge.n	80092ce <__ieee754_sqrt+0x15e>
 8009246:	f1be 0f00 	cmp.w	lr, #0
 800924a:	db40      	blt.n	80092ce <__ieee754_sqrt+0x15e>
 800924c:	f10c 0801 	add.w	r8, ip, #1
 8009250:	eba2 020c 	sub.w	r2, r2, ip
 8009254:	429e      	cmp	r6, r3
 8009256:	bf88      	it	hi
 8009258:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800925c:	1b9b      	subs	r3, r3, r6
 800925e:	4421      	add	r1, r4
 8009260:	46c4      	mov	ip, r8
 8009262:	0052      	lsls	r2, r2, #1
 8009264:	3f01      	subs	r7, #1
 8009266:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800926a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800926e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009272:	d1dd      	bne.n	8009230 <__ieee754_sqrt+0xc0>
 8009274:	4313      	orrs	r3, r2
 8009276:	d006      	beq.n	8009286 <__ieee754_sqrt+0x116>
 8009278:	1c4c      	adds	r4, r1, #1
 800927a:	bf13      	iteet	ne
 800927c:	3101      	addne	r1, #1
 800927e:	3001      	addeq	r0, #1
 8009280:	4639      	moveq	r1, r7
 8009282:	f021 0101 	bicne.w	r1, r1, #1
 8009286:	1043      	asrs	r3, r0, #1
 8009288:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800928c:	0849      	lsrs	r1, r1, #1
 800928e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009292:	07c2      	lsls	r2, r0, #31
 8009294:	bf48      	it	mi
 8009296:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800929a:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800929e:	460c      	mov	r4, r1
 80092a0:	463d      	mov	r5, r7
 80092a2:	e77f      	b.n	80091a4 <__ieee754_sqrt+0x34>
 80092a4:	0ada      	lsrs	r2, r3, #11
 80092a6:	3815      	subs	r0, #21
 80092a8:	055b      	lsls	r3, r3, #21
 80092aa:	2a00      	cmp	r2, #0
 80092ac:	d0fa      	beq.n	80092a4 <__ieee754_sqrt+0x134>
 80092ae:	02d7      	lsls	r7, r2, #11
 80092b0:	d50a      	bpl.n	80092c8 <__ieee754_sqrt+0x158>
 80092b2:	f1c1 0420 	rsb	r4, r1, #32
 80092b6:	fa23 f404 	lsr.w	r4, r3, r4
 80092ba:	1e4d      	subs	r5, r1, #1
 80092bc:	408b      	lsls	r3, r1
 80092be:	4322      	orrs	r2, r4
 80092c0:	1b41      	subs	r1, r0, r5
 80092c2:	e788      	b.n	80091d6 <__ieee754_sqrt+0x66>
 80092c4:	4608      	mov	r0, r1
 80092c6:	e7f0      	b.n	80092aa <__ieee754_sqrt+0x13a>
 80092c8:	0052      	lsls	r2, r2, #1
 80092ca:	3101      	adds	r1, #1
 80092cc:	e7ef      	b.n	80092ae <__ieee754_sqrt+0x13e>
 80092ce:	46e0      	mov	r8, ip
 80092d0:	e7be      	b.n	8009250 <__ieee754_sqrt+0xe0>
 80092d2:	bf00      	nop
 80092d4:	7ff00000 	.word	0x7ff00000

080092d8 <atan>:
 80092d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092dc:	ec55 4b10 	vmov	r4, r5, d0
 80092e0:	4bc3      	ldr	r3, [pc, #780]	; (80095f0 <atan+0x318>)
 80092e2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80092e6:	429e      	cmp	r6, r3
 80092e8:	46ab      	mov	fp, r5
 80092ea:	dd18      	ble.n	800931e <atan+0x46>
 80092ec:	4bc1      	ldr	r3, [pc, #772]	; (80095f4 <atan+0x31c>)
 80092ee:	429e      	cmp	r6, r3
 80092f0:	dc01      	bgt.n	80092f6 <atan+0x1e>
 80092f2:	d109      	bne.n	8009308 <atan+0x30>
 80092f4:	b144      	cbz	r4, 8009308 <atan+0x30>
 80092f6:	4622      	mov	r2, r4
 80092f8:	462b      	mov	r3, r5
 80092fa:	4620      	mov	r0, r4
 80092fc:	4629      	mov	r1, r5
 80092fe:	f7f6 ffcd 	bl	800029c <__adddf3>
 8009302:	4604      	mov	r4, r0
 8009304:	460d      	mov	r5, r1
 8009306:	e006      	b.n	8009316 <atan+0x3e>
 8009308:	f1bb 0f00 	cmp.w	fp, #0
 800930c:	f300 8131 	bgt.w	8009572 <atan+0x29a>
 8009310:	a59b      	add	r5, pc, #620	; (adr r5, 8009580 <atan+0x2a8>)
 8009312:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009316:	ec45 4b10 	vmov	d0, r4, r5
 800931a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800931e:	4bb6      	ldr	r3, [pc, #728]	; (80095f8 <atan+0x320>)
 8009320:	429e      	cmp	r6, r3
 8009322:	dc14      	bgt.n	800934e <atan+0x76>
 8009324:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009328:	429e      	cmp	r6, r3
 800932a:	dc0d      	bgt.n	8009348 <atan+0x70>
 800932c:	a396      	add	r3, pc, #600	; (adr r3, 8009588 <atan+0x2b0>)
 800932e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009332:	ee10 0a10 	vmov	r0, s0
 8009336:	4629      	mov	r1, r5
 8009338:	f7f6 ffb0 	bl	800029c <__adddf3>
 800933c:	4baf      	ldr	r3, [pc, #700]	; (80095fc <atan+0x324>)
 800933e:	2200      	movs	r2, #0
 8009340:	f7f7 fbf2 	bl	8000b28 <__aeabi_dcmpgt>
 8009344:	2800      	cmp	r0, #0
 8009346:	d1e6      	bne.n	8009316 <atan+0x3e>
 8009348:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800934c:	e02b      	b.n	80093a6 <atan+0xce>
 800934e:	f000 f963 	bl	8009618 <fabs>
 8009352:	4bab      	ldr	r3, [pc, #684]	; (8009600 <atan+0x328>)
 8009354:	429e      	cmp	r6, r3
 8009356:	ec55 4b10 	vmov	r4, r5, d0
 800935a:	f300 80bf 	bgt.w	80094dc <atan+0x204>
 800935e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009362:	429e      	cmp	r6, r3
 8009364:	f300 80a0 	bgt.w	80094a8 <atan+0x1d0>
 8009368:	ee10 2a10 	vmov	r2, s0
 800936c:	ee10 0a10 	vmov	r0, s0
 8009370:	462b      	mov	r3, r5
 8009372:	4629      	mov	r1, r5
 8009374:	f7f6 ff92 	bl	800029c <__adddf3>
 8009378:	4ba0      	ldr	r3, [pc, #640]	; (80095fc <atan+0x324>)
 800937a:	2200      	movs	r2, #0
 800937c:	f7f6 ff8c 	bl	8000298 <__aeabi_dsub>
 8009380:	2200      	movs	r2, #0
 8009382:	4606      	mov	r6, r0
 8009384:	460f      	mov	r7, r1
 8009386:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800938a:	4620      	mov	r0, r4
 800938c:	4629      	mov	r1, r5
 800938e:	f7f6 ff85 	bl	800029c <__adddf3>
 8009392:	4602      	mov	r2, r0
 8009394:	460b      	mov	r3, r1
 8009396:	4630      	mov	r0, r6
 8009398:	4639      	mov	r1, r7
 800939a:	f7f7 fa5f 	bl	800085c <__aeabi_ddiv>
 800939e:	f04f 0a00 	mov.w	sl, #0
 80093a2:	4604      	mov	r4, r0
 80093a4:	460d      	mov	r5, r1
 80093a6:	4622      	mov	r2, r4
 80093a8:	462b      	mov	r3, r5
 80093aa:	4620      	mov	r0, r4
 80093ac:	4629      	mov	r1, r5
 80093ae:	f7f7 f92b 	bl	8000608 <__aeabi_dmul>
 80093b2:	4602      	mov	r2, r0
 80093b4:	460b      	mov	r3, r1
 80093b6:	4680      	mov	r8, r0
 80093b8:	4689      	mov	r9, r1
 80093ba:	f7f7 f925 	bl	8000608 <__aeabi_dmul>
 80093be:	a374      	add	r3, pc, #464	; (adr r3, 8009590 <atan+0x2b8>)
 80093c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c4:	4606      	mov	r6, r0
 80093c6:	460f      	mov	r7, r1
 80093c8:	f7f7 f91e 	bl	8000608 <__aeabi_dmul>
 80093cc:	a372      	add	r3, pc, #456	; (adr r3, 8009598 <atan+0x2c0>)
 80093ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d2:	f7f6 ff63 	bl	800029c <__adddf3>
 80093d6:	4632      	mov	r2, r6
 80093d8:	463b      	mov	r3, r7
 80093da:	f7f7 f915 	bl	8000608 <__aeabi_dmul>
 80093de:	a370      	add	r3, pc, #448	; (adr r3, 80095a0 <atan+0x2c8>)
 80093e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e4:	f7f6 ff5a 	bl	800029c <__adddf3>
 80093e8:	4632      	mov	r2, r6
 80093ea:	463b      	mov	r3, r7
 80093ec:	f7f7 f90c 	bl	8000608 <__aeabi_dmul>
 80093f0:	a36d      	add	r3, pc, #436	; (adr r3, 80095a8 <atan+0x2d0>)
 80093f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f6:	f7f6 ff51 	bl	800029c <__adddf3>
 80093fa:	4632      	mov	r2, r6
 80093fc:	463b      	mov	r3, r7
 80093fe:	f7f7 f903 	bl	8000608 <__aeabi_dmul>
 8009402:	a36b      	add	r3, pc, #428	; (adr r3, 80095b0 <atan+0x2d8>)
 8009404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009408:	f7f6 ff48 	bl	800029c <__adddf3>
 800940c:	4632      	mov	r2, r6
 800940e:	463b      	mov	r3, r7
 8009410:	f7f7 f8fa 	bl	8000608 <__aeabi_dmul>
 8009414:	a368      	add	r3, pc, #416	; (adr r3, 80095b8 <atan+0x2e0>)
 8009416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941a:	f7f6 ff3f 	bl	800029c <__adddf3>
 800941e:	4642      	mov	r2, r8
 8009420:	464b      	mov	r3, r9
 8009422:	f7f7 f8f1 	bl	8000608 <__aeabi_dmul>
 8009426:	a366      	add	r3, pc, #408	; (adr r3, 80095c0 <atan+0x2e8>)
 8009428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942c:	4680      	mov	r8, r0
 800942e:	4689      	mov	r9, r1
 8009430:	4630      	mov	r0, r6
 8009432:	4639      	mov	r1, r7
 8009434:	f7f7 f8e8 	bl	8000608 <__aeabi_dmul>
 8009438:	a363      	add	r3, pc, #396	; (adr r3, 80095c8 <atan+0x2f0>)
 800943a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800943e:	f7f6 ff2b 	bl	8000298 <__aeabi_dsub>
 8009442:	4632      	mov	r2, r6
 8009444:	463b      	mov	r3, r7
 8009446:	f7f7 f8df 	bl	8000608 <__aeabi_dmul>
 800944a:	a361      	add	r3, pc, #388	; (adr r3, 80095d0 <atan+0x2f8>)
 800944c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009450:	f7f6 ff22 	bl	8000298 <__aeabi_dsub>
 8009454:	4632      	mov	r2, r6
 8009456:	463b      	mov	r3, r7
 8009458:	f7f7 f8d6 	bl	8000608 <__aeabi_dmul>
 800945c:	a35e      	add	r3, pc, #376	; (adr r3, 80095d8 <atan+0x300>)
 800945e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009462:	f7f6 ff19 	bl	8000298 <__aeabi_dsub>
 8009466:	4632      	mov	r2, r6
 8009468:	463b      	mov	r3, r7
 800946a:	f7f7 f8cd 	bl	8000608 <__aeabi_dmul>
 800946e:	a35c      	add	r3, pc, #368	; (adr r3, 80095e0 <atan+0x308>)
 8009470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009474:	f7f6 ff10 	bl	8000298 <__aeabi_dsub>
 8009478:	4632      	mov	r2, r6
 800947a:	463b      	mov	r3, r7
 800947c:	f7f7 f8c4 	bl	8000608 <__aeabi_dmul>
 8009480:	4602      	mov	r2, r0
 8009482:	460b      	mov	r3, r1
 8009484:	4640      	mov	r0, r8
 8009486:	4649      	mov	r1, r9
 8009488:	f7f6 ff08 	bl	800029c <__adddf3>
 800948c:	4622      	mov	r2, r4
 800948e:	462b      	mov	r3, r5
 8009490:	f7f7 f8ba 	bl	8000608 <__aeabi_dmul>
 8009494:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8009498:	4602      	mov	r2, r0
 800949a:	460b      	mov	r3, r1
 800949c:	d14b      	bne.n	8009536 <atan+0x25e>
 800949e:	4620      	mov	r0, r4
 80094a0:	4629      	mov	r1, r5
 80094a2:	f7f6 fef9 	bl	8000298 <__aeabi_dsub>
 80094a6:	e72c      	b.n	8009302 <atan+0x2a>
 80094a8:	ee10 0a10 	vmov	r0, s0
 80094ac:	4b53      	ldr	r3, [pc, #332]	; (80095fc <atan+0x324>)
 80094ae:	2200      	movs	r2, #0
 80094b0:	4629      	mov	r1, r5
 80094b2:	f7f6 fef1 	bl	8000298 <__aeabi_dsub>
 80094b6:	4b51      	ldr	r3, [pc, #324]	; (80095fc <atan+0x324>)
 80094b8:	4606      	mov	r6, r0
 80094ba:	460f      	mov	r7, r1
 80094bc:	2200      	movs	r2, #0
 80094be:	4620      	mov	r0, r4
 80094c0:	4629      	mov	r1, r5
 80094c2:	f7f6 feeb 	bl	800029c <__adddf3>
 80094c6:	4602      	mov	r2, r0
 80094c8:	460b      	mov	r3, r1
 80094ca:	4630      	mov	r0, r6
 80094cc:	4639      	mov	r1, r7
 80094ce:	f7f7 f9c5 	bl	800085c <__aeabi_ddiv>
 80094d2:	f04f 0a01 	mov.w	sl, #1
 80094d6:	4604      	mov	r4, r0
 80094d8:	460d      	mov	r5, r1
 80094da:	e764      	b.n	80093a6 <atan+0xce>
 80094dc:	4b49      	ldr	r3, [pc, #292]	; (8009604 <atan+0x32c>)
 80094de:	429e      	cmp	r6, r3
 80094e0:	da1d      	bge.n	800951e <atan+0x246>
 80094e2:	ee10 0a10 	vmov	r0, s0
 80094e6:	4b48      	ldr	r3, [pc, #288]	; (8009608 <atan+0x330>)
 80094e8:	2200      	movs	r2, #0
 80094ea:	4629      	mov	r1, r5
 80094ec:	f7f6 fed4 	bl	8000298 <__aeabi_dsub>
 80094f0:	4b45      	ldr	r3, [pc, #276]	; (8009608 <atan+0x330>)
 80094f2:	4606      	mov	r6, r0
 80094f4:	460f      	mov	r7, r1
 80094f6:	2200      	movs	r2, #0
 80094f8:	4620      	mov	r0, r4
 80094fa:	4629      	mov	r1, r5
 80094fc:	f7f7 f884 	bl	8000608 <__aeabi_dmul>
 8009500:	4b3e      	ldr	r3, [pc, #248]	; (80095fc <atan+0x324>)
 8009502:	2200      	movs	r2, #0
 8009504:	f7f6 feca 	bl	800029c <__adddf3>
 8009508:	4602      	mov	r2, r0
 800950a:	460b      	mov	r3, r1
 800950c:	4630      	mov	r0, r6
 800950e:	4639      	mov	r1, r7
 8009510:	f7f7 f9a4 	bl	800085c <__aeabi_ddiv>
 8009514:	f04f 0a02 	mov.w	sl, #2
 8009518:	4604      	mov	r4, r0
 800951a:	460d      	mov	r5, r1
 800951c:	e743      	b.n	80093a6 <atan+0xce>
 800951e:	462b      	mov	r3, r5
 8009520:	ee10 2a10 	vmov	r2, s0
 8009524:	4939      	ldr	r1, [pc, #228]	; (800960c <atan+0x334>)
 8009526:	2000      	movs	r0, #0
 8009528:	f7f7 f998 	bl	800085c <__aeabi_ddiv>
 800952c:	f04f 0a03 	mov.w	sl, #3
 8009530:	4604      	mov	r4, r0
 8009532:	460d      	mov	r5, r1
 8009534:	e737      	b.n	80093a6 <atan+0xce>
 8009536:	4b36      	ldr	r3, [pc, #216]	; (8009610 <atan+0x338>)
 8009538:	4e36      	ldr	r6, [pc, #216]	; (8009614 <atan+0x33c>)
 800953a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800953e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8009542:	e9da 2300 	ldrd	r2, r3, [sl]
 8009546:	f7f6 fea7 	bl	8000298 <__aeabi_dsub>
 800954a:	4622      	mov	r2, r4
 800954c:	462b      	mov	r3, r5
 800954e:	f7f6 fea3 	bl	8000298 <__aeabi_dsub>
 8009552:	4602      	mov	r2, r0
 8009554:	460b      	mov	r3, r1
 8009556:	e9d6 0100 	ldrd	r0, r1, [r6]
 800955a:	f7f6 fe9d 	bl	8000298 <__aeabi_dsub>
 800955e:	f1bb 0f00 	cmp.w	fp, #0
 8009562:	4604      	mov	r4, r0
 8009564:	460d      	mov	r5, r1
 8009566:	f6bf aed6 	bge.w	8009316 <atan+0x3e>
 800956a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800956e:	461d      	mov	r5, r3
 8009570:	e6d1      	b.n	8009316 <atan+0x3e>
 8009572:	a51d      	add	r5, pc, #116	; (adr r5, 80095e8 <atan+0x310>)
 8009574:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009578:	e6cd      	b.n	8009316 <atan+0x3e>
 800957a:	bf00      	nop
 800957c:	f3af 8000 	nop.w
 8009580:	54442d18 	.word	0x54442d18
 8009584:	bff921fb 	.word	0xbff921fb
 8009588:	8800759c 	.word	0x8800759c
 800958c:	7e37e43c 	.word	0x7e37e43c
 8009590:	e322da11 	.word	0xe322da11
 8009594:	3f90ad3a 	.word	0x3f90ad3a
 8009598:	24760deb 	.word	0x24760deb
 800959c:	3fa97b4b 	.word	0x3fa97b4b
 80095a0:	a0d03d51 	.word	0xa0d03d51
 80095a4:	3fb10d66 	.word	0x3fb10d66
 80095a8:	c54c206e 	.word	0xc54c206e
 80095ac:	3fb745cd 	.word	0x3fb745cd
 80095b0:	920083ff 	.word	0x920083ff
 80095b4:	3fc24924 	.word	0x3fc24924
 80095b8:	5555550d 	.word	0x5555550d
 80095bc:	3fd55555 	.word	0x3fd55555
 80095c0:	2c6a6c2f 	.word	0x2c6a6c2f
 80095c4:	bfa2b444 	.word	0xbfa2b444
 80095c8:	52defd9a 	.word	0x52defd9a
 80095cc:	3fadde2d 	.word	0x3fadde2d
 80095d0:	af749a6d 	.word	0xaf749a6d
 80095d4:	3fb3b0f2 	.word	0x3fb3b0f2
 80095d8:	fe231671 	.word	0xfe231671
 80095dc:	3fbc71c6 	.word	0x3fbc71c6
 80095e0:	9998ebc4 	.word	0x9998ebc4
 80095e4:	3fc99999 	.word	0x3fc99999
 80095e8:	54442d18 	.word	0x54442d18
 80095ec:	3ff921fb 	.word	0x3ff921fb
 80095f0:	440fffff 	.word	0x440fffff
 80095f4:	7ff00000 	.word	0x7ff00000
 80095f8:	3fdbffff 	.word	0x3fdbffff
 80095fc:	3ff00000 	.word	0x3ff00000
 8009600:	3ff2ffff 	.word	0x3ff2ffff
 8009604:	40038000 	.word	0x40038000
 8009608:	3ff80000 	.word	0x3ff80000
 800960c:	bff00000 	.word	0xbff00000
 8009610:	08009b70 	.word	0x08009b70
 8009614:	08009b50 	.word	0x08009b50

08009618 <fabs>:
 8009618:	ec51 0b10 	vmov	r0, r1, d0
 800961c:	ee10 2a10 	vmov	r2, s0
 8009620:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009624:	ec43 2b10 	vmov	d0, r2, r3
 8009628:	4770      	bx	lr
 800962a:	0000      	movs	r0, r0
 800962c:	0000      	movs	r0, r0
	...

08009630 <nan>:
 8009630:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009638 <nan+0x8>
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	00000000 	.word	0x00000000
 800963c:	7ff80000 	.word	0x7ff80000

08009640 <_init>:
 8009640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009642:	bf00      	nop
 8009644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009646:	bc08      	pop	{r3}
 8009648:	469e      	mov	lr, r3
 800964a:	4770      	bx	lr

0800964c <_fini>:
 800964c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800964e:	bf00      	nop
 8009650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009652:	bc08      	pop	{r3}
 8009654:	469e      	mov	lr, r3
 8009656:	4770      	bx	lr
