

================================================================
== Vitis HLS Report for 'mem_cmd_merger_64_s'
================================================================
* Date:           Tue Aug 15 18:30:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.222 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  19.200 ns|  19.200 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %tx_localMemCmdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %tx_localMemCmdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %tx_localMemCmdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %tx_localMemCmdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %m_axis_mem_read_cmd, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln1965 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1965]   --->   Operation 18 'specpipeline' 'specpipeline_ln1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i144P0A, i144 %rx_remoteMemCmd, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1972]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 144> <Depth = 512> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1972 = br i1 %tmp_i, void %if.else.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1972]   --->   Operation 20 'br' 'br_ln1972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mem_cmd_merger<64>.exit"   --->   Operation 21 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.33ns)   --->   "%rx_remoteMemCmd_read = read i144 @_ssdm_op_Read.ap_fifo.volatile.i144P0A, i144 %rx_remoteMemCmd" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1974]   --->   Operation 22 'read' 'rx_remoteMemCmd_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 144> <Depth = 512> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmd_len_V = partselect i32 @_ssdm_op_PartSelect.i32.i144.i32.i32, i144 %rx_remoteMemCmd_read, i32 80, i32 111" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1974]   --->   Operation 23 'partselect' 'cmd_len_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i144.i32, i144 %rx_remoteMemCmd_read, i32 112" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1975]   --->   Operation 24 'bitselect' 'tmp_43' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i96 @_ssdm_op_PartSelect.i96.i144.i32.i32, i144 %rx_remoteMemCmd_read, i32 16, i32 111" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1975]   --->   Operation 25 'partselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.51ns)   --->   "%add_ln1513 = add i32 %cmd_len_V, i32 7"   --->   Operation 26 'add' 'add_ln1513' <Predicate = (tmp_i)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln1513, i32 3, i32 31" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1984]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i_258 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i144P0A, i144 %tx_localMemCmdFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1987]   --->   Operation 28 'nbreadreq' 'tmp_i_258' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 144> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1987 = br i1 %tmp_i_258, void %if.end32.i, void %if.then9.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1987]   --->   Operation 29 'br' 'br_ln1987' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.33ns)   --->   "%tx_localMemCmdFifo_read = read i144 @_ssdm_op_Read.ap_fifo.volatile.i144P0A, i144 %tx_localMemCmdFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1989]   --->   Operation 30 'read' 'tx_localMemCmdFifo_read' <Predicate = (!tmp_i & tmp_i_258)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 144> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cmd_addr_V = partselect i64 @_ssdm_op_PartSelect.i64.i144.i32.i32, i144 %tx_localMemCmdFifo_read, i32 16, i32 79" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1989]   --->   Operation 31 'partselect' 'cmd_addr_V' <Predicate = (!tmp_i & tmp_i_258)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cmd_len_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i144.i32.i32, i144 %tx_localMemCmdFifo_read, i32 80, i32 111" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1989]   --->   Operation 32 'partselect' 'cmd_len_V_1' <Predicate = (!tmp_i & tmp_i_258)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i144.i32, i144 %tx_localMemCmdFifo_read, i32 112" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1989]   --->   Operation 33 'bitselect' 'tmp_44' <Predicate = (!tmp_i & tmp_i_258)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.40ns)   --->   "%icmp_ln1023 = icmp_eq  i64 %cmd_addr_V, i64 0"   --->   Operation 34 'icmp' 'icmp_ln1023' <Predicate = (!tmp_i & tmp_i_258)> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1991 = br i1 %icmp_ln1023, void %if.then12.i, void %if.else25.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1991]   --->   Operation 35 'br' 'br_ln1991' <Predicate = (!tmp_i & tmp_i_258)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i96 @_ssdm_op_PartSelect.i96.i144.i32.i32, i144 %tx_localMemCmdFifo_read, i32 16, i32 111" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1993]   --->   Operation 36 'partselect' 'tmp_2' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln2000 = br void %if.end32.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2000]   --->   Operation 37 'br' 'br_ln2000' <Predicate = (!tmp_i & tmp_i_258)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.85>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_166_i = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i1.i32.i96, i1 %tmp_44, i32 0, i96 %tmp_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1993]   --->   Operation 38 'bitconcatenate' 'tmp_166_i' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1993 = zext i129 %tmp_166_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1993]   --->   Operation 39 'zext' 'zext_ln1993' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (0.00ns)   --->   "%write_ln1993 = write void @_ssdm_op_Write.axis.volatile.i192P128A, i192 %m_axis_mem_read_cmd, i192 %zext_ln1993" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1993]   --->   Operation 40 'write' 'write_ln1993' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 41 [1/1] (1.51ns)   --->   "%add_ln1513_2 = add i32 %cmd_len_V_1, i32 7"   --->   Operation 41 'add' 'add_ln1513_2' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln1513_2, i32 3, i32 31" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1994]   --->   Operation 42 'partselect' 'tmp_3' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i93 @_ssdm_op_BitConcatenate.i93.i29.i64, i29 %tmp_3, i64 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1994]   --->   Operation 43 'bitconcatenate' 'shl_ln6' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln1994 = or i93 %shl_ln6, i93 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1994]   --->   Operation 44 'or' 'or_ln1994' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1994 = zext i93 %or_ln1994" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1994]   --->   Operation 45 'zext' 'zext_ln1994' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.33ns)   --->   "%write_ln1994 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %tx_pkgInfoFifo, i96 %zext_ln1994" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1994]   --->   Operation 46 'write' 'write_ln1994' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 128> <FIFO>
ST_3 : Operation 47 [1/1] (1.51ns)   --->   "%add_ln1513_1 = add i32 %cmd_len_V_1, i32 7"   --->   Operation 47 'add' 'add_ln1513_1' <Predicate = (!tmp_i & tmp_i_258 & icmp_ln1023)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln1513_1, i32 3, i32 31" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1998]   --->   Operation 48 'partselect' 'tmp_1' <Predicate = (!tmp_i & tmp_i_258 & icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i93 @_ssdm_op_BitConcatenate.i93.i29.i64, i29 %tmp_1, i64 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1998]   --->   Operation 49 'bitconcatenate' 'shl_ln5' <Predicate = (!tmp_i & tmp_i_258 & icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln1998 = or i93 %shl_ln5, i93 4294967297" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1998]   --->   Operation 50 'or' 'or_ln1998' <Predicate = (!tmp_i & tmp_i_258 & icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1998 = zext i93 %or_ln1998" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1998]   --->   Operation 51 'zext' 'zext_ln1998' <Predicate = (!tmp_i & tmp_i_258 & icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.33ns)   --->   "%write_ln1998 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %tx_pkgInfoFifo, i96 %zext_ln1998" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1998]   --->   Operation 52 'write' 'write_ln1998' <Predicate = (!tmp_i & tmp_i_258 & icmp_ln1023)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 128> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!tmp_i & tmp_i_258 & icmp_ln1023)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_165_i = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i1.i32.i96, i1 %tmp_43, i32 0, i96 %tmp" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1975]   --->   Operation 54 'bitconcatenate' 'tmp_165_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1975 = zext i129 %tmp_165_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1975]   --->   Operation 55 'zext' 'zext_ln1975' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.00ns)   --->   "%write_ln1975 = write void @_ssdm_op_Write.axis.volatile.i192P128A, i192 %m_axis_mem_read_cmd, i192 %zext_ln1975" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1975]   --->   Operation 56 'write' 'write_ln1975' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i93 @_ssdm_op_BitConcatenate.i93.i29.i64, i29 %tmp_s, i64 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1984]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1984 = zext i93 %shl_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1984]   --->   Operation 58 'zext' 'zext_ln1984' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.33ns)   --->   "%write_ln1984 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %tx_pkgInfoFifo, i96 %zext_ln1984" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1984]   --->   Operation 59 'write' 'write_ln1984' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 128> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.00ns)   --->   "%write_ln1993 = write void @_ssdm_op_Write.axis.volatile.i192P128A, i192 %m_axis_mem_read_cmd, i192 %zext_ln1993" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1993]   --->   Operation 60 'write' 'write_ln1993' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1995 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1995]   --->   Operation 61 'br' 'br_ln1995' <Predicate = (!tmp_i & tmp_i_258 & !icmp_ln1023)> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "%write_ln1975 = write void @_ssdm_op_Write.axis.volatile.i192P128A, i192 %m_axis_mem_read_cmd, i192 %zext_ln1975" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1975]   --->   Operation 62 'write' 'write_ln1975' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1986 = br void %mem_cmd_merger<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1986]   --->   Operation 63 'br' 'br_ln1986' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 3.85ns
The critical path consists of the following:
	fifo read operation ('rx_remoteMemCmd_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1974) on port 'rx_remoteMemCmd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1974) [56]  (2.34 ns)
	'add' operation ('add_ln1513') [63]  (1.51 ns)

 <State 2>: 4.22ns
The critical path consists of the following:
	fifo read operation ('tx_localMemCmdFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1989) on port 'tx_localMemCmdFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1989) [25]  (2.34 ns)
	'icmp' operation ('icmp_ln1023') [29]  (1.4 ns)
	blocking operation 0.485 ns on control path)

 <State 3>: 3.85ns
The critical path consists of the following:
	'add' operation ('add_ln1513_1') [44]  (1.51 ns)
	'or' operation ('or_ln1998', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1998) [47]  (0 ns)
	fifo write operation ('write_ln1998', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1998) on port 'tx_pkgInfoFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1998) [49]  (2.34 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
