//see LICENSE for license
package rocketchip

import Chisel._
import uncore._
import rocket._
//import cde._
import cde.{Parameters, Field, Config, Knob, Dump, World, Ex, ViewSym}
import cde.Implicits._
import bsgAccel._

class BsgAccelConfig extends Config {
  override val topDefinitions:World.TopDefs = {
    (pname,site,here) => pname match {
      case WidthP => 64
      case Stages => Knob("stages")
      case FastMem => Knob("fast_mem")
      case BufferSram => Dump(Knob("buffer_sram"))
      case RoccMaxTaggedMemXacts => 32
    }
  }
 
  override val topConstraints:List[ViewSym=>Ex[Boolean]] = List(
    ex => ex(WidthP) === 64,
    ex => ex(Stages) >= 1 && ex(Stages) <= 4 && (ex(Stages)%2 === 0 || ex(Stages) === 1),
    ex => ex(FastMem) === ex(FastMem),
    ex => ex(BufferSram) === ex(BufferSram)
    //ex => ex[Boolean]("multi_vt") === ex[Boolean]("multi_vt")
  )
  override val knobValues:Any=>Any = {
    case "stages" => 1
    case "fast_mem" => true
    case "buffer_sram" => false
    case "multi_vt" => true
  }
}

class With1Accel extends Config {
  override val topDefinitions:World.TopDefs = {
    (pname,site,here) => pname match {
      case BuildRoCC => Seq( 
                          	RoccParameters(
                            	opcodes = OpcodeSet.custom0,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel0" })))) ))
		}
	}
}

class With2Accel extends Config {
  override val topDefinitions:World.TopDefs = {
    (pname,site,here) => pname match {
      case BuildRoCC => Seq( 
                          	RoccParameters(    
                            	opcodes = OpcodeSet.custom0,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel0" })))) ),
                          	RoccParameters(
                            	opcodes = OpcodeSet.custom1,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel1" })))) ))
		}
	}
}
class With3Accel extends Config {
  override val topDefinitions:World.TopDefs = {
    (pname,site,here) => pname match {
      case BuildRoCC => Seq( 
                          	RoccParameters(    
                            	opcodes = OpcodeSet.custom0,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel0" })))) ),
                          	RoccParameters(
                            	opcodes = OpcodeSet.custom1,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel1" })))) ),
                          	RoccParameters(
                            	opcodes = OpcodeSet.custom2,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel2" })))) ))
		}
	}
}

class With4Accel extends Config {
  override val topDefinitions:World.TopDefs = {
    (pname,site,here) => pname match {
      case BuildRoCC => Seq( 
                          	RoccParameters(    
                            	opcodes = OpcodeSet.custom0,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel0" })))) ),
                          	RoccParameters(
                            	opcodes = OpcodeSet.custom1,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel1" })))) ),
                          	RoccParameters(
                            	opcodes = OpcodeSet.custom2,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel2" })))) ),
                          	RoccParameters(
                            	opcodes = OpcodeSet.custom3,
                            	generator = (p: Parameters) => (Module(new RoCCBlackBoxWrapper()(p.alterPartial({ case CoreName => "Accel3" })))) ))
		}
	}
}
      //Place to add more accelerator instantiations
      //For every new Accel, use an unused custom opcode and CoreName as per Verilog module name

class Bsg1AccelVLSIConfig extends Config(new BsgAccelConfig ++ new With1Accel ++ new DefaultVLSIConfig)
class Bsg2AccelVLSIConfig extends Config(new BsgAccelConfig ++ new With2Accel ++ new DefaultVLSIConfig)
class Bsg3AccelVLSIConfig extends Config(new BsgAccelConfig ++ new With3Accel ++ new DefaultVLSIConfig)
class Bsg4AccelVLSIConfig extends Config(new BsgAccelConfig ++ new With4Accel ++ new DefaultVLSIConfig)

class Bsg1AccelCPPConfig extends Config(new BsgAccelConfig ++ new With1Accel ++ new DefaultCPPConfig)
class Bsg2AccelCPPConfig extends Config(new BsgAccelConfig ++ new With2Accel ++ new DefaultCPPConfig)
class Bsg3AccelCPPConfig extends Config(new BsgAccelConfig ++ new With3Accel ++ new DefaultCPPConfig)
class Bsg4AccelCPPConfig extends Config(new BsgAccelConfig ++ new With4Accel ++ new DefaultCPPConfig)

class Bsg1AccelFPGAConfig extends Config(new BsgAccelConfig ++ new With1Accel ++ new DefaultFPGAConfig)
class Bsg2AccelFPGAConfig extends Config(new BsgAccelConfig ++ new With2Accel ++ new DefaultFPGAConfig)
class Bsg3AccelFPGAConfig extends Config(new BsgAccelConfig ++ new With3Accel ++ new DefaultFPGAConfig)
class Bsg4AccelFPGAConfig extends Config(new BsgAccelConfig ++ new With4Accel ++ new DefaultFPGAConfig)
