============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 11:51:05 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.147998s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (42.2%)

RUN-1004 : used memory is 224 MB, reserved memory is 199 MB, peak memory is 227 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1117 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 36 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5226 instances
RUN-0007 : 2064 luts, 2378 seqs, 469 mslices, 259 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6712 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5028 nets have 2 pins
RUN-1001 : 1248 nets have [3 - 5] pins
RUN-1001 : 184 nets have [6 - 10] pins
RUN-1001 : 133 nets have [11 - 20] pins
RUN-1001 : 103 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     100     
RUN-1001 :   No   |  No   |  Yes  |     642     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     11      
RUN-1001 :   Yes  |  No   |  Yes  |    1587     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |  55   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 65
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5224 instances, 2064 luts, 2378 seqs, 728 slices, 126 macros(728 instances: 469 mslices 259 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1535 pins
PHY-0007 : Cell area utilization is 60%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 906034
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 581985, overlap = 87.9688
PHY-3002 : Step(2): len = 547240, overlap = 115.75
PHY-3002 : Step(3): len = 388460, overlap = 148.594
PHY-3002 : Step(4): len = 352460, overlap = 163.312
PHY-3002 : Step(5): len = 306476, overlap = 162.562
PHY-3002 : Step(6): len = 276968, overlap = 163.938
PHY-3002 : Step(7): len = 256529, overlap = 178.281
PHY-3002 : Step(8): len = 238787, overlap = 202.094
PHY-3002 : Step(9): len = 221357, overlap = 211.375
PHY-3002 : Step(10): len = 205441, overlap = 221.031
PHY-3002 : Step(11): len = 191713, overlap = 227.281
PHY-3002 : Step(12): len = 180833, overlap = 246.812
PHY-3002 : Step(13): len = 167284, overlap = 251.781
PHY-3002 : Step(14): len = 154309, overlap = 270.5
PHY-3002 : Step(15): len = 145791, overlap = 276.125
PHY-3002 : Step(16): len = 140762, overlap = 285.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.54925e-06
PHY-3002 : Step(17): len = 138589, overlap = 283.812
PHY-3002 : Step(18): len = 140930, overlap = 282.125
PHY-3002 : Step(19): len = 146136, overlap = 274.375
PHY-3002 : Step(20): len = 148819, overlap = 268.188
PHY-3002 : Step(21): len = 150815, overlap = 237.125
PHY-3002 : Step(22): len = 150260, overlap = 229.438
PHY-3002 : Step(23): len = 148358, overlap = 224.5
PHY-3002 : Step(24): len = 147340, overlap = 224.375
PHY-3002 : Step(25): len = 144954, overlap = 225.812
PHY-3002 : Step(26): len = 141931, overlap = 219.938
PHY-3002 : Step(27): len = 138505, overlap = 219.469
PHY-3002 : Step(28): len = 136676, overlap = 202.844
PHY-3002 : Step(29): len = 135656, overlap = 202.156
PHY-3002 : Step(30): len = 131484, overlap = 199.844
PHY-3002 : Step(31): len = 131218, overlap = 195
PHY-3002 : Step(32): len = 129797, overlap = 190.531
PHY-3002 : Step(33): len = 128663, overlap = 189.938
PHY-3002 : Step(34): len = 127143, overlap = 183.312
PHY-3002 : Step(35): len = 126861, overlap = 176.781
PHY-3002 : Step(36): len = 125064, overlap = 175.875
PHY-3002 : Step(37): len = 124439, overlap = 167.969
PHY-3002 : Step(38): len = 123926, overlap = 163.344
PHY-3002 : Step(39): len = 123581, overlap = 161.188
PHY-3002 : Step(40): len = 123486, overlap = 157.75
PHY-3002 : Step(41): len = 121624, overlap = 151
PHY-3002 : Step(42): len = 120774, overlap = 148.25
PHY-3002 : Step(43): len = 121028, overlap = 146.562
PHY-3002 : Step(44): len = 121267, overlap = 148.656
PHY-3002 : Step(45): len = 120006, overlap = 152.656
PHY-3002 : Step(46): len = 118859, overlap = 158.656
PHY-3002 : Step(47): len = 118356, overlap = 158.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.50985e-05
PHY-3002 : Step(48): len = 118576, overlap = 156.969
PHY-3002 : Step(49): len = 118708, overlap = 155.312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015692s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6712.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 166328, over cnt = 818(7%), over = 5004, worst = 44
PHY-1001 : End global iterations;  0.407886s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (42.1%)

PHY-1001 : Congestion index: top1 = 121.88, top5 = 87.31, top10 = 73.05, top15 = 64.98.
PHY-3001 : End congestion estimation;  0.482503s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (48.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29342e-06
PHY-3002 : Step(50): len = 141855, overlap = 172.938
PHY-3002 : Step(51): len = 141743, overlap = 178.281
PHY-3002 : Step(52): len = 137189, overlap = 192.281
PHY-3002 : Step(53): len = 138000, overlap = 194.625
PHY-3002 : Step(54): len = 127289, overlap = 216.812
PHY-3002 : Step(55): len = 123798, overlap = 222.406
PHY-3002 : Step(56): len = 121073, overlap = 227.562
PHY-3002 : Step(57): len = 117159, overlap = 252.938
PHY-3002 : Step(58): len = 115682, overlap = 250.625
PHY-3002 : Step(59): len = 115056, overlap = 260.094
PHY-3002 : Step(60): len = 113598, overlap = 271.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.58683e-06
PHY-3002 : Step(61): len = 111774, overlap = 269.469
PHY-3002 : Step(62): len = 111914, overlap = 269.625
PHY-3002 : Step(63): len = 112103, overlap = 268.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.17366e-06
PHY-3002 : Step(64): len = 114745, overlap = 262.625
PHY-3002 : Step(65): len = 116578, overlap = 258.281
PHY-3002 : Step(66): len = 124379, overlap = 205.594
PHY-3002 : Step(67): len = 128711, overlap = 183.531
PHY-3002 : Step(68): len = 125057, overlap = 179.438
PHY-3002 : Step(69): len = 124213, overlap = 183.438
PHY-3002 : Step(70): len = 123244, overlap = 175.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.03473e-05
PHY-3002 : Step(71): len = 124459, overlap = 173.781
PHY-3002 : Step(72): len = 124459, overlap = 173.781
PHY-3002 : Step(73): len = 124539, overlap = 169.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.6742e-05
PHY-3002 : Step(74): len = 130763, overlap = 141.469
PHY-3002 : Step(75): len = 138712, overlap = 122.281
PHY-3002 : Step(76): len = 140930, overlap = 118.906
PHY-3002 : Step(77): len = 140156, overlap = 108.594
PHY-3002 : Step(78): len = 138260, overlap = 107.375
PHY-3002 : Step(79): len = 138654, overlap = 102.094
PHY-3002 : Step(80): len = 138235, overlap = 96.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.34839e-05
PHY-3002 : Step(81): len = 141106, overlap = 90.4375
PHY-3002 : Step(82): len = 142302, overlap = 90.0938
PHY-3002 : Step(83): len = 143033, overlap = 90.2812
PHY-3002 : Step(84): len = 143875, overlap = 86
PHY-3002 : Step(85): len = 143191, overlap = 84.9062
PHY-3002 : Step(86): len = 143886, overlap = 77.625
PHY-3002 : Step(87): len = 143904, overlap = 81.7812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.69679e-05
PHY-3002 : Step(88): len = 146743, overlap = 76.375
PHY-3002 : Step(89): len = 148690, overlap = 72.5
PHY-3002 : Step(90): len = 152152, overlap = 68.3125
PHY-3002 : Step(91): len = 153997, overlap = 61.1875
PHY-3002 : Step(92): len = 154486, overlap = 56.125
PHY-3002 : Step(93): len = 153035, overlap = 52.625
PHY-3002 : Step(94): len = 152820, overlap = 50.1875
PHY-3002 : Step(95): len = 152539, overlap = 49.1562
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 36/6712.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 179256, over cnt = 887(8%), over = 4430, worst = 35
PHY-1001 : End global iterations;  0.497388s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (18.8%)

PHY-1001 : Congestion index: top1 = 92.99, top5 = 69.97, top10 = 60.27, top15 = 54.92.
PHY-3001 : End congestion estimation;  0.572373s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (24.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.15321e-05
PHY-3002 : Step(96): len = 154695, overlap = 207.094
PHY-3002 : Step(97): len = 156735, overlap = 192.125
PHY-3002 : Step(98): len = 154660, overlap = 180.625
PHY-3002 : Step(99): len = 154905, overlap = 181.656
PHY-3002 : Step(100): len = 151085, overlap = 175.594
PHY-3002 : Step(101): len = 148643, overlap = 193.781
PHY-3002 : Step(102): len = 147224, overlap = 199.906
PHY-3002 : Step(103): len = 144329, overlap = 189.688
PHY-3002 : Step(104): len = 141187, overlap = 191.406
PHY-3002 : Step(105): len = 139595, overlap = 188.344
PHY-3002 : Step(106): len = 138055, overlap = 209.625
PHY-3002 : Step(107): len = 136137, overlap = 213.875
PHY-3002 : Step(108): len = 135050, overlap = 210.875
PHY-3002 : Step(109): len = 134710, overlap = 219.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.30642e-05
PHY-3002 : Step(110): len = 137434, overlap = 202.844
PHY-3002 : Step(111): len = 139182, overlap = 192.312
PHY-3002 : Step(112): len = 139153, overlap = 187.031
PHY-3002 : Step(113): len = 139407, overlap = 180.438
PHY-3002 : Step(114): len = 140073, overlap = 178.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119482
PHY-3002 : Step(115): len = 141842, overlap = 175.75
PHY-3002 : Step(116): len = 143303, overlap = 168.312
PHY-3002 : Step(117): len = 145071, overlap = 160.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000193322
PHY-3002 : Step(118): len = 144974, overlap = 157.938
PHY-3002 : Step(119): len = 146358, overlap = 161.312
PHY-3002 : Step(120): len = 151104, overlap = 151.625
PHY-3002 : Step(121): len = 152679, overlap = 136.625
PHY-3002 : Step(122): len = 153730, overlap = 135.25
PHY-3002 : Step(123): len = 153750, overlap = 141.312
PHY-3002 : Step(124): len = 153584, overlap = 140.719
PHY-3002 : Step(125): len = 153412, overlap = 121.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000361175
PHY-3002 : Step(126): len = 155043, overlap = 126.781
PHY-3002 : Step(127): len = 156195, overlap = 125.344
PHY-3002 : Step(128): len = 157041, overlap = 122.188
PHY-3002 : Step(129): len = 157908, overlap = 118.312
PHY-3002 : Step(130): len = 159785, overlap = 121.781
PHY-3002 : Step(131): len = 161245, overlap = 119.812
PHY-3002 : Step(132): len = 162212, overlap = 112.094
PHY-3002 : Step(133): len = 162668, overlap = 112.844
PHY-3002 : Step(134): len = 162589, overlap = 109.219
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000660963
PHY-3002 : Step(135): len = 163324, overlap = 109.844
PHY-3002 : Step(136): len = 165002, overlap = 109.406
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 109.41 peak overflow 2.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 309/6712.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 200176, over cnt = 1090(9%), over = 4671, worst = 27
PHY-1001 : End global iterations;  0.434323s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (36.0%)

PHY-1001 : Congestion index: top1 = 98.19, top5 = 72.35, top10 = 62.72, top15 = 56.98.
PHY-1001 : End incremental global routing;  0.511294s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (39.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26886, tnet num: 6710, tinst num: 5224, tnode num: 35808, tedge num: 45515.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.582498s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (32.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.225499s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (35.7%)

OPT-1001 : Current memory(MB): used = 316, reserve = 293, peak = 316.
OPT-1001 : End physical optimization;  1.282799s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (35.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2064 LUT to BLE ...
SYN-4008 : Packed 2064 LUT and 553 SEQ to BLE.
SYN-4003 : Packing 1825 remaining SEQ's ...
SYN-4005 : Packed 1360 SEQ with LUT/SLICE
SYN-4006 : 304 single LUT's are left
SYN-4006 : 465 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2529/3383 primitive instances ...
PHY-3001 : End packing;  0.368093s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (38.2%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2228 instances
RUN-1001 : 1086 mslices, 1086 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6199 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4449 nets have 2 pins
RUN-1001 : 1314 nets have [3 - 5] pins
RUN-1001 : 188 nets have [6 - 10] pins
RUN-1001 : 145 nets have [11 - 20] pins
RUN-1001 : 87 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
PHY-3001 : design contains 2226 instances, 2172 slices, 126 macros(728 instances: 469 mslices 259 lslices)
PHY-3001 : Cell area utilization is 79%
PHY-3001 : After packing: Len = 170557, Over = 185.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3067/6199.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 210536, over cnt = 1050(9%), over = 3020, worst = 24
PHY-1002 : len = 228784, over cnt = 858(7%), over = 1666, worst = 16
PHY-1002 : len = 250976, over cnt = 279(2%), over = 337, worst = 11
PHY-1002 : len = 257456, over cnt = 45(0%), over = 46, worst = 2
PHY-1002 : len = 261720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.498674s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (34.4%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 60.23, top10 = 56.62, top15 = 54.15.
PHY-3001 : End congestion estimation;  1.599967s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (32.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.32035e-05
PHY-3002 : Step(137): len = 156385, overlap = 184.5
PHY-3002 : Step(138): len = 153835, overlap = 193.25
PHY-3002 : Step(139): len = 151252, overlap = 187.75
PHY-3002 : Step(140): len = 149863, overlap = 193.75
PHY-3002 : Step(141): len = 148100, overlap = 196.5
PHY-3002 : Step(142): len = 146512, overlap = 196.75
PHY-3002 : Step(143): len = 145885, overlap = 194
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.6407e-05
PHY-3002 : Step(144): len = 150010, overlap = 178.25
PHY-3002 : Step(145): len = 152201, overlap = 172
PHY-3002 : Step(146): len = 153513, overlap = 169.75
PHY-3002 : Step(147): len = 153534, overlap = 167.25
PHY-3002 : Step(148): len = 153547, overlap = 168.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.01408e-05
PHY-3002 : Step(149): len = 157321, overlap = 161.25
PHY-3002 : Step(150): len = 160372, overlap = 158
PHY-3002 : Step(151): len = 164187, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180282
PHY-3002 : Step(152): len = 164641, overlap = 147.5
PHY-3002 : Step(153): len = 168056, overlap = 141
PHY-3002 : Step(154): len = 175150, overlap = 136.75
PHY-3002 : Step(155): len = 176746, overlap = 131
PHY-3002 : Step(156): len = 177423, overlap = 136.5
PHY-3002 : Step(157): len = 177751, overlap = 136.5
PHY-3002 : Step(158): len = 178236, overlap = 127.25
PHY-3002 : Step(159): len = 178932, overlap = 130
PHY-3002 : Step(160): len = 179503, overlap = 130.75
PHY-3002 : Step(161): len = 179799, overlap = 126.5
PHY-3002 : Step(162): len = 179483, overlap = 123.75
PHY-3002 : Step(163): len = 179441, overlap = 124.5
PHY-3002 : Step(164): len = 179388, overlap = 121.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000343912
PHY-3002 : Step(165): len = 181621, overlap = 120
PHY-3002 : Step(166): len = 184216, overlap = 115
PHY-3002 : Step(167): len = 185519, overlap = 114.25
PHY-3002 : Step(168): len = 186800, overlap = 113.5
PHY-3002 : Step(169): len = 188692, overlap = 116.25
PHY-3002 : Step(170): len = 190951, overlap = 115.25
PHY-3002 : Step(171): len = 192514, overlap = 109
PHY-3002 : Step(172): len = 193090, overlap = 108.75
PHY-3002 : Step(173): len = 193376, overlap = 107.75
PHY-3002 : Step(174): len = 193537, overlap = 108.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000679208
PHY-3002 : Step(175): len = 195354, overlap = 110.5
PHY-3002 : Step(176): len = 198596, overlap = 107
PHY-3002 : Step(177): len = 199625, overlap = 103
PHY-3002 : Step(178): len = 200450, overlap = 107.25
PHY-3002 : Step(179): len = 202417, overlap = 106.75
PHY-3002 : Step(180): len = 204758, overlap = 104
PHY-3002 : Step(181): len = 206132, overlap = 106.5
PHY-3002 : Step(182): len = 207604, overlap = 103.75
PHY-3002 : Step(183): len = 208139, overlap = 105
PHY-3002 : Step(184): len = 208382, overlap = 100.75
PHY-3002 : Step(185): len = 208388, overlap = 99
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00119069
PHY-3002 : Step(186): len = 209747, overlap = 98
PHY-3002 : Step(187): len = 212180, overlap = 99
PHY-3002 : Step(188): len = 213936, overlap = 97.5
PHY-3002 : Step(189): len = 215465, overlap = 98.25
PHY-3002 : Step(190): len = 216700, overlap = 97.25
PHY-3002 : Step(191): len = 218300, overlap = 97.75
PHY-3002 : Step(192): len = 220168, overlap = 95.75
PHY-3002 : Step(193): len = 221295, overlap = 92
PHY-3002 : Step(194): len = 222121, overlap = 94.5
PHY-3002 : Step(195): len = 223164, overlap = 94
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00200194
PHY-3002 : Step(196): len = 223921, overlap = 95.75
PHY-3002 : Step(197): len = 225307, overlap = 94.5
PHY-3002 : Step(198): len = 227997, overlap = 97
PHY-3002 : Step(199): len = 229207, overlap = 96
PHY-3002 : Step(200): len = 230039, overlap = 97
PHY-3002 : Step(201): len = 231033, overlap = 93.5
PHY-3002 : Step(202): len = 232491, overlap = 94.75
PHY-3002 : Step(203): len = 233198, overlap = 92
PHY-3002 : Step(204): len = 233872, overlap = 91.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.741364s wall, 0.078125s user + 0.203125s system = 0.281250s CPU (37.9%)

PHY-3001 : Trial Legalized: Len = 248674
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 98/6199.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 296064, over cnt = 1099(9%), over = 1849, worst = 7
PHY-1002 : len = 305696, over cnt = 632(5%), over = 884, worst = 5
PHY-1002 : len = 313968, over cnt = 251(2%), over = 384, worst = 5
PHY-1002 : len = 320768, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 321040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.427511s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (28.5%)

PHY-1001 : Congestion index: top1 = 60.62, top5 = 56.48, top10 = 53.56, top15 = 51.63.
PHY-3001 : End congestion estimation;  1.544332s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (29.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000119531
PHY-3002 : Step(205): len = 224622, overlap = 86
PHY-3002 : Step(206): len = 215207, overlap = 101
PHY-3002 : Step(207): len = 211265, overlap = 98.25
PHY-3002 : Step(208): len = 208980, overlap = 93
PHY-3002 : Step(209): len = 206726, overlap = 95.5
PHY-3002 : Step(210): len = 205149, overlap = 96
PHY-3002 : Step(211): len = 204723, overlap = 95.75
PHY-3002 : Step(212): len = 204379, overlap = 92.5
PHY-3002 : Step(213): len = 204321, overlap = 91.5
PHY-3002 : Step(214): len = 204034, overlap = 94.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000237759
PHY-3002 : Step(215): len = 206155, overlap = 90.25
PHY-3002 : Step(216): len = 207621, overlap = 85.25
PHY-3002 : Step(217): len = 208271, overlap = 84.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000427524
PHY-3002 : Step(218): len = 209221, overlap = 83
PHY-3002 : Step(219): len = 210657, overlap = 80.5
PHY-3002 : Step(220): len = 212363, overlap = 80
PHY-3002 : Step(221): len = 212906, overlap = 75.5
PHY-3002 : Step(222): len = 213623, overlap = 71.25
PHY-3002 : Step(223): len = 214329, overlap = 71
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 218457, Over = 0
PHY-3001 : Spreading special nets. 57 overflows in 930 tiles.
PHY-3001 : End spreading;  0.023029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 87 instances has been re-located, deltaX = 25, deltaY = 55, maxDist = 2.
PHY-3001 : Final: Len = 219724, Over = 0
RUN-1003 : finish command "place" in  15.311740s wall, 4.718750s user + 0.703125s system = 5.421875s CPU (35.4%)

RUN-1004 : used memory is 295 MB, reserved memory is 271 MB, peak memory is 318 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.100200s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (65.3%)

RUN-1004 : used memory is 288 MB, reserved memory is 268 MB, peak memory is 366 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2228 instances
RUN-1001 : 1086 mslices, 1086 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6199 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4449 nets have 2 pins
RUN-1001 : 1314 nets have [3 - 5] pins
RUN-1001 : 188 nets have [6 - 10] pins
RUN-1001 : 145 nets have [11 - 20] pins
RUN-1001 : 87 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23735, tnet num: 6197, tinst num: 2226, tnode num: 30132, tedge num: 41332.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1086 mslices, 1086 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6197 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2994 clock pins, and constraint 6395 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 262664, over cnt = 1081(9%), over = 1871, worst = 8
PHY-1002 : len = 273408, over cnt = 628(5%), over = 873, worst = 6
PHY-1002 : len = 286280, over cnt = 81(0%), over = 82, worst = 2
PHY-1002 : len = 288488, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 289320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.450731s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (46.3%)

PHY-1001 : Congestion index: top1 = 60.21, top5 = 55.95, top10 = 52.83, top15 = 50.76.
PHY-1001 : End global routing;  1.573188s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (42.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 377, reserve = 355, peak = 377.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 462, reserve = 441, peak = 462.
PHY-1001 : End build detailed router design. 2.052391s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (43.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.712960s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (26.3%)

PHY-1001 : Current memory(MB): used = 474, reserve = 453, peak = 474.
PHY-1001 : End phase 1; 0.716023s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (26.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 722808, over cnt = 1250(0%), over = 1258, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 476, reserve = 455, peak = 476.
PHY-1001 : End initial routed; 7.543555s wall, 3.546875s user + 0.031250s system = 3.578125s CPU (47.4%)

PHY-1001 : Current memory(MB): used = 476, reserve = 455, peak = 476.
PHY-1001 : End phase 2; 7.543622s wall, 3.546875s user + 0.031250s system = 3.578125s CPU (47.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 671128, over cnt = 435(0%), over = 437, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.463049s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (42.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 668032, over cnt = 128(0%), over = 128, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.880322s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (49.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 668872, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.380551s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (41.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 669480, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.193871s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 669584, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.194433s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (56.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 669632, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.203063s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 669632, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.265107s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (29.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 669608, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.057212s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (54.6%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 669632, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.070847s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (44.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 669600, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.153061s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (20.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 669640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.154574s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (30.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 387 feed throughs used by 222 nets
PHY-1001 : End commit to database; 0.907080s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (36.2%)

PHY-1001 : Current memory(MB): used = 510, reserve = 489, peak = 510.
PHY-1001 : End phase 3; 7.002089s wall, 2.890625s user + 0.000000s system = 2.890625s CPU (41.3%)

PHY-1003 : Routed, final wirelength = 669640
PHY-1001 : Current memory(MB): used = 511, reserve = 491, peak = 511.
PHY-1001 : End export database. 0.018817s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  17.485480s wall, 7.515625s user + 0.093750s system = 7.609375s CPU (43.5%)

RUN-1003 : finish command "route" in  20.095855s wall, 8.484375s user + 0.140625s system = 8.625000s CPU (42.9%)

RUN-1004 : used memory is 429 MB, reserved memory is 412 MB, peak memory is 511 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3630   out of   5824   62.33%
#reg                     2450   out of   5824   42.07%
#le                      4095
  #lut only              1645   out of   4095   40.17%
  #reg only               465   out of   4095   11.36%
  #lut&reg               1985   out of   4095   48.47%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                                                                    Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk         GCLK               pll                u_pll/pll_inst.clkc1                                                                      788
#2        u_pll/clk0_buf                                                 GCLK               pll                u_pll/pll_inst.clkc0                                                                      677
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk     GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_as5600_encoder/u_as5600_read/sda_o_n_syn_63.q0    22
#4        u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_reg_syn_33.q0                 15
#5        I_clk_25m_dup_1                                                GCLK               io                 I_clk_25m_syn_2.di                                                                        1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |4095   |2902    |728     |2460    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |3923   |2816    |642     |2432    |11      |10      |
|    u_foc_controller      |foc_controller     |2791   |1956    |642     |1354    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |136    |67      |28      |81      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |353    |222     |116     |92      |0       |0       |
|        u_as5600_read     |i2c_register_read  |252    |162     |82      |66      |0       |0       |
|      u_foc_top           |foc_top            |1944   |1423    |400     |1017    |11      |10      |
|        u_adc_sn_ctrl     |hold_detect        |18     |14      |4       |11      |0       |0       |
|        u_cartesian2polar |cartesian2polar    |542    |436     |101     |219     |8       |0       |
|        u_clark_tr        |clark_tr           |159    |109     |48      |95      |0       |0       |
|        u_id_pi           |pi_controller      |206    |104     |27      |158     |0       |3       |
|        u_iq_pi           |pi_controller      |182    |129     |27      |135     |0       |3       |
|        u_park_tr         |park_tr            |188    |144     |44      |96      |2       |4       |
|          u_sincos        |sincos             |118    |92      |26      |59      |2       |0       |
|        u_svpwm           |svpwm              |524    |388     |124     |223     |1       |0       |
|      u_hall_encoder      |hall_encoder       |230    |168     |56      |110     |0       |0       |
|        u_divider         |Divider            |102    |79      |18      |58      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4428  
    #2          2       846   
    #3          3       305   
    #4          4       162   
    #5        5-10      211   
    #6        11-50     200   
    #7       51-100      8    
    #8       101-500     7    
    #9        >500       1    
  Average     2.60            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.271064s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (75.0%)

RUN-1004 : used memory is 425 MB, reserved memory is 406 MB, peak memory is 511 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2226
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6199, pip num: 55732
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 387
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1089 valid insts, and 154834 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.276870s wall, 22.078125s user + 0.093750s system = 22.171875s CPU (518.4%)

RUN-1004 : used memory is 433 MB, reserved memory is 416 MB, peak memory is 614 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_115105.log"
