INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/project_1/project_1.srcs/sim_1/new/tb_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ha
