#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Mar 12 16:57:08 2016
# Process ID: 5862
# Log file: /afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.runs/synth_1/IRTransmitterMaster.vds
# Journal file: /afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source IRTransmitterMaster.tcl -notrace
Command: synth_design -top IRTransmitterMaster -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.801 ; gain = 154.520 ; free physical = 126 ; free virtual = 12698
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IRTransmitterMaster' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterMaster.v:22]
INFO: [Synth 8-638] synthesizing module 'NewCounter' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_MAX bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NewCounter' (1#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
WARNING: [Synth 8-350] instance 'PacketTriggerGen' of module 'NewCounter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterMaster.v:44]
INFO: [Synth 8-638] synthesizing module 'NewCounter__parameterized0' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
	Parameter COUNT_WIDTH bound to: 22 - type: integer 
	Parameter COUNT_MAX bound to: 2500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NewCounter__parameterized0' (1#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
WARNING: [Synth 8-350] instance 'AllPacketTriggerGen' of module 'NewCounter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterMaster.v:61]
INFO: [Synth 8-638] synthesizing module 'IRTransmitterSM' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:24]
	Parameter StartBurstSize bound to: 191 - type: integer 
	Parameter CarSelectBurstSize bound to: 47 - type: integer 
	Parameter GapSize bound to: 25 - type: integer 
	Parameter AssertBurstSize bound to: 47 - type: integer 
	Parameter DeAssertBurstSize bound to: 22 - type: integer 
	Parameter Frequency bound to: 36000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NewCounter__parameterized1' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
	Parameter COUNT_WIDTH bound to: 11 - type: integer 
	Parameter COUNT_MAX bound to: 1388 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NewCounter__parameterized1' (1#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
WARNING: [Synth 8-350] instance 'PulseGen' of module 'NewCounter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:55]
WARNING: [Synth 8-567] referenced signal 'RESET' should be on the sensitivity list [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:131]
INFO: [Synth 8-256] done synthesizing module 'IRTransmitterSM' (2#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:24]
INFO: [Synth 8-638] synthesizing module 'IRTransmitterSM__parameterized0' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:24]
	Parameter StartBurstSize bound to: 192 - type: integer 
	Parameter CarSelectBurstSize bound to: 24 - type: integer 
	Parameter GapSize bound to: 24 - type: integer 
	Parameter AssertBurstSize bound to: 48 - type: integer 
	Parameter DeAssertBurstSize bound to: 24 - type: integer 
	Parameter Frequency bound to: 36000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NewCounter__parameterized2' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
	Parameter COUNT_WIDTH bound to: 11 - type: integer 
	Parameter COUNT_MAX bound to: 1388 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NewCounter__parameterized2' (2#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
WARNING: [Synth 8-350] instance 'PulseGen' of module 'NewCounter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:55]
WARNING: [Synth 8-567] referenced signal 'RESET' should be on the sensitivity list [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:131]
INFO: [Synth 8-256] done synthesizing module 'IRTransmitterSM__parameterized0' (2#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:24]
INFO: [Synth 8-638] synthesizing module 'IRTransmitterSM__parameterized1' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:24]
	Parameter StartBurstSize bound to: 88 - type: integer 
	Parameter CarSelectBurstSize bound to: 22 - type: integer 
	Parameter GapSize bound to: 40 - type: integer 
	Parameter AssertBurstSize bound to: 44 - type: integer 
	Parameter DeAssertBurstSize bound to: 22 - type: integer 
	Parameter Frequency bound to: 40000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NewCounter__parameterized3' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
	Parameter COUNT_WIDTH bound to: 11 - type: integer 
	Parameter COUNT_MAX bound to: 1250 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NewCounter__parameterized3' (2#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
WARNING: [Synth 8-350] instance 'PulseGen' of module 'NewCounter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:55]
WARNING: [Synth 8-567] referenced signal 'RESET' should be on the sensitivity list [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:131]
INFO: [Synth 8-256] done synthesizing module 'IRTransmitterSM__parameterized1' (2#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:24]
INFO: [Synth 8-638] synthesizing module 'IRTransmitterSM__parameterized2' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:24]
	Parameter StartBurstSize bound to: 88 - type: integer 
	Parameter CarSelectBurstSize bound to: 44 - type: integer 
	Parameter GapSize bound to: 40 - type: integer 
	Parameter AssertBurstSize bound to: 44 - type: integer 
	Parameter DeAssertBurstSize bound to: 22 - type: integer 
	Parameter Frequency bound to: 37500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NewCounter__parameterized4' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
	Parameter COUNT_WIDTH bound to: 11 - type: integer 
	Parameter COUNT_MAX bound to: 1333 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NewCounter__parameterized4' (2#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
WARNING: [Synth 8-350] instance 'PulseGen' of module 'NewCounter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:55]
WARNING: [Synth 8-567] referenced signal 'RESET' should be on the sensitivity list [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:131]
INFO: [Synth 8-256] done synthesizing module 'IRTransmitterSM__parameterized2' (2#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterSM.v:24]
INFO: [Synth 8-638] synthesizing module 'NewCounter__parameterized5' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_MAX bound to: 999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NewCounter__parameterized5' (2#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
WARNING: [Synth 8-350] instance 'Bit16' of module 'NewCounter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterMaster.v:208]
INFO: [Synth 8-638] synthesizing module 'NewCounter__parameterized6' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
	Parameter COUNT_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_MAX bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NewCounter__parameterized6' (2#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/NewCounter.v:23]
WARNING: [Synth 8-350] instance 'Bit2' of module 'NewCounter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterMaster.v:222]
INFO: [Synth 8-638] synthesizing module 'Seg7Decoder' [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/imports/Snake/Seg7Decoder.v:20]
INFO: [Synth 8-226] default block is never used [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/imports/Snake/Seg7Decoder.v:31]
INFO: [Synth 8-256] done synthesizing module 'Seg7Decoder' (3#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/imports/Snake/Seg7Decoder.v:20]
WARNING: [Synth 8-567] referenced signal 'MODE' should be on the sensitivity list [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterMaster.v:173]
WARNING: [Synth 8-567] referenced signal 'CS1' should be on the sensitivity list [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterMaster.v:173]
WARNING: [Synth 8-567] referenced signal 'CS0' should be on the sensitivity list [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterMaster.v:173]
INFO: [Synth 8-256] done synthesizing module 'IRTransmitterMaster' (4#1) [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/sources_1/new/IRTransmitterMaster.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.090 ; gain = 190.809 ; free physical = 122 ; free virtual = 12661
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.090 ; gain = 190.809 ; free physical = 121 ; free virtual = 12660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/constrs_1/new/IRTransmitterMaster_constraints.xdc]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s12/s1231893/Digilab/IR_Transmitter/IR_Transmitter.srcs/constrs_1/new/IRTransmitterMaster_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1393.121 ; gain = 0.000 ; free physical = 130 ; free virtual = 12501
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1393.125 ; gain = 483.844 ; free physical = 128 ; free virtual = 12499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1393.125 ; gain = 483.844 ; free physical = 128 ; free virtual = 12499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1393.125 ; gain = 483.844 ; free physical = 128 ; free virtual = 12499
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PacketState_reg' in module 'IRTransmitterSM'
INFO: [Synth 8-5544] ROM "Next_IR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'PacketState_reg' in module 'IRTransmitterSM__parameterized0'
INFO: [Synth 8-5544] ROM "Next_IR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'PacketState_reg' in module 'IRTransmitterSM__parameterized1'
INFO: [Synth 8-5544] ROM "Next_IR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'PacketState_reg' in module 'IRTransmitterSM__parameterized2'
INFO: [Synth 8-5544] ROM "Next_IR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HEX_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PacketState_reg' using encoding 'sequential' in module 'IRTransmitterSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PacketState_reg' using encoding 'sequential' in module 'IRTransmitterSM__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PacketState_reg' using encoding 'sequential' in module 'IRTransmitterSM__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PacketState_reg' using encoding 'sequential' in module 'IRTransmitterSM__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1393.125 ; gain = 483.844 ; free physical = 143 ; free virtual = 12486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 20    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 23    
	  12 Input      8 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IRTransmitterMaster 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module NewCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NewCounter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NewCounter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module IRTransmitterSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 4     
Module NewCounter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module IRTransmitterSM__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 5     
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 4     
Module NewCounter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module IRTransmitterSM__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 4     
Module NewCounter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module IRTransmitterSM__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 4     
Module NewCounter__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NewCounter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Seg7Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1393.125 ; gain = 483.844 ; free physical = 143 ; free virtual = 12486
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.125 ; gain = 483.844 ; free physical = 143 ; free virtual = 12486
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.125 ; gain = 483.844 ; free physical = 143 ; free virtual = 12486

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\YellowCar/CurrBwd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Bit16/TriggerOut_reg )
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrRight_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrRight_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrLeft_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrLeft_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrBwd_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrBwd_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrFwd_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrFwd_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrRight_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrRight_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrLeft_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrLeft_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrBwd_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrBwd_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrFwd_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrFwd_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrRight_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrRight_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrLeft_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrLeft_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrBwd_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrBwd_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrFwd_reg[3] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrFwd_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\Bit2/Counter_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\Bit2/Counter_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrFwd_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrLeft_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrLeft_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrFwd_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrLeft_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrLeft_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrFwd_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrFwd_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrFwd_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrFwd_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrRight_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrRight_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrRight_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrRight_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrBwd_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrBwd_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrBwd_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\BlueCar/CurrBwd_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrLeft_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrLeft_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrLeft_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrLeft_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrFwd_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrBwd_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrFwd_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrBwd_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrRight_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrRight_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrRight_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrRight_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrBwd_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrBwd_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrBwd_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrBwd_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrLeft_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrLeft_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrLeft_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrLeft_reg[4] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrLeft_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrLeft_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrFwd_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrFwd_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrFwd_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrFwd_reg[4] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrFwd_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrFwd_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrRight_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrRight_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrRight_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrRight_reg[4] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrRight_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrRight_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrBwd_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrBwd_reg[1] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrBwd_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrBwd_reg[4] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrBwd_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\RedCar/CurrBwd_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrLeft_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrLeft_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrLeft_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrLeft_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrFwd_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrFwd_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrFwd_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrFwd_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrRight_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrRight_reg[2] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrRight_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrRight_reg[7] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrBwd_reg[0] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\YellowCar/CurrBwd_reg[6] ) is unused and will be removed from module IRTransmitterMaster.
WARNING: [Synth 8-3332] Sequential element (\Bit16/TriggerOut_reg ) is unused and will be removed from module IRTransmitterMaster.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\GreenCar/CurrLeft_reg[4] ) is unused and will be removed from module IRTransmitterMaster.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.129 ; gain = 483.848 ; free physical = 127 ; free virtual = 12471
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.129 ; gain = 483.848 ; free physical = 127 ; free virtual = 12471

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.129 ; gain = 483.848 ; free physical = 127 ; free virtual = 12471
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.129 ; gain = 483.848 ; free physical = 129 ; free virtual = 12422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.129 ; gain = 483.848 ; free physical = 128 ; free virtual = 12421
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.129 ; gain = 494.848 ; free physical = 135 ; free virtual = 12396
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.129 ; gain = 494.848 ; free physical = 135 ; free virtual = 12396
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.129 ; gain = 494.848 ; free physical = 135 ; free virtual = 12396
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.129 ; gain = 494.848 ; free physical = 135 ; free virtual = 12396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.129 ; gain = 494.848 ; free physical = 135 ; free virtual = 12396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.129 ; gain = 494.848 ; free physical = 135 ; free virtual = 12396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |    45|
|4     |LUT2   |    75|
|5     |LUT3   |    98|
|6     |LUT4   |   106|
|7     |LUT5   |    70|
|8     |LUT6   |   200|
|9     |MUXF7  |    27|
|10    |FDCE   |    48|
|11    |FDRE   |   129|
|12    |IBUF   |     9|
|13    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------------------+------+
|      |Instance              |Module                          |Cells |
+------+----------------------+--------------------------------+------+
|1     |top                   |                                |   849|
|2     |  AllPacketTriggerGen |NewCounter__parameterized0      |    77|
|3     |  BlueCar             |IRTransmitterSM                 |   147|
|4     |    PulseGen          |NewCounter__parameterized1      |    34|
|5     |  GreenCar            |IRTransmitterSM__parameterized2 |   152|
|6     |    PulseGen          |NewCounter__parameterized4      |    34|
|7     |  PacketTriggerGen    |NewCounter                      |    87|
|8     |  RedCar              |IRTransmitterSM__parameterized0 |   138|
|9     |    PulseGen          |NewCounter__parameterized2      |    34|
|10    |  S7                  |Seg7Decoder                     |     6|
|11    |  YellowCar           |IRTransmitterSM__parameterized1 |   198|
|12    |    PulseGen          |NewCounter__parameterized3      |    35|
+------+----------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.129 ; gain = 494.848 ; free physical = 135 ; free virtual = 12396
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 123 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1404.129 ; gain = 85.297 ; free physical = 135 ; free virtual = 12396
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.129 ; gain = 494.848 ; free physical = 135 ; free virtual = 12396
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1404.133 ; gain = 386.332 ; free physical = 375 ; free virtual = 12575
report_utilization: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1436.148 ; gain = 0.000 ; free physical = 385 ; free virtual = 12575
INFO: [Common 17-206] Exiting Vivado at Sat Mar 12 16:57:39 2016...
