
NucleoShield Arcade.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000449c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  0800466c  0800466c  0000566c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004770  08004770  00006104  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004770  08004770  00005770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004778  08004778  00006104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004778  08004778  00005778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800477c  0800477c  0000577c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000104  20000000  08004780  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000104  08004884  00006104  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  08004884  000063c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006104  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c9d4  00000000  00000000  00006134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026cc  00000000  00000000  00012b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b40  00000000  00000000  000151d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000089a  00000000  00000000  00015d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023353  00000000  00000000  000165b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f1e1  00000000  00000000  00039905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc6f0  00000000  00000000  00048ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001151d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003554  00000000  00000000  0011521c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00118770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000104 	.word	0x20000104
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004654 	.word	0x08004654

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000108 	.word	0x20000108
 800020c:	08004654 	.word	0x08004654

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f001 f857 	bl	8001694 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f821 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_USART2_UART_Init();
 80005ea:	f000 f8c3 	bl	8000774 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80005ee:	f000 f88b 	bl	8000708 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  systemInit();
 80005f2:	f000 fbf5 	bl	8000de0 <systemInit>

  updateDisplay16();
 80005f6:	f000 fd0d 	bl	8001014 <updateDisplay16>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 80005fa:	2300      	movs	r3, #0
 80005fc:	71fb      	strb	r3, [r7, #7]
 80005fe:	e00c      	b.n	800061a <main+0x3e>
	  	debounceFSM_update(&buttons[i]);
 8000600:	79fa      	ldrb	r2, [r7, #7]
 8000602:	4613      	mov	r3, r2
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	4413      	add	r3, r2
 8000608:	00db      	lsls	r3, r3, #3
 800060a:	4a07      	ldr	r2, [pc, #28]	@ (8000628 <main+0x4c>)
 800060c:	4413      	add	r3, r2
 800060e:	4618      	mov	r0, r3
 8000610:	f000 fe2c 	bl	800126c <debounceFSM_update>
	  for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	3301      	adds	r3, #1
 8000618:	71fb      	strb	r3, [r7, #7]
 800061a:	79fb      	ldrb	r3, [r7, #7]
 800061c:	2b05      	cmp	r3, #5
 800061e:	d9ef      	bls.n	8000600 <main+0x24>
	  }

	  arcadeFSM();
 8000620:	f000 fba4 	bl	8000d6c <arcadeFSM>
	  for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 8000624:	e7e9      	b.n	80005fa <main+0x1e>
 8000626:	bf00      	nop
 8000628:	20000004 	.word	0x20000004

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b094      	sub	sp, #80	@ 0x50
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 031c 	add.w	r3, r7, #28
 8000636:	2234      	movs	r2, #52	@ 0x34
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f003 f971 	bl	8003922 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	f107 0308 	add.w	r3, r7, #8
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
 800064e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000650:	2300      	movs	r3, #0
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	4b2a      	ldr	r3, [pc, #168]	@ (8000700 <SystemClock_Config+0xd4>)
 8000656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000658:	4a29      	ldr	r2, [pc, #164]	@ (8000700 <SystemClock_Config+0xd4>)
 800065a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800065e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000660:	4b27      	ldr	r3, [pc, #156]	@ (8000700 <SystemClock_Config+0xd4>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000664:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800066c:	2300      	movs	r3, #0
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	4b24      	ldr	r3, [pc, #144]	@ (8000704 <SystemClock_Config+0xd8>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000678:	4a22      	ldr	r2, [pc, #136]	@ (8000704 <SystemClock_Config+0xd8>)
 800067a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800067e:	6013      	str	r3, [r2, #0]
 8000680:	4b20      	ldr	r3, [pc, #128]	@ (8000704 <SystemClock_Config+0xd8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800068c:	2302      	movs	r3, #2
 800068e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000690:	2301      	movs	r3, #1
 8000692:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000694:	2310      	movs	r3, #16
 8000696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000698:	2302      	movs	r3, #2
 800069a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800069c:	2300      	movs	r3, #0
 800069e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006a0:	2310      	movs	r3, #16
 80006a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006a4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006aa:	2304      	movs	r3, #4
 80006ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006ae:	2302      	movs	r3, #2
 80006b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	f107 031c 	add.w	r3, r7, #28
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 fec4 	bl	8002448 <HAL_RCC_OscConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006c6:	f000 f87f 	bl	80007c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ca:	230f      	movs	r3, #15
 80006cc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	2302      	movs	r3, #2
 80006d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006e0:	f107 0308 	add.w	r3, r7, #8
 80006e4:	2102      	movs	r1, #2
 80006e6:	4618      	mov	r0, r3
 80006e8:	f001 fb64 	bl	8001db4 <HAL_RCC_ClockConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006f2:	f000 f869 	bl	80007c8 <Error_Handler>
  }
}
 80006f6:	bf00      	nop
 80006f8:	3750      	adds	r7, #80	@ 0x50
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40023800 	.word	0x40023800
 8000704:	40007000 	.word	0x40007000

08000708 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800070c:	4b17      	ldr	r3, [pc, #92]	@ (800076c <MX_SPI2_Init+0x64>)
 800070e:	4a18      	ldr	r2, [pc, #96]	@ (8000770 <MX_SPI2_Init+0x68>)
 8000710:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000712:	4b16      	ldr	r3, [pc, #88]	@ (800076c <MX_SPI2_Init+0x64>)
 8000714:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000718:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800071a:	4b14      	ldr	r3, [pc, #80]	@ (800076c <MX_SPI2_Init+0x64>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000720:	4b12      	ldr	r3, [pc, #72]	@ (800076c <MX_SPI2_Init+0x64>)
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000726:	4b11      	ldr	r3, [pc, #68]	@ (800076c <MX_SPI2_Init+0x64>)
 8000728:	2200      	movs	r2, #0
 800072a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800072c:	4b0f      	ldr	r3, [pc, #60]	@ (800076c <MX_SPI2_Init+0x64>)
 800072e:	2200      	movs	r2, #0
 8000730:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000732:	4b0e      	ldr	r3, [pc, #56]	@ (800076c <MX_SPI2_Init+0x64>)
 8000734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000738:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800073a:	4b0c      	ldr	r3, [pc, #48]	@ (800076c <MX_SPI2_Init+0x64>)
 800073c:	2200      	movs	r2, #0
 800073e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000740:	4b0a      	ldr	r3, [pc, #40]	@ (800076c <MX_SPI2_Init+0x64>)
 8000742:	2200      	movs	r2, #0
 8000744:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000746:	4b09      	ldr	r3, [pc, #36]	@ (800076c <MX_SPI2_Init+0x64>)
 8000748:	2200      	movs	r2, #0
 800074a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800074c:	4b07      	ldr	r3, [pc, #28]	@ (800076c <MX_SPI2_Init+0x64>)
 800074e:	2200      	movs	r2, #0
 8000750:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000752:	4b06      	ldr	r3, [pc, #24]	@ (800076c <MX_SPI2_Init+0x64>)
 8000754:	220a      	movs	r2, #10
 8000756:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000758:	4804      	ldr	r0, [pc, #16]	@ (800076c <MX_SPI2_Init+0x64>)
 800075a:	f002 f913 	bl	8002984 <HAL_SPI_Init>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000764:	f000 f830 	bl	80007c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000768:	bf00      	nop
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000120 	.word	0x20000120
 8000770:	40003800 	.word	0x40003800

08000774 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <MX_USART2_UART_Init+0x4c>)
 800077a:	4a12      	ldr	r2, [pc, #72]	@ (80007c4 <MX_USART2_UART_Init+0x50>)
 800077c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <MX_USART2_UART_Init+0x4c>)
 8000780:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000784:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000786:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <MX_USART2_UART_Init+0x4c>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800078c:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <MX_USART2_UART_Init+0x4c>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000792:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <MX_USART2_UART_Init+0x4c>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000798:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <MX_USART2_UART_Init+0x4c>)
 800079a:	220c      	movs	r2, #12
 800079c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079e:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <MX_USART2_UART_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <MX_USART2_UART_Init+0x4c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007aa:	4805      	ldr	r0, [pc, #20]	@ (80007c0 <MX_USART2_UART_Init+0x4c>)
 80007ac:	f002 fcb2 	bl	8003114 <HAL_UART_Init>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007b6:	f000 f807 	bl	80007c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	20000178 	.word	0x20000178
 80007c4:	40004400 	.word	0x40004400

080007c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007cc:	b672      	cpsid	i
}
 80007ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <Error_Handler+0x8>

080007d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <HAL_MspInit+0x4c>)
 80007e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007e2:	4a0f      	ldr	r2, [pc, #60]	@ (8000820 <HAL_MspInit+0x4c>)
 80007e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80007ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000820 <HAL_MspInit+0x4c>)
 80007ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	603b      	str	r3, [r7, #0]
 80007fa:	4b09      	ldr	r3, [pc, #36]	@ (8000820 <HAL_MspInit+0x4c>)
 80007fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007fe:	4a08      	ldr	r2, [pc, #32]	@ (8000820 <HAL_MspInit+0x4c>)
 8000800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000804:	6413      	str	r3, [r2, #64]	@ 0x40
 8000806:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <HAL_MspInit+0x4c>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800080e:	603b      	str	r3, [r7, #0]
 8000810:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000812:	2007      	movs	r0, #7
 8000814:	f001 f8a4 	bl	8001960 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000818:	bf00      	nop
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40023800 	.word	0x40023800

08000824 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08a      	sub	sp, #40	@ 0x28
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082c:	f107 0314 	add.w	r3, r7, #20
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a2c      	ldr	r2, [pc, #176]	@ (80008f4 <HAL_SPI_MspInit+0xd0>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d152      	bne.n	80008ec <HAL_SPI_MspInit+0xc8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	613b      	str	r3, [r7, #16]
 800084a:	4b2b      	ldr	r3, [pc, #172]	@ (80008f8 <HAL_SPI_MspInit+0xd4>)
 800084c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084e:	4a2a      	ldr	r2, [pc, #168]	@ (80008f8 <HAL_SPI_MspInit+0xd4>)
 8000850:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000854:	6413      	str	r3, [r2, #64]	@ 0x40
 8000856:	4b28      	ldr	r3, [pc, #160]	@ (80008f8 <HAL_SPI_MspInit+0xd4>)
 8000858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800085e:	613b      	str	r3, [r7, #16]
 8000860:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	4b24      	ldr	r3, [pc, #144]	@ (80008f8 <HAL_SPI_MspInit+0xd4>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	4a23      	ldr	r2, [pc, #140]	@ (80008f8 <HAL_SPI_MspInit+0xd4>)
 800086c:	f043 0304 	orr.w	r3, r3, #4
 8000870:	6313      	str	r3, [r2, #48]	@ 0x30
 8000872:	4b21      	ldr	r3, [pc, #132]	@ (80008f8 <HAL_SPI_MspInit+0xd4>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	f003 0304 	and.w	r3, r3, #4
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	60bb      	str	r3, [r7, #8]
 8000882:	4b1d      	ldr	r3, [pc, #116]	@ (80008f8 <HAL_SPI_MspInit+0xd4>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	4a1c      	ldr	r2, [pc, #112]	@ (80008f8 <HAL_SPI_MspInit+0xd4>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	6313      	str	r3, [r2, #48]	@ 0x30
 800088e:	4b1a      	ldr	r3, [pc, #104]	@ (80008f8 <HAL_SPI_MspInit+0xd4>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	60bb      	str	r3, [r7, #8]
 8000898:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800089a:	2302      	movs	r3, #2
 800089c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089e:	2302      	movs	r3, #2
 80008a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a6:	2303      	movs	r3, #3
 80008a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80008aa:	2307      	movs	r3, #7
 80008ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ae:	f107 0314 	add.w	r3, r7, #20
 80008b2:	4619      	mov	r1, r3
 80008b4:	4811      	ldr	r0, [pc, #68]	@ (80008fc <HAL_SPI_MspInit+0xd8>)
 80008b6:	f001 f8b7 	bl	8001a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c0:	2302      	movs	r3, #2
 80008c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c8:	2303      	movs	r3, #3
 80008ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008cc:	2305      	movs	r3, #5
 80008ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	4619      	mov	r1, r3
 80008d6:	480a      	ldr	r0, [pc, #40]	@ (8000900 <HAL_SPI_MspInit+0xdc>)
 80008d8:	f001 f8a6 	bl	8001a28 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80008dc:	2200      	movs	r2, #0
 80008de:	2100      	movs	r1, #0
 80008e0:	2024      	movs	r0, #36	@ 0x24
 80008e2:	f001 f848 	bl	8001976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80008e6:	2024      	movs	r0, #36	@ 0x24
 80008e8:	f001 f861 	bl	80019ae <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80008ec:	bf00      	nop
 80008ee:	3728      	adds	r7, #40	@ 0x28
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40003800 	.word	0x40003800
 80008f8:	40023800 	.word	0x40023800
 80008fc:	40020800 	.word	0x40020800
 8000900:	40020400 	.word	0x40020400

08000904 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	@ 0x28
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a19      	ldr	r2, [pc, #100]	@ (8000988 <HAL_UART_MspInit+0x84>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d12b      	bne.n	800097e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	613b      	str	r3, [r7, #16]
 800092a:	4b18      	ldr	r3, [pc, #96]	@ (800098c <HAL_UART_MspInit+0x88>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092e:	4a17      	ldr	r2, [pc, #92]	@ (800098c <HAL_UART_MspInit+0x88>)
 8000930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000934:	6413      	str	r3, [r2, #64]	@ 0x40
 8000936:	4b15      	ldr	r3, [pc, #84]	@ (800098c <HAL_UART_MspInit+0x88>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800093e:	613b      	str	r3, [r7, #16]
 8000940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	4b11      	ldr	r3, [pc, #68]	@ (800098c <HAL_UART_MspInit+0x88>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	4a10      	ldr	r2, [pc, #64]	@ (800098c <HAL_UART_MspInit+0x88>)
 800094c:	f043 0301 	orr.w	r3, r3, #1
 8000950:	6313      	str	r3, [r2, #48]	@ 0x30
 8000952:	4b0e      	ldr	r3, [pc, #56]	@ (800098c <HAL_UART_MspInit+0x88>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800095e:	230c      	movs	r3, #12
 8000960:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	2302      	movs	r3, #2
 8000964:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800096a:	2303      	movs	r3, #3
 800096c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800096e:	2307      	movs	r3, #7
 8000970:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	f107 0314 	add.w	r3, r7, #20
 8000976:	4619      	mov	r1, r3
 8000978:	4805      	ldr	r0, [pc, #20]	@ (8000990 <HAL_UART_MspInit+0x8c>)
 800097a:	f001 f855 	bl	8001a28 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800097e:	bf00      	nop
 8000980:	3728      	adds	r7, #40	@ 0x28
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40004400 	.word	0x40004400
 800098c:	40023800 	.word	0x40023800
 8000990:	40020000 	.word	0x40020000

08000994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <NMI_Handler+0x4>

0800099c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <HardFault_Handler+0x4>

080009a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <MemManage_Handler+0x4>

080009ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <BusFault_Handler+0x4>

080009b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <UsageFault_Handler+0x4>

080009bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009c0:	bf00      	nop
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr

080009ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ca:	b480      	push	{r7}
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr

080009e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ea:	f000 fea5 	bl	8001738 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
	...

080009f4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80009f8:	4802      	ldr	r0, [pc, #8]	@ (8000a04 <SPI2_IRQHandler+0x10>)
 80009fa:	f002 f991 	bl	8002d20 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000120 	.word	0x20000120

08000a08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  return 1;
 8000a0c:	2301      	movs	r3, #1
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <_kill>:

int _kill(int pid, int sig)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000a22:	f002 ffcd 	bl	80039c0 <__errno>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2216      	movs	r2, #22
 8000a2a:	601a      	str	r2, [r3, #0]
  return -1;
 8000a2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <_exit>:

void _exit (int status)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000a40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000a44:	6878      	ldr	r0, [r7, #4]
 8000a46:	f7ff ffe7 	bl	8000a18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000a4a:	bf00      	nop
 8000a4c:	e7fd      	b.n	8000a4a <_exit+0x12>

08000a4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b086      	sub	sp, #24
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	60f8      	str	r0, [r7, #12]
 8000a56:	60b9      	str	r1, [r7, #8]
 8000a58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
 8000a5e:	e00a      	b.n	8000a76 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a60:	f3af 8000 	nop.w
 8000a64:	4601      	mov	r1, r0
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	1c5a      	adds	r2, r3, #1
 8000a6a:	60ba      	str	r2, [r7, #8]
 8000a6c:	b2ca      	uxtb	r2, r1
 8000a6e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	3301      	adds	r3, #1
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	697a      	ldr	r2, [r7, #20]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	dbf0      	blt.n	8000a60 <_read+0x12>
  }

  return len;
 8000a7e:	687b      	ldr	r3, [r7, #4]
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3718      	adds	r7, #24
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a94:	2300      	movs	r3, #0
 8000a96:	617b      	str	r3, [r7, #20]
 8000a98:	e009      	b.n	8000aae <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	1c5a      	adds	r2, r3, #1
 8000a9e:	60ba      	str	r2, [r7, #8]
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	617b      	str	r3, [r7, #20]
 8000aae:	697a      	ldr	r2, [r7, #20]
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	dbf1      	blt.n	8000a9a <_write+0x12>
  }
  return len;
 8000ab6:	687b      	ldr	r3, [r7, #4]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3718      	adds	r7, #24
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <_close>:

int _close(int file)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ac8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	370c      	adds	r7, #12
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr

08000ad8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ae8:	605a      	str	r2, [r3, #4]
  return 0;
 8000aea:	2300      	movs	r3, #0
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <_isatty>:

int _isatty(int file)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b00:	2301      	movs	r3, #1
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr

08000b0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	b085      	sub	sp, #20
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	60f8      	str	r0, [r7, #12]
 8000b16:	60b9      	str	r1, [r7, #8]
 8000b18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b1a:	2300      	movs	r3, #0
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	3714      	adds	r7, #20
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b30:	4a14      	ldr	r2, [pc, #80]	@ (8000b84 <_sbrk+0x5c>)
 8000b32:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <_sbrk+0x60>)
 8000b34:	1ad3      	subs	r3, r2, r3
 8000b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b3c:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <_sbrk+0x64>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d102      	bne.n	8000b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b44:	4b11      	ldr	r3, [pc, #68]	@ (8000b8c <_sbrk+0x64>)
 8000b46:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <_sbrk+0x68>)
 8000b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b4a:	4b10      	ldr	r3, [pc, #64]	@ (8000b8c <_sbrk+0x64>)
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4413      	add	r3, r2
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d207      	bcs.n	8000b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b58:	f002 ff32 	bl	80039c0 <__errno>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	220c      	movs	r2, #12
 8000b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b66:	e009      	b.n	8000b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b68:	4b08      	ldr	r3, [pc, #32]	@ (8000b8c <_sbrk+0x64>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b6e:	4b07      	ldr	r3, [pc, #28]	@ (8000b8c <_sbrk+0x64>)
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4413      	add	r3, r2
 8000b76:	4a05      	ldr	r2, [pc, #20]	@ (8000b8c <_sbrk+0x64>)
 8000b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b7a:	68fb      	ldr	r3, [r7, #12]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3718      	adds	r7, #24
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20020000 	.word	0x20020000
 8000b88:	00000400 	.word	0x00000400
 8000b8c:	200001c0 	.word	0x200001c0
 8000b90:	200003c0 	.word	0x200003c0

08000b94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b98:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <SystemInit+0x20>)
 8000b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b9e:	4a05      	ldr	r2, [pc, #20]	@ (8000bb4 <SystemInit+0x20>)
 8000ba0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ba4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bf0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000bbc:	f7ff ffea 	bl	8000b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bc0:	480c      	ldr	r0, [pc, #48]	@ (8000bf4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bc2:	490d      	ldr	r1, [pc, #52]	@ (8000bf8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bfc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bc8:	e002      	b.n	8000bd0 <LoopCopyDataInit>

08000bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bce:	3304      	adds	r3, #4

08000bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd4:	d3f9      	bcc.n	8000bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bd8:	4c0a      	ldr	r4, [pc, #40]	@ (8000c04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bdc:	e001      	b.n	8000be2 <LoopFillZerobss>

08000bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be0:	3204      	adds	r2, #4

08000be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be4:	d3fb      	bcc.n	8000bde <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000be6:	f002 fef1 	bl	80039cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bea:	f7ff fcf7 	bl	80005dc <main>
  bx  lr    
 8000bee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bf0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf8:	20000104 	.word	0x20000104
  ldr r2, =_sidata
 8000bfc:	08004780 	.word	0x08004780
  ldr r2, =_sbss
 8000c00:	20000104 	.word	0x20000104
  ldr r4, =_ebss
 8000c04:	200003c0 	.word	0x200003c0

08000c08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c08:	e7fe      	b.n	8000c08 <ADC_IRQHandler>
	...

08000c0c <board_gpio_init>:
#include "boardConfig.h"

void board_gpio_init(void){
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08a      	sub	sp, #40	@ 0x28
 8000c10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c12:	f107 0314 	add.w	r3, r7, #20
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
 8000c1e:	60da      	str	r2, [r3, #12]
 8000c20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	613b      	str	r3, [r7, #16]
 8000c26:	4b4d      	ldr	r3, [pc, #308]	@ (8000d5c <board_gpio_init+0x150>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a4c      	ldr	r2, [pc, #304]	@ (8000d5c <board_gpio_init+0x150>)
 8000c2c:	f043 0304 	orr.w	r3, r3, #4
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c32:	4b4a      	ldr	r3, [pc, #296]	@ (8000d5c <board_gpio_init+0x150>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	f003 0304 	and.w	r3, r3, #4
 8000c3a:	613b      	str	r3, [r7, #16]
 8000c3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	4b46      	ldr	r3, [pc, #280]	@ (8000d5c <board_gpio_init+0x150>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a45      	ldr	r2, [pc, #276]	@ (8000d5c <board_gpio_init+0x150>)
 8000c48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b43      	ldr	r3, [pc, #268]	@ (8000d5c <board_gpio_init+0x150>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60bb      	str	r3, [r7, #8]
 8000c5e:	4b3f      	ldr	r3, [pc, #252]	@ (8000d5c <board_gpio_init+0x150>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	4a3e      	ldr	r2, [pc, #248]	@ (8000d5c <board_gpio_init+0x150>)
 8000c64:	f043 0301 	orr.w	r3, r3, #1
 8000c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6a:	4b3c      	ldr	r3, [pc, #240]	@ (8000d5c <board_gpio_init+0x150>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	f003 0301 	and.w	r3, r3, #1
 8000c72:	60bb      	str	r3, [r7, #8]
 8000c74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c76:	2300      	movs	r3, #0
 8000c78:	607b      	str	r3, [r7, #4]
 8000c7a:	4b38      	ldr	r3, [pc, #224]	@ (8000d5c <board_gpio_init+0x150>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	4a37      	ldr	r2, [pc, #220]	@ (8000d5c <board_gpio_init+0x150>)
 8000c80:	f043 0302 	orr.w	r3, r3, #2
 8000c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c86:	4b35      	ldr	r3, [pc, #212]	@ (8000d5c <board_gpio_init+0x150>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8a:	f003 0302 	and.w	r3, r3, #2
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	2120      	movs	r1, #32
 8000c96:	4832      	ldr	r0, [pc, #200]	@ (8000d60 <board_gpio_init+0x154>)
 8000c98:	f001 f872 	bl	8001d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca2:	4830      	ldr	r0, [pc, #192]	@ (8000d64 <board_gpio_init+0x158>)
 8000ca4:	f001 f86c 	bl	8001d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ca8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cae:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4829      	ldr	r0, [pc, #164]	@ (8000d64 <board_gpio_init+0x158>)
 8000cc0:	f000 feb2 	bl	8001a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000cc4:	2320      	movs	r3, #32
 8000cc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000cd4:	f107 0314 	add.w	r3, r7, #20
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4821      	ldr	r0, [pc, #132]	@ (8000d60 <board_gpio_init+0x154>)
 8000cdc:	f000 fea4 	bl	8001a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ce0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ce4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	481a      	ldr	r0, [pc, #104]	@ (8000d64 <board_gpio_init+0x158>)
 8000cfa:	f000 fe95 	bl	8001a28 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(MAX7219_CS_GPIO_Port, MAX7219_CS_Pin, GPIO_PIN_SET);
 8000cfe:	2201      	movs	r2, #1
 8000d00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d04:	4817      	ldr	r0, [pc, #92]	@ (8000d64 <board_gpio_init+0x158>)
 8000d06:	f001 f83b 	bl	8001d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d0a:	2380      	movs	r3, #128	@ 0x80
 8000d0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d12:	2301      	movs	r3, #1
 8000d14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d16:	f107 0314 	add.w	r3, r7, #20
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4811      	ldr	r0, [pc, #68]	@ (8000d64 <board_gpio_init+0x158>)
 8000d1e:	f000 fe83 	bl	8001a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d22:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	4619      	mov	r1, r3
 8000d36:	480a      	ldr	r0, [pc, #40]	@ (8000d60 <board_gpio_init+0x154>)
 8000d38:	f000 fe76 	bl	8001a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000d3c:	2370      	movs	r3, #112	@ 0x70
 8000d3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d44:	2301      	movs	r3, #1
 8000d46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4806      	ldr	r0, [pc, #24]	@ (8000d68 <board_gpio_init+0x15c>)
 8000d50:	f000 fe6a 	bl	8001a28 <HAL_GPIO_Init>


}
 8000d54:	bf00      	nop
 8000d56:	3728      	adds	r7, #40	@ 0x28
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	40020000 	.word	0x40020000
 8000d64:	40020800 	.word	0x40020800
 8000d68:	40020400 	.word	0x40020400

08000d6c <arcadeFSM>:
ArcadeState_t arcadeState = BOOT;



void arcadeFSM(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
    switch (arcadeState){
 8000d70:	4b1a      	ldr	r3, [pc, #104]	@ (8000ddc <arcadeFSM+0x70>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b05      	cmp	r3, #5
 8000d76:	d829      	bhi.n	8000dcc <arcadeFSM+0x60>
 8000d78:	a201      	add	r2, pc, #4	@ (adr r2, 8000d80 <arcadeFSM+0x14>)
 8000d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d7e:	bf00      	nop
 8000d80:	08000d99 	.word	0x08000d99
 8000d84:	08000dd5 	.word	0x08000dd5
 8000d88:	08000dad 	.word	0x08000dad
 8000d8c:	08000dd5 	.word	0x08000dd5
 8000d90:	08000db3 	.word	0x08000db3
 8000d94:	08000dd5 	.word	0x08000dd5

        case BOOT:

		systemInit();
 8000d98:	f000 f822 	bl	8000de0 <systemInit>
		startScreen();
 8000d9c:	f000 f828 	bl	8000df0 <startScreen>
		snakeInit();
 8000da0:	f000 fb2c 	bl	80013fc <snakeInit>
		arcadeState = PLAYING;
 8000da4:	4b0d      	ldr	r3, [pc, #52]	@ (8000ddc <arcadeFSM+0x70>)
 8000da6:	2202      	movs	r2, #2
 8000da8:	701a      	strb	r2, [r3, #0]

            break;
 8000daa:	e014      	b.n	8000dd6 <arcadeFSM+0x6a>
        case MENU:

            break;

        case PLAYING:
        	snakeUpdate();
 8000dac:	f000 fc22 	bl	80015f4 <snakeUpdate>
            break;
 8000db0:	e011      	b.n	8000dd6 <arcadeFSM+0x6a>
        case PAUSED:

            break;

        case GAME_OVER:
        	fill16(1);
 8000db2:	2001      	movs	r0, #1
 8000db4:	f000 f9b0 	bl	8001118 <fill16>
        	updateDisplay16();
 8000db8:	f000 f92c 	bl	8001014 <updateDisplay16>
        	HAL_Delay(1000);
 8000dbc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000dc0:	f000 fcda 	bl	8001778 <HAL_Delay>
        	arcadeState = BOOT;
 8000dc4:	4b05      	ldr	r3, [pc, #20]	@ (8000ddc <arcadeFSM+0x70>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]

            break;
 8000dca:	e004      	b.n	8000dd6 <arcadeFSM+0x6a>
        case HSCORE:

            break;

        default:
            arcadeState = BOOT;
 8000dcc:	4b03      	ldr	r3, [pc, #12]	@ (8000ddc <arcadeFSM+0x70>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
            break;
 8000dd2:	e000      	b.n	8000dd6 <arcadeFSM+0x6a>
            break;
 8000dd4:	bf00      	nop
    }
}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200001c4 	.word	0x200001c4

08000de0 <systemInit>:

void systemInit(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
    // Inicializa el hardware necesario
	board_gpio_init();
 8000de4:	f7ff ff12 	bl	8000c0c <board_gpio_init>
	MAX7219_InitAll();
 8000de8:	f000 f82e 	bl	8000e48 <MAX7219_InitAll>
}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <startScreen>:

void startScreen(void){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0

    for(uint8_t k = 0 ; k < 20 ; k++){
 8000df6:	2300      	movs	r3, #0
 8000df8:	71fb      	strb	r3, [r7, #7]
 8000dfa:	e018      	b.n	8000e2e <startScreen+0x3e>

    	for(uint8_t x = 0; x < DISPLAY_ROWS ; x++){
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	71bb      	strb	r3, [r7, #6]
 8000e00:	e008      	b.n	8000e14 <startScreen+0x24>
        	setPixel16(x, x, 1);
 8000e02:	79b9      	ldrb	r1, [r7, #6]
 8000e04:	79bb      	ldrb	r3, [r7, #6]
 8000e06:	2201      	movs	r2, #1
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f000 f875 	bl	8000ef8 <setPixel16>
    	for(uint8_t x = 0; x < DISPLAY_ROWS ; x++){
 8000e0e:	79bb      	ldrb	r3, [r7, #6]
 8000e10:	3301      	adds	r3, #1
 8000e12:	71bb      	strb	r3, [r7, #6]
 8000e14:	79bb      	ldrb	r3, [r7, #6]
 8000e16:	2b0f      	cmp	r3, #15
 8000e18:	d9f3      	bls.n	8000e02 <startScreen+0x12>
        }
    	updateDisplay16();
 8000e1a:	f000 f8fb 	bl	8001014 <updateDisplay16>
    	shiftLeft16();
 8000e1e:	f000 f939 	bl	8001094 <shiftLeft16>
    	HAL_Delay(100);
 8000e22:	2064      	movs	r0, #100	@ 0x64
 8000e24:	f000 fca8 	bl	8001778 <HAL_Delay>
    for(uint8_t k = 0 ; k < 20 ; k++){
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	71fb      	strb	r3, [r7, #7]
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	2b13      	cmp	r3, #19
 8000e32:	d9e3      	bls.n	8000dfc <startScreen+0xc>
    }
    fill16(0);
 8000e34:	2000      	movs	r0, #0
 8000e36:	f000 f96f 	bl	8001118 <fill16>
    updateDisplay16();
 8000e3a:	f000 f8eb 	bl	8001014 <updateDisplay16>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
	...

08000e48 <MAX7219_InitAll>:
static uint8_t frameBuffer16[DISPLAY_ROWS][DISPLAY_COLS/8]; // representacion del display en RAM

// Se inicializan los 4 displays

void MAX7219_InitAll(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af02      	add	r7, sp, #8

    MAX7219_WriteRowAll(MAX7219_SHUTDOWN, 0x01, 0x01, 0x01, 0x01); // 0x0C -> Shutdown | 0x01 -> Operacion Normal
 8000e4e:	2301      	movs	r3, #1
 8000e50:	9300      	str	r3, [sp, #0]
 8000e52:	2301      	movs	r3, #1
 8000e54:	2201      	movs	r2, #1
 8000e56:	2101      	movs	r1, #1
 8000e58:	200c      	movs	r0, #12
 8000e5a:	f000 f98b 	bl	8001174 <MAX7219_WriteRowAll>

    MAX7219_WriteRowAll(MAX7219_SCAN, 0x07, 0x07, 0x07, 0x07); // 0x0B -> Escaneo del Display (filas) | 0x07 -> Habilita las 8 filas
 8000e5e:	2307      	movs	r3, #7
 8000e60:	9300      	str	r3, [sp, #0]
 8000e62:	2307      	movs	r3, #7
 8000e64:	2207      	movs	r2, #7
 8000e66:	2107      	movs	r1, #7
 8000e68:	200b      	movs	r0, #11
 8000e6a:	f000 f983 	bl	8001174 <MAX7219_WriteRowAll>

    MAX7219_WriteRowAll(MAX7219_MODE, 0x00, 0x00, 0x00, 0x00); // 0x09 -> Modo del Display (Matriz, 7 segmentos) | 0x00 -> Sin Decode (Matriz)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	2300      	movs	r3, #0
 8000e74:	2200      	movs	r2, #0
 8000e76:	2100      	movs	r1, #0
 8000e78:	2009      	movs	r0, #9
 8000e7a:	f000 f97b 	bl	8001174 <MAX7219_WriteRowAll>

    MAX7219_WriteRowAll(MAX7219_BRIGHTNESS, 0x02, 0x02, 0x02, 0x02); // 0x0A -> Brillo del Display | 0x02 -> Configurable de 0 a 15 (PWM)
 8000e7e:	2302      	movs	r3, #2
 8000e80:	9300      	str	r3, [sp, #0]
 8000e82:	2302      	movs	r3, #2
 8000e84:	2202      	movs	r2, #2
 8000e86:	2102      	movs	r1, #2
 8000e88:	200a      	movs	r0, #10
 8000e8a:	f000 f973 	bl	8001174 <MAX7219_WriteRowAll>

    MAX7219_WriteRowAll(MAX7219_TEST, 0x00, 0x00, 0x00, 0x00); // 0x0F -> Test del Display | 0x00 -> Test Apagado
 8000e8e:	2300      	movs	r3, #0
 8000e90:	9300      	str	r3, [sp, #0]
 8000e92:	2300      	movs	r3, #0
 8000e94:	2200      	movs	r2, #0
 8000e96:	2100      	movs	r1, #0
 8000e98:	200f      	movs	r0, #15
 8000e9a:	f000 f96b 	bl	8001174 <MAX7219_WriteRowAll>

    // Limpia la pantalla
    for (uint8_t row = 1; row <= MAX7219_ROWS; row++) {
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	71fb      	strb	r3, [r7, #7]
 8000ea2:	e00a      	b.n	8000eba <MAX7219_InitAll+0x72>
        MAX7219_WriteRowAll(row, 0xFF, 0xFF, 0xFF, 0xFF);
 8000ea4:	79f8      	ldrb	r0, [r7, #7]
 8000ea6:	23ff      	movs	r3, #255	@ 0xff
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	23ff      	movs	r3, #255	@ 0xff
 8000eac:	22ff      	movs	r2, #255	@ 0xff
 8000eae:	21ff      	movs	r1, #255	@ 0xff
 8000eb0:	f000 f960 	bl	8001174 <MAX7219_WriteRowAll>
    for (uint8_t row = 1; row <= MAX7219_ROWS; row++) {
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	71fb      	strb	r3, [r7, #7]
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2b08      	cmp	r3, #8
 8000ebe:	d9f1      	bls.n	8000ea4 <MAX7219_InitAll+0x5c>
    }

    // Limpia el frameBuffer
    for (uint8_t row = 0; row < DISPLAY_ROWS ; row++){
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	71bb      	strb	r3, [r7, #6]
 8000ec4:	e00d      	b.n	8000ee2 <MAX7219_InitAll+0x9a>
    	frameBuffer16[row][0] = 0;
 8000ec6:	79bb      	ldrb	r3, [r7, #6]
 8000ec8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef4 <MAX7219_InitAll+0xac>)
 8000eca:	2100      	movs	r1, #0
 8000ecc:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
    	frameBuffer16[row][1] = 0;
 8000ed0:	79bb      	ldrb	r3, [r7, #6]
 8000ed2:	4a08      	ldr	r2, [pc, #32]	@ (8000ef4 <MAX7219_InitAll+0xac>)
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	4413      	add	r3, r2
 8000ed8:	2200      	movs	r2, #0
 8000eda:	705a      	strb	r2, [r3, #1]
    for (uint8_t row = 0; row < DISPLAY_ROWS ; row++){
 8000edc:	79bb      	ldrb	r3, [r7, #6]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	71bb      	strb	r3, [r7, #6]
 8000ee2:	79bb      	ldrb	r3, [r7, #6]
 8000ee4:	2b0f      	cmp	r3, #15
 8000ee6:	d9ee      	bls.n	8000ec6 <MAX7219_InitAll+0x7e>
    }
}
 8000ee8:	bf00      	nop
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	200001c8 	.word	0x200001c8

08000ef8 <setPixel16>:


// enciende o apaga un pixel de la matriz
void setPixel16(uint8_t x, uint8_t y, bool on) {
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
 8000f02:	460b      	mov	r3, r1
 8000f04:	71bb      	strb	r3, [r7, #6]
 8000f06:	4613      	mov	r3, r2
 8000f08:	717b      	strb	r3, [r7, #5]
    if (x >= DISPLAY_COLS || y >= DISPLAY_ROWS) return;  // fuera de rango
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	2b0f      	cmp	r3, #15
 8000f0e:	d840      	bhi.n	8000f92 <setPixel16+0x9a>
 8000f10:	79bb      	ldrb	r3, [r7, #6]
 8000f12:	2b0f      	cmp	r3, #15
 8000f14:	d83d      	bhi.n	8000f92 <setPixel16+0x9a>

    uint8_t byteIndex = x / 8;       // 0 o 1
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	08db      	lsrs	r3, r3, #3
 8000f1a:	73fb      	strb	r3, [r7, #15]
    uint8_t bitIndex  = x % 8;       // 0 a 7
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	73bb      	strb	r3, [r7, #14]

    if (on)
 8000f24:	797b      	ldrb	r3, [r7, #5]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d018      	beq.n	8000f5c <setPixel16+0x64>
        frameBuffer16[y][byteIndex] |=  (1 << bitIndex);
 8000f2a:	79ba      	ldrb	r2, [r7, #6]
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
 8000f2e:	491c      	ldr	r1, [pc, #112]	@ (8000fa0 <setPixel16+0xa8>)
 8000f30:	0052      	lsls	r2, r2, #1
 8000f32:	440a      	add	r2, r1
 8000f34:	4413      	add	r3, r2
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b25a      	sxtb	r2, r3
 8000f3a:	7bbb      	ldrb	r3, [r7, #14]
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f42:	b25b      	sxtb	r3, r3
 8000f44:	4313      	orrs	r3, r2
 8000f46:	b259      	sxtb	r1, r3
 8000f48:	79ba      	ldrb	r2, [r7, #6]
 8000f4a:	7bfb      	ldrb	r3, [r7, #15]
 8000f4c:	b2c8      	uxtb	r0, r1
 8000f4e:	4914      	ldr	r1, [pc, #80]	@ (8000fa0 <setPixel16+0xa8>)
 8000f50:	0052      	lsls	r2, r2, #1
 8000f52:	440a      	add	r2, r1
 8000f54:	4413      	add	r3, r2
 8000f56:	4602      	mov	r2, r0
 8000f58:	701a      	strb	r2, [r3, #0]
 8000f5a:	e01b      	b.n	8000f94 <setPixel16+0x9c>
    else
        frameBuffer16[y][byteIndex] &= ~(1 << bitIndex);
 8000f5c:	79ba      	ldrb	r2, [r7, #6]
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	490f      	ldr	r1, [pc, #60]	@ (8000fa0 <setPixel16+0xa8>)
 8000f62:	0052      	lsls	r2, r2, #1
 8000f64:	440a      	add	r2, r1
 8000f66:	4413      	add	r3, r2
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	b25a      	sxtb	r2, r3
 8000f6c:	7bbb      	ldrb	r3, [r7, #14]
 8000f6e:	2101      	movs	r1, #1
 8000f70:	fa01 f303 	lsl.w	r3, r1, r3
 8000f74:	b25b      	sxtb	r3, r3
 8000f76:	43db      	mvns	r3, r3
 8000f78:	b25b      	sxtb	r3, r3
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	b259      	sxtb	r1, r3
 8000f7e:	79ba      	ldrb	r2, [r7, #6]
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	b2c8      	uxtb	r0, r1
 8000f84:	4906      	ldr	r1, [pc, #24]	@ (8000fa0 <setPixel16+0xa8>)
 8000f86:	0052      	lsls	r2, r2, #1
 8000f88:	440a      	add	r2, r1
 8000f8a:	4413      	add	r3, r2
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	701a      	strb	r2, [r3, #0]
 8000f90:	e000      	b.n	8000f94 <setPixel16+0x9c>
    if (x >= DISPLAY_COLS || y >= DISPLAY_ROWS) return;  // fuera de rango
 8000f92:	bf00      	nop
}
 8000f94:	3714      	adds	r7, #20
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	200001c8 	.word	0x200001c8

08000fa4 <reverseBits>:

// funcion auxiliar para "dar vuelta" los displays de abajo
static uint8_t reverseBits(uint8_t b) {
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
    b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	091b      	lsrs	r3, r3, #4
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	b25a      	sxtb	r2, r3
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	011b      	lsls	r3, r3, #4
 8000fbc:	b25b      	sxtb	r3, r3
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	71fb      	strb	r3, [r7, #7]
    b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	109b      	asrs	r3, r3, #2
 8000fc8:	b25b      	sxtb	r3, r3
 8000fca:	f003 0333 	and.w	r3, r3, #51	@ 0x33
 8000fce:	b25a      	sxtb	r2, r3
 8000fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	b25b      	sxtb	r3, r3
 8000fd8:	f023 0333 	bic.w	r3, r3, #51	@ 0x33
 8000fdc:	b25b      	sxtb	r3, r3
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	b25b      	sxtb	r3, r3
 8000fe2:	71fb      	strb	r3, [r7, #7]
    b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	105b      	asrs	r3, r3, #1
 8000fe8:	b25b      	sxtb	r3, r3
 8000fea:	f003 0355 	and.w	r3, r3, #85	@ 0x55
 8000fee:	b25a      	sxtb	r2, r3
 8000ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	b25b      	sxtb	r3, r3
 8000ff8:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8000ffc:	b25b      	sxtb	r3, r3
 8000ffe:	4313      	orrs	r3, r2
 8001000:	b25b      	sxtb	r3, r3
 8001002:	71fb      	strb	r3, [r7, #7]
    return b;
 8001004:	79fb      	ldrb	r3, [r7, #7]
}
 8001006:	4618      	mov	r0, r3
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
	...

08001014 <updateDisplay16>:

// actualiza el display con lo que hay en el frameBuffer
void updateDisplay16(void)
{
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b085      	sub	sp, #20
 8001018:	af02      	add	r7, sp, #8
    for (uint8_t y = 0; y < 8; y++) {
 800101a:	2300      	movs	r3, #0
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	e02f      	b.n	8001080 <updateDisplay16+0x6c>
        uint8_t TL = frameBuffer16[y][1];
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	4a1b      	ldr	r2, [pc, #108]	@ (8001090 <updateDisplay16+0x7c>)
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	4413      	add	r3, r2
 8001028:	785b      	ldrb	r3, [r3, #1]
 800102a:	71bb      	strb	r3, [r7, #6]
        uint8_t TR = frameBuffer16[y][0];
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	4a18      	ldr	r2, [pc, #96]	@ (8001090 <updateDisplay16+0x7c>)
 8001030:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001034:	717b      	strb	r3, [r7, #5]
        uint8_t BL = reverseBits(frameBuffer16[15-y][1]);
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	f1c3 030f 	rsb	r3, r3, #15
 800103c:	4a14      	ldr	r2, [pc, #80]	@ (8001090 <updateDisplay16+0x7c>)
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	4413      	add	r3, r2
 8001042:	785b      	ldrb	r3, [r3, #1]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ffad 	bl	8000fa4 <reverseBits>
 800104a:	4603      	mov	r3, r0
 800104c:	713b      	strb	r3, [r7, #4]
        uint8_t BR = reverseBits(frameBuffer16[15-y][0]);
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	f1c3 030f 	rsb	r3, r3, #15
 8001054:	4a0e      	ldr	r2, [pc, #56]	@ (8001090 <updateDisplay16+0x7c>)
 8001056:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ffa2 	bl	8000fa4 <reverseBits>
 8001060:	4603      	mov	r3, r0
 8001062:	70fb      	strb	r3, [r7, #3]

        MAX7219_WriteRowAll(y + 1, TR, TL, BL, BR);
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	3301      	adds	r3, #1
 8001068:	b2d8      	uxtb	r0, r3
 800106a:	793c      	ldrb	r4, [r7, #4]
 800106c:	79ba      	ldrb	r2, [r7, #6]
 800106e:	7979      	ldrb	r1, [r7, #5]
 8001070:	78fb      	ldrb	r3, [r7, #3]
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	4623      	mov	r3, r4
 8001076:	f000 f87d 	bl	8001174 <MAX7219_WriteRowAll>
    for (uint8_t y = 0; y < 8; y++) {
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	3301      	adds	r3, #1
 800107e:	71fb      	strb	r3, [r7, #7]
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	2b07      	cmp	r3, #7
 8001084:	d9cc      	bls.n	8001020 <updateDisplay16+0xc>
    }
}
 8001086:	bf00      	nop
 8001088:	bf00      	nop
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	bd90      	pop	{r4, r7, pc}
 8001090:	200001c8 	.word	0x200001c8

08001094 <shiftLeft16>:

// desplaza lo que hay en el frameBuffer una posicion a la izquierda
void shiftLeft16(void){
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0

	for(uint8_t y = 0 ; y < DISPLAY_ROWS ; y++){
 800109a:	2300      	movs	r3, #0
 800109c:	71fb      	strb	r3, [r7, #7]
 800109e:	e02e      	b.n	80010fe <shiftLeft16+0x6a>

		uint16_t combined = ((uint16_t)frameBuffer16[y][0] << 8) | frameBuffer16[y][1];
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001114 <shiftLeft16+0x80>)
 80010a4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80010a8:	b21b      	sxth	r3, r3
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	4918      	ldr	r1, [pc, #96]	@ (8001114 <shiftLeft16+0x80>)
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	440b      	add	r3, r1
 80010b6:	785b      	ldrb	r3, [r3, #1]
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	4313      	orrs	r3, r2
 80010bc:	b21b      	sxth	r3, r3
 80010be:	80bb      	strh	r3, [r7, #4]

		uint16_t msb = (combined & 0x8000) >> 15;
 80010c0:	88bb      	ldrh	r3, [r7, #4]
 80010c2:	0bdb      	lsrs	r3, r3, #15
 80010c4:	807b      	strh	r3, [r7, #2]

		combined = (combined << 1) | msb;
 80010c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	80bb      	strh	r3, [r7, #4]

		frameBuffer16[y][0] =  combined >> 8 & 0xFF;
 80010d8:	88bb      	ldrh	r3, [r7, #4]
 80010da:	0a1b      	lsrs	r3, r3, #8
 80010dc:	b29a      	uxth	r2, r3
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	b2d1      	uxtb	r1, r2
 80010e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001114 <shiftLeft16+0x80>)
 80010e4:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
		frameBuffer16[y][1] =  combined & 0xFF;
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	88ba      	ldrh	r2, [r7, #4]
 80010ec:	b2d1      	uxtb	r1, r2
 80010ee:	4a09      	ldr	r2, [pc, #36]	@ (8001114 <shiftLeft16+0x80>)
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	4413      	add	r3, r2
 80010f4:	460a      	mov	r2, r1
 80010f6:	705a      	strb	r2, [r3, #1]
	for(uint8_t y = 0 ; y < DISPLAY_ROWS ; y++){
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	3301      	adds	r3, #1
 80010fc:	71fb      	strb	r3, [r7, #7]
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	2b0f      	cmp	r3, #15
 8001102:	d9cd      	bls.n	80010a0 <shiftLeft16+0xc>
	}
}
 8001104:	bf00      	nop
 8001106:	bf00      	nop
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	200001c8 	.word	0x200001c8

08001118 <fill16>:
        }
    }
}

void fill16(bool on)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
    memset(frameBuffer16, on ? 0xFF : 0x00, sizeof(frameBuffer16));
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <fill16+0x14>
 8001128:	23ff      	movs	r3, #255	@ 0xff
 800112a:	e000      	b.n	800112e <fill16+0x16>
 800112c:	2300      	movs	r3, #0
 800112e:	2220      	movs	r2, #32
 8001130:	4619      	mov	r1, r3
 8001132:	4803      	ldr	r0, [pc, #12]	@ (8001140 <fill16+0x28>)
 8001134:	f002 fbf5 	bl	8003922 <memset>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200001c8 	.word	0x200001c8

08001144 <MAX7219_Select>:
#include "max7219_port_stm32.h"
#include "boardConfig.h"

static void MAX7219_Select(void)   { HAL_GPIO_WritePin(MAX7219_CS_GPIO_Port, MAX7219_CS_Pin, GPIO_PIN_RESET); }
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
 8001148:	2200      	movs	r2, #0
 800114a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800114e:	4802      	ldr	r0, [pc, #8]	@ (8001158 <MAX7219_Select+0x14>)
 8001150:	f000 fe16 	bl	8001d80 <HAL_GPIO_WritePin>
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40020800 	.word	0x40020800

0800115c <MAX7219_Deselect>:
static void MAX7219_Deselect(void) { HAL_GPIO_WritePin(MAX7219_CS_GPIO_Port, MAX7219_CS_Pin, GPIO_PIN_SET); }
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
 8001160:	2201      	movs	r2, #1
 8001162:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001166:	4802      	ldr	r0, [pc, #8]	@ (8001170 <MAX7219_Deselect+0x14>)
 8001168:	f000 fe0a 	bl	8001d80 <HAL_GPIO_WritePin>
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40020800 	.word	0x40020800

08001174 <MAX7219_WriteRowAll>:

void MAX7219_WriteRowAll(uint8_t row, uint8_t TR, uint8_t TL, uint8_t BL, uint8_t BR)
{
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	4604      	mov	r4, r0
 800117c:	4608      	mov	r0, r1
 800117e:	4611      	mov	r1, r2
 8001180:	461a      	mov	r2, r3
 8001182:	4623      	mov	r3, r4
 8001184:	71fb      	strb	r3, [r7, #7]
 8001186:	4603      	mov	r3, r0
 8001188:	71bb      	strb	r3, [r7, #6]
 800118a:	460b      	mov	r3, r1
 800118c:	717b      	strb	r3, [r7, #5]
 800118e:	4613      	mov	r3, r2
 8001190:	713b      	strb	r3, [r7, #4]
    // Record: el primer par de bytes que mandamos termina en el mdulo ms LEJANO (BL)
    uint8_t frame[8] = {
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	723b      	strb	r3, [r7, #8]
 8001196:	f897 3020 	ldrb.w	r3, [r7, #32]
 800119a:	727b      	strb	r3, [r7, #9]
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	72bb      	strb	r3, [r7, #10]
 80011a0:	793b      	ldrb	r3, [r7, #4]
 80011a2:	72fb      	strb	r3, [r7, #11]
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	733b      	strb	r3, [r7, #12]
 80011a8:	797b      	ldrb	r3, [r7, #5]
 80011aa:	737b      	strb	r3, [r7, #13]
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	73bb      	strb	r3, [r7, #14]
 80011b0:	79bb      	ldrb	r3, [r7, #6]
 80011b2:	73fb      	strb	r3, [r7, #15]
        row, BL,   // Display 3
        row, TL,   // Display 2
        row, TR    // Display 1 (ms cercano al micro)
    };

    MAX7219_Select();
 80011b4:	f7ff ffc6 	bl	8001144 <MAX7219_Select>
    HAL_SPI_Transmit(&hspi2, frame, sizeof(frame), HAL_MAX_DELAY);
 80011b8:	f107 0108 	add.w	r1, r7, #8
 80011bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011c0:	2208      	movs	r2, #8
 80011c2:	4804      	ldr	r0, [pc, #16]	@ (80011d4 <MAX7219_WriteRowAll+0x60>)
 80011c4:	f001 fc67 	bl	8002a96 <HAL_SPI_Transmit>
    MAX7219_Deselect();
 80011c8:	f7ff ffc8 	bl	800115c <MAX7219_Deselect>
}
 80011cc:	bf00      	nop
 80011ce:	3714      	adds	r7, #20
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd90      	pop	{r4, r7, pc}
 80011d4:	20000120 	.word	0x20000120

080011d8 <delayInit>:

static bool_t delayIsRunning(delay_t * delay){
	return delay->running;
}

void delayInit(delay_t * delay, tick_t duration){
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]

	delay->duration = duration;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	605a      	str	r2, [r3, #4]
	delay->running = false;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2200      	movs	r2, #0
 80011ec:	721a      	strb	r2, [r3, #8]

}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr

080011fa <delayRead>:

bool_t delayRead(delay_t * delay){
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]

	if (delay->running == false){
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	7a1b      	ldrb	r3, [r3, #8]
 8001206:	f083 0301 	eor.w	r3, r3, #1
 800120a:	b2db      	uxtb	r3, r3
 800120c:	2b00      	cmp	r3, #0
 800120e:	d007      	beq.n	8001220 <delayRead+0x26>
		delay->startTime = HAL_GetTick();
 8001210:	f000 faa6 	bl	8001760 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	601a      	str	r2, [r3, #0]
		delay->running = true;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2201      	movs	r2, #1
 800121e:	721a      	strb	r2, [r3, #8]
	}

	if ((delay->running == true) && (HAL_GetTick() - delay->startTime > delay->duration)){
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	7a1b      	ldrb	r3, [r3, #8]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d00e      	beq.n	8001246 <delayRead+0x4c>
 8001228:	f000 fa9a 	bl	8001760 <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	1ad2      	subs	r2, r2, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	429a      	cmp	r2, r3
 800123a:	d904      	bls.n	8001246 <delayRead+0x4c>

		delay->running = false;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2200      	movs	r2, #0
 8001240:	721a      	strb	r2, [r3, #8]
		return true; //si paso el tiempo devuelve "true"
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <delayRead+0x4e>

	}else{
		return false; //si aun no paso el tiempo devuelve "false"
 8001246:	2300      	movs	r3, #0
	}
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <debounceFSM_init>:
		delay->duration = duration;
	}
}

// debounceFSM_init carga el estado inicial en BUTTON_UP
void debounceFSM_init(button_t * btn){
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	btn -> state = BUTTON_UP;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	719a      	strb	r2, [r3, #6]
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
	...

0800126c <debounceFSM_update>:

// debounceFSM_update maneja los cambios de estado
void debounceFSM_update(button_t * btn){
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]

	bool pin = HAL_GPIO_ReadPin(btn -> port, btn -> pin); // lee el estado del pin
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	889b      	ldrh	r3, [r3, #4]
 800127c:	4619      	mov	r1, r3
 800127e:	4610      	mov	r0, r2
 8001280:	f000 fd66 	bl	8001d50 <HAL_GPIO_ReadPin>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	bf14      	ite	ne
 800128a:	2301      	movne	r3, #1
 800128c:	2300      	moveq	r3, #0
 800128e:	73fb      	strb	r3, [r7, #15]

	switch(btn -> state){
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	799b      	ldrb	r3, [r3, #6]
 8001294:	2b03      	cmp	r3, #3
 8001296:	d87c      	bhi.n	8001392 <debounceFSM_update+0x126>
 8001298:	a201      	add	r2, pc, #4	@ (adr r2, 80012a0 <debounceFSM_update+0x34>)
 800129a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129e:	bf00      	nop
 80012a0:	080012b1 	.word	0x080012b1
 80012a4:	080012dd 	.word	0x080012dd
 80012a8:	0800132b 	.word	0x0800132b
 80012ac:	08001351 	.word	0x08001351
		case BUTTON_UP:

			if(!pin){
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	f083 0301 	eor.w	r3, r3, #1
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d06e      	beq.n	800139a <debounceFSM_update+0x12e>
				btn -> state = BUTTON_FALLING;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2201      	movs	r2, #1
 80012c0:	719a      	strb	r2, [r3, #6]
				delayInit(&btn->delay,debounceDelay);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	3308      	adds	r3, #8
 80012c6:	2228      	movs	r2, #40	@ 0x28
 80012c8:	4611      	mov	r1, r2
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff ff84 	bl	80011d8 <delayInit>
				delayRead(&btn->delay);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3308      	adds	r3, #8
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff90 	bl	80011fa <delayRead>
			}
			break;
 80012da:	e05e      	b.n	800139a <debounceFSM_update+0x12e>

		case BUTTON_FALLING:

			if(delayRead(&btn->delay)==true){
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3308      	adds	r3, #8
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff ff8a 	bl	80011fa <delayRead>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d058      	beq.n	800139e <debounceFSM_update+0x132>
				bool pin = HAL_GPIO_ReadPin(btn -> port, btn -> pin);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	889b      	ldrh	r3, [r3, #4]
 80012f4:	4619      	mov	r1, r3
 80012f6:	4610      	mov	r0, r2
 80012f8:	f000 fd2a 	bl	8001d50 <HAL_GPIO_ReadPin>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	bf14      	ite	ne
 8001302:	2301      	movne	r3, #1
 8001304:	2300      	moveq	r3, #0
 8001306:	737b      	strb	r3, [r7, #13]
				if(!pin){										// si paso el tiempo y el boton continua apretado, se enciende el LED y cambia al estado BUTTON_DOWN
 8001308:	7b7b      	ldrb	r3, [r7, #13]
 800130a:	f083 0301 	eor.w	r3, r3, #1
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b00      	cmp	r3, #0
 8001312:	d006      	beq.n	8001322 <debounceFSM_update+0xb6>
					btn->pressed = true; 						// buttonState se hace true cuando se confirma que el boton esta presionado
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2201      	movs	r2, #1
 8001318:	751a      	strb	r2, [r3, #20]
					btn -> state = BUTTON_DOWN;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2202      	movs	r2, #2
 800131e:	719a      	strb	r2, [r3, #6]
				}else{btn -> state = BUTTON_UP;}
			}

			break;
 8001320:	e03d      	b.n	800139e <debounceFSM_update+0x132>
				}else{btn -> state = BUTTON_UP;}
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2200      	movs	r2, #0
 8001326:	719a      	strb	r2, [r3, #6]
			break;
 8001328:	e039      	b.n	800139e <debounceFSM_update+0x132>

		case BUTTON_DOWN:

			if(pin){
 800132a:	7bfb      	ldrb	r3, [r7, #15]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d038      	beq.n	80013a2 <debounceFSM_update+0x136>
				btn -> state = BUTTON_RAISING;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2203      	movs	r2, #3
 8001334:	719a      	strb	r2, [r3, #6]
				delayInit(&btn->delay,debounceDelay);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	3308      	adds	r3, #8
 800133a:	2228      	movs	r2, #40	@ 0x28
 800133c:	4611      	mov	r1, r2
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff ff4a 	bl	80011d8 <delayInit>
				delayRead(&btn->delay);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3308      	adds	r3, #8
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff ff56 	bl	80011fa <delayRead>
			}

			break;
 800134e:	e028      	b.n	80013a2 <debounceFSM_update+0x136>

		case BUTTON_RAISING:

			if(delayRead(&btn->delay)==true){
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3308      	adds	r3, #8
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff ff50 	bl	80011fa <delayRead>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d022      	beq.n	80013a6 <debounceFSM_update+0x13a>
				bool pin = HAL_GPIO_ReadPin(btn -> port, btn -> pin);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	889b      	ldrh	r3, [r3, #4]
 8001368:	4619      	mov	r1, r3
 800136a:	4610      	mov	r0, r2
 800136c:	f000 fcf0 	bl	8001d50 <HAL_GPIO_ReadPin>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	bf14      	ite	ne
 8001376:	2301      	movne	r3, #1
 8001378:	2300      	moveq	r3, #0
 800137a:	73bb      	strb	r3, [r7, #14]
				if(pin){										// si paso el tiempo y el boton continua suelto, se apaga el LED y cambia al estado BUTTON_UP
 800137c:	7bbb      	ldrb	r3, [r7, #14]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <debounceFSM_update+0x11e>
					btn -> state = BUTTON_UP;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2200      	movs	r2, #0
 8001386:	719a      	strb	r2, [r3, #6]
				}else{
					btn -> state = BUTTON_DOWN;
				}
			}

			break;
 8001388:	e00d      	b.n	80013a6 <debounceFSM_update+0x13a>
					btn -> state = BUTTON_DOWN;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2202      	movs	r2, #2
 800138e:	719a      	strb	r2, [r3, #6]
			break;
 8001390:	e009      	b.n	80013a6 <debounceFSM_update+0x13a>

		default:
			debounceFSM_init(btn);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff ff5c 	bl	8001250 <debounceFSM_init>
			break;
 8001398:	e006      	b.n	80013a8 <debounceFSM_update+0x13c>
			break;
 800139a:	bf00      	nop
 800139c:	e004      	b.n	80013a8 <debounceFSM_update+0x13c>
			break;
 800139e:	bf00      	nop
 80013a0:	e002      	b.n	80013a8 <debounceFSM_update+0x13c>
			break;
 80013a2:	bf00      	nop
 80013a4:	e000      	b.n	80013a8 <debounceFSM_update+0x13c>
			break;
 80013a6:	bf00      	nop
	}
}
 80013a8:	bf00      	nop
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <readKey>:

bool readKey(uint8_t i){												// readKey es una funcion publica a la que se le puede consultar por el estado del boton
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
	if(buttons[i].pressed){
 80013ba:	79fa      	ldrb	r2, [r7, #7]
 80013bc:	490e      	ldr	r1, [pc, #56]	@ (80013f8 <readKey+0x48>)
 80013be:	4613      	mov	r3, r2
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	4413      	add	r3, r2
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	440b      	add	r3, r1
 80013c8:	3314      	adds	r3, #20
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d00b      	beq.n	80013e8 <readKey+0x38>
		buttons[i].pressed = false;
 80013d0:	79fa      	ldrb	r2, [r7, #7]
 80013d2:	4909      	ldr	r1, [pc, #36]	@ (80013f8 <readKey+0x48>)
 80013d4:	4613      	mov	r3, r2
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	4413      	add	r3, r2
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	440b      	add	r3, r1
 80013de:	3314      	adds	r3, #20
 80013e0:	2200      	movs	r2, #0
 80013e2:	701a      	strb	r2, [r3, #0]
		return true;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e000      	b.n	80013ea <readKey+0x3a>
	}else{
		return false;
 80013e8:	2300      	movs	r3, #0
	}
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	20000004 	.word	0x20000004

080013fc <snakeInit>:

static delay_t snakeSpeed = {0,250,false};

extern ArcadeState_t arcadeState;

void snakeInit(void) {
 80013fc:	b590      	push	{r4, r7, lr}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0

	delayInit(&snakeSpeed, 120);
 8001402:	2178      	movs	r1, #120	@ 0x78
 8001404:	481a      	ldr	r0, [pc, #104]	@ (8001470 <snakeInit+0x74>)
 8001406:	f7ff fee7 	bl	80011d8 <delayInit>

    snake.length = 3;
 800140a:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <snakeInit+0x78>)
 800140c:	2203      	movs	r2, #3
 800140e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    snake.dir = UP;
 8001412:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <snakeInit+0x78>)
 8001414:	2200      	movs	r2, #0
 8001416:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    snake.body[0] = (PositionXY_t){8, 8};
 800141a:	4a16      	ldr	r2, [pc, #88]	@ (8001474 <snakeInit+0x78>)
 800141c:	4b16      	ldr	r3, [pc, #88]	@ (8001478 <snakeInit+0x7c>)
 800141e:	881b      	ldrh	r3, [r3, #0]
 8001420:	8013      	strh	r3, [r2, #0]
    snake.body[1] = (PositionXY_t){7, 8};
 8001422:	4a14      	ldr	r2, [pc, #80]	@ (8001474 <snakeInit+0x78>)
 8001424:	4b15      	ldr	r3, [pc, #84]	@ (800147c <snakeInit+0x80>)
 8001426:	881b      	ldrh	r3, [r3, #0]
 8001428:	8053      	strh	r3, [r2, #2]
    snake.body[2] = (PositionXY_t){6, 8};
 800142a:	4a12      	ldr	r2, [pc, #72]	@ (8001474 <snakeInit+0x78>)
 800142c:	4b14      	ldr	r3, [pc, #80]	@ (8001480 <snakeInit+0x84>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	8093      	strh	r3, [r2, #4]
    food.pos = (PositionXY_t){rand() % 16,rand() % 16};
 8001432:	f002 f933 	bl	800369c <rand>
 8001436:	4603      	mov	r3, r0
 8001438:	425a      	negs	r2, r3
 800143a:	f003 030f 	and.w	r3, r3, #15
 800143e:	f002 020f 	and.w	r2, r2, #15
 8001442:	bf58      	it	pl
 8001444:	4253      	negpl	r3, r2
 8001446:	b2dc      	uxtb	r4, r3
 8001448:	f002 f928 	bl	800369c <rand>
 800144c:	4603      	mov	r3, r0
 800144e:	425a      	negs	r2, r3
 8001450:	f003 030f 	and.w	r3, r3, #15
 8001454:	f002 020f 	and.w	r2, r2, #15
 8001458:	bf58      	it	pl
 800145a:	4253      	negpl	r3, r2
 800145c:	b2da      	uxtb	r2, r3
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <snakeInit+0x88>)
 8001460:	4621      	mov	r1, r4
 8001462:	7019      	strb	r1, [r3, #0]
 8001464:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <snakeInit+0x88>)
 8001466:	705a      	strb	r2, [r3, #1]
}
 8001468:	bf00      	nop
 800146a:	3714      	adds	r7, #20
 800146c:	46bd      	mov	sp, r7
 800146e:	bd90      	pop	{r4, r7, pc}
 8001470:	20000094 	.word	0x20000094
 8001474:	200001e8 	.word	0x200001e8
 8001478:	0800466c 	.word	0x0800466c
 800147c:	08004670 	.word	0x08004670
 8001480:	08004674 	.word	0x08004674
 8001484:	2000026c 	.word	0x2000026c

08001488 <snakeMove>:


static void snakeMove(void) {
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0


    PositionXY_t nextMove = snake.body[0];     // determina la proxima posicion de la cabeza
 800148e:	4b42      	ldr	r3, [pc, #264]	@ (8001598 <snakeMove+0x110>)
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	80bb      	strh	r3, [r7, #4]

    switch (snakeDir) {
 8001494:	4b41      	ldr	r3, [pc, #260]	@ (800159c <snakeMove+0x114>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b03      	cmp	r3, #3
 800149a:	d82b      	bhi.n	80014f4 <snakeMove+0x6c>
 800149c:	a201      	add	r2, pc, #4	@ (adr r2, 80014a4 <snakeMove+0x1c>)
 800149e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a2:	bf00      	nop
 80014a4:	080014b5 	.word	0x080014b5
 80014a8:	080014c5 	.word	0x080014c5
 80014ac:	080014d5 	.word	0x080014d5
 80014b0:	080014e5 	.word	0x080014e5
        case UP:
            if (nextMove.y > 0) nextMove.y--;
 80014b4:	797b      	ldrb	r3, [r7, #5]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d020      	beq.n	80014fc <snakeMove+0x74>
 80014ba:	797b      	ldrb	r3, [r7, #5]
 80014bc:	3b01      	subs	r3, #1
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	717b      	strb	r3, [r7, #5]
            break;
 80014c2:	e01b      	b.n	80014fc <snakeMove+0x74>
        case DOWN:
            if (nextMove.y < 15) nextMove.y++;
 80014c4:	797b      	ldrb	r3, [r7, #5]
 80014c6:	2b0e      	cmp	r3, #14
 80014c8:	d81a      	bhi.n	8001500 <snakeMove+0x78>
 80014ca:	797b      	ldrb	r3, [r7, #5]
 80014cc:	3301      	adds	r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	717b      	strb	r3, [r7, #5]
            break;
 80014d2:	e015      	b.n	8001500 <snakeMove+0x78>
        case LEFT:
            if (nextMove.x > 0) nextMove.x++;
 80014d4:	793b      	ldrb	r3, [r7, #4]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d014      	beq.n	8001504 <snakeMove+0x7c>
 80014da:	793b      	ldrb	r3, [r7, #4]
 80014dc:	3301      	adds	r3, #1
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	713b      	strb	r3, [r7, #4]
            break;
 80014e2:	e00f      	b.n	8001504 <snakeMove+0x7c>
        case RIGHT:
            if (nextMove.x < 15) nextMove.x--;
 80014e4:	793b      	ldrb	r3, [r7, #4]
 80014e6:	2b0e      	cmp	r3, #14
 80014e8:	d80e      	bhi.n	8001508 <snakeMove+0x80>
 80014ea:	793b      	ldrb	r3, [r7, #4]
 80014ec:	3b01      	subs	r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	713b      	strb	r3, [r7, #4]
            break;
 80014f2:	e009      	b.n	8001508 <snakeMove+0x80>
        default:
        	snakeDir = UP;
 80014f4:	4b29      	ldr	r3, [pc, #164]	@ (800159c <snakeMove+0x114>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	701a      	strb	r2, [r3, #0]
            break;
 80014fa:	e006      	b.n	800150a <snakeMove+0x82>
            break;
 80014fc:	bf00      	nop
 80014fe:	e004      	b.n	800150a <snakeMove+0x82>
            break;
 8001500:	bf00      	nop
 8001502:	e002      	b.n	800150a <snakeMove+0x82>
            break;
 8001504:	bf00      	nop
 8001506:	e000      	b.n	800150a <snakeMove+0x82>
            break;
 8001508:	bf00      	nop
    }


    if (nextMove.x < 0 || nextMove.x > 15 || nextMove.y < 0 || nextMove.y > 15) { //detecta si choca con paredes
 800150a:	793b      	ldrb	r3, [r7, #4]
 800150c:	2b0f      	cmp	r3, #15
 800150e:	d802      	bhi.n	8001516 <snakeMove+0x8e>
 8001510:	797b      	ldrb	r3, [r7, #5]
 8001512:	2b0f      	cmp	r3, #15
 8001514:	d902      	bls.n	800151c <snakeMove+0x94>
        arcadeState = GAME_OVER;
 8001516:	4b22      	ldr	r3, [pc, #136]	@ (80015a0 <snakeMove+0x118>)
 8001518:	2204      	movs	r2, #4
 800151a:	701a      	strb	r2, [r3, #0]
    }

    for (int i = 1; i < snake.length; i++) { // detecta si choca con sigo misma
 800151c:	2301      	movs	r3, #1
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	e015      	b.n	800154e <snakeMove+0xc6>
        if (snake.body[i].x == nextMove.x && snake.body[i].y == nextMove.y) {
 8001522:	4a1d      	ldr	r2, [pc, #116]	@ (8001598 <snakeMove+0x110>)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 800152a:	793b      	ldrb	r3, [r7, #4]
 800152c:	429a      	cmp	r2, r3
 800152e:	d10b      	bne.n	8001548 <snakeMove+0xc0>
 8001530:	4a19      	ldr	r2, [pc, #100]	@ (8001598 <snakeMove+0x110>)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	4413      	add	r3, r2
 8001538:	785a      	ldrb	r2, [r3, #1]
 800153a:	797b      	ldrb	r3, [r7, #5]
 800153c:	429a      	cmp	r2, r3
 800153e:	d103      	bne.n	8001548 <snakeMove+0xc0>
            arcadeState = GAME_OVER;
 8001540:	4b17      	ldr	r3, [pc, #92]	@ (80015a0 <snakeMove+0x118>)
 8001542:	2204      	movs	r2, #4
 8001544:	701a      	strb	r2, [r3, #0]
 8001546:	e021      	b.n	800158c <snakeMove+0x104>
    for (int i = 1; i < snake.length; i++) { // detecta si choca con sigo misma
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	3301      	adds	r3, #1
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	4b12      	ldr	r3, [pc, #72]	@ (8001598 <snakeMove+0x110>)
 8001550:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001554:	461a      	mov	r2, r3
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	4293      	cmp	r3, r2
 800155a:	dbe2      	blt.n	8001522 <snakeMove+0x9a>
            return;
        }
    }

    for (int k = snake.length - 1; k > 0; k--) {
 800155c:	4b0e      	ldr	r3, [pc, #56]	@ (8001598 <snakeMove+0x110>)
 800155e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001562:	3b01      	subs	r3, #1
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	e00b      	b.n	8001580 <snakeMove+0xf8>
        snake.body[k] = snake.body[k - 1];
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	1e5a      	subs	r2, r3, #1
 800156c:	490a      	ldr	r1, [pc, #40]	@ (8001598 <snakeMove+0x110>)
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	4809      	ldr	r0, [pc, #36]	@ (8001598 <snakeMove+0x110>)
 8001572:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8001576:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (int k = snake.length - 1; k > 0; k--) {
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	3b01      	subs	r3, #1
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	2b00      	cmp	r3, #0
 8001584:	dcf0      	bgt.n	8001568 <snakeMove+0xe0>
    }

    snake.body[0] = nextMove;
 8001586:	4a04      	ldr	r2, [pc, #16]	@ (8001598 <snakeMove+0x110>)
 8001588:	88bb      	ldrh	r3, [r7, #4]
 800158a:	8013      	strh	r3, [r2, #0]
}
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	200001e8 	.word	0x200001e8
 800159c:	2000026e 	.word	0x2000026e
 80015a0:	200001c4 	.word	0x200001c4

080015a4 <snakeDraw>:

static void snakeDraw(void) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0

	fill16(0);
 80015aa:	2000      	movs	r0, #0
 80015ac:	f7ff fdb4 	bl	8001118 <fill16>

    for (int i = 0; i < snake.length; i++) {
 80015b0:	2300      	movs	r3, #0
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	e00f      	b.n	80015d6 <snakeDraw+0x32>
        setPixel16(snake.body[i].x, snake.body[i].y, 1);
 80015b6:	4a0e      	ldr	r2, [pc, #56]	@ (80015f0 <snakeDraw+0x4c>)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f812 0013 	ldrb.w	r0, [r2, r3, lsl #1]
 80015be:	4a0c      	ldr	r2, [pc, #48]	@ (80015f0 <snakeDraw+0x4c>)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4413      	add	r3, r2
 80015c6:	785b      	ldrb	r3, [r3, #1]
 80015c8:	2201      	movs	r2, #1
 80015ca:	4619      	mov	r1, r3
 80015cc:	f7ff fc94 	bl	8000ef8 <setPixel16>
    for (int i = 0; i < snake.length; i++) {
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	3301      	adds	r3, #1
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <snakeDraw+0x4c>)
 80015d8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80015dc:	461a      	mov	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4293      	cmp	r3, r2
 80015e2:	dbe8      	blt.n	80015b6 <snakeDraw+0x12>
    }

    updateDisplay16(); // enva framebuffer al MAX7219
 80015e4:	f7ff fd16 	bl	8001014 <updateDisplay16>
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	200001e8 	.word	0x200001e8

080015f4 <snakeUpdate>:


void snakeUpdate(void) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0

    if (readKey(2) && snakeDir != LEFT) snakeDir = RIGHT;
 80015f8:	2002      	movs	r0, #2
 80015fa:	f7ff fed9 	bl	80013b0 <readKey>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d006      	beq.n	8001612 <snakeUpdate+0x1e>
 8001604:	4b21      	ldr	r3, [pc, #132]	@ (800168c <snakeUpdate+0x98>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b02      	cmp	r3, #2
 800160a:	d002      	beq.n	8001612 <snakeUpdate+0x1e>
 800160c:	4b1f      	ldr	r3, [pc, #124]	@ (800168c <snakeUpdate+0x98>)
 800160e:	2203      	movs	r2, #3
 8001610:	701a      	strb	r2, [r3, #0]
    if (readKey(3) && snakeDir != DOWN) snakeDir = UP;
 8001612:	2003      	movs	r0, #3
 8001614:	f7ff fecc 	bl	80013b0 <readKey>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d006      	beq.n	800162c <snakeUpdate+0x38>
 800161e:	4b1b      	ldr	r3, [pc, #108]	@ (800168c <snakeUpdate+0x98>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d002      	beq.n	800162c <snakeUpdate+0x38>
 8001626:	4b19      	ldr	r3, [pc, #100]	@ (800168c <snakeUpdate+0x98>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
    if (readKey(4) && snakeDir != RIGHT) snakeDir = LEFT;
 800162c:	2004      	movs	r0, #4
 800162e:	f7ff febf 	bl	80013b0 <readKey>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d006      	beq.n	8001646 <snakeUpdate+0x52>
 8001638:	4b14      	ldr	r3, [pc, #80]	@ (800168c <snakeUpdate+0x98>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b03      	cmp	r3, #3
 800163e:	d002      	beq.n	8001646 <snakeUpdate+0x52>
 8001640:	4b12      	ldr	r3, [pc, #72]	@ (800168c <snakeUpdate+0x98>)
 8001642:	2202      	movs	r2, #2
 8001644:	701a      	strb	r2, [r3, #0]
    if (readKey(5) && snakeDir != UP) snakeDir = DOWN;
 8001646:	2005      	movs	r0, #5
 8001648:	f7ff feb2 	bl	80013b0 <readKey>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d006      	beq.n	8001660 <snakeUpdate+0x6c>
 8001652:	4b0e      	ldr	r3, [pc, #56]	@ (800168c <snakeUpdate+0x98>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d002      	beq.n	8001660 <snakeUpdate+0x6c>
 800165a:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <snakeUpdate+0x98>)
 800165c:	2201      	movs	r2, #1
 800165e:	701a      	strb	r2, [r3, #0]

    if ((HAL_GetTick() - snakeSpeed.startTime) >= snakeSpeed.duration) {
 8001660:	f000 f87e 	bl	8001760 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	4b0a      	ldr	r3, [pc, #40]	@ (8001690 <snakeUpdate+0x9c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	1ad2      	subs	r2, r2, r3
 800166c:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <snakeUpdate+0x9c>)
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	429a      	cmp	r2, r3
 8001672:	d308      	bcc.n	8001686 <snakeUpdate+0x92>
        snakeSpeed.startTime = HAL_GetTick();
 8001674:	f000 f874 	bl	8001760 <HAL_GetTick>
 8001678:	4603      	mov	r3, r0
 800167a:	4a05      	ldr	r2, [pc, #20]	@ (8001690 <snakeUpdate+0x9c>)
 800167c:	6013      	str	r3, [r2, #0]

        snakeMove();
 800167e:	f7ff ff03 	bl	8001488 <snakeMove>
        snakeDraw();
 8001682:	f7ff ff8f 	bl	80015a4 <snakeDraw>
    }
}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	2000026e 	.word	0x2000026e
 8001690:	20000094 	.word	0x20000094

08001694 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001698:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <HAL_Init+0x40>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a0d      	ldr	r2, [pc, #52]	@ (80016d4 <HAL_Init+0x40>)
 800169e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016a4:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <HAL_Init+0x40>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a0a      	ldr	r2, [pc, #40]	@ (80016d4 <HAL_Init+0x40>)
 80016aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016b0:	4b08      	ldr	r3, [pc, #32]	@ (80016d4 <HAL_Init+0x40>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a07      	ldr	r2, [pc, #28]	@ (80016d4 <HAL_Init+0x40>)
 80016b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016bc:	2003      	movs	r0, #3
 80016be:	f000 f94f 	bl	8001960 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016c2:	2000      	movs	r0, #0
 80016c4:	f000 f808 	bl	80016d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016c8:	f7ff f884 	bl	80007d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40023c00 	.word	0x40023c00

080016d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016e0:	4b12      	ldr	r3, [pc, #72]	@ (800172c <HAL_InitTick+0x54>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4b12      	ldr	r3, [pc, #72]	@ (8001730 <HAL_InitTick+0x58>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4619      	mov	r1, r3
 80016ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80016f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f6:	4618      	mov	r0, r3
 80016f8:	f000 f967 	bl	80019ca <HAL_SYSTICK_Config>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e00e      	b.n	8001724 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b0f      	cmp	r3, #15
 800170a:	d80a      	bhi.n	8001722 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800170c:	2200      	movs	r2, #0
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001714:	f000 f92f 	bl	8001976 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001718:	4a06      	ldr	r2, [pc, #24]	@ (8001734 <HAL_InitTick+0x5c>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800171e:	2300      	movs	r3, #0
 8001720:	e000      	b.n	8001724 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000000 	.word	0x20000000
 8001730:	200000a4 	.word	0x200000a4
 8001734:	200000a0 	.word	0x200000a0

08001738 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800173c:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <HAL_IncTick+0x20>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	4b06      	ldr	r3, [pc, #24]	@ (800175c <HAL_IncTick+0x24>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4413      	add	r3, r2
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <HAL_IncTick+0x24>)
 800174a:	6013      	str	r3, [r2, #0]
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	200000a4 	.word	0x200000a4
 800175c:	20000270 	.word	0x20000270

08001760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return uwTick;
 8001764:	4b03      	ldr	r3, [pc, #12]	@ (8001774 <HAL_GetTick+0x14>)
 8001766:	681b      	ldr	r3, [r3, #0]
}
 8001768:	4618      	mov	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	20000270 	.word	0x20000270

08001778 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001780:	f7ff ffee 	bl	8001760 <HAL_GetTick>
 8001784:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001790:	d005      	beq.n	800179e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001792:	4b0a      	ldr	r3, [pc, #40]	@ (80017bc <HAL_Delay+0x44>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	461a      	mov	r2, r3
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	4413      	add	r3, r2
 800179c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800179e:	bf00      	nop
 80017a0:	f7ff ffde 	bl	8001760 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d8f7      	bhi.n	80017a0 <HAL_Delay+0x28>
  {
  }
}
 80017b0:	bf00      	nop
 80017b2:	bf00      	nop
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	200000a4 	.word	0x200000a4

080017c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <__NVIC_SetPriorityGrouping+0x44>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017dc:	4013      	ands	r3, r2
 80017de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017f2:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <__NVIC_SetPriorityGrouping+0x44>)
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	60d3      	str	r3, [r2, #12]
}
 80017f8:	bf00      	nop
 80017fa:	3714      	adds	r7, #20
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	e000ed00 	.word	0xe000ed00

08001808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800180c:	4b04      	ldr	r3, [pc, #16]	@ (8001820 <__NVIC_GetPriorityGrouping+0x18>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	0a1b      	lsrs	r3, r3, #8
 8001812:	f003 0307 	and.w	r3, r3, #7
}
 8001816:	4618      	mov	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	e000ed00 	.word	0xe000ed00

08001824 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800182e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001832:	2b00      	cmp	r3, #0
 8001834:	db0b      	blt.n	800184e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	f003 021f 	and.w	r2, r3, #31
 800183c:	4907      	ldr	r1, [pc, #28]	@ (800185c <__NVIC_EnableIRQ+0x38>)
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001842:	095b      	lsrs	r3, r3, #5
 8001844:	2001      	movs	r0, #1
 8001846:	fa00 f202 	lsl.w	r2, r0, r2
 800184a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	e000e100 	.word	0xe000e100

08001860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	6039      	str	r1, [r7, #0]
 800186a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800186c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001870:	2b00      	cmp	r3, #0
 8001872:	db0a      	blt.n	800188a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	b2da      	uxtb	r2, r3
 8001878:	490c      	ldr	r1, [pc, #48]	@ (80018ac <__NVIC_SetPriority+0x4c>)
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	0112      	lsls	r2, r2, #4
 8001880:	b2d2      	uxtb	r2, r2
 8001882:	440b      	add	r3, r1
 8001884:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001888:	e00a      	b.n	80018a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4908      	ldr	r1, [pc, #32]	@ (80018b0 <__NVIC_SetPriority+0x50>)
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	3b04      	subs	r3, #4
 8001898:	0112      	lsls	r2, r2, #4
 800189a:	b2d2      	uxtb	r2, r2
 800189c:	440b      	add	r3, r1
 800189e:	761a      	strb	r2, [r3, #24]
}
 80018a0:	bf00      	nop
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000e100 	.word	0xe000e100
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b089      	sub	sp, #36	@ 0x24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	f1c3 0307 	rsb	r3, r3, #7
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	bf28      	it	cs
 80018d2:	2304      	movcs	r3, #4
 80018d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	3304      	adds	r3, #4
 80018da:	2b06      	cmp	r3, #6
 80018dc:	d902      	bls.n	80018e4 <NVIC_EncodePriority+0x30>
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	3b03      	subs	r3, #3
 80018e2:	e000      	b.n	80018e6 <NVIC_EncodePriority+0x32>
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43da      	mvns	r2, r3
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	401a      	ands	r2, r3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	fa01 f303 	lsl.w	r3, r1, r3
 8001906:	43d9      	mvns	r1, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800190c:	4313      	orrs	r3, r2
         );
}
 800190e:	4618      	mov	r0, r3
 8001910:	3724      	adds	r7, #36	@ 0x24
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
	...

0800191c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	3b01      	subs	r3, #1
 8001928:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800192c:	d301      	bcc.n	8001932 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800192e:	2301      	movs	r3, #1
 8001930:	e00f      	b.n	8001952 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001932:	4a0a      	ldr	r2, [pc, #40]	@ (800195c <SysTick_Config+0x40>)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3b01      	subs	r3, #1
 8001938:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800193a:	210f      	movs	r1, #15
 800193c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001940:	f7ff ff8e 	bl	8001860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001944:	4b05      	ldr	r3, [pc, #20]	@ (800195c <SysTick_Config+0x40>)
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800194a:	4b04      	ldr	r3, [pc, #16]	@ (800195c <SysTick_Config+0x40>)
 800194c:	2207      	movs	r2, #7
 800194e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	e000e010 	.word	0xe000e010

08001960 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7ff ff29 	bl	80017c0 <__NVIC_SetPriorityGrouping>
}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001976:	b580      	push	{r7, lr}
 8001978:	b086      	sub	sp, #24
 800197a:	af00      	add	r7, sp, #0
 800197c:	4603      	mov	r3, r0
 800197e:	60b9      	str	r1, [r7, #8]
 8001980:	607a      	str	r2, [r7, #4]
 8001982:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001988:	f7ff ff3e 	bl	8001808 <__NVIC_GetPriorityGrouping>
 800198c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	68b9      	ldr	r1, [r7, #8]
 8001992:	6978      	ldr	r0, [r7, #20]
 8001994:	f7ff ff8e 	bl	80018b4 <NVIC_EncodePriority>
 8001998:	4602      	mov	r2, r0
 800199a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800199e:	4611      	mov	r1, r2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff5d 	bl	8001860 <__NVIC_SetPriority>
}
 80019a6:	bf00      	nop
 80019a8:	3718      	adds	r7, #24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b082      	sub	sp, #8
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	4603      	mov	r3, r0
 80019b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ff31 	bl	8001824 <__NVIC_EnableIRQ>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f7ff ffa2 	bl	800191c <SysTick_Config>
 80019d8:	4603      	mov	r3, r0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d004      	beq.n	8001a00 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2280      	movs	r2, #128	@ 0x80
 80019fa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e00c      	b.n	8001a1a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2205      	movs	r2, #5
 8001a04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f022 0201 	bic.w	r2, r2, #1
 8001a16:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
	...

08001a28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b089      	sub	sp, #36	@ 0x24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a32:	2300      	movs	r3, #0
 8001a34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a3e:	2300      	movs	r3, #0
 8001a40:	61fb      	str	r3, [r7, #28]
 8001a42:	e165      	b.n	8001d10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a44:	2201      	movs	r2, #1
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	697a      	ldr	r2, [r7, #20]
 8001a54:	4013      	ands	r3, r2
 8001a56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a58:	693a      	ldr	r2, [r7, #16]
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	f040 8154 	bne.w	8001d0a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f003 0303 	and.w	r3, r3, #3
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d005      	beq.n	8001a7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d130      	bne.n	8001adc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	2203      	movs	r2, #3
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	43db      	mvns	r3, r3
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	68da      	ldr	r2, [r3, #12]
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	4013      	ands	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	091b      	lsrs	r3, r3, #4
 8001ac6:	f003 0201 	and.w	r2, r3, #1
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 0303 	and.w	r3, r3, #3
 8001ae4:	2b03      	cmp	r3, #3
 8001ae6:	d017      	beq.n	8001b18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	2203      	movs	r2, #3
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	43db      	mvns	r3, r3
 8001afa:	69ba      	ldr	r2, [r7, #24]
 8001afc:	4013      	ands	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	689a      	ldr	r2, [r3, #8]
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 0303 	and.w	r3, r3, #3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d123      	bne.n	8001b6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	08da      	lsrs	r2, r3, #3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3208      	adds	r2, #8
 8001b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	f003 0307 	and.w	r3, r3, #7
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	220f      	movs	r2, #15
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4013      	ands	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	691a      	ldr	r2, [r3, #16]
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	f003 0307 	and.w	r3, r3, #7
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	08da      	lsrs	r2, r3, #3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	3208      	adds	r2, #8
 8001b66:	69b9      	ldr	r1, [r7, #24]
 8001b68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	2203      	movs	r2, #3
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	69ba      	ldr	r2, [r7, #24]
 8001b80:	4013      	ands	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f003 0203 	and.w	r2, r3, #3
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	f000 80ae 	beq.w	8001d0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	4b5d      	ldr	r3, [pc, #372]	@ (8001d28 <HAL_GPIO_Init+0x300>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb6:	4a5c      	ldr	r2, [pc, #368]	@ (8001d28 <HAL_GPIO_Init+0x300>)
 8001bb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bbe:	4b5a      	ldr	r3, [pc, #360]	@ (8001d28 <HAL_GPIO_Init+0x300>)
 8001bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bca:	4a58      	ldr	r2, [pc, #352]	@ (8001d2c <HAL_GPIO_Init+0x304>)
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	089b      	lsrs	r3, r3, #2
 8001bd0:	3302      	adds	r3, #2
 8001bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	f003 0303 	and.w	r3, r3, #3
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	220f      	movs	r2, #15
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43db      	mvns	r3, r3
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	4013      	ands	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a4f      	ldr	r2, [pc, #316]	@ (8001d30 <HAL_GPIO_Init+0x308>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d025      	beq.n	8001c42 <HAL_GPIO_Init+0x21a>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a4e      	ldr	r2, [pc, #312]	@ (8001d34 <HAL_GPIO_Init+0x30c>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d01f      	beq.n	8001c3e <HAL_GPIO_Init+0x216>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a4d      	ldr	r2, [pc, #308]	@ (8001d38 <HAL_GPIO_Init+0x310>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d019      	beq.n	8001c3a <HAL_GPIO_Init+0x212>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a4c      	ldr	r2, [pc, #304]	@ (8001d3c <HAL_GPIO_Init+0x314>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d013      	beq.n	8001c36 <HAL_GPIO_Init+0x20e>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a4b      	ldr	r2, [pc, #300]	@ (8001d40 <HAL_GPIO_Init+0x318>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d00d      	beq.n	8001c32 <HAL_GPIO_Init+0x20a>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a4a      	ldr	r2, [pc, #296]	@ (8001d44 <HAL_GPIO_Init+0x31c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d007      	beq.n	8001c2e <HAL_GPIO_Init+0x206>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a49      	ldr	r2, [pc, #292]	@ (8001d48 <HAL_GPIO_Init+0x320>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d101      	bne.n	8001c2a <HAL_GPIO_Init+0x202>
 8001c26:	2306      	movs	r3, #6
 8001c28:	e00c      	b.n	8001c44 <HAL_GPIO_Init+0x21c>
 8001c2a:	2307      	movs	r3, #7
 8001c2c:	e00a      	b.n	8001c44 <HAL_GPIO_Init+0x21c>
 8001c2e:	2305      	movs	r3, #5
 8001c30:	e008      	b.n	8001c44 <HAL_GPIO_Init+0x21c>
 8001c32:	2304      	movs	r3, #4
 8001c34:	e006      	b.n	8001c44 <HAL_GPIO_Init+0x21c>
 8001c36:	2303      	movs	r3, #3
 8001c38:	e004      	b.n	8001c44 <HAL_GPIO_Init+0x21c>
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	e002      	b.n	8001c44 <HAL_GPIO_Init+0x21c>
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e000      	b.n	8001c44 <HAL_GPIO_Init+0x21c>
 8001c42:	2300      	movs	r3, #0
 8001c44:	69fa      	ldr	r2, [r7, #28]
 8001c46:	f002 0203 	and.w	r2, r2, #3
 8001c4a:	0092      	lsls	r2, r2, #2
 8001c4c:	4093      	lsls	r3, r2
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c54:	4935      	ldr	r1, [pc, #212]	@ (8001d2c <HAL_GPIO_Init+0x304>)
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	089b      	lsrs	r3, r3, #2
 8001c5a:	3302      	adds	r3, #2
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c62:	4b3a      	ldr	r3, [pc, #232]	@ (8001d4c <HAL_GPIO_Init+0x324>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c86:	4a31      	ldr	r2, [pc, #196]	@ (8001d4c <HAL_GPIO_Init+0x324>)
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c8c:	4b2f      	ldr	r3, [pc, #188]	@ (8001d4c <HAL_GPIO_Init+0x324>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d003      	beq.n	8001cb0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cb0:	4a26      	ldr	r2, [pc, #152]	@ (8001d4c <HAL_GPIO_Init+0x324>)
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cb6:	4b25      	ldr	r3, [pc, #148]	@ (8001d4c <HAL_GPIO_Init+0x324>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d003      	beq.n	8001cda <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cda:	4a1c      	ldr	r2, [pc, #112]	@ (8001d4c <HAL_GPIO_Init+0x324>)
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d4c <HAL_GPIO_Init+0x324>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d003      	beq.n	8001d04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d04:	4a11      	ldr	r2, [pc, #68]	@ (8001d4c <HAL_GPIO_Init+0x324>)
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	61fb      	str	r3, [r7, #28]
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	2b0f      	cmp	r3, #15
 8001d14:	f67f ae96 	bls.w	8001a44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d18:	bf00      	nop
 8001d1a:	bf00      	nop
 8001d1c:	3724      	adds	r7, #36	@ 0x24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40013800 	.word	0x40013800
 8001d30:	40020000 	.word	0x40020000
 8001d34:	40020400 	.word	0x40020400
 8001d38:	40020800 	.word	0x40020800
 8001d3c:	40020c00 	.word	0x40020c00
 8001d40:	40021000 	.word	0x40021000
 8001d44:	40021400 	.word	0x40021400
 8001d48:	40021800 	.word	0x40021800
 8001d4c:	40013c00 	.word	0x40013c00

08001d50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	460b      	mov	r3, r1
 8001d5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691a      	ldr	r2, [r3, #16]
 8001d60:	887b      	ldrh	r3, [r7, #2]
 8001d62:	4013      	ands	r3, r2
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d002      	beq.n	8001d6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
 8001d6c:	e001      	b.n	8001d72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3714      	adds	r7, #20
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	807b      	strh	r3, [r7, #2]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d90:	787b      	ldrb	r3, [r7, #1]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d96:	887a      	ldrh	r2, [r7, #2]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d9c:	e003      	b.n	8001da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d9e:	887b      	ldrh	r3, [r7, #2]
 8001da0:	041a      	lsls	r2, r3, #16
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	619a      	str	r2, [r3, #24]
}
 8001da6:	bf00      	nop
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
	...

08001db4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e0cc      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dc8:	4b68      	ldr	r3, [pc, #416]	@ (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 030f 	and.w	r3, r3, #15
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d90c      	bls.n	8001df0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dd6:	4b65      	ldr	r3, [pc, #404]	@ (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dde:	4b63      	ldr	r3, [pc, #396]	@ (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	683a      	ldr	r2, [r7, #0]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d001      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e0b8      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d020      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d005      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e08:	4b59      	ldr	r3, [pc, #356]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	4a58      	ldr	r2, [pc, #352]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001e12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0308 	and.w	r3, r3, #8
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d005      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e20:	4b53      	ldr	r3, [pc, #332]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	4a52      	ldr	r2, [pc, #328]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001e2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e2c:	4b50      	ldr	r3, [pc, #320]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	494d      	ldr	r1, [pc, #308]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d044      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d107      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e52:	4b47      	ldr	r3, [pc, #284]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d119      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e07f      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d003      	beq.n	8001e72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	d107      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e72:	4b3f      	ldr	r3, [pc, #252]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d109      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e06f      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e82:	4b3b      	ldr	r3, [pc, #236]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d101      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e067      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e92:	4b37      	ldr	r3, [pc, #220]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f023 0203 	bic.w	r2, r3, #3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	4934      	ldr	r1, [pc, #208]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ea4:	f7ff fc5c 	bl	8001760 <HAL_GetTick>
 8001ea8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eaa:	e00a      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eac:	f7ff fc58 	bl	8001760 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e04f      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ec2:	4b2b      	ldr	r3, [pc, #172]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 020c 	and.w	r2, r3, #12
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d1eb      	bne.n	8001eac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ed4:	4b25      	ldr	r3, [pc, #148]	@ (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 030f 	and.w	r3, r3, #15
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d20c      	bcs.n	8001efc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ee2:	4b22      	ldr	r3, [pc, #136]	@ (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eea:	4b20      	ldr	r3, [pc, #128]	@ (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 030f 	and.w	r3, r3, #15
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d001      	beq.n	8001efc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e032      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0304 	and.w	r3, r3, #4
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d008      	beq.n	8001f1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f08:	4b19      	ldr	r3, [pc, #100]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	4916      	ldr	r1, [pc, #88]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f16:	4313      	orrs	r3, r2
 8001f18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0308 	and.w	r3, r3, #8
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d009      	beq.n	8001f3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f26:	4b12      	ldr	r3, [pc, #72]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	490e      	ldr	r1, [pc, #56]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f3a:	f000 f855 	bl	8001fe8 <HAL_RCC_GetSysClockFreq>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	4b0b      	ldr	r3, [pc, #44]	@ (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	091b      	lsrs	r3, r3, #4
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	490a      	ldr	r1, [pc, #40]	@ (8001f74 <HAL_RCC_ClockConfig+0x1c0>)
 8001f4c:	5ccb      	ldrb	r3, [r1, r3]
 8001f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f52:	4a09      	ldr	r2, [pc, #36]	@ (8001f78 <HAL_RCC_ClockConfig+0x1c4>)
 8001f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001f56:	4b09      	ldr	r3, [pc, #36]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c8>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff fbbc 	bl	80016d8 <HAL_InitTick>

  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40023c00 	.word	0x40023c00
 8001f70:	40023800 	.word	0x40023800
 8001f74:	08004678 	.word	0x08004678
 8001f78:	20000000 	.word	0x20000000
 8001f7c:	200000a0 	.word	0x200000a0

08001f80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f84:	4b03      	ldr	r3, [pc, #12]	@ (8001f94 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f86:	681b      	ldr	r3, [r3, #0]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	20000000 	.word	0x20000000

08001f98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f9c:	f7ff fff0 	bl	8001f80 <HAL_RCC_GetHCLKFreq>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	0a9b      	lsrs	r3, r3, #10
 8001fa8:	f003 0307 	and.w	r3, r3, #7
 8001fac:	4903      	ldr	r1, [pc, #12]	@ (8001fbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fae:	5ccb      	ldrb	r3, [r1, r3]
 8001fb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	08004688 	.word	0x08004688

08001fc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fc4:	f7ff ffdc 	bl	8001f80 <HAL_RCC_GetHCLKFreq>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	0b5b      	lsrs	r3, r3, #13
 8001fd0:	f003 0307 	and.w	r3, r3, #7
 8001fd4:	4903      	ldr	r1, [pc, #12]	@ (8001fe4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fd6:	5ccb      	ldrb	r3, [r1, r3]
 8001fd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	08004688 	.word	0x08004688

08001fe8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fe8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fec:	b0ae      	sub	sp, #184	@ 0xb8
 8001fee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002002:	2300      	movs	r3, #0
 8002004:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002008:	2300      	movs	r3, #0
 800200a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800200e:	4bcb      	ldr	r3, [pc, #812]	@ (800233c <HAL_RCC_GetSysClockFreq+0x354>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f003 030c 	and.w	r3, r3, #12
 8002016:	2b0c      	cmp	r3, #12
 8002018:	f200 8206 	bhi.w	8002428 <HAL_RCC_GetSysClockFreq+0x440>
 800201c:	a201      	add	r2, pc, #4	@ (adr r2, 8002024 <HAL_RCC_GetSysClockFreq+0x3c>)
 800201e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002022:	bf00      	nop
 8002024:	08002059 	.word	0x08002059
 8002028:	08002429 	.word	0x08002429
 800202c:	08002429 	.word	0x08002429
 8002030:	08002429 	.word	0x08002429
 8002034:	08002061 	.word	0x08002061
 8002038:	08002429 	.word	0x08002429
 800203c:	08002429 	.word	0x08002429
 8002040:	08002429 	.word	0x08002429
 8002044:	08002069 	.word	0x08002069
 8002048:	08002429 	.word	0x08002429
 800204c:	08002429 	.word	0x08002429
 8002050:	08002429 	.word	0x08002429
 8002054:	08002259 	.word	0x08002259
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002058:	4bb9      	ldr	r3, [pc, #740]	@ (8002340 <HAL_RCC_GetSysClockFreq+0x358>)
 800205a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800205e:	e1e7      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002060:	4bb8      	ldr	r3, [pc, #736]	@ (8002344 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002062:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002066:	e1e3      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002068:	4bb4      	ldr	r3, [pc, #720]	@ (800233c <HAL_RCC_GetSysClockFreq+0x354>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002070:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002074:	4bb1      	ldr	r3, [pc, #708]	@ (800233c <HAL_RCC_GetSysClockFreq+0x354>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d071      	beq.n	8002164 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002080:	4bae      	ldr	r3, [pc, #696]	@ (800233c <HAL_RCC_GetSysClockFreq+0x354>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	099b      	lsrs	r3, r3, #6
 8002086:	2200      	movs	r2, #0
 8002088:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800208c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002090:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002094:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002098:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800209c:	2300      	movs	r3, #0
 800209e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80020a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80020a6:	4622      	mov	r2, r4
 80020a8:	462b      	mov	r3, r5
 80020aa:	f04f 0000 	mov.w	r0, #0
 80020ae:	f04f 0100 	mov.w	r1, #0
 80020b2:	0159      	lsls	r1, r3, #5
 80020b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020b8:	0150      	lsls	r0, r2, #5
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4621      	mov	r1, r4
 80020c0:	1a51      	subs	r1, r2, r1
 80020c2:	6439      	str	r1, [r7, #64]	@ 0x40
 80020c4:	4629      	mov	r1, r5
 80020c6:	eb63 0301 	sbc.w	r3, r3, r1
 80020ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	f04f 0300 	mov.w	r3, #0
 80020d4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80020d8:	4649      	mov	r1, r9
 80020da:	018b      	lsls	r3, r1, #6
 80020dc:	4641      	mov	r1, r8
 80020de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020e2:	4641      	mov	r1, r8
 80020e4:	018a      	lsls	r2, r1, #6
 80020e6:	4641      	mov	r1, r8
 80020e8:	1a51      	subs	r1, r2, r1
 80020ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80020ec:	4649      	mov	r1, r9
 80020ee:	eb63 0301 	sbc.w	r3, r3, r1
 80020f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	f04f 0300 	mov.w	r3, #0
 80020fc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002100:	4649      	mov	r1, r9
 8002102:	00cb      	lsls	r3, r1, #3
 8002104:	4641      	mov	r1, r8
 8002106:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800210a:	4641      	mov	r1, r8
 800210c:	00ca      	lsls	r2, r1, #3
 800210e:	4610      	mov	r0, r2
 8002110:	4619      	mov	r1, r3
 8002112:	4603      	mov	r3, r0
 8002114:	4622      	mov	r2, r4
 8002116:	189b      	adds	r3, r3, r2
 8002118:	633b      	str	r3, [r7, #48]	@ 0x30
 800211a:	462b      	mov	r3, r5
 800211c:	460a      	mov	r2, r1
 800211e:	eb42 0303 	adc.w	r3, r2, r3
 8002122:	637b      	str	r3, [r7, #52]	@ 0x34
 8002124:	f04f 0200 	mov.w	r2, #0
 8002128:	f04f 0300 	mov.w	r3, #0
 800212c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002130:	4629      	mov	r1, r5
 8002132:	024b      	lsls	r3, r1, #9
 8002134:	4621      	mov	r1, r4
 8002136:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800213a:	4621      	mov	r1, r4
 800213c:	024a      	lsls	r2, r1, #9
 800213e:	4610      	mov	r0, r2
 8002140:	4619      	mov	r1, r3
 8002142:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002146:	2200      	movs	r2, #0
 8002148:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800214c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002150:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002154:	f7fe f8ac 	bl	80002b0 <__aeabi_uldivmod>
 8002158:	4602      	mov	r2, r0
 800215a:	460b      	mov	r3, r1
 800215c:	4613      	mov	r3, r2
 800215e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002162:	e067      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002164:	4b75      	ldr	r3, [pc, #468]	@ (800233c <HAL_RCC_GetSysClockFreq+0x354>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	099b      	lsrs	r3, r3, #6
 800216a:	2200      	movs	r2, #0
 800216c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002170:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002174:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002178:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800217c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800217e:	2300      	movs	r3, #0
 8002180:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002182:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002186:	4622      	mov	r2, r4
 8002188:	462b      	mov	r3, r5
 800218a:	f04f 0000 	mov.w	r0, #0
 800218e:	f04f 0100 	mov.w	r1, #0
 8002192:	0159      	lsls	r1, r3, #5
 8002194:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002198:	0150      	lsls	r0, r2, #5
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4621      	mov	r1, r4
 80021a0:	1a51      	subs	r1, r2, r1
 80021a2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80021a4:	4629      	mov	r1, r5
 80021a6:	eb63 0301 	sbc.w	r3, r3, r1
 80021aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021ac:	f04f 0200 	mov.w	r2, #0
 80021b0:	f04f 0300 	mov.w	r3, #0
 80021b4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80021b8:	4649      	mov	r1, r9
 80021ba:	018b      	lsls	r3, r1, #6
 80021bc:	4641      	mov	r1, r8
 80021be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021c2:	4641      	mov	r1, r8
 80021c4:	018a      	lsls	r2, r1, #6
 80021c6:	4641      	mov	r1, r8
 80021c8:	ebb2 0a01 	subs.w	sl, r2, r1
 80021cc:	4649      	mov	r1, r9
 80021ce:	eb63 0b01 	sbc.w	fp, r3, r1
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	f04f 0300 	mov.w	r3, #0
 80021da:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80021de:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021e6:	4692      	mov	sl, r2
 80021e8:	469b      	mov	fp, r3
 80021ea:	4623      	mov	r3, r4
 80021ec:	eb1a 0303 	adds.w	r3, sl, r3
 80021f0:	623b      	str	r3, [r7, #32]
 80021f2:	462b      	mov	r3, r5
 80021f4:	eb4b 0303 	adc.w	r3, fp, r3
 80021f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80021fa:	f04f 0200 	mov.w	r2, #0
 80021fe:	f04f 0300 	mov.w	r3, #0
 8002202:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002206:	4629      	mov	r1, r5
 8002208:	028b      	lsls	r3, r1, #10
 800220a:	4621      	mov	r1, r4
 800220c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002210:	4621      	mov	r1, r4
 8002212:	028a      	lsls	r2, r1, #10
 8002214:	4610      	mov	r0, r2
 8002216:	4619      	mov	r1, r3
 8002218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800221c:	2200      	movs	r2, #0
 800221e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002220:	677a      	str	r2, [r7, #116]	@ 0x74
 8002222:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002226:	f7fe f843 	bl	80002b0 <__aeabi_uldivmod>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	4613      	mov	r3, r2
 8002230:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002234:	4b41      	ldr	r3, [pc, #260]	@ (800233c <HAL_RCC_GetSysClockFreq+0x354>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	0c1b      	lsrs	r3, r3, #16
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	3301      	adds	r3, #1
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002246:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800224a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002256:	e0eb      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002258:	4b38      	ldr	r3, [pc, #224]	@ (800233c <HAL_RCC_GetSysClockFreq+0x354>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002260:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002264:	4b35      	ldr	r3, [pc, #212]	@ (800233c <HAL_RCC_GetSysClockFreq+0x354>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d06b      	beq.n	8002348 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002270:	4b32      	ldr	r3, [pc, #200]	@ (800233c <HAL_RCC_GetSysClockFreq+0x354>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	099b      	lsrs	r3, r3, #6
 8002276:	2200      	movs	r2, #0
 8002278:	66bb      	str	r3, [r7, #104]	@ 0x68
 800227a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800227c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800227e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002282:	663b      	str	r3, [r7, #96]	@ 0x60
 8002284:	2300      	movs	r3, #0
 8002286:	667b      	str	r3, [r7, #100]	@ 0x64
 8002288:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800228c:	4622      	mov	r2, r4
 800228e:	462b      	mov	r3, r5
 8002290:	f04f 0000 	mov.w	r0, #0
 8002294:	f04f 0100 	mov.w	r1, #0
 8002298:	0159      	lsls	r1, r3, #5
 800229a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800229e:	0150      	lsls	r0, r2, #5
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	4621      	mov	r1, r4
 80022a6:	1a51      	subs	r1, r2, r1
 80022a8:	61b9      	str	r1, [r7, #24]
 80022aa:	4629      	mov	r1, r5
 80022ac:	eb63 0301 	sbc.w	r3, r3, r1
 80022b0:	61fb      	str	r3, [r7, #28]
 80022b2:	f04f 0200 	mov.w	r2, #0
 80022b6:	f04f 0300 	mov.w	r3, #0
 80022ba:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80022be:	4659      	mov	r1, fp
 80022c0:	018b      	lsls	r3, r1, #6
 80022c2:	4651      	mov	r1, sl
 80022c4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022c8:	4651      	mov	r1, sl
 80022ca:	018a      	lsls	r2, r1, #6
 80022cc:	4651      	mov	r1, sl
 80022ce:	ebb2 0801 	subs.w	r8, r2, r1
 80022d2:	4659      	mov	r1, fp
 80022d4:	eb63 0901 	sbc.w	r9, r3, r1
 80022d8:	f04f 0200 	mov.w	r2, #0
 80022dc:	f04f 0300 	mov.w	r3, #0
 80022e0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022e4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022e8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022ec:	4690      	mov	r8, r2
 80022ee:	4699      	mov	r9, r3
 80022f0:	4623      	mov	r3, r4
 80022f2:	eb18 0303 	adds.w	r3, r8, r3
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	462b      	mov	r3, r5
 80022fa:	eb49 0303 	adc.w	r3, r9, r3
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	f04f 0200 	mov.w	r2, #0
 8002304:	f04f 0300 	mov.w	r3, #0
 8002308:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800230c:	4629      	mov	r1, r5
 800230e:	024b      	lsls	r3, r1, #9
 8002310:	4621      	mov	r1, r4
 8002312:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002316:	4621      	mov	r1, r4
 8002318:	024a      	lsls	r2, r1, #9
 800231a:	4610      	mov	r0, r2
 800231c:	4619      	mov	r1, r3
 800231e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002322:	2200      	movs	r2, #0
 8002324:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002326:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002328:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800232c:	f7fd ffc0 	bl	80002b0 <__aeabi_uldivmod>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4613      	mov	r3, r2
 8002336:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800233a:	e065      	b.n	8002408 <HAL_RCC_GetSysClockFreq+0x420>
 800233c:	40023800 	.word	0x40023800
 8002340:	00f42400 	.word	0x00f42400
 8002344:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002348:	4b3d      	ldr	r3, [pc, #244]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x458>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	099b      	lsrs	r3, r3, #6
 800234e:	2200      	movs	r2, #0
 8002350:	4618      	mov	r0, r3
 8002352:	4611      	mov	r1, r2
 8002354:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002358:	653b      	str	r3, [r7, #80]	@ 0x50
 800235a:	2300      	movs	r3, #0
 800235c:	657b      	str	r3, [r7, #84]	@ 0x54
 800235e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002362:	4642      	mov	r2, r8
 8002364:	464b      	mov	r3, r9
 8002366:	f04f 0000 	mov.w	r0, #0
 800236a:	f04f 0100 	mov.w	r1, #0
 800236e:	0159      	lsls	r1, r3, #5
 8002370:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002374:	0150      	lsls	r0, r2, #5
 8002376:	4602      	mov	r2, r0
 8002378:	460b      	mov	r3, r1
 800237a:	4641      	mov	r1, r8
 800237c:	1a51      	subs	r1, r2, r1
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	4649      	mov	r1, r9
 8002382:	eb63 0301 	sbc.w	r3, r3, r1
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	f04f 0300 	mov.w	r3, #0
 8002390:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002394:	4659      	mov	r1, fp
 8002396:	018b      	lsls	r3, r1, #6
 8002398:	4651      	mov	r1, sl
 800239a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800239e:	4651      	mov	r1, sl
 80023a0:	018a      	lsls	r2, r1, #6
 80023a2:	4651      	mov	r1, sl
 80023a4:	1a54      	subs	r4, r2, r1
 80023a6:	4659      	mov	r1, fp
 80023a8:	eb63 0501 	sbc.w	r5, r3, r1
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	00eb      	lsls	r3, r5, #3
 80023b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023ba:	00e2      	lsls	r2, r4, #3
 80023bc:	4614      	mov	r4, r2
 80023be:	461d      	mov	r5, r3
 80023c0:	4643      	mov	r3, r8
 80023c2:	18e3      	adds	r3, r4, r3
 80023c4:	603b      	str	r3, [r7, #0]
 80023c6:	464b      	mov	r3, r9
 80023c8:	eb45 0303 	adc.w	r3, r5, r3
 80023cc:	607b      	str	r3, [r7, #4]
 80023ce:	f04f 0200 	mov.w	r2, #0
 80023d2:	f04f 0300 	mov.w	r3, #0
 80023d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023da:	4629      	mov	r1, r5
 80023dc:	028b      	lsls	r3, r1, #10
 80023de:	4621      	mov	r1, r4
 80023e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023e4:	4621      	mov	r1, r4
 80023e6:	028a      	lsls	r2, r1, #10
 80023e8:	4610      	mov	r0, r2
 80023ea:	4619      	mov	r1, r3
 80023ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80023f0:	2200      	movs	r2, #0
 80023f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023f4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80023f6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80023fa:	f7fd ff59 	bl	80002b0 <__aeabi_uldivmod>
 80023fe:	4602      	mov	r2, r0
 8002400:	460b      	mov	r3, r1
 8002402:	4613      	mov	r3, r2
 8002404:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002408:	4b0d      	ldr	r3, [pc, #52]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x458>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	0f1b      	lsrs	r3, r3, #28
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002416:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800241a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800241e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002422:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002426:	e003      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002428:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <HAL_RCC_GetSysClockFreq+0x45c>)
 800242a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800242e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002430:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002434:	4618      	mov	r0, r3
 8002436:	37b8      	adds	r7, #184	@ 0xb8
 8002438:	46bd      	mov	sp, r7
 800243a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800243e:	bf00      	nop
 8002440:	40023800 	.word	0x40023800
 8002444:	00f42400 	.word	0x00f42400

08002448 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e28d      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b00      	cmp	r3, #0
 8002464:	f000 8083 	beq.w	800256e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002468:	4b94      	ldr	r3, [pc, #592]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f003 030c 	and.w	r3, r3, #12
 8002470:	2b04      	cmp	r3, #4
 8002472:	d019      	beq.n	80024a8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002474:	4b91      	ldr	r3, [pc, #580]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f003 030c 	and.w	r3, r3, #12
        || \
 800247c:	2b08      	cmp	r3, #8
 800247e:	d106      	bne.n	800248e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002480:	4b8e      	ldr	r3, [pc, #568]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002488:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800248c:	d00c      	beq.n	80024a8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800248e:	4b8b      	ldr	r3, [pc, #556]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002496:	2b0c      	cmp	r3, #12
 8002498:	d112      	bne.n	80024c0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800249a:	4b88      	ldr	r3, [pc, #544]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024a6:	d10b      	bne.n	80024c0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a8:	4b84      	ldr	r3, [pc, #528]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d05b      	beq.n	800256c <HAL_RCC_OscConfig+0x124>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d157      	bne.n	800256c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e25a      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024c8:	d106      	bne.n	80024d8 <HAL_RCC_OscConfig+0x90>
 80024ca:	4b7c      	ldr	r3, [pc, #496]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a7b      	ldr	r2, [pc, #492]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80024d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	e01d      	b.n	8002514 <HAL_RCC_OscConfig+0xcc>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024e0:	d10c      	bne.n	80024fc <HAL_RCC_OscConfig+0xb4>
 80024e2:	4b76      	ldr	r3, [pc, #472]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a75      	ldr	r2, [pc, #468]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80024e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	4b73      	ldr	r3, [pc, #460]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a72      	ldr	r2, [pc, #456]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80024f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	e00b      	b.n	8002514 <HAL_RCC_OscConfig+0xcc>
 80024fc:	4b6f      	ldr	r3, [pc, #444]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a6e      	ldr	r2, [pc, #440]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002502:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002506:	6013      	str	r3, [r2, #0]
 8002508:	4b6c      	ldr	r3, [pc, #432]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a6b      	ldr	r2, [pc, #428]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 800250e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002512:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d013      	beq.n	8002544 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251c:	f7ff f920 	bl	8001760 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002524:	f7ff f91c 	bl	8001760 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b64      	cmp	r3, #100	@ 0x64
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e21f      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002536:	4b61      	ldr	r3, [pc, #388]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d0f0      	beq.n	8002524 <HAL_RCC_OscConfig+0xdc>
 8002542:	e014      	b.n	800256e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002544:	f7ff f90c 	bl	8001760 <HAL_GetTick>
 8002548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800254a:	e008      	b.n	800255e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800254c:	f7ff f908 	bl	8001760 <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b64      	cmp	r3, #100	@ 0x64
 8002558:	d901      	bls.n	800255e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e20b      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800255e:	4b57      	ldr	r3, [pc, #348]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1f0      	bne.n	800254c <HAL_RCC_OscConfig+0x104>
 800256a:	e000      	b.n	800256e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800256c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d06f      	beq.n	800265a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800257a:	4b50      	ldr	r3, [pc, #320]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f003 030c 	and.w	r3, r3, #12
 8002582:	2b00      	cmp	r3, #0
 8002584:	d017      	beq.n	80025b6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002586:	4b4d      	ldr	r3, [pc, #308]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 030c 	and.w	r3, r3, #12
        || \
 800258e:	2b08      	cmp	r3, #8
 8002590:	d105      	bne.n	800259e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002592:	4b4a      	ldr	r3, [pc, #296]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00b      	beq.n	80025b6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800259e:	4b47      	ldr	r3, [pc, #284]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80025a6:	2b0c      	cmp	r3, #12
 80025a8:	d11c      	bne.n	80025e4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025aa:	4b44      	ldr	r3, [pc, #272]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d116      	bne.n	80025e4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025b6:	4b41      	ldr	r3, [pc, #260]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d005      	beq.n	80025ce <HAL_RCC_OscConfig+0x186>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d001      	beq.n	80025ce <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e1d3      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ce:	4b3b      	ldr	r3, [pc, #236]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	00db      	lsls	r3, r3, #3
 80025dc:	4937      	ldr	r1, [pc, #220]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025e2:	e03a      	b.n	800265a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d020      	beq.n	800262e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025ec:	4b34      	ldr	r3, [pc, #208]	@ (80026c0 <HAL_RCC_OscConfig+0x278>)
 80025ee:	2201      	movs	r2, #1
 80025f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f2:	f7ff f8b5 	bl	8001760 <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025fa:	f7ff f8b1 	bl	8001760 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e1b4      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800260c:	4b2b      	ldr	r3, [pc, #172]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0f0      	beq.n	80025fa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002618:	4b28      	ldr	r3, [pc, #160]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	4925      	ldr	r1, [pc, #148]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002628:	4313      	orrs	r3, r2
 800262a:	600b      	str	r3, [r1, #0]
 800262c:	e015      	b.n	800265a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800262e:	4b24      	ldr	r3, [pc, #144]	@ (80026c0 <HAL_RCC_OscConfig+0x278>)
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002634:	f7ff f894 	bl	8001760 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800263c:	f7ff f890 	bl	8001760 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e193      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800264e:	4b1b      	ldr	r3, [pc, #108]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1f0      	bne.n	800263c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	2b00      	cmp	r3, #0
 8002664:	d036      	beq.n	80026d4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d016      	beq.n	800269c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800266e:	4b15      	ldr	r3, [pc, #84]	@ (80026c4 <HAL_RCC_OscConfig+0x27c>)
 8002670:	2201      	movs	r2, #1
 8002672:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002674:	f7ff f874 	bl	8001760 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800267c:	f7ff f870 	bl	8001760 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e173      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800268e:	4b0b      	ldr	r3, [pc, #44]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0f0      	beq.n	800267c <HAL_RCC_OscConfig+0x234>
 800269a:	e01b      	b.n	80026d4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800269c:	4b09      	ldr	r3, [pc, #36]	@ (80026c4 <HAL_RCC_OscConfig+0x27c>)
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a2:	f7ff f85d 	bl	8001760 <HAL_GetTick>
 80026a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a8:	e00e      	b.n	80026c8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026aa:	f7ff f859 	bl	8001760 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d907      	bls.n	80026c8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e15c      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
 80026bc:	40023800 	.word	0x40023800
 80026c0:	42470000 	.word	0x42470000
 80026c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026c8:	4b8a      	ldr	r3, [pc, #552]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 80026ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1ea      	bne.n	80026aa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0304 	and.w	r3, r3, #4
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f000 8097 	beq.w	8002810 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026e2:	2300      	movs	r3, #0
 80026e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026e6:	4b83      	ldr	r3, [pc, #524]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 80026e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10f      	bne.n	8002712 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	60bb      	str	r3, [r7, #8]
 80026f6:	4b7f      	ldr	r3, [pc, #508]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	4a7e      	ldr	r2, [pc, #504]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 80026fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002700:	6413      	str	r3, [r2, #64]	@ 0x40
 8002702:	4b7c      	ldr	r3, [pc, #496]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800270e:	2301      	movs	r3, #1
 8002710:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002712:	4b79      	ldr	r3, [pc, #484]	@ (80028f8 <HAL_RCC_OscConfig+0x4b0>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800271a:	2b00      	cmp	r3, #0
 800271c:	d118      	bne.n	8002750 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800271e:	4b76      	ldr	r3, [pc, #472]	@ (80028f8 <HAL_RCC_OscConfig+0x4b0>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a75      	ldr	r2, [pc, #468]	@ (80028f8 <HAL_RCC_OscConfig+0x4b0>)
 8002724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002728:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800272a:	f7ff f819 	bl	8001760 <HAL_GetTick>
 800272e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002730:	e008      	b.n	8002744 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002732:	f7ff f815 	bl	8001760 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e118      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002744:	4b6c      	ldr	r3, [pc, #432]	@ (80028f8 <HAL_RCC_OscConfig+0x4b0>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800274c:	2b00      	cmp	r3, #0
 800274e:	d0f0      	beq.n	8002732 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b01      	cmp	r3, #1
 8002756:	d106      	bne.n	8002766 <HAL_RCC_OscConfig+0x31e>
 8002758:	4b66      	ldr	r3, [pc, #408]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 800275a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800275c:	4a65      	ldr	r2, [pc, #404]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6713      	str	r3, [r2, #112]	@ 0x70
 8002764:	e01c      	b.n	80027a0 <HAL_RCC_OscConfig+0x358>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	2b05      	cmp	r3, #5
 800276c:	d10c      	bne.n	8002788 <HAL_RCC_OscConfig+0x340>
 800276e:	4b61      	ldr	r3, [pc, #388]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 8002770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002772:	4a60      	ldr	r2, [pc, #384]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 8002774:	f043 0304 	orr.w	r3, r3, #4
 8002778:	6713      	str	r3, [r2, #112]	@ 0x70
 800277a:	4b5e      	ldr	r3, [pc, #376]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 800277c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800277e:	4a5d      	ldr	r2, [pc, #372]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	6713      	str	r3, [r2, #112]	@ 0x70
 8002786:	e00b      	b.n	80027a0 <HAL_RCC_OscConfig+0x358>
 8002788:	4b5a      	ldr	r3, [pc, #360]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 800278a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800278c:	4a59      	ldr	r2, [pc, #356]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 800278e:	f023 0301 	bic.w	r3, r3, #1
 8002792:	6713      	str	r3, [r2, #112]	@ 0x70
 8002794:	4b57      	ldr	r3, [pc, #348]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 8002796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002798:	4a56      	ldr	r2, [pc, #344]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 800279a:	f023 0304 	bic.w	r3, r3, #4
 800279e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d015      	beq.n	80027d4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a8:	f7fe ffda 	bl	8001760 <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ae:	e00a      	b.n	80027c6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b0:	f7fe ffd6 	bl	8001760 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e0d7      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c6:	4b4b      	ldr	r3, [pc, #300]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 80027c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0ee      	beq.n	80027b0 <HAL_RCC_OscConfig+0x368>
 80027d2:	e014      	b.n	80027fe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d4:	f7fe ffc4 	bl	8001760 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027da:	e00a      	b.n	80027f2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027dc:	f7fe ffc0 	bl	8001760 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e0c1      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f2:	4b40      	ldr	r3, [pc, #256]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 80027f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1ee      	bne.n	80027dc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027fe:	7dfb      	ldrb	r3, [r7, #23]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d105      	bne.n	8002810 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002804:	4b3b      	ldr	r3, [pc, #236]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 8002806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002808:	4a3a      	ldr	r2, [pc, #232]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 800280a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800280e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 80ad 	beq.w	8002974 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800281a:	4b36      	ldr	r3, [pc, #216]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f003 030c 	and.w	r3, r3, #12
 8002822:	2b08      	cmp	r3, #8
 8002824:	d060      	beq.n	80028e8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d145      	bne.n	80028ba <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800282e:	4b33      	ldr	r3, [pc, #204]	@ (80028fc <HAL_RCC_OscConfig+0x4b4>)
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002834:	f7fe ff94 	bl	8001760 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800283a:	e008      	b.n	800284e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800283c:	f7fe ff90 	bl	8001760 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b02      	cmp	r3, #2
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e093      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800284e:	4b29      	ldr	r3, [pc, #164]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1f0      	bne.n	800283c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69da      	ldr	r2, [r3, #28]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a1b      	ldr	r3, [r3, #32]
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	019b      	lsls	r3, r3, #6
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002870:	085b      	lsrs	r3, r3, #1
 8002872:	3b01      	subs	r3, #1
 8002874:	041b      	lsls	r3, r3, #16
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287c:	061b      	lsls	r3, r3, #24
 800287e:	431a      	orrs	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002884:	071b      	lsls	r3, r3, #28
 8002886:	491b      	ldr	r1, [pc, #108]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 8002888:	4313      	orrs	r3, r2
 800288a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800288c:	4b1b      	ldr	r3, [pc, #108]	@ (80028fc <HAL_RCC_OscConfig+0x4b4>)
 800288e:	2201      	movs	r2, #1
 8002890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002892:	f7fe ff65 	bl	8001760 <HAL_GetTick>
 8002896:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800289a:	f7fe ff61 	bl	8001760 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e064      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ac:	4b11      	ldr	r3, [pc, #68]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0f0      	beq.n	800289a <HAL_RCC_OscConfig+0x452>
 80028b8:	e05c      	b.n	8002974 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ba:	4b10      	ldr	r3, [pc, #64]	@ (80028fc <HAL_RCC_OscConfig+0x4b4>)
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7fe ff4e 	bl	8001760 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c8:	f7fe ff4a 	bl	8001760 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e04d      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028da:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <HAL_RCC_OscConfig+0x4ac>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x480>
 80028e6:	e045      	b.n	8002974 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d107      	bne.n	8002900 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e040      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
 80028f4:	40023800 	.word	0x40023800
 80028f8:	40007000 	.word	0x40007000
 80028fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002900:	4b1f      	ldr	r3, [pc, #124]	@ (8002980 <HAL_RCC_OscConfig+0x538>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d030      	beq.n	8002970 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002918:	429a      	cmp	r2, r3
 800291a:	d129      	bne.n	8002970 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002926:	429a      	cmp	r2, r3
 8002928:	d122      	bne.n	8002970 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002930:	4013      	ands	r3, r2
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002936:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002938:	4293      	cmp	r3, r2
 800293a:	d119      	bne.n	8002970 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002946:	085b      	lsrs	r3, r3, #1
 8002948:	3b01      	subs	r3, #1
 800294a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800294c:	429a      	cmp	r2, r3
 800294e:	d10f      	bne.n	8002970 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800295a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800295c:	429a      	cmp	r2, r3
 800295e:	d107      	bne.n	8002970 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800296c:	429a      	cmp	r2, r3
 800296e:	d001      	beq.n	8002974 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e000      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3718      	adds	r7, #24
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40023800 	.word	0x40023800

08002984 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e07b      	b.n	8002a8e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	2b00      	cmp	r3, #0
 800299c:	d108      	bne.n	80029b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029a6:	d009      	beq.n	80029bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	61da      	str	r2, [r3, #28]
 80029ae:	e005      	b.n	80029bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d106      	bne.n	80029dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7fd ff24 	bl	8000824 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002a04:	431a      	orrs	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	f003 0301 	and.w	r3, r3, #1
 8002a22:	431a      	orrs	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a36:	431a      	orrs	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a40:	ea42 0103 	orr.w	r1, r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a48:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	430a      	orrs	r2, r1
 8002a52:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	0c1b      	lsrs	r3, r3, #16
 8002a5a:	f003 0104 	and.w	r1, r3, #4
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a62:	f003 0210 	and.w	r2, r3, #16
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	69da      	ldr	r2, [r3, #28]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b088      	sub	sp, #32
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	60f8      	str	r0, [r7, #12]
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	603b      	str	r3, [r7, #0]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002aa6:	f7fe fe5b 	bl	8001760 <HAL_GetTick>
 8002aaa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002aac:	88fb      	ldrh	r3, [r7, #6]
 8002aae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d001      	beq.n	8002ac0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002abc:	2302      	movs	r3, #2
 8002abe:	e12a      	b.n	8002d16 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d002      	beq.n	8002acc <HAL_SPI_Transmit+0x36>
 8002ac6:	88fb      	ldrh	r3, [r7, #6]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e122      	b.n	8002d16 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d101      	bne.n	8002ade <HAL_SPI_Transmit+0x48>
 8002ada:	2302      	movs	r3, #2
 8002adc:	e11b      	b.n	8002d16 <HAL_SPI_Transmit+0x280>
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2203      	movs	r2, #3
 8002aea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	88fa      	ldrh	r2, [r7, #6]
 8002afe:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	88fa      	ldrh	r2, [r7, #6]
 8002b04:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2200      	movs	r2, #0
 8002b16:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b2c:	d10f      	bne.n	8002b4e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b58:	2b40      	cmp	r3, #64	@ 0x40
 8002b5a:	d007      	beq.n	8002b6c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b74:	d152      	bne.n	8002c1c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d002      	beq.n	8002b84 <HAL_SPI_Transmit+0xee>
 8002b7e:	8b7b      	ldrh	r3, [r7, #26]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d145      	bne.n	8002c10 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b88:	881a      	ldrh	r2, [r3, #0]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	1c9a      	adds	r2, r3, #2
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	b29a      	uxth	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002ba8:	e032      	b.n	8002c10 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d112      	bne.n	8002bde <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbc:	881a      	ldrh	r2, [r3, #0]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc8:	1c9a      	adds	r2, r3, #2
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002bdc:	e018      	b.n	8002c10 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bde:	f7fe fdbf 	bl	8001760 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d803      	bhi.n	8002bf6 <HAL_SPI_Transmit+0x160>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002bf4:	d102      	bne.n	8002bfc <HAL_SPI_Transmit+0x166>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d109      	bne.n	8002c10 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e082      	b.n	8002d16 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1c7      	bne.n	8002baa <HAL_SPI_Transmit+0x114>
 8002c1a:	e053      	b.n	8002cc4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d002      	beq.n	8002c2a <HAL_SPI_Transmit+0x194>
 8002c24:	8b7b      	ldrh	r3, [r7, #26]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d147      	bne.n	8002cba <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	330c      	adds	r3, #12
 8002c34:	7812      	ldrb	r2, [r2, #0]
 8002c36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002c50:	e033      	b.n	8002cba <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d113      	bne.n	8002c88 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	330c      	adds	r3, #12
 8002c6a:	7812      	ldrb	r2, [r2, #0]
 8002c6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c72:	1c5a      	adds	r2, r3, #1
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002c86:	e018      	b.n	8002cba <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c88:	f7fe fd6a 	bl	8001760 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d803      	bhi.n	8002ca0 <HAL_SPI_Transmit+0x20a>
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c9e:	d102      	bne.n	8002ca6 <HAL_SPI_Transmit+0x210>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d109      	bne.n	8002cba <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e02d      	b.n	8002d16 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1c6      	bne.n	8002c52 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002cc4:	69fa      	ldr	r2, [r7, #28]
 8002cc6:	6839      	ldr	r1, [r7, #0]
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f000 f9cf 	bl	800306c <SPI_EndRxTxTransaction>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d002      	beq.n	8002cda <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10a      	bne.n	8002cf8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	617b      	str	r3, [r7, #20]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e000      	b.n	8002d16 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002d14:	2300      	movs	r3, #0
  }
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3720      	adds	r7, #32
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
	...

08002d20 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b088      	sub	sp, #32
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	099b      	lsrs	r3, r3, #6
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10f      	bne.n	8002d64 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00a      	beq.n	8002d64 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	099b      	lsrs	r3, r3, #6
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d004      	beq.n	8002d64 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	4798      	blx	r3
    return;
 8002d62:	e0d7      	b.n	8002f14 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	085b      	lsrs	r3, r3, #1
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00a      	beq.n	8002d86 <HAL_SPI_IRQHandler+0x66>
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	09db      	lsrs	r3, r3, #7
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d004      	beq.n	8002d86 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	4798      	blx	r3
    return;
 8002d84:	e0c6      	b.n	8002f14 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	095b      	lsrs	r3, r3, #5
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d10c      	bne.n	8002dac <HAL_SPI_IRQHandler+0x8c>
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	099b      	lsrs	r3, r3, #6
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d106      	bne.n	8002dac <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	0a1b      	lsrs	r3, r3, #8
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	f000 80b4 	beq.w	8002f14 <HAL_SPI_IRQHandler+0x1f4>
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f000 80ad 	beq.w	8002f14 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	099b      	lsrs	r3, r3, #6
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d023      	beq.n	8002e0e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b03      	cmp	r3, #3
 8002dd0:	d011      	beq.n	8002df6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd6:	f043 0204 	orr.w	r2, r3, #4
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dde:	2300      	movs	r3, #0
 8002de0:	617b      	str	r3, [r7, #20]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	617b      	str	r3, [r7, #20]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	e00b      	b.n	8002e0e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002df6:	2300      	movs	r3, #0
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	613b      	str	r3, [r7, #16]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	693b      	ldr	r3, [r7, #16]
        return;
 8002e0c:	e082      	b.n	8002f14 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	095b      	lsrs	r3, r3, #5
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d014      	beq.n	8002e44 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e1e:	f043 0201 	orr.w	r2, r3, #1
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002e26:	2300      	movs	r3, #0
 8002e28:	60fb      	str	r3, [r7, #12]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	0a1b      	lsrs	r3, r3, #8
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00c      	beq.n	8002e6a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e54:	f043 0208 	orr.w	r2, r3, #8
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	60bb      	str	r3, [r7, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	60bb      	str	r3, [r7, #8]
 8002e68:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d04f      	beq.n	8002f12 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002e80:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d104      	bne.n	8002e9e <HAL_SPI_IRQHandler+0x17e>
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d034      	beq.n	8002f08 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f022 0203 	bic.w	r2, r2, #3
 8002eac:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d011      	beq.n	8002eda <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eba:	4a18      	ldr	r2, [pc, #96]	@ (8002f1c <HAL_SPI_IRQHandler+0x1fc>)
 8002ebc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fe fd8d 	bl	80019e2 <HAL_DMA_Abort_IT>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d005      	beq.n	8002eda <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d016      	beq.n	8002f10 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ee6:	4a0d      	ldr	r2, [pc, #52]	@ (8002f1c <HAL_SPI_IRQHandler+0x1fc>)
 8002ee8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7fe fd77 	bl	80019e2 <HAL_DMA_Abort_IT>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00a      	beq.n	8002f10 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002efe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8002f06:	e003      	b.n	8002f10 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f000 f809 	bl	8002f20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002f0e:	e000      	b.n	8002f12 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8002f10:	bf00      	nop
    return;
 8002f12:	bf00      	nop
  }
}
 8002f14:	3720      	adds	r7, #32
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	08002f35 	.word	0x08002f35

08002f20 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f40:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f7ff ffe6 	bl	8002f20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002f54:	bf00      	nop
 8002f56:	3710      	adds	r7, #16
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	603b      	str	r3, [r7, #0]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f6c:	f7fe fbf8 	bl	8001760 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f74:	1a9b      	subs	r3, r3, r2
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	4413      	add	r3, r2
 8002f7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f7c:	f7fe fbf0 	bl	8001760 <HAL_GetTick>
 8002f80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f82:	4b39      	ldr	r3, [pc, #228]	@ (8003068 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	015b      	lsls	r3, r3, #5
 8002f88:	0d1b      	lsrs	r3, r3, #20
 8002f8a:	69fa      	ldr	r2, [r7, #28]
 8002f8c:	fb02 f303 	mul.w	r3, r2, r3
 8002f90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f92:	e055      	b.n	8003040 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f9a:	d051      	beq.n	8003040 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f9c:	f7fe fbe0 	bl	8001760 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	69fa      	ldr	r2, [r7, #28]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d902      	bls.n	8002fb2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d13d      	bne.n	800302e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002fc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fca:	d111      	bne.n	8002ff0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fd4:	d004      	beq.n	8002fe0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fde:	d107      	bne.n	8002ff0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ff8:	d10f      	bne.n	800301a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003018:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2201      	movs	r2, #1
 800301e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e018      	b.n	8003060 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d102      	bne.n	800303a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003034:	2300      	movs	r3, #0
 8003036:	61fb      	str	r3, [r7, #28]
 8003038:	e002      	b.n	8003040 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	3b01      	subs	r3, #1
 800303e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	689a      	ldr	r2, [r3, #8]
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	4013      	ands	r3, r2
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	429a      	cmp	r2, r3
 800304e:	bf0c      	ite	eq
 8003050:	2301      	moveq	r3, #1
 8003052:	2300      	movne	r3, #0
 8003054:	b2db      	uxtb	r3, r3
 8003056:	461a      	mov	r2, r3
 8003058:	79fb      	ldrb	r3, [r7, #7]
 800305a:	429a      	cmp	r2, r3
 800305c:	d19a      	bne.n	8002f94 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3720      	adds	r7, #32
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	20000000 	.word	0x20000000

0800306c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b088      	sub	sp, #32
 8003070:	af02      	add	r7, sp, #8
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	9300      	str	r3, [sp, #0]
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2201      	movs	r2, #1
 8003080:	2102      	movs	r1, #2
 8003082:	68f8      	ldr	r0, [r7, #12]
 8003084:	f7ff ff6a 	bl	8002f5c <SPI_WaitFlagStateUntilTimeout>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d007      	beq.n	800309e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003092:	f043 0220 	orr.w	r2, r3, #32
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e032      	b.n	8003104 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800309e:	4b1b      	ldr	r3, [pc, #108]	@ (800310c <SPI_EndRxTxTransaction+0xa0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003110 <SPI_EndRxTxTransaction+0xa4>)
 80030a4:	fba2 2303 	umull	r2, r3, r2, r3
 80030a8:	0d5b      	lsrs	r3, r3, #21
 80030aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80030ae:	fb02 f303 	mul.w	r3, r2, r3
 80030b2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80030bc:	d112      	bne.n	80030e4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2200      	movs	r2, #0
 80030c6:	2180      	movs	r1, #128	@ 0x80
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f7ff ff47 	bl	8002f5c <SPI_WaitFlagStateUntilTimeout>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d016      	beq.n	8003102 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d8:	f043 0220 	orr.w	r2, r3, #32
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e00f      	b.n	8003104 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00a      	beq.n	8003100 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	3b01      	subs	r3, #1
 80030ee:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030fa:	2b80      	cmp	r3, #128	@ 0x80
 80030fc:	d0f2      	beq.n	80030e4 <SPI_EndRxTxTransaction+0x78>
 80030fe:	e000      	b.n	8003102 <SPI_EndRxTxTransaction+0x96>
        break;
 8003100:	bf00      	nop
  }

  return HAL_OK;
 8003102:	2300      	movs	r3, #0
}
 8003104:	4618      	mov	r0, r3
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	20000000 	.word	0x20000000
 8003110:	165e9f81 	.word	0x165e9f81

08003114 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e042      	b.n	80031ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d106      	bne.n	8003140 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7fd fbe2 	bl	8000904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2224      	movs	r2, #36	@ 0x24
 8003144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68da      	ldr	r2, [r3, #12]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003156:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f82b 	bl	80031b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	691a      	ldr	r2, [r3, #16]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800316c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	695a      	ldr	r2, [r3, #20]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800317c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68da      	ldr	r2, [r3, #12]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800318c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2220      	movs	r2, #32
 8003198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2220      	movs	r2, #32
 80031a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031b8:	b0c0      	sub	sp, #256	@ 0x100
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80031cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d0:	68d9      	ldr	r1, [r3, #12]
 80031d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	ea40 0301 	orr.w	r3, r0, r1
 80031dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	431a      	orrs	r2, r3
 80031ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	431a      	orrs	r2, r3
 80031f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f8:	69db      	ldr	r3, [r3, #28]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800320c:	f021 010c 	bic.w	r1, r1, #12
 8003210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800321a:	430b      	orrs	r3, r1
 800321c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800321e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800322a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800322e:	6999      	ldr	r1, [r3, #24]
 8003230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	ea40 0301 	orr.w	r3, r0, r1
 800323a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800323c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	4b8f      	ldr	r3, [pc, #572]	@ (8003480 <UART_SetConfig+0x2cc>)
 8003244:	429a      	cmp	r2, r3
 8003246:	d005      	beq.n	8003254 <UART_SetConfig+0xa0>
 8003248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	4b8d      	ldr	r3, [pc, #564]	@ (8003484 <UART_SetConfig+0x2d0>)
 8003250:	429a      	cmp	r2, r3
 8003252:	d104      	bne.n	800325e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003254:	f7fe feb4 	bl	8001fc0 <HAL_RCC_GetPCLK2Freq>
 8003258:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800325c:	e003      	b.n	8003266 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800325e:	f7fe fe9b 	bl	8001f98 <HAL_RCC_GetPCLK1Freq>
 8003262:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800326a:	69db      	ldr	r3, [r3, #28]
 800326c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003270:	f040 810c 	bne.w	800348c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003274:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003278:	2200      	movs	r2, #0
 800327a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800327e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003282:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003286:	4622      	mov	r2, r4
 8003288:	462b      	mov	r3, r5
 800328a:	1891      	adds	r1, r2, r2
 800328c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800328e:	415b      	adcs	r3, r3
 8003290:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003292:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003296:	4621      	mov	r1, r4
 8003298:	eb12 0801 	adds.w	r8, r2, r1
 800329c:	4629      	mov	r1, r5
 800329e:	eb43 0901 	adc.w	r9, r3, r1
 80032a2:	f04f 0200 	mov.w	r2, #0
 80032a6:	f04f 0300 	mov.w	r3, #0
 80032aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032b6:	4690      	mov	r8, r2
 80032b8:	4699      	mov	r9, r3
 80032ba:	4623      	mov	r3, r4
 80032bc:	eb18 0303 	adds.w	r3, r8, r3
 80032c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80032c4:	462b      	mov	r3, r5
 80032c6:	eb49 0303 	adc.w	r3, r9, r3
 80032ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80032ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80032da:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80032de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80032e2:	460b      	mov	r3, r1
 80032e4:	18db      	adds	r3, r3, r3
 80032e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80032e8:	4613      	mov	r3, r2
 80032ea:	eb42 0303 	adc.w	r3, r2, r3
 80032ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80032f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80032f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80032f8:	f7fc ffda 	bl	80002b0 <__aeabi_uldivmod>
 80032fc:	4602      	mov	r2, r0
 80032fe:	460b      	mov	r3, r1
 8003300:	4b61      	ldr	r3, [pc, #388]	@ (8003488 <UART_SetConfig+0x2d4>)
 8003302:	fba3 2302 	umull	r2, r3, r3, r2
 8003306:	095b      	lsrs	r3, r3, #5
 8003308:	011c      	lsls	r4, r3, #4
 800330a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800330e:	2200      	movs	r2, #0
 8003310:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003314:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003318:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800331c:	4642      	mov	r2, r8
 800331e:	464b      	mov	r3, r9
 8003320:	1891      	adds	r1, r2, r2
 8003322:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003324:	415b      	adcs	r3, r3
 8003326:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003328:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800332c:	4641      	mov	r1, r8
 800332e:	eb12 0a01 	adds.w	sl, r2, r1
 8003332:	4649      	mov	r1, r9
 8003334:	eb43 0b01 	adc.w	fp, r3, r1
 8003338:	f04f 0200 	mov.w	r2, #0
 800333c:	f04f 0300 	mov.w	r3, #0
 8003340:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003344:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003348:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800334c:	4692      	mov	sl, r2
 800334e:	469b      	mov	fp, r3
 8003350:	4643      	mov	r3, r8
 8003352:	eb1a 0303 	adds.w	r3, sl, r3
 8003356:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800335a:	464b      	mov	r3, r9
 800335c:	eb4b 0303 	adc.w	r3, fp, r3
 8003360:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003370:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003374:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003378:	460b      	mov	r3, r1
 800337a:	18db      	adds	r3, r3, r3
 800337c:	643b      	str	r3, [r7, #64]	@ 0x40
 800337e:	4613      	mov	r3, r2
 8003380:	eb42 0303 	adc.w	r3, r2, r3
 8003384:	647b      	str	r3, [r7, #68]	@ 0x44
 8003386:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800338a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800338e:	f7fc ff8f 	bl	80002b0 <__aeabi_uldivmod>
 8003392:	4602      	mov	r2, r0
 8003394:	460b      	mov	r3, r1
 8003396:	4611      	mov	r1, r2
 8003398:	4b3b      	ldr	r3, [pc, #236]	@ (8003488 <UART_SetConfig+0x2d4>)
 800339a:	fba3 2301 	umull	r2, r3, r3, r1
 800339e:	095b      	lsrs	r3, r3, #5
 80033a0:	2264      	movs	r2, #100	@ 0x64
 80033a2:	fb02 f303 	mul.w	r3, r2, r3
 80033a6:	1acb      	subs	r3, r1, r3
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80033ae:	4b36      	ldr	r3, [pc, #216]	@ (8003488 <UART_SetConfig+0x2d4>)
 80033b0:	fba3 2302 	umull	r2, r3, r3, r2
 80033b4:	095b      	lsrs	r3, r3, #5
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80033bc:	441c      	add	r4, r3
 80033be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033c2:	2200      	movs	r2, #0
 80033c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80033c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80033cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80033d0:	4642      	mov	r2, r8
 80033d2:	464b      	mov	r3, r9
 80033d4:	1891      	adds	r1, r2, r2
 80033d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80033d8:	415b      	adcs	r3, r3
 80033da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80033e0:	4641      	mov	r1, r8
 80033e2:	1851      	adds	r1, r2, r1
 80033e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80033e6:	4649      	mov	r1, r9
 80033e8:	414b      	adcs	r3, r1
 80033ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80033ec:	f04f 0200 	mov.w	r2, #0
 80033f0:	f04f 0300 	mov.w	r3, #0
 80033f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80033f8:	4659      	mov	r1, fp
 80033fa:	00cb      	lsls	r3, r1, #3
 80033fc:	4651      	mov	r1, sl
 80033fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003402:	4651      	mov	r1, sl
 8003404:	00ca      	lsls	r2, r1, #3
 8003406:	4610      	mov	r0, r2
 8003408:	4619      	mov	r1, r3
 800340a:	4603      	mov	r3, r0
 800340c:	4642      	mov	r2, r8
 800340e:	189b      	adds	r3, r3, r2
 8003410:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003414:	464b      	mov	r3, r9
 8003416:	460a      	mov	r2, r1
 8003418:	eb42 0303 	adc.w	r3, r2, r3
 800341c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800342c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003430:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003434:	460b      	mov	r3, r1
 8003436:	18db      	adds	r3, r3, r3
 8003438:	62bb      	str	r3, [r7, #40]	@ 0x28
 800343a:	4613      	mov	r3, r2
 800343c:	eb42 0303 	adc.w	r3, r2, r3
 8003440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003442:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003446:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800344a:	f7fc ff31 	bl	80002b0 <__aeabi_uldivmod>
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	4b0d      	ldr	r3, [pc, #52]	@ (8003488 <UART_SetConfig+0x2d4>)
 8003454:	fba3 1302 	umull	r1, r3, r3, r2
 8003458:	095b      	lsrs	r3, r3, #5
 800345a:	2164      	movs	r1, #100	@ 0x64
 800345c:	fb01 f303 	mul.w	r3, r1, r3
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	3332      	adds	r3, #50	@ 0x32
 8003466:	4a08      	ldr	r2, [pc, #32]	@ (8003488 <UART_SetConfig+0x2d4>)
 8003468:	fba2 2303 	umull	r2, r3, r2, r3
 800346c:	095b      	lsrs	r3, r3, #5
 800346e:	f003 0207 	and.w	r2, r3, #7
 8003472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4422      	add	r2, r4
 800347a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800347c:	e106      	b.n	800368c <UART_SetConfig+0x4d8>
 800347e:	bf00      	nop
 8003480:	40011000 	.word	0x40011000
 8003484:	40011400 	.word	0x40011400
 8003488:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800348c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003490:	2200      	movs	r2, #0
 8003492:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003496:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800349a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800349e:	4642      	mov	r2, r8
 80034a0:	464b      	mov	r3, r9
 80034a2:	1891      	adds	r1, r2, r2
 80034a4:	6239      	str	r1, [r7, #32]
 80034a6:	415b      	adcs	r3, r3
 80034a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80034aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034ae:	4641      	mov	r1, r8
 80034b0:	1854      	adds	r4, r2, r1
 80034b2:	4649      	mov	r1, r9
 80034b4:	eb43 0501 	adc.w	r5, r3, r1
 80034b8:	f04f 0200 	mov.w	r2, #0
 80034bc:	f04f 0300 	mov.w	r3, #0
 80034c0:	00eb      	lsls	r3, r5, #3
 80034c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034c6:	00e2      	lsls	r2, r4, #3
 80034c8:	4614      	mov	r4, r2
 80034ca:	461d      	mov	r5, r3
 80034cc:	4643      	mov	r3, r8
 80034ce:	18e3      	adds	r3, r4, r3
 80034d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034d4:	464b      	mov	r3, r9
 80034d6:	eb45 0303 	adc.w	r3, r5, r3
 80034da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80034ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80034ee:	f04f 0200 	mov.w	r2, #0
 80034f2:	f04f 0300 	mov.w	r3, #0
 80034f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80034fa:	4629      	mov	r1, r5
 80034fc:	008b      	lsls	r3, r1, #2
 80034fe:	4621      	mov	r1, r4
 8003500:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003504:	4621      	mov	r1, r4
 8003506:	008a      	lsls	r2, r1, #2
 8003508:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800350c:	f7fc fed0 	bl	80002b0 <__aeabi_uldivmod>
 8003510:	4602      	mov	r2, r0
 8003512:	460b      	mov	r3, r1
 8003514:	4b60      	ldr	r3, [pc, #384]	@ (8003698 <UART_SetConfig+0x4e4>)
 8003516:	fba3 2302 	umull	r2, r3, r3, r2
 800351a:	095b      	lsrs	r3, r3, #5
 800351c:	011c      	lsls	r4, r3, #4
 800351e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003522:	2200      	movs	r2, #0
 8003524:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003528:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800352c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003530:	4642      	mov	r2, r8
 8003532:	464b      	mov	r3, r9
 8003534:	1891      	adds	r1, r2, r2
 8003536:	61b9      	str	r1, [r7, #24]
 8003538:	415b      	adcs	r3, r3
 800353a:	61fb      	str	r3, [r7, #28]
 800353c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003540:	4641      	mov	r1, r8
 8003542:	1851      	adds	r1, r2, r1
 8003544:	6139      	str	r1, [r7, #16]
 8003546:	4649      	mov	r1, r9
 8003548:	414b      	adcs	r3, r1
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	f04f 0200 	mov.w	r2, #0
 8003550:	f04f 0300 	mov.w	r3, #0
 8003554:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003558:	4659      	mov	r1, fp
 800355a:	00cb      	lsls	r3, r1, #3
 800355c:	4651      	mov	r1, sl
 800355e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003562:	4651      	mov	r1, sl
 8003564:	00ca      	lsls	r2, r1, #3
 8003566:	4610      	mov	r0, r2
 8003568:	4619      	mov	r1, r3
 800356a:	4603      	mov	r3, r0
 800356c:	4642      	mov	r2, r8
 800356e:	189b      	adds	r3, r3, r2
 8003570:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003574:	464b      	mov	r3, r9
 8003576:	460a      	mov	r2, r1
 8003578:	eb42 0303 	adc.w	r3, r2, r3
 800357c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	67bb      	str	r3, [r7, #120]	@ 0x78
 800358a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800358c:	f04f 0200 	mov.w	r2, #0
 8003590:	f04f 0300 	mov.w	r3, #0
 8003594:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003598:	4649      	mov	r1, r9
 800359a:	008b      	lsls	r3, r1, #2
 800359c:	4641      	mov	r1, r8
 800359e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035a2:	4641      	mov	r1, r8
 80035a4:	008a      	lsls	r2, r1, #2
 80035a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80035aa:	f7fc fe81 	bl	80002b0 <__aeabi_uldivmod>
 80035ae:	4602      	mov	r2, r0
 80035b0:	460b      	mov	r3, r1
 80035b2:	4611      	mov	r1, r2
 80035b4:	4b38      	ldr	r3, [pc, #224]	@ (8003698 <UART_SetConfig+0x4e4>)
 80035b6:	fba3 2301 	umull	r2, r3, r3, r1
 80035ba:	095b      	lsrs	r3, r3, #5
 80035bc:	2264      	movs	r2, #100	@ 0x64
 80035be:	fb02 f303 	mul.w	r3, r2, r3
 80035c2:	1acb      	subs	r3, r1, r3
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	3332      	adds	r3, #50	@ 0x32
 80035c8:	4a33      	ldr	r2, [pc, #204]	@ (8003698 <UART_SetConfig+0x4e4>)
 80035ca:	fba2 2303 	umull	r2, r3, r2, r3
 80035ce:	095b      	lsrs	r3, r3, #5
 80035d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035d4:	441c      	add	r4, r3
 80035d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035da:	2200      	movs	r2, #0
 80035dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80035de:	677a      	str	r2, [r7, #116]	@ 0x74
 80035e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80035e4:	4642      	mov	r2, r8
 80035e6:	464b      	mov	r3, r9
 80035e8:	1891      	adds	r1, r2, r2
 80035ea:	60b9      	str	r1, [r7, #8]
 80035ec:	415b      	adcs	r3, r3
 80035ee:	60fb      	str	r3, [r7, #12]
 80035f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035f4:	4641      	mov	r1, r8
 80035f6:	1851      	adds	r1, r2, r1
 80035f8:	6039      	str	r1, [r7, #0]
 80035fa:	4649      	mov	r1, r9
 80035fc:	414b      	adcs	r3, r1
 80035fe:	607b      	str	r3, [r7, #4]
 8003600:	f04f 0200 	mov.w	r2, #0
 8003604:	f04f 0300 	mov.w	r3, #0
 8003608:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800360c:	4659      	mov	r1, fp
 800360e:	00cb      	lsls	r3, r1, #3
 8003610:	4651      	mov	r1, sl
 8003612:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003616:	4651      	mov	r1, sl
 8003618:	00ca      	lsls	r2, r1, #3
 800361a:	4610      	mov	r0, r2
 800361c:	4619      	mov	r1, r3
 800361e:	4603      	mov	r3, r0
 8003620:	4642      	mov	r2, r8
 8003622:	189b      	adds	r3, r3, r2
 8003624:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003626:	464b      	mov	r3, r9
 8003628:	460a      	mov	r2, r1
 800362a:	eb42 0303 	adc.w	r3, r2, r3
 800362e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	663b      	str	r3, [r7, #96]	@ 0x60
 800363a:	667a      	str	r2, [r7, #100]	@ 0x64
 800363c:	f04f 0200 	mov.w	r2, #0
 8003640:	f04f 0300 	mov.w	r3, #0
 8003644:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003648:	4649      	mov	r1, r9
 800364a:	008b      	lsls	r3, r1, #2
 800364c:	4641      	mov	r1, r8
 800364e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003652:	4641      	mov	r1, r8
 8003654:	008a      	lsls	r2, r1, #2
 8003656:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800365a:	f7fc fe29 	bl	80002b0 <__aeabi_uldivmod>
 800365e:	4602      	mov	r2, r0
 8003660:	460b      	mov	r3, r1
 8003662:	4b0d      	ldr	r3, [pc, #52]	@ (8003698 <UART_SetConfig+0x4e4>)
 8003664:	fba3 1302 	umull	r1, r3, r3, r2
 8003668:	095b      	lsrs	r3, r3, #5
 800366a:	2164      	movs	r1, #100	@ 0x64
 800366c:	fb01 f303 	mul.w	r3, r1, r3
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	011b      	lsls	r3, r3, #4
 8003674:	3332      	adds	r3, #50	@ 0x32
 8003676:	4a08      	ldr	r2, [pc, #32]	@ (8003698 <UART_SetConfig+0x4e4>)
 8003678:	fba2 2303 	umull	r2, r3, r2, r3
 800367c:	095b      	lsrs	r3, r3, #5
 800367e:	f003 020f 	and.w	r2, r3, #15
 8003682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4422      	add	r2, r4
 800368a:	609a      	str	r2, [r3, #8]
}
 800368c:	bf00      	nop
 800368e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003692:	46bd      	mov	sp, r7
 8003694:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003698:	51eb851f 	.word	0x51eb851f

0800369c <rand>:
 800369c:	4b16      	ldr	r3, [pc, #88]	@ (80036f8 <rand+0x5c>)
 800369e:	b510      	push	{r4, lr}
 80036a0:	681c      	ldr	r4, [r3, #0]
 80036a2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80036a4:	b9b3      	cbnz	r3, 80036d4 <rand+0x38>
 80036a6:	2018      	movs	r0, #24
 80036a8:	f000 fa20 	bl	8003aec <malloc>
 80036ac:	4602      	mov	r2, r0
 80036ae:	6320      	str	r0, [r4, #48]	@ 0x30
 80036b0:	b920      	cbnz	r0, 80036bc <rand+0x20>
 80036b2:	4b12      	ldr	r3, [pc, #72]	@ (80036fc <rand+0x60>)
 80036b4:	4812      	ldr	r0, [pc, #72]	@ (8003700 <rand+0x64>)
 80036b6:	2152      	movs	r1, #82	@ 0x52
 80036b8:	f000 f9b0 	bl	8003a1c <__assert_func>
 80036bc:	4911      	ldr	r1, [pc, #68]	@ (8003704 <rand+0x68>)
 80036be:	4b12      	ldr	r3, [pc, #72]	@ (8003708 <rand+0x6c>)
 80036c0:	e9c0 1300 	strd	r1, r3, [r0]
 80036c4:	4b11      	ldr	r3, [pc, #68]	@ (800370c <rand+0x70>)
 80036c6:	6083      	str	r3, [r0, #8]
 80036c8:	230b      	movs	r3, #11
 80036ca:	8183      	strh	r3, [r0, #12]
 80036cc:	2100      	movs	r1, #0
 80036ce:	2001      	movs	r0, #1
 80036d0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80036d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80036d6:	480e      	ldr	r0, [pc, #56]	@ (8003710 <rand+0x74>)
 80036d8:	690b      	ldr	r3, [r1, #16]
 80036da:	694c      	ldr	r4, [r1, #20]
 80036dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003714 <rand+0x78>)
 80036de:	4358      	muls	r0, r3
 80036e0:	fb02 0004 	mla	r0, r2, r4, r0
 80036e4:	fba3 3202 	umull	r3, r2, r3, r2
 80036e8:	3301      	adds	r3, #1
 80036ea:	eb40 0002 	adc.w	r0, r0, r2
 80036ee:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80036f2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80036f6:	bd10      	pop	{r4, pc}
 80036f8:	200000b4 	.word	0x200000b4
 80036fc:	08004690 	.word	0x08004690
 8003700:	080046a7 	.word	0x080046a7
 8003704:	abcd330e 	.word	0xabcd330e
 8003708:	e66d1234 	.word	0xe66d1234
 800370c:	0005deec 	.word	0x0005deec
 8003710:	5851f42d 	.word	0x5851f42d
 8003714:	4c957f2d 	.word	0x4c957f2d

08003718 <std>:
 8003718:	2300      	movs	r3, #0
 800371a:	b510      	push	{r4, lr}
 800371c:	4604      	mov	r4, r0
 800371e:	e9c0 3300 	strd	r3, r3, [r0]
 8003722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003726:	6083      	str	r3, [r0, #8]
 8003728:	8181      	strh	r1, [r0, #12]
 800372a:	6643      	str	r3, [r0, #100]	@ 0x64
 800372c:	81c2      	strh	r2, [r0, #14]
 800372e:	6183      	str	r3, [r0, #24]
 8003730:	4619      	mov	r1, r3
 8003732:	2208      	movs	r2, #8
 8003734:	305c      	adds	r0, #92	@ 0x5c
 8003736:	f000 f8f4 	bl	8003922 <memset>
 800373a:	4b0d      	ldr	r3, [pc, #52]	@ (8003770 <std+0x58>)
 800373c:	6263      	str	r3, [r4, #36]	@ 0x24
 800373e:	4b0d      	ldr	r3, [pc, #52]	@ (8003774 <std+0x5c>)
 8003740:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003742:	4b0d      	ldr	r3, [pc, #52]	@ (8003778 <std+0x60>)
 8003744:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003746:	4b0d      	ldr	r3, [pc, #52]	@ (800377c <std+0x64>)
 8003748:	6323      	str	r3, [r4, #48]	@ 0x30
 800374a:	4b0d      	ldr	r3, [pc, #52]	@ (8003780 <std+0x68>)
 800374c:	6224      	str	r4, [r4, #32]
 800374e:	429c      	cmp	r4, r3
 8003750:	d006      	beq.n	8003760 <std+0x48>
 8003752:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003756:	4294      	cmp	r4, r2
 8003758:	d002      	beq.n	8003760 <std+0x48>
 800375a:	33d0      	adds	r3, #208	@ 0xd0
 800375c:	429c      	cmp	r4, r3
 800375e:	d105      	bne.n	800376c <std+0x54>
 8003760:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003768:	f000 b954 	b.w	8003a14 <__retarget_lock_init_recursive>
 800376c:	bd10      	pop	{r4, pc}
 800376e:	bf00      	nop
 8003770:	0800389d 	.word	0x0800389d
 8003774:	080038bf 	.word	0x080038bf
 8003778:	080038f7 	.word	0x080038f7
 800377c:	0800391b 	.word	0x0800391b
 8003780:	20000274 	.word	0x20000274

08003784 <stdio_exit_handler>:
 8003784:	4a02      	ldr	r2, [pc, #8]	@ (8003790 <stdio_exit_handler+0xc>)
 8003786:	4903      	ldr	r1, [pc, #12]	@ (8003794 <stdio_exit_handler+0x10>)
 8003788:	4803      	ldr	r0, [pc, #12]	@ (8003798 <stdio_exit_handler+0x14>)
 800378a:	f000 b869 	b.w	8003860 <_fwalk_sglue>
 800378e:	bf00      	nop
 8003790:	200000a8 	.word	0x200000a8
 8003794:	08003d61 	.word	0x08003d61
 8003798:	200000b8 	.word	0x200000b8

0800379c <cleanup_stdio>:
 800379c:	6841      	ldr	r1, [r0, #4]
 800379e:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <cleanup_stdio+0x34>)
 80037a0:	4299      	cmp	r1, r3
 80037a2:	b510      	push	{r4, lr}
 80037a4:	4604      	mov	r4, r0
 80037a6:	d001      	beq.n	80037ac <cleanup_stdio+0x10>
 80037a8:	f000 fada 	bl	8003d60 <_fflush_r>
 80037ac:	68a1      	ldr	r1, [r4, #8]
 80037ae:	4b09      	ldr	r3, [pc, #36]	@ (80037d4 <cleanup_stdio+0x38>)
 80037b0:	4299      	cmp	r1, r3
 80037b2:	d002      	beq.n	80037ba <cleanup_stdio+0x1e>
 80037b4:	4620      	mov	r0, r4
 80037b6:	f000 fad3 	bl	8003d60 <_fflush_r>
 80037ba:	68e1      	ldr	r1, [r4, #12]
 80037bc:	4b06      	ldr	r3, [pc, #24]	@ (80037d8 <cleanup_stdio+0x3c>)
 80037be:	4299      	cmp	r1, r3
 80037c0:	d004      	beq.n	80037cc <cleanup_stdio+0x30>
 80037c2:	4620      	mov	r0, r4
 80037c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037c8:	f000 baca 	b.w	8003d60 <_fflush_r>
 80037cc:	bd10      	pop	{r4, pc}
 80037ce:	bf00      	nop
 80037d0:	20000274 	.word	0x20000274
 80037d4:	200002dc 	.word	0x200002dc
 80037d8:	20000344 	.word	0x20000344

080037dc <global_stdio_init.part.0>:
 80037dc:	b510      	push	{r4, lr}
 80037de:	4b0b      	ldr	r3, [pc, #44]	@ (800380c <global_stdio_init.part.0+0x30>)
 80037e0:	4c0b      	ldr	r4, [pc, #44]	@ (8003810 <global_stdio_init.part.0+0x34>)
 80037e2:	4a0c      	ldr	r2, [pc, #48]	@ (8003814 <global_stdio_init.part.0+0x38>)
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	4620      	mov	r0, r4
 80037e8:	2200      	movs	r2, #0
 80037ea:	2104      	movs	r1, #4
 80037ec:	f7ff ff94 	bl	8003718 <std>
 80037f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80037f4:	2201      	movs	r2, #1
 80037f6:	2109      	movs	r1, #9
 80037f8:	f7ff ff8e 	bl	8003718 <std>
 80037fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003800:	2202      	movs	r2, #2
 8003802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003806:	2112      	movs	r1, #18
 8003808:	f7ff bf86 	b.w	8003718 <std>
 800380c:	200003ac 	.word	0x200003ac
 8003810:	20000274 	.word	0x20000274
 8003814:	08003785 	.word	0x08003785

08003818 <__sfp_lock_acquire>:
 8003818:	4801      	ldr	r0, [pc, #4]	@ (8003820 <__sfp_lock_acquire+0x8>)
 800381a:	f000 b8fc 	b.w	8003a16 <__retarget_lock_acquire_recursive>
 800381e:	bf00      	nop
 8003820:	200003b5 	.word	0x200003b5

08003824 <__sfp_lock_release>:
 8003824:	4801      	ldr	r0, [pc, #4]	@ (800382c <__sfp_lock_release+0x8>)
 8003826:	f000 b8f7 	b.w	8003a18 <__retarget_lock_release_recursive>
 800382a:	bf00      	nop
 800382c:	200003b5 	.word	0x200003b5

08003830 <__sinit>:
 8003830:	b510      	push	{r4, lr}
 8003832:	4604      	mov	r4, r0
 8003834:	f7ff fff0 	bl	8003818 <__sfp_lock_acquire>
 8003838:	6a23      	ldr	r3, [r4, #32]
 800383a:	b11b      	cbz	r3, 8003844 <__sinit+0x14>
 800383c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003840:	f7ff bff0 	b.w	8003824 <__sfp_lock_release>
 8003844:	4b04      	ldr	r3, [pc, #16]	@ (8003858 <__sinit+0x28>)
 8003846:	6223      	str	r3, [r4, #32]
 8003848:	4b04      	ldr	r3, [pc, #16]	@ (800385c <__sinit+0x2c>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1f5      	bne.n	800383c <__sinit+0xc>
 8003850:	f7ff ffc4 	bl	80037dc <global_stdio_init.part.0>
 8003854:	e7f2      	b.n	800383c <__sinit+0xc>
 8003856:	bf00      	nop
 8003858:	0800379d 	.word	0x0800379d
 800385c:	200003ac 	.word	0x200003ac

08003860 <_fwalk_sglue>:
 8003860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003864:	4607      	mov	r7, r0
 8003866:	4688      	mov	r8, r1
 8003868:	4614      	mov	r4, r2
 800386a:	2600      	movs	r6, #0
 800386c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003870:	f1b9 0901 	subs.w	r9, r9, #1
 8003874:	d505      	bpl.n	8003882 <_fwalk_sglue+0x22>
 8003876:	6824      	ldr	r4, [r4, #0]
 8003878:	2c00      	cmp	r4, #0
 800387a:	d1f7      	bne.n	800386c <_fwalk_sglue+0xc>
 800387c:	4630      	mov	r0, r6
 800387e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003882:	89ab      	ldrh	r3, [r5, #12]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d907      	bls.n	8003898 <_fwalk_sglue+0x38>
 8003888:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800388c:	3301      	adds	r3, #1
 800388e:	d003      	beq.n	8003898 <_fwalk_sglue+0x38>
 8003890:	4629      	mov	r1, r5
 8003892:	4638      	mov	r0, r7
 8003894:	47c0      	blx	r8
 8003896:	4306      	orrs	r6, r0
 8003898:	3568      	adds	r5, #104	@ 0x68
 800389a:	e7e9      	b.n	8003870 <_fwalk_sglue+0x10>

0800389c <__sread>:
 800389c:	b510      	push	{r4, lr}
 800389e:	460c      	mov	r4, r1
 80038a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038a4:	f000 f868 	bl	8003978 <_read_r>
 80038a8:	2800      	cmp	r0, #0
 80038aa:	bfab      	itete	ge
 80038ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80038ae:	89a3      	ldrhlt	r3, [r4, #12]
 80038b0:	181b      	addge	r3, r3, r0
 80038b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80038b6:	bfac      	ite	ge
 80038b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80038ba:	81a3      	strhlt	r3, [r4, #12]
 80038bc:	bd10      	pop	{r4, pc}

080038be <__swrite>:
 80038be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038c2:	461f      	mov	r7, r3
 80038c4:	898b      	ldrh	r3, [r1, #12]
 80038c6:	05db      	lsls	r3, r3, #23
 80038c8:	4605      	mov	r5, r0
 80038ca:	460c      	mov	r4, r1
 80038cc:	4616      	mov	r6, r2
 80038ce:	d505      	bpl.n	80038dc <__swrite+0x1e>
 80038d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038d4:	2302      	movs	r3, #2
 80038d6:	2200      	movs	r2, #0
 80038d8:	f000 f83c 	bl	8003954 <_lseek_r>
 80038dc:	89a3      	ldrh	r3, [r4, #12]
 80038de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80038e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80038e6:	81a3      	strh	r3, [r4, #12]
 80038e8:	4632      	mov	r2, r6
 80038ea:	463b      	mov	r3, r7
 80038ec:	4628      	mov	r0, r5
 80038ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80038f2:	f000 b853 	b.w	800399c <_write_r>

080038f6 <__sseek>:
 80038f6:	b510      	push	{r4, lr}
 80038f8:	460c      	mov	r4, r1
 80038fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038fe:	f000 f829 	bl	8003954 <_lseek_r>
 8003902:	1c43      	adds	r3, r0, #1
 8003904:	89a3      	ldrh	r3, [r4, #12]
 8003906:	bf15      	itete	ne
 8003908:	6560      	strne	r0, [r4, #84]	@ 0x54
 800390a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800390e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003912:	81a3      	strheq	r3, [r4, #12]
 8003914:	bf18      	it	ne
 8003916:	81a3      	strhne	r3, [r4, #12]
 8003918:	bd10      	pop	{r4, pc}

0800391a <__sclose>:
 800391a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800391e:	f000 b809 	b.w	8003934 <_close_r>

08003922 <memset>:
 8003922:	4402      	add	r2, r0
 8003924:	4603      	mov	r3, r0
 8003926:	4293      	cmp	r3, r2
 8003928:	d100      	bne.n	800392c <memset+0xa>
 800392a:	4770      	bx	lr
 800392c:	f803 1b01 	strb.w	r1, [r3], #1
 8003930:	e7f9      	b.n	8003926 <memset+0x4>
	...

08003934 <_close_r>:
 8003934:	b538      	push	{r3, r4, r5, lr}
 8003936:	4d06      	ldr	r5, [pc, #24]	@ (8003950 <_close_r+0x1c>)
 8003938:	2300      	movs	r3, #0
 800393a:	4604      	mov	r4, r0
 800393c:	4608      	mov	r0, r1
 800393e:	602b      	str	r3, [r5, #0]
 8003940:	f7fd f8be 	bl	8000ac0 <_close>
 8003944:	1c43      	adds	r3, r0, #1
 8003946:	d102      	bne.n	800394e <_close_r+0x1a>
 8003948:	682b      	ldr	r3, [r5, #0]
 800394a:	b103      	cbz	r3, 800394e <_close_r+0x1a>
 800394c:	6023      	str	r3, [r4, #0]
 800394e:	bd38      	pop	{r3, r4, r5, pc}
 8003950:	200003b0 	.word	0x200003b0

08003954 <_lseek_r>:
 8003954:	b538      	push	{r3, r4, r5, lr}
 8003956:	4d07      	ldr	r5, [pc, #28]	@ (8003974 <_lseek_r+0x20>)
 8003958:	4604      	mov	r4, r0
 800395a:	4608      	mov	r0, r1
 800395c:	4611      	mov	r1, r2
 800395e:	2200      	movs	r2, #0
 8003960:	602a      	str	r2, [r5, #0]
 8003962:	461a      	mov	r2, r3
 8003964:	f7fd f8d3 	bl	8000b0e <_lseek>
 8003968:	1c43      	adds	r3, r0, #1
 800396a:	d102      	bne.n	8003972 <_lseek_r+0x1e>
 800396c:	682b      	ldr	r3, [r5, #0]
 800396e:	b103      	cbz	r3, 8003972 <_lseek_r+0x1e>
 8003970:	6023      	str	r3, [r4, #0]
 8003972:	bd38      	pop	{r3, r4, r5, pc}
 8003974:	200003b0 	.word	0x200003b0

08003978 <_read_r>:
 8003978:	b538      	push	{r3, r4, r5, lr}
 800397a:	4d07      	ldr	r5, [pc, #28]	@ (8003998 <_read_r+0x20>)
 800397c:	4604      	mov	r4, r0
 800397e:	4608      	mov	r0, r1
 8003980:	4611      	mov	r1, r2
 8003982:	2200      	movs	r2, #0
 8003984:	602a      	str	r2, [r5, #0]
 8003986:	461a      	mov	r2, r3
 8003988:	f7fd f861 	bl	8000a4e <_read>
 800398c:	1c43      	adds	r3, r0, #1
 800398e:	d102      	bne.n	8003996 <_read_r+0x1e>
 8003990:	682b      	ldr	r3, [r5, #0]
 8003992:	b103      	cbz	r3, 8003996 <_read_r+0x1e>
 8003994:	6023      	str	r3, [r4, #0]
 8003996:	bd38      	pop	{r3, r4, r5, pc}
 8003998:	200003b0 	.word	0x200003b0

0800399c <_write_r>:
 800399c:	b538      	push	{r3, r4, r5, lr}
 800399e:	4d07      	ldr	r5, [pc, #28]	@ (80039bc <_write_r+0x20>)
 80039a0:	4604      	mov	r4, r0
 80039a2:	4608      	mov	r0, r1
 80039a4:	4611      	mov	r1, r2
 80039a6:	2200      	movs	r2, #0
 80039a8:	602a      	str	r2, [r5, #0]
 80039aa:	461a      	mov	r2, r3
 80039ac:	f7fd f86c 	bl	8000a88 <_write>
 80039b0:	1c43      	adds	r3, r0, #1
 80039b2:	d102      	bne.n	80039ba <_write_r+0x1e>
 80039b4:	682b      	ldr	r3, [r5, #0]
 80039b6:	b103      	cbz	r3, 80039ba <_write_r+0x1e>
 80039b8:	6023      	str	r3, [r4, #0]
 80039ba:	bd38      	pop	{r3, r4, r5, pc}
 80039bc:	200003b0 	.word	0x200003b0

080039c0 <__errno>:
 80039c0:	4b01      	ldr	r3, [pc, #4]	@ (80039c8 <__errno+0x8>)
 80039c2:	6818      	ldr	r0, [r3, #0]
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	200000b4 	.word	0x200000b4

080039cc <__libc_init_array>:
 80039cc:	b570      	push	{r4, r5, r6, lr}
 80039ce:	4d0d      	ldr	r5, [pc, #52]	@ (8003a04 <__libc_init_array+0x38>)
 80039d0:	4c0d      	ldr	r4, [pc, #52]	@ (8003a08 <__libc_init_array+0x3c>)
 80039d2:	1b64      	subs	r4, r4, r5
 80039d4:	10a4      	asrs	r4, r4, #2
 80039d6:	2600      	movs	r6, #0
 80039d8:	42a6      	cmp	r6, r4
 80039da:	d109      	bne.n	80039f0 <__libc_init_array+0x24>
 80039dc:	4d0b      	ldr	r5, [pc, #44]	@ (8003a0c <__libc_init_array+0x40>)
 80039de:	4c0c      	ldr	r4, [pc, #48]	@ (8003a10 <__libc_init_array+0x44>)
 80039e0:	f000 fe38 	bl	8004654 <_init>
 80039e4:	1b64      	subs	r4, r4, r5
 80039e6:	10a4      	asrs	r4, r4, #2
 80039e8:	2600      	movs	r6, #0
 80039ea:	42a6      	cmp	r6, r4
 80039ec:	d105      	bne.n	80039fa <__libc_init_array+0x2e>
 80039ee:	bd70      	pop	{r4, r5, r6, pc}
 80039f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f4:	4798      	blx	r3
 80039f6:	3601      	adds	r6, #1
 80039f8:	e7ee      	b.n	80039d8 <__libc_init_array+0xc>
 80039fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80039fe:	4798      	blx	r3
 8003a00:	3601      	adds	r6, #1
 8003a02:	e7f2      	b.n	80039ea <__libc_init_array+0x1e>
 8003a04:	08004778 	.word	0x08004778
 8003a08:	08004778 	.word	0x08004778
 8003a0c:	08004778 	.word	0x08004778
 8003a10:	0800477c 	.word	0x0800477c

08003a14 <__retarget_lock_init_recursive>:
 8003a14:	4770      	bx	lr

08003a16 <__retarget_lock_acquire_recursive>:
 8003a16:	4770      	bx	lr

08003a18 <__retarget_lock_release_recursive>:
 8003a18:	4770      	bx	lr
	...

08003a1c <__assert_func>:
 8003a1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003a1e:	4614      	mov	r4, r2
 8003a20:	461a      	mov	r2, r3
 8003a22:	4b09      	ldr	r3, [pc, #36]	@ (8003a48 <__assert_func+0x2c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4605      	mov	r5, r0
 8003a28:	68d8      	ldr	r0, [r3, #12]
 8003a2a:	b14c      	cbz	r4, 8003a40 <__assert_func+0x24>
 8003a2c:	4b07      	ldr	r3, [pc, #28]	@ (8003a4c <__assert_func+0x30>)
 8003a2e:	9100      	str	r1, [sp, #0]
 8003a30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003a34:	4906      	ldr	r1, [pc, #24]	@ (8003a50 <__assert_func+0x34>)
 8003a36:	462b      	mov	r3, r5
 8003a38:	f000 f9ba 	bl	8003db0 <fiprintf>
 8003a3c:	f000 f9da 	bl	8003df4 <abort>
 8003a40:	4b04      	ldr	r3, [pc, #16]	@ (8003a54 <__assert_func+0x38>)
 8003a42:	461c      	mov	r4, r3
 8003a44:	e7f3      	b.n	8003a2e <__assert_func+0x12>
 8003a46:	bf00      	nop
 8003a48:	200000b4 	.word	0x200000b4
 8003a4c:	080046ff 	.word	0x080046ff
 8003a50:	0800470c 	.word	0x0800470c
 8003a54:	0800473a 	.word	0x0800473a

08003a58 <_free_r>:
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	4605      	mov	r5, r0
 8003a5c:	2900      	cmp	r1, #0
 8003a5e:	d041      	beq.n	8003ae4 <_free_r+0x8c>
 8003a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a64:	1f0c      	subs	r4, r1, #4
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	bfb8      	it	lt
 8003a6a:	18e4      	addlt	r4, r4, r3
 8003a6c:	f000 f8e8 	bl	8003c40 <__malloc_lock>
 8003a70:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae8 <_free_r+0x90>)
 8003a72:	6813      	ldr	r3, [r2, #0]
 8003a74:	b933      	cbnz	r3, 8003a84 <_free_r+0x2c>
 8003a76:	6063      	str	r3, [r4, #4]
 8003a78:	6014      	str	r4, [r2, #0]
 8003a7a:	4628      	mov	r0, r5
 8003a7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a80:	f000 b8e4 	b.w	8003c4c <__malloc_unlock>
 8003a84:	42a3      	cmp	r3, r4
 8003a86:	d908      	bls.n	8003a9a <_free_r+0x42>
 8003a88:	6820      	ldr	r0, [r4, #0]
 8003a8a:	1821      	adds	r1, r4, r0
 8003a8c:	428b      	cmp	r3, r1
 8003a8e:	bf01      	itttt	eq
 8003a90:	6819      	ldreq	r1, [r3, #0]
 8003a92:	685b      	ldreq	r3, [r3, #4]
 8003a94:	1809      	addeq	r1, r1, r0
 8003a96:	6021      	streq	r1, [r4, #0]
 8003a98:	e7ed      	b.n	8003a76 <_free_r+0x1e>
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	b10b      	cbz	r3, 8003aa4 <_free_r+0x4c>
 8003aa0:	42a3      	cmp	r3, r4
 8003aa2:	d9fa      	bls.n	8003a9a <_free_r+0x42>
 8003aa4:	6811      	ldr	r1, [r2, #0]
 8003aa6:	1850      	adds	r0, r2, r1
 8003aa8:	42a0      	cmp	r0, r4
 8003aaa:	d10b      	bne.n	8003ac4 <_free_r+0x6c>
 8003aac:	6820      	ldr	r0, [r4, #0]
 8003aae:	4401      	add	r1, r0
 8003ab0:	1850      	adds	r0, r2, r1
 8003ab2:	4283      	cmp	r3, r0
 8003ab4:	6011      	str	r1, [r2, #0]
 8003ab6:	d1e0      	bne.n	8003a7a <_free_r+0x22>
 8003ab8:	6818      	ldr	r0, [r3, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	6053      	str	r3, [r2, #4]
 8003abe:	4408      	add	r0, r1
 8003ac0:	6010      	str	r0, [r2, #0]
 8003ac2:	e7da      	b.n	8003a7a <_free_r+0x22>
 8003ac4:	d902      	bls.n	8003acc <_free_r+0x74>
 8003ac6:	230c      	movs	r3, #12
 8003ac8:	602b      	str	r3, [r5, #0]
 8003aca:	e7d6      	b.n	8003a7a <_free_r+0x22>
 8003acc:	6820      	ldr	r0, [r4, #0]
 8003ace:	1821      	adds	r1, r4, r0
 8003ad0:	428b      	cmp	r3, r1
 8003ad2:	bf04      	itt	eq
 8003ad4:	6819      	ldreq	r1, [r3, #0]
 8003ad6:	685b      	ldreq	r3, [r3, #4]
 8003ad8:	6063      	str	r3, [r4, #4]
 8003ada:	bf04      	itt	eq
 8003adc:	1809      	addeq	r1, r1, r0
 8003ade:	6021      	streq	r1, [r4, #0]
 8003ae0:	6054      	str	r4, [r2, #4]
 8003ae2:	e7ca      	b.n	8003a7a <_free_r+0x22>
 8003ae4:	bd38      	pop	{r3, r4, r5, pc}
 8003ae6:	bf00      	nop
 8003ae8:	200003bc 	.word	0x200003bc

08003aec <malloc>:
 8003aec:	4b02      	ldr	r3, [pc, #8]	@ (8003af8 <malloc+0xc>)
 8003aee:	4601      	mov	r1, r0
 8003af0:	6818      	ldr	r0, [r3, #0]
 8003af2:	f000 b825 	b.w	8003b40 <_malloc_r>
 8003af6:	bf00      	nop
 8003af8:	200000b4 	.word	0x200000b4

08003afc <sbrk_aligned>:
 8003afc:	b570      	push	{r4, r5, r6, lr}
 8003afe:	4e0f      	ldr	r6, [pc, #60]	@ (8003b3c <sbrk_aligned+0x40>)
 8003b00:	460c      	mov	r4, r1
 8003b02:	6831      	ldr	r1, [r6, #0]
 8003b04:	4605      	mov	r5, r0
 8003b06:	b911      	cbnz	r1, 8003b0e <sbrk_aligned+0x12>
 8003b08:	f000 f964 	bl	8003dd4 <_sbrk_r>
 8003b0c:	6030      	str	r0, [r6, #0]
 8003b0e:	4621      	mov	r1, r4
 8003b10:	4628      	mov	r0, r5
 8003b12:	f000 f95f 	bl	8003dd4 <_sbrk_r>
 8003b16:	1c43      	adds	r3, r0, #1
 8003b18:	d103      	bne.n	8003b22 <sbrk_aligned+0x26>
 8003b1a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003b1e:	4620      	mov	r0, r4
 8003b20:	bd70      	pop	{r4, r5, r6, pc}
 8003b22:	1cc4      	adds	r4, r0, #3
 8003b24:	f024 0403 	bic.w	r4, r4, #3
 8003b28:	42a0      	cmp	r0, r4
 8003b2a:	d0f8      	beq.n	8003b1e <sbrk_aligned+0x22>
 8003b2c:	1a21      	subs	r1, r4, r0
 8003b2e:	4628      	mov	r0, r5
 8003b30:	f000 f950 	bl	8003dd4 <_sbrk_r>
 8003b34:	3001      	adds	r0, #1
 8003b36:	d1f2      	bne.n	8003b1e <sbrk_aligned+0x22>
 8003b38:	e7ef      	b.n	8003b1a <sbrk_aligned+0x1e>
 8003b3a:	bf00      	nop
 8003b3c:	200003b8 	.word	0x200003b8

08003b40 <_malloc_r>:
 8003b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b44:	1ccd      	adds	r5, r1, #3
 8003b46:	f025 0503 	bic.w	r5, r5, #3
 8003b4a:	3508      	adds	r5, #8
 8003b4c:	2d0c      	cmp	r5, #12
 8003b4e:	bf38      	it	cc
 8003b50:	250c      	movcc	r5, #12
 8003b52:	2d00      	cmp	r5, #0
 8003b54:	4606      	mov	r6, r0
 8003b56:	db01      	blt.n	8003b5c <_malloc_r+0x1c>
 8003b58:	42a9      	cmp	r1, r5
 8003b5a:	d904      	bls.n	8003b66 <_malloc_r+0x26>
 8003b5c:	230c      	movs	r3, #12
 8003b5e:	6033      	str	r3, [r6, #0]
 8003b60:	2000      	movs	r0, #0
 8003b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c3c <_malloc_r+0xfc>
 8003b6a:	f000 f869 	bl	8003c40 <__malloc_lock>
 8003b6e:	f8d8 3000 	ldr.w	r3, [r8]
 8003b72:	461c      	mov	r4, r3
 8003b74:	bb44      	cbnz	r4, 8003bc8 <_malloc_r+0x88>
 8003b76:	4629      	mov	r1, r5
 8003b78:	4630      	mov	r0, r6
 8003b7a:	f7ff ffbf 	bl	8003afc <sbrk_aligned>
 8003b7e:	1c43      	adds	r3, r0, #1
 8003b80:	4604      	mov	r4, r0
 8003b82:	d158      	bne.n	8003c36 <_malloc_r+0xf6>
 8003b84:	f8d8 4000 	ldr.w	r4, [r8]
 8003b88:	4627      	mov	r7, r4
 8003b8a:	2f00      	cmp	r7, #0
 8003b8c:	d143      	bne.n	8003c16 <_malloc_r+0xd6>
 8003b8e:	2c00      	cmp	r4, #0
 8003b90:	d04b      	beq.n	8003c2a <_malloc_r+0xea>
 8003b92:	6823      	ldr	r3, [r4, #0]
 8003b94:	4639      	mov	r1, r7
 8003b96:	4630      	mov	r0, r6
 8003b98:	eb04 0903 	add.w	r9, r4, r3
 8003b9c:	f000 f91a 	bl	8003dd4 <_sbrk_r>
 8003ba0:	4581      	cmp	r9, r0
 8003ba2:	d142      	bne.n	8003c2a <_malloc_r+0xea>
 8003ba4:	6821      	ldr	r1, [r4, #0]
 8003ba6:	1a6d      	subs	r5, r5, r1
 8003ba8:	4629      	mov	r1, r5
 8003baa:	4630      	mov	r0, r6
 8003bac:	f7ff ffa6 	bl	8003afc <sbrk_aligned>
 8003bb0:	3001      	adds	r0, #1
 8003bb2:	d03a      	beq.n	8003c2a <_malloc_r+0xea>
 8003bb4:	6823      	ldr	r3, [r4, #0]
 8003bb6:	442b      	add	r3, r5
 8003bb8:	6023      	str	r3, [r4, #0]
 8003bba:	f8d8 3000 	ldr.w	r3, [r8]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	bb62      	cbnz	r2, 8003c1c <_malloc_r+0xdc>
 8003bc2:	f8c8 7000 	str.w	r7, [r8]
 8003bc6:	e00f      	b.n	8003be8 <_malloc_r+0xa8>
 8003bc8:	6822      	ldr	r2, [r4, #0]
 8003bca:	1b52      	subs	r2, r2, r5
 8003bcc:	d420      	bmi.n	8003c10 <_malloc_r+0xd0>
 8003bce:	2a0b      	cmp	r2, #11
 8003bd0:	d917      	bls.n	8003c02 <_malloc_r+0xc2>
 8003bd2:	1961      	adds	r1, r4, r5
 8003bd4:	42a3      	cmp	r3, r4
 8003bd6:	6025      	str	r5, [r4, #0]
 8003bd8:	bf18      	it	ne
 8003bda:	6059      	strne	r1, [r3, #4]
 8003bdc:	6863      	ldr	r3, [r4, #4]
 8003bde:	bf08      	it	eq
 8003be0:	f8c8 1000 	streq.w	r1, [r8]
 8003be4:	5162      	str	r2, [r4, r5]
 8003be6:	604b      	str	r3, [r1, #4]
 8003be8:	4630      	mov	r0, r6
 8003bea:	f000 f82f 	bl	8003c4c <__malloc_unlock>
 8003bee:	f104 000b 	add.w	r0, r4, #11
 8003bf2:	1d23      	adds	r3, r4, #4
 8003bf4:	f020 0007 	bic.w	r0, r0, #7
 8003bf8:	1ac2      	subs	r2, r0, r3
 8003bfa:	bf1c      	itt	ne
 8003bfc:	1a1b      	subne	r3, r3, r0
 8003bfe:	50a3      	strne	r3, [r4, r2]
 8003c00:	e7af      	b.n	8003b62 <_malloc_r+0x22>
 8003c02:	6862      	ldr	r2, [r4, #4]
 8003c04:	42a3      	cmp	r3, r4
 8003c06:	bf0c      	ite	eq
 8003c08:	f8c8 2000 	streq.w	r2, [r8]
 8003c0c:	605a      	strne	r2, [r3, #4]
 8003c0e:	e7eb      	b.n	8003be8 <_malloc_r+0xa8>
 8003c10:	4623      	mov	r3, r4
 8003c12:	6864      	ldr	r4, [r4, #4]
 8003c14:	e7ae      	b.n	8003b74 <_malloc_r+0x34>
 8003c16:	463c      	mov	r4, r7
 8003c18:	687f      	ldr	r7, [r7, #4]
 8003c1a:	e7b6      	b.n	8003b8a <_malloc_r+0x4a>
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	42a3      	cmp	r3, r4
 8003c22:	d1fb      	bne.n	8003c1c <_malloc_r+0xdc>
 8003c24:	2300      	movs	r3, #0
 8003c26:	6053      	str	r3, [r2, #4]
 8003c28:	e7de      	b.n	8003be8 <_malloc_r+0xa8>
 8003c2a:	230c      	movs	r3, #12
 8003c2c:	6033      	str	r3, [r6, #0]
 8003c2e:	4630      	mov	r0, r6
 8003c30:	f000 f80c 	bl	8003c4c <__malloc_unlock>
 8003c34:	e794      	b.n	8003b60 <_malloc_r+0x20>
 8003c36:	6005      	str	r5, [r0, #0]
 8003c38:	e7d6      	b.n	8003be8 <_malloc_r+0xa8>
 8003c3a:	bf00      	nop
 8003c3c:	200003bc 	.word	0x200003bc

08003c40 <__malloc_lock>:
 8003c40:	4801      	ldr	r0, [pc, #4]	@ (8003c48 <__malloc_lock+0x8>)
 8003c42:	f7ff bee8 	b.w	8003a16 <__retarget_lock_acquire_recursive>
 8003c46:	bf00      	nop
 8003c48:	200003b4 	.word	0x200003b4

08003c4c <__malloc_unlock>:
 8003c4c:	4801      	ldr	r0, [pc, #4]	@ (8003c54 <__malloc_unlock+0x8>)
 8003c4e:	f7ff bee3 	b.w	8003a18 <__retarget_lock_release_recursive>
 8003c52:	bf00      	nop
 8003c54:	200003b4 	.word	0x200003b4

08003c58 <__sflush_r>:
 8003c58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c60:	0716      	lsls	r6, r2, #28
 8003c62:	4605      	mov	r5, r0
 8003c64:	460c      	mov	r4, r1
 8003c66:	d454      	bmi.n	8003d12 <__sflush_r+0xba>
 8003c68:	684b      	ldr	r3, [r1, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	dc02      	bgt.n	8003c74 <__sflush_r+0x1c>
 8003c6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	dd48      	ble.n	8003d06 <__sflush_r+0xae>
 8003c74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c76:	2e00      	cmp	r6, #0
 8003c78:	d045      	beq.n	8003d06 <__sflush_r+0xae>
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003c80:	682f      	ldr	r7, [r5, #0]
 8003c82:	6a21      	ldr	r1, [r4, #32]
 8003c84:	602b      	str	r3, [r5, #0]
 8003c86:	d030      	beq.n	8003cea <__sflush_r+0x92>
 8003c88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c8a:	89a3      	ldrh	r3, [r4, #12]
 8003c8c:	0759      	lsls	r1, r3, #29
 8003c8e:	d505      	bpl.n	8003c9c <__sflush_r+0x44>
 8003c90:	6863      	ldr	r3, [r4, #4]
 8003c92:	1ad2      	subs	r2, r2, r3
 8003c94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c96:	b10b      	cbz	r3, 8003c9c <__sflush_r+0x44>
 8003c98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c9a:	1ad2      	subs	r2, r2, r3
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003ca0:	6a21      	ldr	r1, [r4, #32]
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	47b0      	blx	r6
 8003ca6:	1c43      	adds	r3, r0, #1
 8003ca8:	89a3      	ldrh	r3, [r4, #12]
 8003caa:	d106      	bne.n	8003cba <__sflush_r+0x62>
 8003cac:	6829      	ldr	r1, [r5, #0]
 8003cae:	291d      	cmp	r1, #29
 8003cb0:	d82b      	bhi.n	8003d0a <__sflush_r+0xb2>
 8003cb2:	4a2a      	ldr	r2, [pc, #168]	@ (8003d5c <__sflush_r+0x104>)
 8003cb4:	40ca      	lsrs	r2, r1
 8003cb6:	07d6      	lsls	r6, r2, #31
 8003cb8:	d527      	bpl.n	8003d0a <__sflush_r+0xb2>
 8003cba:	2200      	movs	r2, #0
 8003cbc:	6062      	str	r2, [r4, #4]
 8003cbe:	04d9      	lsls	r1, r3, #19
 8003cc0:	6922      	ldr	r2, [r4, #16]
 8003cc2:	6022      	str	r2, [r4, #0]
 8003cc4:	d504      	bpl.n	8003cd0 <__sflush_r+0x78>
 8003cc6:	1c42      	adds	r2, r0, #1
 8003cc8:	d101      	bne.n	8003cce <__sflush_r+0x76>
 8003cca:	682b      	ldr	r3, [r5, #0]
 8003ccc:	b903      	cbnz	r3, 8003cd0 <__sflush_r+0x78>
 8003cce:	6560      	str	r0, [r4, #84]	@ 0x54
 8003cd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cd2:	602f      	str	r7, [r5, #0]
 8003cd4:	b1b9      	cbz	r1, 8003d06 <__sflush_r+0xae>
 8003cd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003cda:	4299      	cmp	r1, r3
 8003cdc:	d002      	beq.n	8003ce4 <__sflush_r+0x8c>
 8003cde:	4628      	mov	r0, r5
 8003ce0:	f7ff feba 	bl	8003a58 <_free_r>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	6363      	str	r3, [r4, #52]	@ 0x34
 8003ce8:	e00d      	b.n	8003d06 <__sflush_r+0xae>
 8003cea:	2301      	movs	r3, #1
 8003cec:	4628      	mov	r0, r5
 8003cee:	47b0      	blx	r6
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	1c50      	adds	r0, r2, #1
 8003cf4:	d1c9      	bne.n	8003c8a <__sflush_r+0x32>
 8003cf6:	682b      	ldr	r3, [r5, #0]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0c6      	beq.n	8003c8a <__sflush_r+0x32>
 8003cfc:	2b1d      	cmp	r3, #29
 8003cfe:	d001      	beq.n	8003d04 <__sflush_r+0xac>
 8003d00:	2b16      	cmp	r3, #22
 8003d02:	d11e      	bne.n	8003d42 <__sflush_r+0xea>
 8003d04:	602f      	str	r7, [r5, #0]
 8003d06:	2000      	movs	r0, #0
 8003d08:	e022      	b.n	8003d50 <__sflush_r+0xf8>
 8003d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d0e:	b21b      	sxth	r3, r3
 8003d10:	e01b      	b.n	8003d4a <__sflush_r+0xf2>
 8003d12:	690f      	ldr	r7, [r1, #16]
 8003d14:	2f00      	cmp	r7, #0
 8003d16:	d0f6      	beq.n	8003d06 <__sflush_r+0xae>
 8003d18:	0793      	lsls	r3, r2, #30
 8003d1a:	680e      	ldr	r6, [r1, #0]
 8003d1c:	bf08      	it	eq
 8003d1e:	694b      	ldreq	r3, [r1, #20]
 8003d20:	600f      	str	r7, [r1, #0]
 8003d22:	bf18      	it	ne
 8003d24:	2300      	movne	r3, #0
 8003d26:	eba6 0807 	sub.w	r8, r6, r7
 8003d2a:	608b      	str	r3, [r1, #8]
 8003d2c:	f1b8 0f00 	cmp.w	r8, #0
 8003d30:	dde9      	ble.n	8003d06 <__sflush_r+0xae>
 8003d32:	6a21      	ldr	r1, [r4, #32]
 8003d34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003d36:	4643      	mov	r3, r8
 8003d38:	463a      	mov	r2, r7
 8003d3a:	4628      	mov	r0, r5
 8003d3c:	47b0      	blx	r6
 8003d3e:	2800      	cmp	r0, #0
 8003d40:	dc08      	bgt.n	8003d54 <__sflush_r+0xfc>
 8003d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d4a:	81a3      	strh	r3, [r4, #12]
 8003d4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d54:	4407      	add	r7, r0
 8003d56:	eba8 0800 	sub.w	r8, r8, r0
 8003d5a:	e7e7      	b.n	8003d2c <__sflush_r+0xd4>
 8003d5c:	20400001 	.word	0x20400001

08003d60 <_fflush_r>:
 8003d60:	b538      	push	{r3, r4, r5, lr}
 8003d62:	690b      	ldr	r3, [r1, #16]
 8003d64:	4605      	mov	r5, r0
 8003d66:	460c      	mov	r4, r1
 8003d68:	b913      	cbnz	r3, 8003d70 <_fflush_r+0x10>
 8003d6a:	2500      	movs	r5, #0
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	bd38      	pop	{r3, r4, r5, pc}
 8003d70:	b118      	cbz	r0, 8003d7a <_fflush_r+0x1a>
 8003d72:	6a03      	ldr	r3, [r0, #32]
 8003d74:	b90b      	cbnz	r3, 8003d7a <_fflush_r+0x1a>
 8003d76:	f7ff fd5b 	bl	8003830 <__sinit>
 8003d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0f3      	beq.n	8003d6a <_fflush_r+0xa>
 8003d82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d84:	07d0      	lsls	r0, r2, #31
 8003d86:	d404      	bmi.n	8003d92 <_fflush_r+0x32>
 8003d88:	0599      	lsls	r1, r3, #22
 8003d8a:	d402      	bmi.n	8003d92 <_fflush_r+0x32>
 8003d8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d8e:	f7ff fe42 	bl	8003a16 <__retarget_lock_acquire_recursive>
 8003d92:	4628      	mov	r0, r5
 8003d94:	4621      	mov	r1, r4
 8003d96:	f7ff ff5f 	bl	8003c58 <__sflush_r>
 8003d9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d9c:	07da      	lsls	r2, r3, #31
 8003d9e:	4605      	mov	r5, r0
 8003da0:	d4e4      	bmi.n	8003d6c <_fflush_r+0xc>
 8003da2:	89a3      	ldrh	r3, [r4, #12]
 8003da4:	059b      	lsls	r3, r3, #22
 8003da6:	d4e1      	bmi.n	8003d6c <_fflush_r+0xc>
 8003da8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003daa:	f7ff fe35 	bl	8003a18 <__retarget_lock_release_recursive>
 8003dae:	e7dd      	b.n	8003d6c <_fflush_r+0xc>

08003db0 <fiprintf>:
 8003db0:	b40e      	push	{r1, r2, r3}
 8003db2:	b503      	push	{r0, r1, lr}
 8003db4:	4601      	mov	r1, r0
 8003db6:	ab03      	add	r3, sp, #12
 8003db8:	4805      	ldr	r0, [pc, #20]	@ (8003dd0 <fiprintf+0x20>)
 8003dba:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dbe:	6800      	ldr	r0, [r0, #0]
 8003dc0:	9301      	str	r3, [sp, #4]
 8003dc2:	f000 f847 	bl	8003e54 <_vfiprintf_r>
 8003dc6:	b002      	add	sp, #8
 8003dc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dcc:	b003      	add	sp, #12
 8003dce:	4770      	bx	lr
 8003dd0:	200000b4 	.word	0x200000b4

08003dd4 <_sbrk_r>:
 8003dd4:	b538      	push	{r3, r4, r5, lr}
 8003dd6:	4d06      	ldr	r5, [pc, #24]	@ (8003df0 <_sbrk_r+0x1c>)
 8003dd8:	2300      	movs	r3, #0
 8003dda:	4604      	mov	r4, r0
 8003ddc:	4608      	mov	r0, r1
 8003dde:	602b      	str	r3, [r5, #0]
 8003de0:	f7fc fea2 	bl	8000b28 <_sbrk>
 8003de4:	1c43      	adds	r3, r0, #1
 8003de6:	d102      	bne.n	8003dee <_sbrk_r+0x1a>
 8003de8:	682b      	ldr	r3, [r5, #0]
 8003dea:	b103      	cbz	r3, 8003dee <_sbrk_r+0x1a>
 8003dec:	6023      	str	r3, [r4, #0]
 8003dee:	bd38      	pop	{r3, r4, r5, pc}
 8003df0:	200003b0 	.word	0x200003b0

08003df4 <abort>:
 8003df4:	b508      	push	{r3, lr}
 8003df6:	2006      	movs	r0, #6
 8003df8:	f000 fb8c 	bl	8004514 <raise>
 8003dfc:	2001      	movs	r0, #1
 8003dfe:	f7fc fe1b 	bl	8000a38 <_exit>

08003e02 <__sfputc_r>:
 8003e02:	6893      	ldr	r3, [r2, #8]
 8003e04:	3b01      	subs	r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	b410      	push	{r4}
 8003e0a:	6093      	str	r3, [r2, #8]
 8003e0c:	da08      	bge.n	8003e20 <__sfputc_r+0x1e>
 8003e0e:	6994      	ldr	r4, [r2, #24]
 8003e10:	42a3      	cmp	r3, r4
 8003e12:	db01      	blt.n	8003e18 <__sfputc_r+0x16>
 8003e14:	290a      	cmp	r1, #10
 8003e16:	d103      	bne.n	8003e20 <__sfputc_r+0x1e>
 8003e18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e1c:	f000 babe 	b.w	800439c <__swbuf_r>
 8003e20:	6813      	ldr	r3, [r2, #0]
 8003e22:	1c58      	adds	r0, r3, #1
 8003e24:	6010      	str	r0, [r2, #0]
 8003e26:	7019      	strb	r1, [r3, #0]
 8003e28:	4608      	mov	r0, r1
 8003e2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <__sfputs_r>:
 8003e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e32:	4606      	mov	r6, r0
 8003e34:	460f      	mov	r7, r1
 8003e36:	4614      	mov	r4, r2
 8003e38:	18d5      	adds	r5, r2, r3
 8003e3a:	42ac      	cmp	r4, r5
 8003e3c:	d101      	bne.n	8003e42 <__sfputs_r+0x12>
 8003e3e:	2000      	movs	r0, #0
 8003e40:	e007      	b.n	8003e52 <__sfputs_r+0x22>
 8003e42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e46:	463a      	mov	r2, r7
 8003e48:	4630      	mov	r0, r6
 8003e4a:	f7ff ffda 	bl	8003e02 <__sfputc_r>
 8003e4e:	1c43      	adds	r3, r0, #1
 8003e50:	d1f3      	bne.n	8003e3a <__sfputs_r+0xa>
 8003e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003e54 <_vfiprintf_r>:
 8003e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e58:	460d      	mov	r5, r1
 8003e5a:	b09d      	sub	sp, #116	@ 0x74
 8003e5c:	4614      	mov	r4, r2
 8003e5e:	4698      	mov	r8, r3
 8003e60:	4606      	mov	r6, r0
 8003e62:	b118      	cbz	r0, 8003e6c <_vfiprintf_r+0x18>
 8003e64:	6a03      	ldr	r3, [r0, #32]
 8003e66:	b90b      	cbnz	r3, 8003e6c <_vfiprintf_r+0x18>
 8003e68:	f7ff fce2 	bl	8003830 <__sinit>
 8003e6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e6e:	07d9      	lsls	r1, r3, #31
 8003e70:	d405      	bmi.n	8003e7e <_vfiprintf_r+0x2a>
 8003e72:	89ab      	ldrh	r3, [r5, #12]
 8003e74:	059a      	lsls	r2, r3, #22
 8003e76:	d402      	bmi.n	8003e7e <_vfiprintf_r+0x2a>
 8003e78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003e7a:	f7ff fdcc 	bl	8003a16 <__retarget_lock_acquire_recursive>
 8003e7e:	89ab      	ldrh	r3, [r5, #12]
 8003e80:	071b      	lsls	r3, r3, #28
 8003e82:	d501      	bpl.n	8003e88 <_vfiprintf_r+0x34>
 8003e84:	692b      	ldr	r3, [r5, #16]
 8003e86:	b99b      	cbnz	r3, 8003eb0 <_vfiprintf_r+0x5c>
 8003e88:	4629      	mov	r1, r5
 8003e8a:	4630      	mov	r0, r6
 8003e8c:	f000 fac4 	bl	8004418 <__swsetup_r>
 8003e90:	b170      	cbz	r0, 8003eb0 <_vfiprintf_r+0x5c>
 8003e92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e94:	07dc      	lsls	r4, r3, #31
 8003e96:	d504      	bpl.n	8003ea2 <_vfiprintf_r+0x4e>
 8003e98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e9c:	b01d      	add	sp, #116	@ 0x74
 8003e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ea2:	89ab      	ldrh	r3, [r5, #12]
 8003ea4:	0598      	lsls	r0, r3, #22
 8003ea6:	d4f7      	bmi.n	8003e98 <_vfiprintf_r+0x44>
 8003ea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003eaa:	f7ff fdb5 	bl	8003a18 <__retarget_lock_release_recursive>
 8003eae:	e7f3      	b.n	8003e98 <_vfiprintf_r+0x44>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8003eb4:	2320      	movs	r3, #32
 8003eb6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003eba:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ebe:	2330      	movs	r3, #48	@ 0x30
 8003ec0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004070 <_vfiprintf_r+0x21c>
 8003ec4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ec8:	f04f 0901 	mov.w	r9, #1
 8003ecc:	4623      	mov	r3, r4
 8003ece:	469a      	mov	sl, r3
 8003ed0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ed4:	b10a      	cbz	r2, 8003eda <_vfiprintf_r+0x86>
 8003ed6:	2a25      	cmp	r2, #37	@ 0x25
 8003ed8:	d1f9      	bne.n	8003ece <_vfiprintf_r+0x7a>
 8003eda:	ebba 0b04 	subs.w	fp, sl, r4
 8003ede:	d00b      	beq.n	8003ef8 <_vfiprintf_r+0xa4>
 8003ee0:	465b      	mov	r3, fp
 8003ee2:	4622      	mov	r2, r4
 8003ee4:	4629      	mov	r1, r5
 8003ee6:	4630      	mov	r0, r6
 8003ee8:	f7ff ffa2 	bl	8003e30 <__sfputs_r>
 8003eec:	3001      	adds	r0, #1
 8003eee:	f000 80a7 	beq.w	8004040 <_vfiprintf_r+0x1ec>
 8003ef2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ef4:	445a      	add	r2, fp
 8003ef6:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ef8:	f89a 3000 	ldrb.w	r3, [sl]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 809f 	beq.w	8004040 <_vfiprintf_r+0x1ec>
 8003f02:	2300      	movs	r3, #0
 8003f04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f0c:	f10a 0a01 	add.w	sl, sl, #1
 8003f10:	9304      	str	r3, [sp, #16]
 8003f12:	9307      	str	r3, [sp, #28]
 8003f14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f18:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f1a:	4654      	mov	r4, sl
 8003f1c:	2205      	movs	r2, #5
 8003f1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f22:	4853      	ldr	r0, [pc, #332]	@ (8004070 <_vfiprintf_r+0x21c>)
 8003f24:	f7fc f974 	bl	8000210 <memchr>
 8003f28:	9a04      	ldr	r2, [sp, #16]
 8003f2a:	b9d8      	cbnz	r0, 8003f64 <_vfiprintf_r+0x110>
 8003f2c:	06d1      	lsls	r1, r2, #27
 8003f2e:	bf44      	itt	mi
 8003f30:	2320      	movmi	r3, #32
 8003f32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f36:	0713      	lsls	r3, r2, #28
 8003f38:	bf44      	itt	mi
 8003f3a:	232b      	movmi	r3, #43	@ 0x2b
 8003f3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f40:	f89a 3000 	ldrb.w	r3, [sl]
 8003f44:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f46:	d015      	beq.n	8003f74 <_vfiprintf_r+0x120>
 8003f48:	9a07      	ldr	r2, [sp, #28]
 8003f4a:	4654      	mov	r4, sl
 8003f4c:	2000      	movs	r0, #0
 8003f4e:	f04f 0c0a 	mov.w	ip, #10
 8003f52:	4621      	mov	r1, r4
 8003f54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f58:	3b30      	subs	r3, #48	@ 0x30
 8003f5a:	2b09      	cmp	r3, #9
 8003f5c:	d94b      	bls.n	8003ff6 <_vfiprintf_r+0x1a2>
 8003f5e:	b1b0      	cbz	r0, 8003f8e <_vfiprintf_r+0x13a>
 8003f60:	9207      	str	r2, [sp, #28]
 8003f62:	e014      	b.n	8003f8e <_vfiprintf_r+0x13a>
 8003f64:	eba0 0308 	sub.w	r3, r0, r8
 8003f68:	fa09 f303 	lsl.w	r3, r9, r3
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	9304      	str	r3, [sp, #16]
 8003f70:	46a2      	mov	sl, r4
 8003f72:	e7d2      	b.n	8003f1a <_vfiprintf_r+0xc6>
 8003f74:	9b03      	ldr	r3, [sp, #12]
 8003f76:	1d19      	adds	r1, r3, #4
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	9103      	str	r1, [sp, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	bfbb      	ittet	lt
 8003f80:	425b      	neglt	r3, r3
 8003f82:	f042 0202 	orrlt.w	r2, r2, #2
 8003f86:	9307      	strge	r3, [sp, #28]
 8003f88:	9307      	strlt	r3, [sp, #28]
 8003f8a:	bfb8      	it	lt
 8003f8c:	9204      	strlt	r2, [sp, #16]
 8003f8e:	7823      	ldrb	r3, [r4, #0]
 8003f90:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f92:	d10a      	bne.n	8003faa <_vfiprintf_r+0x156>
 8003f94:	7863      	ldrb	r3, [r4, #1]
 8003f96:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f98:	d132      	bne.n	8004000 <_vfiprintf_r+0x1ac>
 8003f9a:	9b03      	ldr	r3, [sp, #12]
 8003f9c:	1d1a      	adds	r2, r3, #4
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	9203      	str	r2, [sp, #12]
 8003fa2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003fa6:	3402      	adds	r4, #2
 8003fa8:	9305      	str	r3, [sp, #20]
 8003faa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004080 <_vfiprintf_r+0x22c>
 8003fae:	7821      	ldrb	r1, [r4, #0]
 8003fb0:	2203      	movs	r2, #3
 8003fb2:	4650      	mov	r0, sl
 8003fb4:	f7fc f92c 	bl	8000210 <memchr>
 8003fb8:	b138      	cbz	r0, 8003fca <_vfiprintf_r+0x176>
 8003fba:	9b04      	ldr	r3, [sp, #16]
 8003fbc:	eba0 000a 	sub.w	r0, r0, sl
 8003fc0:	2240      	movs	r2, #64	@ 0x40
 8003fc2:	4082      	lsls	r2, r0
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	3401      	adds	r4, #1
 8003fc8:	9304      	str	r3, [sp, #16]
 8003fca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fce:	4829      	ldr	r0, [pc, #164]	@ (8004074 <_vfiprintf_r+0x220>)
 8003fd0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003fd4:	2206      	movs	r2, #6
 8003fd6:	f7fc f91b 	bl	8000210 <memchr>
 8003fda:	2800      	cmp	r0, #0
 8003fdc:	d03f      	beq.n	800405e <_vfiprintf_r+0x20a>
 8003fde:	4b26      	ldr	r3, [pc, #152]	@ (8004078 <_vfiprintf_r+0x224>)
 8003fe0:	bb1b      	cbnz	r3, 800402a <_vfiprintf_r+0x1d6>
 8003fe2:	9b03      	ldr	r3, [sp, #12]
 8003fe4:	3307      	adds	r3, #7
 8003fe6:	f023 0307 	bic.w	r3, r3, #7
 8003fea:	3308      	adds	r3, #8
 8003fec:	9303      	str	r3, [sp, #12]
 8003fee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ff0:	443b      	add	r3, r7
 8003ff2:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ff4:	e76a      	b.n	8003ecc <_vfiprintf_r+0x78>
 8003ff6:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ffa:	460c      	mov	r4, r1
 8003ffc:	2001      	movs	r0, #1
 8003ffe:	e7a8      	b.n	8003f52 <_vfiprintf_r+0xfe>
 8004000:	2300      	movs	r3, #0
 8004002:	3401      	adds	r4, #1
 8004004:	9305      	str	r3, [sp, #20]
 8004006:	4619      	mov	r1, r3
 8004008:	f04f 0c0a 	mov.w	ip, #10
 800400c:	4620      	mov	r0, r4
 800400e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004012:	3a30      	subs	r2, #48	@ 0x30
 8004014:	2a09      	cmp	r2, #9
 8004016:	d903      	bls.n	8004020 <_vfiprintf_r+0x1cc>
 8004018:	2b00      	cmp	r3, #0
 800401a:	d0c6      	beq.n	8003faa <_vfiprintf_r+0x156>
 800401c:	9105      	str	r1, [sp, #20]
 800401e:	e7c4      	b.n	8003faa <_vfiprintf_r+0x156>
 8004020:	fb0c 2101 	mla	r1, ip, r1, r2
 8004024:	4604      	mov	r4, r0
 8004026:	2301      	movs	r3, #1
 8004028:	e7f0      	b.n	800400c <_vfiprintf_r+0x1b8>
 800402a:	ab03      	add	r3, sp, #12
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	462a      	mov	r2, r5
 8004030:	4b12      	ldr	r3, [pc, #72]	@ (800407c <_vfiprintf_r+0x228>)
 8004032:	a904      	add	r1, sp, #16
 8004034:	4630      	mov	r0, r6
 8004036:	f3af 8000 	nop.w
 800403a:	4607      	mov	r7, r0
 800403c:	1c78      	adds	r0, r7, #1
 800403e:	d1d6      	bne.n	8003fee <_vfiprintf_r+0x19a>
 8004040:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004042:	07d9      	lsls	r1, r3, #31
 8004044:	d405      	bmi.n	8004052 <_vfiprintf_r+0x1fe>
 8004046:	89ab      	ldrh	r3, [r5, #12]
 8004048:	059a      	lsls	r2, r3, #22
 800404a:	d402      	bmi.n	8004052 <_vfiprintf_r+0x1fe>
 800404c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800404e:	f7ff fce3 	bl	8003a18 <__retarget_lock_release_recursive>
 8004052:	89ab      	ldrh	r3, [r5, #12]
 8004054:	065b      	lsls	r3, r3, #25
 8004056:	f53f af1f 	bmi.w	8003e98 <_vfiprintf_r+0x44>
 800405a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800405c:	e71e      	b.n	8003e9c <_vfiprintf_r+0x48>
 800405e:	ab03      	add	r3, sp, #12
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	462a      	mov	r2, r5
 8004064:	4b05      	ldr	r3, [pc, #20]	@ (800407c <_vfiprintf_r+0x228>)
 8004066:	a904      	add	r1, sp, #16
 8004068:	4630      	mov	r0, r6
 800406a:	f000 f879 	bl	8004160 <_printf_i>
 800406e:	e7e4      	b.n	800403a <_vfiprintf_r+0x1e6>
 8004070:	0800473b 	.word	0x0800473b
 8004074:	08004745 	.word	0x08004745
 8004078:	00000000 	.word	0x00000000
 800407c:	08003e31 	.word	0x08003e31
 8004080:	08004741 	.word	0x08004741

08004084 <_printf_common>:
 8004084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004088:	4616      	mov	r6, r2
 800408a:	4698      	mov	r8, r3
 800408c:	688a      	ldr	r2, [r1, #8]
 800408e:	690b      	ldr	r3, [r1, #16]
 8004090:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004094:	4293      	cmp	r3, r2
 8004096:	bfb8      	it	lt
 8004098:	4613      	movlt	r3, r2
 800409a:	6033      	str	r3, [r6, #0]
 800409c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80040a0:	4607      	mov	r7, r0
 80040a2:	460c      	mov	r4, r1
 80040a4:	b10a      	cbz	r2, 80040aa <_printf_common+0x26>
 80040a6:	3301      	adds	r3, #1
 80040a8:	6033      	str	r3, [r6, #0]
 80040aa:	6823      	ldr	r3, [r4, #0]
 80040ac:	0699      	lsls	r1, r3, #26
 80040ae:	bf42      	ittt	mi
 80040b0:	6833      	ldrmi	r3, [r6, #0]
 80040b2:	3302      	addmi	r3, #2
 80040b4:	6033      	strmi	r3, [r6, #0]
 80040b6:	6825      	ldr	r5, [r4, #0]
 80040b8:	f015 0506 	ands.w	r5, r5, #6
 80040bc:	d106      	bne.n	80040cc <_printf_common+0x48>
 80040be:	f104 0a19 	add.w	sl, r4, #25
 80040c2:	68e3      	ldr	r3, [r4, #12]
 80040c4:	6832      	ldr	r2, [r6, #0]
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	42ab      	cmp	r3, r5
 80040ca:	dc26      	bgt.n	800411a <_printf_common+0x96>
 80040cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80040d0:	6822      	ldr	r2, [r4, #0]
 80040d2:	3b00      	subs	r3, #0
 80040d4:	bf18      	it	ne
 80040d6:	2301      	movne	r3, #1
 80040d8:	0692      	lsls	r2, r2, #26
 80040da:	d42b      	bmi.n	8004134 <_printf_common+0xb0>
 80040dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80040e0:	4641      	mov	r1, r8
 80040e2:	4638      	mov	r0, r7
 80040e4:	47c8      	blx	r9
 80040e6:	3001      	adds	r0, #1
 80040e8:	d01e      	beq.n	8004128 <_printf_common+0xa4>
 80040ea:	6823      	ldr	r3, [r4, #0]
 80040ec:	6922      	ldr	r2, [r4, #16]
 80040ee:	f003 0306 	and.w	r3, r3, #6
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	bf02      	ittt	eq
 80040f6:	68e5      	ldreq	r5, [r4, #12]
 80040f8:	6833      	ldreq	r3, [r6, #0]
 80040fa:	1aed      	subeq	r5, r5, r3
 80040fc:	68a3      	ldr	r3, [r4, #8]
 80040fe:	bf0c      	ite	eq
 8004100:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004104:	2500      	movne	r5, #0
 8004106:	4293      	cmp	r3, r2
 8004108:	bfc4      	itt	gt
 800410a:	1a9b      	subgt	r3, r3, r2
 800410c:	18ed      	addgt	r5, r5, r3
 800410e:	2600      	movs	r6, #0
 8004110:	341a      	adds	r4, #26
 8004112:	42b5      	cmp	r5, r6
 8004114:	d11a      	bne.n	800414c <_printf_common+0xc8>
 8004116:	2000      	movs	r0, #0
 8004118:	e008      	b.n	800412c <_printf_common+0xa8>
 800411a:	2301      	movs	r3, #1
 800411c:	4652      	mov	r2, sl
 800411e:	4641      	mov	r1, r8
 8004120:	4638      	mov	r0, r7
 8004122:	47c8      	blx	r9
 8004124:	3001      	adds	r0, #1
 8004126:	d103      	bne.n	8004130 <_printf_common+0xac>
 8004128:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800412c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004130:	3501      	adds	r5, #1
 8004132:	e7c6      	b.n	80040c2 <_printf_common+0x3e>
 8004134:	18e1      	adds	r1, r4, r3
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	2030      	movs	r0, #48	@ 0x30
 800413a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800413e:	4422      	add	r2, r4
 8004140:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004144:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004148:	3302      	adds	r3, #2
 800414a:	e7c7      	b.n	80040dc <_printf_common+0x58>
 800414c:	2301      	movs	r3, #1
 800414e:	4622      	mov	r2, r4
 8004150:	4641      	mov	r1, r8
 8004152:	4638      	mov	r0, r7
 8004154:	47c8      	blx	r9
 8004156:	3001      	adds	r0, #1
 8004158:	d0e6      	beq.n	8004128 <_printf_common+0xa4>
 800415a:	3601      	adds	r6, #1
 800415c:	e7d9      	b.n	8004112 <_printf_common+0x8e>
	...

08004160 <_printf_i>:
 8004160:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004164:	7e0f      	ldrb	r7, [r1, #24]
 8004166:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004168:	2f78      	cmp	r7, #120	@ 0x78
 800416a:	4691      	mov	r9, r2
 800416c:	4680      	mov	r8, r0
 800416e:	460c      	mov	r4, r1
 8004170:	469a      	mov	sl, r3
 8004172:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004176:	d807      	bhi.n	8004188 <_printf_i+0x28>
 8004178:	2f62      	cmp	r7, #98	@ 0x62
 800417a:	d80a      	bhi.n	8004192 <_printf_i+0x32>
 800417c:	2f00      	cmp	r7, #0
 800417e:	f000 80d1 	beq.w	8004324 <_printf_i+0x1c4>
 8004182:	2f58      	cmp	r7, #88	@ 0x58
 8004184:	f000 80b8 	beq.w	80042f8 <_printf_i+0x198>
 8004188:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800418c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004190:	e03a      	b.n	8004208 <_printf_i+0xa8>
 8004192:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004196:	2b15      	cmp	r3, #21
 8004198:	d8f6      	bhi.n	8004188 <_printf_i+0x28>
 800419a:	a101      	add	r1, pc, #4	@ (adr r1, 80041a0 <_printf_i+0x40>)
 800419c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041a0:	080041f9 	.word	0x080041f9
 80041a4:	0800420d 	.word	0x0800420d
 80041a8:	08004189 	.word	0x08004189
 80041ac:	08004189 	.word	0x08004189
 80041b0:	08004189 	.word	0x08004189
 80041b4:	08004189 	.word	0x08004189
 80041b8:	0800420d 	.word	0x0800420d
 80041bc:	08004189 	.word	0x08004189
 80041c0:	08004189 	.word	0x08004189
 80041c4:	08004189 	.word	0x08004189
 80041c8:	08004189 	.word	0x08004189
 80041cc:	0800430b 	.word	0x0800430b
 80041d0:	08004237 	.word	0x08004237
 80041d4:	080042c5 	.word	0x080042c5
 80041d8:	08004189 	.word	0x08004189
 80041dc:	08004189 	.word	0x08004189
 80041e0:	0800432d 	.word	0x0800432d
 80041e4:	08004189 	.word	0x08004189
 80041e8:	08004237 	.word	0x08004237
 80041ec:	08004189 	.word	0x08004189
 80041f0:	08004189 	.word	0x08004189
 80041f4:	080042cd 	.word	0x080042cd
 80041f8:	6833      	ldr	r3, [r6, #0]
 80041fa:	1d1a      	adds	r2, r3, #4
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6032      	str	r2, [r6, #0]
 8004200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004204:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004208:	2301      	movs	r3, #1
 800420a:	e09c      	b.n	8004346 <_printf_i+0x1e6>
 800420c:	6833      	ldr	r3, [r6, #0]
 800420e:	6820      	ldr	r0, [r4, #0]
 8004210:	1d19      	adds	r1, r3, #4
 8004212:	6031      	str	r1, [r6, #0]
 8004214:	0606      	lsls	r6, r0, #24
 8004216:	d501      	bpl.n	800421c <_printf_i+0xbc>
 8004218:	681d      	ldr	r5, [r3, #0]
 800421a:	e003      	b.n	8004224 <_printf_i+0xc4>
 800421c:	0645      	lsls	r5, r0, #25
 800421e:	d5fb      	bpl.n	8004218 <_printf_i+0xb8>
 8004220:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004224:	2d00      	cmp	r5, #0
 8004226:	da03      	bge.n	8004230 <_printf_i+0xd0>
 8004228:	232d      	movs	r3, #45	@ 0x2d
 800422a:	426d      	negs	r5, r5
 800422c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004230:	4858      	ldr	r0, [pc, #352]	@ (8004394 <_printf_i+0x234>)
 8004232:	230a      	movs	r3, #10
 8004234:	e011      	b.n	800425a <_printf_i+0xfa>
 8004236:	6821      	ldr	r1, [r4, #0]
 8004238:	6833      	ldr	r3, [r6, #0]
 800423a:	0608      	lsls	r0, r1, #24
 800423c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004240:	d402      	bmi.n	8004248 <_printf_i+0xe8>
 8004242:	0649      	lsls	r1, r1, #25
 8004244:	bf48      	it	mi
 8004246:	b2ad      	uxthmi	r5, r5
 8004248:	2f6f      	cmp	r7, #111	@ 0x6f
 800424a:	4852      	ldr	r0, [pc, #328]	@ (8004394 <_printf_i+0x234>)
 800424c:	6033      	str	r3, [r6, #0]
 800424e:	bf14      	ite	ne
 8004250:	230a      	movne	r3, #10
 8004252:	2308      	moveq	r3, #8
 8004254:	2100      	movs	r1, #0
 8004256:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800425a:	6866      	ldr	r6, [r4, #4]
 800425c:	60a6      	str	r6, [r4, #8]
 800425e:	2e00      	cmp	r6, #0
 8004260:	db05      	blt.n	800426e <_printf_i+0x10e>
 8004262:	6821      	ldr	r1, [r4, #0]
 8004264:	432e      	orrs	r6, r5
 8004266:	f021 0104 	bic.w	r1, r1, #4
 800426a:	6021      	str	r1, [r4, #0]
 800426c:	d04b      	beq.n	8004306 <_printf_i+0x1a6>
 800426e:	4616      	mov	r6, r2
 8004270:	fbb5 f1f3 	udiv	r1, r5, r3
 8004274:	fb03 5711 	mls	r7, r3, r1, r5
 8004278:	5dc7      	ldrb	r7, [r0, r7]
 800427a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800427e:	462f      	mov	r7, r5
 8004280:	42bb      	cmp	r3, r7
 8004282:	460d      	mov	r5, r1
 8004284:	d9f4      	bls.n	8004270 <_printf_i+0x110>
 8004286:	2b08      	cmp	r3, #8
 8004288:	d10b      	bne.n	80042a2 <_printf_i+0x142>
 800428a:	6823      	ldr	r3, [r4, #0]
 800428c:	07df      	lsls	r7, r3, #31
 800428e:	d508      	bpl.n	80042a2 <_printf_i+0x142>
 8004290:	6923      	ldr	r3, [r4, #16]
 8004292:	6861      	ldr	r1, [r4, #4]
 8004294:	4299      	cmp	r1, r3
 8004296:	bfde      	ittt	le
 8004298:	2330      	movle	r3, #48	@ 0x30
 800429a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800429e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80042a2:	1b92      	subs	r2, r2, r6
 80042a4:	6122      	str	r2, [r4, #16]
 80042a6:	f8cd a000 	str.w	sl, [sp]
 80042aa:	464b      	mov	r3, r9
 80042ac:	aa03      	add	r2, sp, #12
 80042ae:	4621      	mov	r1, r4
 80042b0:	4640      	mov	r0, r8
 80042b2:	f7ff fee7 	bl	8004084 <_printf_common>
 80042b6:	3001      	adds	r0, #1
 80042b8:	d14a      	bne.n	8004350 <_printf_i+0x1f0>
 80042ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80042be:	b004      	add	sp, #16
 80042c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042c4:	6823      	ldr	r3, [r4, #0]
 80042c6:	f043 0320 	orr.w	r3, r3, #32
 80042ca:	6023      	str	r3, [r4, #0]
 80042cc:	4832      	ldr	r0, [pc, #200]	@ (8004398 <_printf_i+0x238>)
 80042ce:	2778      	movs	r7, #120	@ 0x78
 80042d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80042d4:	6823      	ldr	r3, [r4, #0]
 80042d6:	6831      	ldr	r1, [r6, #0]
 80042d8:	061f      	lsls	r7, r3, #24
 80042da:	f851 5b04 	ldr.w	r5, [r1], #4
 80042de:	d402      	bmi.n	80042e6 <_printf_i+0x186>
 80042e0:	065f      	lsls	r7, r3, #25
 80042e2:	bf48      	it	mi
 80042e4:	b2ad      	uxthmi	r5, r5
 80042e6:	6031      	str	r1, [r6, #0]
 80042e8:	07d9      	lsls	r1, r3, #31
 80042ea:	bf44      	itt	mi
 80042ec:	f043 0320 	orrmi.w	r3, r3, #32
 80042f0:	6023      	strmi	r3, [r4, #0]
 80042f2:	b11d      	cbz	r5, 80042fc <_printf_i+0x19c>
 80042f4:	2310      	movs	r3, #16
 80042f6:	e7ad      	b.n	8004254 <_printf_i+0xf4>
 80042f8:	4826      	ldr	r0, [pc, #152]	@ (8004394 <_printf_i+0x234>)
 80042fa:	e7e9      	b.n	80042d0 <_printf_i+0x170>
 80042fc:	6823      	ldr	r3, [r4, #0]
 80042fe:	f023 0320 	bic.w	r3, r3, #32
 8004302:	6023      	str	r3, [r4, #0]
 8004304:	e7f6      	b.n	80042f4 <_printf_i+0x194>
 8004306:	4616      	mov	r6, r2
 8004308:	e7bd      	b.n	8004286 <_printf_i+0x126>
 800430a:	6833      	ldr	r3, [r6, #0]
 800430c:	6825      	ldr	r5, [r4, #0]
 800430e:	6961      	ldr	r1, [r4, #20]
 8004310:	1d18      	adds	r0, r3, #4
 8004312:	6030      	str	r0, [r6, #0]
 8004314:	062e      	lsls	r6, r5, #24
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	d501      	bpl.n	800431e <_printf_i+0x1be>
 800431a:	6019      	str	r1, [r3, #0]
 800431c:	e002      	b.n	8004324 <_printf_i+0x1c4>
 800431e:	0668      	lsls	r0, r5, #25
 8004320:	d5fb      	bpl.n	800431a <_printf_i+0x1ba>
 8004322:	8019      	strh	r1, [r3, #0]
 8004324:	2300      	movs	r3, #0
 8004326:	6123      	str	r3, [r4, #16]
 8004328:	4616      	mov	r6, r2
 800432a:	e7bc      	b.n	80042a6 <_printf_i+0x146>
 800432c:	6833      	ldr	r3, [r6, #0]
 800432e:	1d1a      	adds	r2, r3, #4
 8004330:	6032      	str	r2, [r6, #0]
 8004332:	681e      	ldr	r6, [r3, #0]
 8004334:	6862      	ldr	r2, [r4, #4]
 8004336:	2100      	movs	r1, #0
 8004338:	4630      	mov	r0, r6
 800433a:	f7fb ff69 	bl	8000210 <memchr>
 800433e:	b108      	cbz	r0, 8004344 <_printf_i+0x1e4>
 8004340:	1b80      	subs	r0, r0, r6
 8004342:	6060      	str	r0, [r4, #4]
 8004344:	6863      	ldr	r3, [r4, #4]
 8004346:	6123      	str	r3, [r4, #16]
 8004348:	2300      	movs	r3, #0
 800434a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800434e:	e7aa      	b.n	80042a6 <_printf_i+0x146>
 8004350:	6923      	ldr	r3, [r4, #16]
 8004352:	4632      	mov	r2, r6
 8004354:	4649      	mov	r1, r9
 8004356:	4640      	mov	r0, r8
 8004358:	47d0      	blx	sl
 800435a:	3001      	adds	r0, #1
 800435c:	d0ad      	beq.n	80042ba <_printf_i+0x15a>
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	079b      	lsls	r3, r3, #30
 8004362:	d413      	bmi.n	800438c <_printf_i+0x22c>
 8004364:	68e0      	ldr	r0, [r4, #12]
 8004366:	9b03      	ldr	r3, [sp, #12]
 8004368:	4298      	cmp	r0, r3
 800436a:	bfb8      	it	lt
 800436c:	4618      	movlt	r0, r3
 800436e:	e7a6      	b.n	80042be <_printf_i+0x15e>
 8004370:	2301      	movs	r3, #1
 8004372:	4632      	mov	r2, r6
 8004374:	4649      	mov	r1, r9
 8004376:	4640      	mov	r0, r8
 8004378:	47d0      	blx	sl
 800437a:	3001      	adds	r0, #1
 800437c:	d09d      	beq.n	80042ba <_printf_i+0x15a>
 800437e:	3501      	adds	r5, #1
 8004380:	68e3      	ldr	r3, [r4, #12]
 8004382:	9903      	ldr	r1, [sp, #12]
 8004384:	1a5b      	subs	r3, r3, r1
 8004386:	42ab      	cmp	r3, r5
 8004388:	dcf2      	bgt.n	8004370 <_printf_i+0x210>
 800438a:	e7eb      	b.n	8004364 <_printf_i+0x204>
 800438c:	2500      	movs	r5, #0
 800438e:	f104 0619 	add.w	r6, r4, #25
 8004392:	e7f5      	b.n	8004380 <_printf_i+0x220>
 8004394:	0800474c 	.word	0x0800474c
 8004398:	0800475d 	.word	0x0800475d

0800439c <__swbuf_r>:
 800439c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800439e:	460e      	mov	r6, r1
 80043a0:	4614      	mov	r4, r2
 80043a2:	4605      	mov	r5, r0
 80043a4:	b118      	cbz	r0, 80043ae <__swbuf_r+0x12>
 80043a6:	6a03      	ldr	r3, [r0, #32]
 80043a8:	b90b      	cbnz	r3, 80043ae <__swbuf_r+0x12>
 80043aa:	f7ff fa41 	bl	8003830 <__sinit>
 80043ae:	69a3      	ldr	r3, [r4, #24]
 80043b0:	60a3      	str	r3, [r4, #8]
 80043b2:	89a3      	ldrh	r3, [r4, #12]
 80043b4:	071a      	lsls	r2, r3, #28
 80043b6:	d501      	bpl.n	80043bc <__swbuf_r+0x20>
 80043b8:	6923      	ldr	r3, [r4, #16]
 80043ba:	b943      	cbnz	r3, 80043ce <__swbuf_r+0x32>
 80043bc:	4621      	mov	r1, r4
 80043be:	4628      	mov	r0, r5
 80043c0:	f000 f82a 	bl	8004418 <__swsetup_r>
 80043c4:	b118      	cbz	r0, 80043ce <__swbuf_r+0x32>
 80043c6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80043ca:	4638      	mov	r0, r7
 80043cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	6922      	ldr	r2, [r4, #16]
 80043d2:	1a98      	subs	r0, r3, r2
 80043d4:	6963      	ldr	r3, [r4, #20]
 80043d6:	b2f6      	uxtb	r6, r6
 80043d8:	4283      	cmp	r3, r0
 80043da:	4637      	mov	r7, r6
 80043dc:	dc05      	bgt.n	80043ea <__swbuf_r+0x4e>
 80043de:	4621      	mov	r1, r4
 80043e0:	4628      	mov	r0, r5
 80043e2:	f7ff fcbd 	bl	8003d60 <_fflush_r>
 80043e6:	2800      	cmp	r0, #0
 80043e8:	d1ed      	bne.n	80043c6 <__swbuf_r+0x2a>
 80043ea:	68a3      	ldr	r3, [r4, #8]
 80043ec:	3b01      	subs	r3, #1
 80043ee:	60a3      	str	r3, [r4, #8]
 80043f0:	6823      	ldr	r3, [r4, #0]
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	6022      	str	r2, [r4, #0]
 80043f6:	701e      	strb	r6, [r3, #0]
 80043f8:	6962      	ldr	r2, [r4, #20]
 80043fa:	1c43      	adds	r3, r0, #1
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d004      	beq.n	800440a <__swbuf_r+0x6e>
 8004400:	89a3      	ldrh	r3, [r4, #12]
 8004402:	07db      	lsls	r3, r3, #31
 8004404:	d5e1      	bpl.n	80043ca <__swbuf_r+0x2e>
 8004406:	2e0a      	cmp	r6, #10
 8004408:	d1df      	bne.n	80043ca <__swbuf_r+0x2e>
 800440a:	4621      	mov	r1, r4
 800440c:	4628      	mov	r0, r5
 800440e:	f7ff fca7 	bl	8003d60 <_fflush_r>
 8004412:	2800      	cmp	r0, #0
 8004414:	d0d9      	beq.n	80043ca <__swbuf_r+0x2e>
 8004416:	e7d6      	b.n	80043c6 <__swbuf_r+0x2a>

08004418 <__swsetup_r>:
 8004418:	b538      	push	{r3, r4, r5, lr}
 800441a:	4b29      	ldr	r3, [pc, #164]	@ (80044c0 <__swsetup_r+0xa8>)
 800441c:	4605      	mov	r5, r0
 800441e:	6818      	ldr	r0, [r3, #0]
 8004420:	460c      	mov	r4, r1
 8004422:	b118      	cbz	r0, 800442c <__swsetup_r+0x14>
 8004424:	6a03      	ldr	r3, [r0, #32]
 8004426:	b90b      	cbnz	r3, 800442c <__swsetup_r+0x14>
 8004428:	f7ff fa02 	bl	8003830 <__sinit>
 800442c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004430:	0719      	lsls	r1, r3, #28
 8004432:	d422      	bmi.n	800447a <__swsetup_r+0x62>
 8004434:	06da      	lsls	r2, r3, #27
 8004436:	d407      	bmi.n	8004448 <__swsetup_r+0x30>
 8004438:	2209      	movs	r2, #9
 800443a:	602a      	str	r2, [r5, #0]
 800443c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004440:	81a3      	strh	r3, [r4, #12]
 8004442:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004446:	e033      	b.n	80044b0 <__swsetup_r+0x98>
 8004448:	0758      	lsls	r0, r3, #29
 800444a:	d512      	bpl.n	8004472 <__swsetup_r+0x5a>
 800444c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800444e:	b141      	cbz	r1, 8004462 <__swsetup_r+0x4a>
 8004450:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004454:	4299      	cmp	r1, r3
 8004456:	d002      	beq.n	800445e <__swsetup_r+0x46>
 8004458:	4628      	mov	r0, r5
 800445a:	f7ff fafd 	bl	8003a58 <_free_r>
 800445e:	2300      	movs	r3, #0
 8004460:	6363      	str	r3, [r4, #52]	@ 0x34
 8004462:	89a3      	ldrh	r3, [r4, #12]
 8004464:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004468:	81a3      	strh	r3, [r4, #12]
 800446a:	2300      	movs	r3, #0
 800446c:	6063      	str	r3, [r4, #4]
 800446e:	6923      	ldr	r3, [r4, #16]
 8004470:	6023      	str	r3, [r4, #0]
 8004472:	89a3      	ldrh	r3, [r4, #12]
 8004474:	f043 0308 	orr.w	r3, r3, #8
 8004478:	81a3      	strh	r3, [r4, #12]
 800447a:	6923      	ldr	r3, [r4, #16]
 800447c:	b94b      	cbnz	r3, 8004492 <__swsetup_r+0x7a>
 800447e:	89a3      	ldrh	r3, [r4, #12]
 8004480:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004488:	d003      	beq.n	8004492 <__swsetup_r+0x7a>
 800448a:	4621      	mov	r1, r4
 800448c:	4628      	mov	r0, r5
 800448e:	f000 f883 	bl	8004598 <__smakebuf_r>
 8004492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004496:	f013 0201 	ands.w	r2, r3, #1
 800449a:	d00a      	beq.n	80044b2 <__swsetup_r+0x9a>
 800449c:	2200      	movs	r2, #0
 800449e:	60a2      	str	r2, [r4, #8]
 80044a0:	6962      	ldr	r2, [r4, #20]
 80044a2:	4252      	negs	r2, r2
 80044a4:	61a2      	str	r2, [r4, #24]
 80044a6:	6922      	ldr	r2, [r4, #16]
 80044a8:	b942      	cbnz	r2, 80044bc <__swsetup_r+0xa4>
 80044aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80044ae:	d1c5      	bne.n	800443c <__swsetup_r+0x24>
 80044b0:	bd38      	pop	{r3, r4, r5, pc}
 80044b2:	0799      	lsls	r1, r3, #30
 80044b4:	bf58      	it	pl
 80044b6:	6962      	ldrpl	r2, [r4, #20]
 80044b8:	60a2      	str	r2, [r4, #8]
 80044ba:	e7f4      	b.n	80044a6 <__swsetup_r+0x8e>
 80044bc:	2000      	movs	r0, #0
 80044be:	e7f7      	b.n	80044b0 <__swsetup_r+0x98>
 80044c0:	200000b4 	.word	0x200000b4

080044c4 <_raise_r>:
 80044c4:	291f      	cmp	r1, #31
 80044c6:	b538      	push	{r3, r4, r5, lr}
 80044c8:	4605      	mov	r5, r0
 80044ca:	460c      	mov	r4, r1
 80044cc:	d904      	bls.n	80044d8 <_raise_r+0x14>
 80044ce:	2316      	movs	r3, #22
 80044d0:	6003      	str	r3, [r0, #0]
 80044d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80044d6:	bd38      	pop	{r3, r4, r5, pc}
 80044d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80044da:	b112      	cbz	r2, 80044e2 <_raise_r+0x1e>
 80044dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80044e0:	b94b      	cbnz	r3, 80044f6 <_raise_r+0x32>
 80044e2:	4628      	mov	r0, r5
 80044e4:	f000 f830 	bl	8004548 <_getpid_r>
 80044e8:	4622      	mov	r2, r4
 80044ea:	4601      	mov	r1, r0
 80044ec:	4628      	mov	r0, r5
 80044ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044f2:	f000 b817 	b.w	8004524 <_kill_r>
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d00a      	beq.n	8004510 <_raise_r+0x4c>
 80044fa:	1c59      	adds	r1, r3, #1
 80044fc:	d103      	bne.n	8004506 <_raise_r+0x42>
 80044fe:	2316      	movs	r3, #22
 8004500:	6003      	str	r3, [r0, #0]
 8004502:	2001      	movs	r0, #1
 8004504:	e7e7      	b.n	80044d6 <_raise_r+0x12>
 8004506:	2100      	movs	r1, #0
 8004508:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800450c:	4620      	mov	r0, r4
 800450e:	4798      	blx	r3
 8004510:	2000      	movs	r0, #0
 8004512:	e7e0      	b.n	80044d6 <_raise_r+0x12>

08004514 <raise>:
 8004514:	4b02      	ldr	r3, [pc, #8]	@ (8004520 <raise+0xc>)
 8004516:	4601      	mov	r1, r0
 8004518:	6818      	ldr	r0, [r3, #0]
 800451a:	f7ff bfd3 	b.w	80044c4 <_raise_r>
 800451e:	bf00      	nop
 8004520:	200000b4 	.word	0x200000b4

08004524 <_kill_r>:
 8004524:	b538      	push	{r3, r4, r5, lr}
 8004526:	4d07      	ldr	r5, [pc, #28]	@ (8004544 <_kill_r+0x20>)
 8004528:	2300      	movs	r3, #0
 800452a:	4604      	mov	r4, r0
 800452c:	4608      	mov	r0, r1
 800452e:	4611      	mov	r1, r2
 8004530:	602b      	str	r3, [r5, #0]
 8004532:	f7fc fa71 	bl	8000a18 <_kill>
 8004536:	1c43      	adds	r3, r0, #1
 8004538:	d102      	bne.n	8004540 <_kill_r+0x1c>
 800453a:	682b      	ldr	r3, [r5, #0]
 800453c:	b103      	cbz	r3, 8004540 <_kill_r+0x1c>
 800453e:	6023      	str	r3, [r4, #0]
 8004540:	bd38      	pop	{r3, r4, r5, pc}
 8004542:	bf00      	nop
 8004544:	200003b0 	.word	0x200003b0

08004548 <_getpid_r>:
 8004548:	f7fc ba5e 	b.w	8000a08 <_getpid>

0800454c <__swhatbuf_r>:
 800454c:	b570      	push	{r4, r5, r6, lr}
 800454e:	460c      	mov	r4, r1
 8004550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004554:	2900      	cmp	r1, #0
 8004556:	b096      	sub	sp, #88	@ 0x58
 8004558:	4615      	mov	r5, r2
 800455a:	461e      	mov	r6, r3
 800455c:	da0d      	bge.n	800457a <__swhatbuf_r+0x2e>
 800455e:	89a3      	ldrh	r3, [r4, #12]
 8004560:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004564:	f04f 0100 	mov.w	r1, #0
 8004568:	bf14      	ite	ne
 800456a:	2340      	movne	r3, #64	@ 0x40
 800456c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004570:	2000      	movs	r0, #0
 8004572:	6031      	str	r1, [r6, #0]
 8004574:	602b      	str	r3, [r5, #0]
 8004576:	b016      	add	sp, #88	@ 0x58
 8004578:	bd70      	pop	{r4, r5, r6, pc}
 800457a:	466a      	mov	r2, sp
 800457c:	f000 f848 	bl	8004610 <_fstat_r>
 8004580:	2800      	cmp	r0, #0
 8004582:	dbec      	blt.n	800455e <__swhatbuf_r+0x12>
 8004584:	9901      	ldr	r1, [sp, #4]
 8004586:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800458a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800458e:	4259      	negs	r1, r3
 8004590:	4159      	adcs	r1, r3
 8004592:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004596:	e7eb      	b.n	8004570 <__swhatbuf_r+0x24>

08004598 <__smakebuf_r>:
 8004598:	898b      	ldrh	r3, [r1, #12]
 800459a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800459c:	079d      	lsls	r5, r3, #30
 800459e:	4606      	mov	r6, r0
 80045a0:	460c      	mov	r4, r1
 80045a2:	d507      	bpl.n	80045b4 <__smakebuf_r+0x1c>
 80045a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80045a8:	6023      	str	r3, [r4, #0]
 80045aa:	6123      	str	r3, [r4, #16]
 80045ac:	2301      	movs	r3, #1
 80045ae:	6163      	str	r3, [r4, #20]
 80045b0:	b003      	add	sp, #12
 80045b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045b4:	ab01      	add	r3, sp, #4
 80045b6:	466a      	mov	r2, sp
 80045b8:	f7ff ffc8 	bl	800454c <__swhatbuf_r>
 80045bc:	9f00      	ldr	r7, [sp, #0]
 80045be:	4605      	mov	r5, r0
 80045c0:	4639      	mov	r1, r7
 80045c2:	4630      	mov	r0, r6
 80045c4:	f7ff fabc 	bl	8003b40 <_malloc_r>
 80045c8:	b948      	cbnz	r0, 80045de <__smakebuf_r+0x46>
 80045ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045ce:	059a      	lsls	r2, r3, #22
 80045d0:	d4ee      	bmi.n	80045b0 <__smakebuf_r+0x18>
 80045d2:	f023 0303 	bic.w	r3, r3, #3
 80045d6:	f043 0302 	orr.w	r3, r3, #2
 80045da:	81a3      	strh	r3, [r4, #12]
 80045dc:	e7e2      	b.n	80045a4 <__smakebuf_r+0xc>
 80045de:	89a3      	ldrh	r3, [r4, #12]
 80045e0:	6020      	str	r0, [r4, #0]
 80045e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045e6:	81a3      	strh	r3, [r4, #12]
 80045e8:	9b01      	ldr	r3, [sp, #4]
 80045ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80045ee:	b15b      	cbz	r3, 8004608 <__smakebuf_r+0x70>
 80045f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045f4:	4630      	mov	r0, r6
 80045f6:	f000 f81d 	bl	8004634 <_isatty_r>
 80045fa:	b128      	cbz	r0, 8004608 <__smakebuf_r+0x70>
 80045fc:	89a3      	ldrh	r3, [r4, #12]
 80045fe:	f023 0303 	bic.w	r3, r3, #3
 8004602:	f043 0301 	orr.w	r3, r3, #1
 8004606:	81a3      	strh	r3, [r4, #12]
 8004608:	89a3      	ldrh	r3, [r4, #12]
 800460a:	431d      	orrs	r5, r3
 800460c:	81a5      	strh	r5, [r4, #12]
 800460e:	e7cf      	b.n	80045b0 <__smakebuf_r+0x18>

08004610 <_fstat_r>:
 8004610:	b538      	push	{r3, r4, r5, lr}
 8004612:	4d07      	ldr	r5, [pc, #28]	@ (8004630 <_fstat_r+0x20>)
 8004614:	2300      	movs	r3, #0
 8004616:	4604      	mov	r4, r0
 8004618:	4608      	mov	r0, r1
 800461a:	4611      	mov	r1, r2
 800461c:	602b      	str	r3, [r5, #0]
 800461e:	f7fc fa5b 	bl	8000ad8 <_fstat>
 8004622:	1c43      	adds	r3, r0, #1
 8004624:	d102      	bne.n	800462c <_fstat_r+0x1c>
 8004626:	682b      	ldr	r3, [r5, #0]
 8004628:	b103      	cbz	r3, 800462c <_fstat_r+0x1c>
 800462a:	6023      	str	r3, [r4, #0]
 800462c:	bd38      	pop	{r3, r4, r5, pc}
 800462e:	bf00      	nop
 8004630:	200003b0 	.word	0x200003b0

08004634 <_isatty_r>:
 8004634:	b538      	push	{r3, r4, r5, lr}
 8004636:	4d06      	ldr	r5, [pc, #24]	@ (8004650 <_isatty_r+0x1c>)
 8004638:	2300      	movs	r3, #0
 800463a:	4604      	mov	r4, r0
 800463c:	4608      	mov	r0, r1
 800463e:	602b      	str	r3, [r5, #0]
 8004640:	f7fc fa5a 	bl	8000af8 <_isatty>
 8004644:	1c43      	adds	r3, r0, #1
 8004646:	d102      	bne.n	800464e <_isatty_r+0x1a>
 8004648:	682b      	ldr	r3, [r5, #0]
 800464a:	b103      	cbz	r3, 800464e <_isatty_r+0x1a>
 800464c:	6023      	str	r3, [r4, #0]
 800464e:	bd38      	pop	{r3, r4, r5, pc}
 8004650:	200003b0 	.word	0x200003b0

08004654 <_init>:
 8004654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004656:	bf00      	nop
 8004658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800465a:	bc08      	pop	{r3}
 800465c:	469e      	mov	lr, r3
 800465e:	4770      	bx	lr

08004660 <_fini>:
 8004660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004662:	bf00      	nop
 8004664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004666:	bc08      	pop	{r3}
 8004668:	469e      	mov	lr, r3
 800466a:	4770      	bx	lr
