# riscv-singlecycle
Single-cycle RISC-V 64-bit implementation in Verilog

Created in Xilinx Vivado for Arty A7-35 board

## Instructions supported
*Register-register: add, sub, and, or, xor
*Register-immediate: addi
*Branches: beq, bne, jal, jalr
*Load/Store: ld, lw, lh, lwu, lhu, sd, sw, sh
