// Seed: 2920658591
module module_0 (
    input tri id_0,
    output tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input uwire id_10,
    input wor id_11
);
  wor id_13;
  assign id_13 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    output tri0 id_5
    , id_8,
    output supply1 id_6
);
  wire id_9;
  assign id_9 = 1;
  wire id_10;
  wire id_11;
  assign id_8[1] = id_1 && id_11;
  module_0(
      id_0, id_6, id_6, id_1, id_4, id_1, id_0, id_0, id_0, id_5, id_1, id_4
  );
  assign id_6 = id_0 && 1 && 1;
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
