Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v:95]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 6. Module CORDIC_pipeline doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 6. Module CORDIC_pipeline doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" Line 201. Module single_stage doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.single_stage
Compiling module xil_defaultlib.CORDIC_pipeline
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
