<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" OldID="bb1.load.4," ID="vec_aseq" BundleName="gmem" VarName="vec_a" LoopLoc="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34:9" LoopName="load" ParentFunc="dot_prod" Length="16" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" OldID="bb1.load.9," ID="vec_bseq" BundleName="gmem" VarName="vec_b" LoopLoc="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34:9" LoopName="load" ParentFunc="dot_prod" Length="16" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34:9" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 16 x 32bit words has been widened by 16: 1 x 512bit words" OldID="vec_aseq," ID="wseq" BundleName="gmem" VarName="vec_a" LoopLoc="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34:9" LoopName="load" ParentFunc="dot_prod" Length="1" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34:9" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 16 x 32bit words has been widened by 16: 1 x 512bit words" OldID="vec_bseq," ID="wseq8" BundleName="gmem" VarName="vec_b" LoopLoc="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34:9" LoopName="load" ParentFunc="dot_prod" Length="1" Direction="read"/>
</VitisHLS:BurstInfo>

