# FPGA Design with Verilog

<figure markdown>
  ![Image title](imagenes/logo.png){ width="600" }
</figure>

<p align="center">
<img alt="GitHub last commit (branch)" src="https://img.shields.io/github/last-commit/cirofabianbermudez/curso_fpga/main?logo=github">
<img alt="GitHub repo size" src="https://img.shields.io/github/repo-size/cirofabianbermudez/curso_fpga">
<img src="https://komarev.com/ghpvc/?username=cirofabianbermudez&label=Profile%20views&color=0e75b6&style=flat" alt="cirofabianbermudez" />
</p>
## Contibuciones
Las contribuciones a este proyecto son bienvenidas en cualquier formato: informes de errores, comentarios, pull requests, etc.

## Autores
- Guadalupe Alonso Contreras - [LinkedIn](https://www.linkedin.com/in/guadalupe-alonso-b099811ab/) - [GitHub](https://github.com/GuadalupeAlonso)
- Ciro Fabian Bermudez Marquez - [LinkedIn](https://www.linkedin.com/in/ciro-fabian-bermudez-marquez-a93096227/) - [GitHub](https://github.com/cirofabianbermudez)
- Julisa Verdejo Palacios - [LinkedIn](https://www.linkedin.com/in/julisa-verdejo-palacios-18291b229/) - [GitHub](https://github.com/julisaverdejo)
