{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678169675647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678169675647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  7 08:14:35 2023 " "Processing started: Tue Mar  7 08:14:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678169675647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169675647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169675648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678169676058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678169676058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/estop.v 1 1 " "Found 1 design units, including 1 entities, in source file source/estop.v" { { "Info" "ISGN_ENTITY_NAME" "1 estop " "Found entity 1: estop" {  } { { "source/estop.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/estop.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678169684742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169684742 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "rcb_top rcb_top.v(165) " "Verilog Module Declaration warning at rcb_top.v(165): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"rcb_top\"" {  } { { "source/rcb_top.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_top.v" 165 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678169684745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rcb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rcb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcb_top " "Found entity 1: rcb_top" {  } { { "source/rcb_top.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678169684745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169684745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR rcb_spi.v(40) " "Verilog HDL Declaration information at rcb_spi.v(40): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "source/rcb_spi.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_spi.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678169684749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rcb_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rcb_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcb_spi " "Found entity 1: rcb_spi" {  } { { "source/rcb_spi.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_spi.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678169684750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169684750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rcb_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rcb_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcb_registers " "Found entity 1: rcb_registers" {  } { { "source/rcb_registers.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678169684755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169684755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL1.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/PLL1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678169684758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169684758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/pll2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678169684761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169684761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcb_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rcb_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCB_FPGA " "Found entity 1: RCB_FPGA" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678169684763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169684763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCB_FPGA " "Elaborating entity \"RCB_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678169684830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcb_top rcb_top:inst " "Elaborating entity \"rcb_top\" for hierarchy \"rcb_top:inst\"" {  } { { "RCB_FPGA.bdf" "inst" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -152 720 1056 1336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678169684832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teensy_led1 rcb_top.v(412) " "Verilog HDL or VHDL warning at rcb_top.v(412): object \"teensy_led1\" assigned a value but never read" {  } { { "source/rcb_top.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_top.v" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678169684834 "|RCB_FPGA|rcb_top:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teensy_spare3 rcb_top.v(415) " "Verilog HDL or VHDL warning at rcb_top.v(415): object \"teensy_spare3\" assigned a value but never read" {  } { { "source/rcb_top.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_top.v" 415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678169684834 "|RCB_FPGA|rcb_top:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcb_spi rcb_top:inst\|rcb_spi:rcb_spi " "Elaborating entity \"rcb_spi\" for hierarchy \"rcb_top:inst\|rcb_spi:rcb_spi\"" {  } { { "source/rcb_top.v" "rcb_spi" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_top.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678169684835 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rcb_spi.v(176) " "Verilog HDL Case Statement information at rcb_spi.v(176): all case item expressions in this case statement are onehot" {  } { { "source/rcb_spi.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_spi.v" 176 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678169684837 "|RCB_FPGA|rcb_top:inst|rcb_spi:rcb_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcb_registers rcb_top:inst\|rcb_registers:rcb_registers " "Elaborating entity \"rcb_registers\" for hierarchy \"rcb_top:inst\|rcb_registers:rcb_registers\"" {  } { { "source/rcb_top.v" "rcb_registers" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_top.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678169684837 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "estop_activation_rst rcb_registers.v(176) " "Verilog HDL warning at rcb_registers.v(176): object estop_activation_rst used but never assigned" {  } { { "source/rcb_registers.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v" 176 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1678169684846 "|RCB_FPGA|rcb_top:inst|rcb_registers:rcb_registers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_activation rcb_registers.v(179) " "Verilog HDL or VHDL warning at rcb_registers.v(179): object \"start_activation\" assigned a value but never read" {  } { { "source/rcb_registers.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678169684846 "|RCB_FPGA|rcb_top:inst|rcb_registers:rcb_registers"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pow_sticky rcb_registers.v(257) " "Verilog HDL Always Construct warning at rcb_registers.v(257): inferring latch(es) for variable \"pow_sticky\", which holds its previous value in one or more paths through the always construct" {  } { { "source/rcb_registers.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v" 257 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678169684846 "|RCB_FPGA|rcb_top:inst|rcb_registers:rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pow_sticky rcb_registers.v(257) " "Inferred latch for \"pow_sticky\" at rcb_registers.v(257)" {  } { { "source/rcb_registers.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169684846 "|RCB_FPGA|rcb_top:inst|rcb_registers:rcb_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:inst5 " "Elaborating entity \"pll2\" for hierarchy \"pll2:inst5\"" {  } { { "RCB_FPGA.bdf" "inst5" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -320 416 664 -152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678169684856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll2:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll2:inst5\|altpll:altpll_component\"" {  } { { "pll2.v" "altpll_component" { Text "C:/TracePCB/RCB/RCB_FPGA/pll2.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678169684898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll2:inst5\|altpll:altpll_component\"" {  } { { "pll2.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/pll2.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678169684900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:inst5\|altpll:altpll_component " "Instantiated megafunction \"pll2:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678169684901 ""}  } { { "pll2.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/pll2.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678169684901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_altpll " "Found entity 1: pll2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/db/pll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678169684956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169684956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated " "Elaborating entity \"pll2_altpll\" for hierarchy \"pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678169684957 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/rcb_registers.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v" 394 -1 0 } } { "source/rcb_spi.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_spi.v" 46 -1 0 } } { "source/rcb_spi.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_spi.v" 348 -1 0 } } { "source/rcb_registers.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v" 181 -1 0 } } { "source/rcb_spi.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_spi.v" 51 -1 0 } } { "source/rcb_registers.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v" 222 -1 0 } } { "source/rcb_registers.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v" 216 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1678169686070 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1678169686070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678169686343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678169686973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TracePCB/RCB/RCB_FPGA/output_files/RCB_FPGA_3_1.map.smsg " "Generated suppressed messages file C:/TracePCB/RCB/RCB_FPGA/output_files/RCB_FPGA_3_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169687085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678169687264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678169687264 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "estop_status " "No output dependent on input pin \"estop_status\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 800 504 672 816 "estop_status" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|estop_status"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sync " "No output dependent on input pin \"sync\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1008 504 672 1024 "sync" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|sync"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "left_robot_rx " "No output dependent on input pin \"left_robot_rx\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1024 504 672 1040 "left_robot_rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|left_robot_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "right_robot_rx " "No output dependent on input pin \"right_robot_rx\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1040 504 672 1056 "right_robot_rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|right_robot_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare2 " "No output dependent on input pin \"fpga_spare2\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1056 504 672 1072 "fpga_spare2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare3 " "No output dependent on input pin \"fpga_spare3\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1072 504 672 1088 "fpga_spare3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare4 " "No output dependent on input pin \"fpga_spare4\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1088 504 672 1104 "fpga_spare4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare5 " "No output dependent on input pin \"fpga_spare5\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1104 504 672 1120 "fpga_spare5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare6 " "No output dependent on input pin \"fpga_spare6\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1120 504 672 1136 "fpga_spare6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare7 " "No output dependent on input pin \"fpga_spare7\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1136 504 672 1152 "fpga_spare7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare8 " "No output dependent on input pin \"fpga_spare8\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1152 504 672 1168 "fpga_spare8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare9 " "No output dependent on input pin \"fpga_spare9\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1168 504 672 1184 "fpga_spare9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare10 " "No output dependent on input pin \"fpga_spare10\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1184 504 672 1200 "fpga_spare10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare11 " "No output dependent on input pin \"fpga_spare11\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1200 504 672 1216 "fpga_spare11" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare12 " "No output dependent on input pin \"fpga_spare12\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1216 504 672 1232 "fpga_spare12" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teensy_fpga4 " "No output dependent on input pin \"teensy_fpga4\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1232 504 672 1248 "teensy_fpga4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|teensy_fpga4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teensy_fpga5 " "No output dependent on input pin \"teensy_fpga5\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1248 504 672 1264 "teensy_fpga5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|teensy_fpga5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_spare13 " "No output dependent on input pin \"fpga_spare13\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1264 504 672 1280 "fpga_spare13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|fpga_spare13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO0 " "No output dependent on input pin \"MICCB_SPARE_IO0\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1280 480 672 1296 "MICCB_SPARE_IO0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|MICCB_SPARE_IO0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO1 " "No output dependent on input pin \"MICCB_SPARE_IO1\"" {  } { { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1296 480 672 1312 "MICCB_SPARE_IO1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678169687379 "|RCB_FPGA|MICCB_SPARE_IO1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678169687379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "932 " "Implemented 932 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678169687380 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678169687380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "763 " "Implemented 763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678169687380 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1678169687380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678169687380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678169687412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  7 08:14:47 2023 " "Processing ended: Tue Mar  7 08:14:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678169687412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678169687412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678169687412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678169687412 ""}
