     VMA      LMA     Size Align Out     In      Symbol
       0        0        0     1 RAM_START = 0x22000000
       0        0        0     1 RAM_LENGTH = 0x001d4000
       0        0        0     1 FLASH_START = 0x02000000
       0        0        0     1 FLASH_LENGTH = 0x00100000
       0        0        0     1 DATA_FLASH_START = 0x27000000
       0        0        0     1 DATA_FLASH_LENGTH = 0x00000000
       0        0        0     1 SDRAM_START = 0x68000000
       0        0        0     1 SDRAM_LENGTH = 0x08000000
       0        0        0     1 OSPI0_CS0_START = 0x80000000
       0        0        0     1 OSPI0_CS0_LENGTH = 0x10000000
       0        0        0     1 OSPI0_CS1_START = 0x90000000
       0        0        0     1 OSPI0_CS1_LENGTH = 0x10000000
       0        0        0     1 OSPI1_CS0_START = 0x70000000
       0        0        0     1 OSPI1_CS0_LENGTH = 0x08000000
       0        0        0     1 OSPI1_CS1_START = 0x78000000
       0        0        0     1 OSPI1_CS1_LENGTH = 0x08000000
       0        0        0     1 OPTION_SETTING_OFS0_START = 0x02c9f040
       0        0        0     1 OPTION_SETTING_OFS0_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS2_START = 0x02c9f044
       0        0        0     1 OPTION_SETTING_OFS2_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_SAS_START = 0x02c9f074
       0        0        0     1 OPTION_SETTING_SAS_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_START = 0x12c9f4c0
       0        0        0     1 OPTION_SETTING_OFS1_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_SEC_START = 0x02c9f0c0
       0        0        0     1 OPTION_SETTING_OFS1_SEC_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_SEL_START = 0x02c9f120
       0        0        0     1 OPTION_SETTING_OFS1_SEL_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_START = 0x12c9f4c4
       0        0        0     1 OPTION_SETTING_OFS3_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_SEC_START = 0x02c9f0c4
       0        0        0     1 OPTION_SETTING_OFS3_SEC_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_SEL_START = 0x02c9f124
       0        0        0     1 OPTION_SETTING_OFS3_SEL_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_BPS_START = 0x12c9f600
       0        0        0     1 OPTION_SETTING_BPS_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_BPS_SEC_START = 0x02c9f200
       0        0        0     1 OPTION_SETTING_BPS_SEC_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_OTP_PBPS_SEC_START = 0x02e07700
       0        0        0     1 OPTION_SETTING_OTP_PBPS_SEC_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_OTP_PBPS_START = 0x12e07780
       0        0        0     1 OPTION_SETTING_OTP_PBPS_LENGTH = 0x00000080
       0        0        0     1 ITCM_START = 0x00000000
       0        0        0     1 ITCM_LENGTH = 0x00020000
       0        0        0     1 DTCM_START = 0x20000000
       0        0        0     1 DTCM_LENGTH = 0x00020000
90000000 90000000        0     1 .ospi0_cs1.startof
90000000 90000000        0     1         __ddsc_OSPI0_CS1_START = .
68000000 68000000        0     1 .sdram.startof
68000000 68000000        0     1         __ddsc_SDRAM_START = .
68000000 68000000        0     1 __sdram_from_ospi0_cs1$$
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Base = .
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Load = LOADADDR ( __sdram_from_ospi0_cs1$$ )
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Limit = .
80000000 80000000        0     1 .ospi0_cs0.startof
80000000 80000000        0     1         __ddsc_OSPI0_CS0_START = .
80000000 80000000        0     1 __ospi0_cs0_from_ospi0_cs1$$
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Load = LOADADDR ( __ospi0_cs0_from_ospi0_cs1$$ )
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Limit = .
70000000 70000000        0     1 .ospi1_cs0.startof
70000000 70000000        0     1         __ddsc_OSPI1_CS0_START = .
70000000 70000000        0     1 __ospi1_cs0_from_ospi0_cs1$$
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Load = LOADADDR ( __ospi1_cs0_from_ospi0_cs1$$ )
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Limit = .
       0        0        0     1 .itcm.startof
       0        0        0     1         __ddsc_ITCM_START = .
       0        0        0     1 __itcm_from_ospi0_cs1$$
       0        0        0     1         __itcm_from_ospi0_cs1$$Base = .
       0        0        0     1         __itcm_from_ospi0_cs1$$Load = LOADADDR ( __itcm_from_ospi0_cs1$$ )
       0        0        0     1         __itcm_from_ospi0_cs1$$Limit = .
20000000 20000000        0     1 .dtcm.startof
20000000 20000000        0     1         __ddsc_DTCM_START = .
20000000 20000000        0     1 __dtcm_from_ospi0_cs1$$
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Base = .
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Load = LOADADDR ( __dtcm_from_ospi0_cs1$$ )
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Limit = .
22000000 22000000        0     1 .ram.startof
22000000 22000000        0     1         __ddsc_RAM_START = .
22000000 22000000        0     1 __ram_dtc_vector$$
22000000 22000000        0     1         __ram_dtc_vector$$Base = .
22000000 22000000        0     1         __ram_dtc_vector$$Limit = .
22000000 22000000        0     1 __ram_from_ospi0_cs1$$
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Base = .
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Load = LOADADDR ( __ram_from_ospi0_cs1$$ )
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Limit = .
90000000 90000000        0     1 __ospi0_cs1_readonly$$
90000000 90000000        0     1         __ospi0_cs1_readonly$$Base = .
90000000 90000000        0     1         __ospi0_cs1_readonly$$Limit = .
90000000 90000000        0     1 __ospi0_cs1_noinit$$
90000000 90000000        0     1         __ospi0_cs1_noinit$$Base = .
90000000 90000000        0     1         __ospi0_cs1_noinit$$Limit = .
90000000 90000000        0     1 .ospi0_cs1.endof
90000000 90000000        0     1         __ddsc_OSPI0_CS1_END = .
78000000 78000000        0     1 .ospi1_cs1.startof
78000000 78000000        0     1         __ddsc_OSPI1_CS1_START = .
68000000 68000000        0     1 __sdram_from_ospi1_cs1$$
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Base = .
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Load = LOADADDR ( __sdram_from_ospi1_cs1$$ )
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_from_ospi1_cs1$$
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Load = LOADADDR ( __ospi0_cs0_from_ospi1_cs1$$ )
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_from_ospi1_cs1$$
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Load = LOADADDR ( __ospi1_cs0_from_ospi1_cs1$$ )
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Limit = .
       0        0        0     1 __itcm_from_ospi1_cs1$$
       0        0        0     1         __itcm_from_ospi1_cs1$$Base = .
       0        0        0     1         __itcm_from_ospi1_cs1$$Load = LOADADDR ( __itcm_from_ospi1_cs1$$ )
       0        0        0     1         __itcm_from_ospi1_cs1$$Limit = .
20000000 20000000        0     1 __dtcm_from_ospi1_cs1$$
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Base = .
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Load = LOADADDR ( __dtcm_from_ospi1_cs1$$ )
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Limit = .
22000000 22000000        0     1 __ram_from_ospi1_cs1$$
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Base = .
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Load = LOADADDR ( __ram_from_ospi1_cs1$$ )
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Limit = .
78000000 78000000        0     1 __ospi1_cs1_readonly$$
78000000 78000000        0     1         __ospi1_cs1_readonly$$Base = .
78000000 78000000        0     1         __ospi1_cs1_readonly$$Limit = .
78000000 78000000        0     1 __ospi1_cs1_noinit$$
78000000 78000000        0     1         __ospi1_cs1_noinit$$Base = .
78000000 78000000        0     1         __ospi1_cs1_noinit$$Limit = .
78000000 78000000        0     1 .ospi1_cs1.endof
78000000 78000000        0     1         __ddsc_OSPI1_CS1_END = .
27000000 27000000        0     1 .data_flash.startof
27000000 27000000        0     1         __ddsc_DATA_FLASH_START = .
68000000 68000000        0     1 __sdram_from_data_flash$$
68000000 68000000        0     1         __sdram_from_data_flash$$Base = .
68000000 68000000        0     1         __sdram_from_data_flash$$Load = LOADADDR ( __sdram_from_data_flash$$ )
68000000 68000000        0     1         __sdram_from_data_flash$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_from_data_flash$$
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Load = LOADADDR ( __ospi0_cs0_from_data_flash$$ )
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_from_data_flash$$
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Load = LOADADDR ( __ospi1_cs0_from_data_flash$$ )
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Limit = .
       0        0        0     1 __itcm_from_data_flash$$
       0        0        0     1         __itcm_from_data_flash$$Base = .
       0        0        0     1         __itcm_from_data_flash$$Load = LOADADDR ( __itcm_from_data_flash$$ )
       0        0        0     1         __itcm_from_data_flash$$Limit = .
20000000 20000000        0     1 __dtcm_from_data_flash$$
20000000 20000000        0     1         __dtcm_from_data_flash$$Base = .
20000000 20000000        0     1         __dtcm_from_data_flash$$Load = LOADADDR ( __dtcm_from_data_flash$$ )
20000000 20000000        0     1         __dtcm_from_data_flash$$Limit = .
22000000 22000000        0     1 __ram_from_data_flash$$
22000000 22000000        0     1         __ram_from_data_flash$$Base = .
22000000 22000000        0     1         __ram_from_data_flash$$Load = LOADADDR ( __ram_from_data_flash$$ )
22000000 22000000        0     1         __ram_from_data_flash$$Limit = .
27000000 27000000        0     1 __data_flash_readonly$$
27000000 27000000        0     1         __data_flash_readonly$$Base = .
27000000 27000000        0     1         __data_flash_readonly$$Limit = .
27000000 27000000        0     1 __data_flash_noinit$$
27000000 27000000        0     1         __data_flash_noinit$$Base = .
27000000 27000000        0     1         __data_flash_noinit$$Limit = .
27000000 27000000        0     1 .data_flash.endof
27000000 27000000        0     1         __ddsc_DATA_FLASH_END = .
 2000000  2000000        0     1 .flash.startof
 2000000  2000000        0     1         __ddsc_FLASH_START = .
 2000000  2000000       50     4 __flash_vectors$$
 2000000  2000000        0     1         __flash_vectors$$Base = .
 2000000  2000000        0     1         _VECTORS = .
 2000000  2000000       40     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.fixed_vectors)
 2000000  2000000       40     1                 __Vectors
 2000040  2000040       10     4         ./ra_gen/vector_data.o:(.application_vectors)
 2000040  2000040       10     1                 g_vector_table
 2000050  2000050        0     1         __flash_vectors$$Limit = .
 2000050  2000050       18     4 .eh_frame
 2000050  2000050       14     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.eh_frame+0x0)
 2000068  2000068        0     1 __flash_noinit$$
 2000068  2000068        0     1         __flash_noinit$$Base = .
 2000068  2000068        0     1         __flash_noinit$$Limit = .
68000000 68000000        0     1 __sdram_from_flash$$
68000000 68000000        0     1         __sdram_from_flash$$Base = .
68000000 68000000        0     1         __sdram_from_flash$$Load = LOADADDR ( __sdram_from_flash$$ )
68000000 68000000        0     1         __sdram_from_flash$$Limit = .
68000000 68000000        0     1 __sdram_noinit_nocache$$
68000000 68000000        0     1         __sdram_noinit_nocache$$Base = .
68000000 68000000        0     1         __sdram_noinit_nocache$$Limit = .
68000000 68000000        0     1 __sdram_zero_nocache$$
68000000 68000000        0     1         __sdram_zero_nocache$$Base = .
68000000 68000000        0     1         . = ALIGN ( 32 )
68000000 68000000        0     1         __sdram_zero_nocache$$Limit = .
68000000 68000000        0     1 __sdram_noinit$$
68000000 68000000        0     1         __sdram_noinit$$Base = .
68000000 68000000        0     1         __sdram_noinit$$Limit = .
68000000 68000000        0     1 __sdram_zero$$
68000000 68000000        0     1         __sdram_zero$$Base = .
68000000 68000000        0     1         __sdram_zero$$Limit = .
68000000 68000000        0     1 .sdram.endof
68000000 68000000        0     1         __ddsc_SDRAM_END = .
80000000 80000000        0     1 __ospi0_cs0_from_flash$$
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Load = LOADADDR ( __ospi0_cs0_from_flash$$ )
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_noinit_nocache$$
80000000 80000000        0     1         __ospi0_cs0_noinit_nocache$$Base = .
80000000 80000000        0     1         __ospi0_cs0_noinit_nocache$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_zero_nocache$$
80000000 80000000        0     1         __ospi0_cs0_zero_nocache$$Base = .
80000000 80000000        0     1         . = ALIGN ( 32 )
80000000 80000000        0     1         __ospi0_cs0_zero_nocache$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_noinit$$
80000000 80000000        0     1         __ospi0_cs0_noinit$$Base = .
80000000 80000000        0     1         __ospi0_cs0_noinit$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_zero$$
80000000 80000000        0     1         __ospi0_cs0_zero$$Base = .
80000000 80000000        0     1         __ospi0_cs0_zero$$Limit = .
80000000 80000000        0     1 .ospi0_cs0.endof
80000000 80000000        0     1         __ddsc_OSPI0_CS0_END = .
70000000 70000000        0     1 __ospi1_cs0_from_flash$$
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Load = LOADADDR ( __ospi1_cs0_from_flash$$ )
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_noinit_nocache$$
70000000 70000000        0     1         __ospi1_cs0_noinit_nocache$$Base = .
70000000 70000000        0     1         __ospi1_cs0_noinit_nocache$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_zero_nocache$$
70000000 70000000        0     1         __ospi1_cs0_zero_nocache$$Base = .
70000000 70000000        0     1         . = ALIGN ( 32 )
70000000 70000000        0     1         __ospi1_cs0_zero_nocache$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_noinit$$
70000000 70000000        0     1         __ospi1_cs0_noinit$$Base = .
70000000 70000000        0     1         __ospi1_cs0_noinit$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_zero$$
70000000 70000000        0     1         __ospi1_cs0_zero$$Base = .
70000000 70000000        0     1         __ospi1_cs0_zero$$Limit = .
70000000 70000000        0     1 .ospi1_cs0.endof
70000000 70000000        0     1         __ddsc_OSPI1_CS0_END = .
       0        0        0     1 __itcm_from_flash$$
       0        0        0     1         __itcm_from_flash$$Base = .
       0        0        0     1         __itcm_from_flash$$Load = LOADADDR ( __itcm_from_flash$$ )
       0        0        0     1         __itcm_from_flash$$Limit = .
       0        0        0     1 __itcm_noinit$$
       0        0        0     1         __itcm_noinit$$Base = .
       0        0        0     1         __itcm_noinit$$Limit = .
       0        0        0     1 __itcm_zero$$
       0        0        0     1         __itcm_zero$$Base = .
       0        0        0     1         __itcm_zero$$Limit = .
       0        0        0     1 .itcm.endof
       0        0        0     1         __ddsc_ITCM_END = .
20000000 20000000        0     1 __dtcm_from_flash$$
20000000 20000000        0     1         __dtcm_from_flash$$Base = .
20000000 20000000        0     1         __dtcm_from_flash$$Load = LOADADDR ( __dtcm_from_flash$$ )
20000000 20000000        0     1         __dtcm_from_flash$$Limit = .
20000000 20000000        0     1 __dtcm_noinit$$
20000000 20000000        0     1         __dtcm_noinit$$Base = .
20000000 20000000        0     1         __dtcm_noinit$$Limit = .
20000000 20000000        0     1 __dtcm_zero$$
20000000 20000000        0     1         __dtcm_zero$$Base = .
20000000 20000000        0     1         __dtcm_zero$$Limit = .
20000000 20000000        0     1 .dtcm.endof
20000000 20000000        0     1         __ddsc_DTCM_END = .
22000000 22000000        0     1 __ram_from_flash$$
22000000 22000000        0     1         __ram_from_flash$$Base = .
22000000 22000000        0     1         __ram_from_flash$$Load = LOADADDR ( __ram_from_flash$$ )
22000000 22000000        0     1         __ram_from_flash$$Limit = .
22000000 22000000        0     1 __ram_noinit_nocache$$
22000000 22000000        0     1         __ram_noinit_nocache$$Base = .
22000000 22000000        0     1         __ram_noinit_nocache$$Limit = .
22000000 22000000        0     1 __ram_zero_nocache$$
22000000 22000000        0     1         __ram_zero_nocache$$Base = .
22000000 22000000        0     1         . = ALIGN ( 32 )
22000000 22000000        0     1         __ram_zero_nocache$$Limit = .
22000000 22000000      42c     8 __ram_noinit$$
22000000 22000000        0     1         __ram_noinit$$Base = .
22000000 22000000      400     8         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.bss.g_main_stack)
22000000 22000000      400     1                 g_main_stack
22000400 22000400       2c     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.ram_noinit)
22000400 22000400       2c     1                 g_clock_freq
2200042c 2200042c        0     1         __ram_noinit$$Limit = .
22000430 22000430    a0d74    16 __ram_zero$$
22000430 22000430        0     1         __ram_zero$$Base = .
22000430 22000430       a8     4         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._SEGGER_RTT)
22000430 22000430       a8     1                 _SEGGER_RTT
220004d8 220004d8      800     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._acUpBuffer)
220004d8 220004d8      800     1                 _acUpBuffer
22000cd8 22000cd8       10     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._acDownBuffer)
22000cd8 22000cd8       10     1                 _acDownBuffer
22000ce8 22000ce8        4     4         ./src/pdm.o:(.bss.g_total_collected_samples)
22000ce8 22000ce8        4     1                 g_total_collected_samples
22000cec 22000cec     4000     4         ./src/pdm.o:(.bss.g_pdm0_buffer)
22000cec 22000cec     4000     1                 g_pdm0_buffer
22004cec 22004cec        4     4         ./src/pdm.o:(.bss.g_data_callback_count)
22004cec 22004cec        4     1                 g_data_callback_count
22004cf0 22004cf0        4     4         ./src/pdm.o:(.bss.g_error_count)
22004cf0 22004cf0        4     1                 g_error_count
22004cf4 22004cf4        4     4         ./src/pdm.o:(.bss.g_sound_detection_count)
22004cf4 22004cf4        4     1                 g_sound_detection_count
22004cf8 22004cf8    9c400     4         ./src/pdm.o:(.bss.g_all_audio_data)
22004cf8 22004cf8    9c400     1                 g_all_audio_data
220a10f8 220a10f8        8     4         ./ra_gen/common_data.o:(.bss.g_ioport_ctrl)
220a10f8 220a10f8        8     1                 g_ioport_ctrl
220a1100 220a1100       2c     4         ./ra_gen/hal_data.o:(.bss.g_pdm0_ctrl)
220a1100 220a1100       2c     1                 g_pdm0_ctrl
220a112c 220a112c       54     4         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.bss.g_bsp_group_irq_sources)
220a112c 220a112c       54     1                 g_bsp_group_irq_sources
220a1180 220a1180        4     4         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.bss.g_protect_pfswe_counter)
220a1180 220a1180        4     1                 g_protect_pfswe_counter
220a1184 220a1184       10     4         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.bss.gp_renesas_isr_context)
220a1184 220a1184       10     1                 gp_renesas_isr_context
220a1194 220a1194        8     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.bss.g_protect_counters)
220a1194 220a1194        8     1                 g_protect_counters
220a119c 220a119c        4     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.bss.SystemCoreClock)
220a119c 220a119c        4     1                 SystemCoreClock
220a11a0 220a11a0        4    16         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.bss)
220a11a0 220a11a0        4     1                 __tls
220a11a4 220a11a4        0     1         __ram_zero$$Limit = .
220a11a4 220a11a4        0     1 __ram_tdata$$
220a11a4 220a11a4        0     1         __ram_tdata$$Base = .
220a11a4 220a11a4        0     1         __ram_tdata$$Load = LOADADDR ( __ram_tdata$$ )
220a11a4 220a11a4        0     1         __ram_tdata$$Limit = .
220a11a4 220a11a4        0     1 __ram_tbss$$
220a11a4 220a11a4        0     1         __ram_tbss$$Base = .
220a11a4 220a11a4        0     1         __ram_tbss$$Limit = .
220a11a8 220a11a8        0     1 __ram_thread_stack$$
220a11a8 220a11a8        0     1         __ram_thread_stack$$Base = .
220a11a8 220a11a8        0     1         __ram_thread_stack$$Limit = .
220a2000 220a2000        0     1 .ram.endof
220a2000 220a2000        0     1         __ddsc_RAM_END = .
220a2000 220a2000        0     1 .ram.flat_nsc
220a2000 220a2000        0     1         __sau_ddsc_RAM_NSC = .
 2000070  2000070     2e1a    16 __flash_readonly$$
 2000070  2000070        0     1         __flash_readonly$$Base = .
 2000070  2000070      186     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_WriteNoLock)
 2000070  2000070        0     1                 $t.6
 2000071  2000071      186     1                 SEGGER_RTT_WriteNoLock
 20001f6  20001f6       a6     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_Write)
 20001f6  20001f6        0     1                 $t.8
 20001f7  20001f7       a6     1                 SEGGER_RTT_Write
 200029c  200029c       78     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_Init)
 200029c  200029c        0     1                 $t.26
 200029d  200029d       78     1                 SEGGER_RTT_Init
 2000314  2000314      488     4         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text.SEGGER_RTT_vprintf)
 2000314  2000314        0     1                 $t.0
 2000315  2000315      488     1                 SEGGER_RTT_vprintf
 20003ae  20003ae        0     1                 $d.1
 20003bc  20003bc        0     1                 $t.2
 2000472  2000472        0     1                 $d.3
 2000494  2000494        0     1                 $t.4
 200079c  200079c      180     2         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text._PrintUnsigned)
 200079c  200079c        0     1                 $t.5
 200079d  200079d      180     1                 _PrintUnsigned
 200091c  200091c       22     2         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text.SEGGER_RTT_printf)
 200091c  200091c        0     1                 $t.6
 200091d  200091d       22     1                 SEGGER_RTT_printf
 200093e  200093e        4     2         ./src/hal_entry.o:(.text.hal_entry)
 200093e  200093e        0     1                 $t.0
 200093f  200093f        4     1                 hal_entry
 2000942  2000942       1a     2         ./src/hal_entry.o:(.text.R_BSP_WarmStart)
 2000942  2000942        0     1                 $t.1
 2000943  2000943       1a     1                 R_BSP_WarmStart
 200095c  200095c      15c     2         ./src/pdm.o:(.text.r_pdm_basic_messaging_core0_example)
 200095c  200095c        0     1                 $t.0
 200095d  200095d      15c     1                 r_pdm_basic_messaging_core0_example
 2000ab8  2000ab8      1e8     2         ./src/pdm.o:(.text.dump_all_collected_data)
 2000ab8  2000ab8        0     1                 $t.1
 2000ab9  2000ab9      1e8     1                 dump_all_collected_data
 2000ca0  2000ca0      11a     2         ./src/pdm.o:(.text.pdm0_callback)
 2000ca0  2000ca0        0     1                 $t.2
 2000ca1  2000ca1      11a     1                 pdm0_callback
 2000dba  2000dba        c     2         ./ra_gen/main.o:(.text.main)
 2000dba  2000dba        0     1                 $t.0
 2000dbb  2000dbb        c     1                 main
 2000dc6  2000dc6      15c     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Open)
 2000dc6  2000dc6        0     1                 $t.0
 2000dc7  2000dc7      15c     1                 R_PDM_Open
 2000f22  2000f22       e8     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Start)
 2000f22  2000f22        0     1                 $t.1
 2000f23  2000f23       e8     1                 R_PDM_Start
 200100a  200100a       78     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Stop)
 200100a  200100a        0     1                 $t.2
 200100b  200100b       78     1                 R_PDM_Stop
 2001082  2001082      15a     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_SoundDetectionEnable)
 2001082  2001082        0     1                 $t.3
 2001083  2001083      15a     1                 R_PDM_SoundDetectionEnable
 20011dc  20011dc      118     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Close)
 20011dc  20011dc        0     1                 $t.7
 20011dd  20011dd      118     1                 R_PDM_Close
 20012f4  20012f4       6e     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_BSP_IrqCfgEnable)
 20012f4  20012f4        0     1                 $t.9
 20012f5  20012f5       6e     1                 R_BSP_IrqCfgEnable
 2001362  2001362       88     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_sdet_isr)
 2001362  2001362        0     1                 $t.10
 2001363  2001363       88     1                 pdm_sdet_isr
 20013ea  20013ea       c4     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_dat_isr)
 20013ea  20013ea        0     1                 $t.11
 20013eb  20013eb       c4     1                 pdm_dat_isr
 20014ae  20014ae       7c     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_err_isr)
 20014ae  20014ae        0     1                 $t.12
 20014af  20014af       7c     1                 pdm_err_isr
 200152a  200152a       18     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.R_IOPORT_Open)
 200152a  200152a        0     1                 $t.0
 200152b  200152b       18     1                 R_IOPORT_Open
 2001542  2001542       ce     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.r_ioport_pins_config)
 2001542  2001542        0     1                 $t.13
 2001543  2001543       ce     1                 r_ioport_pins_config
 2001610  2001610       de     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.bsp_vbatt_init)
 2001610  2001610        0     1                 $t.14
 2001611  2001611       de     1                 bsp_vbatt_init
 20016ee  20016ee       4a     2         ./ra/fsp/src/r_dmac/r_dmac.o:(.text.dmac_int_isr)
 20016ee  20016ee        0     1                 $t.12
 20016ef  20016ef       4a     1                 dmac_int_isr
 2001738  2001738       aa     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.SystemCoreClockUpdate)
 2001738  2001738        0     1                 $t.2
 2001739  2001739       aa     1                 SystemCoreClockUpdate
 2001754  2001754        0     1                 $d.3
 2001758  2001758        0     1                 $t.4
 20017f0  20017f0      610    16         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.bsp_clock_init)
 20017f0  20017f0        0     1                 $t.15
 20017f1  20017f1      610     1                 bsp_clock_init
 200186c  200186c        0     1                 $d.16
 2001870  2001870        0     1                 $t.17
 20019ec  20019ec        0     1                 $d.18
 20019f0  20019f0        0     1                 $t.19
 2001a78  2001a78        0     1                 $d.20
 2001a7c  2001a7c        0     1                 $t.21
 2001de0  2001de0        0     1                 $d.22
 2001e00  2001e00        2     2         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.R_BSP_SubClockStabilizeWaitAfterReset)
 2001e00  2001e00        0     1                 $t.25
 2001e01  2001e01        2     1                 R_BSP_SubClockStabilizeWaitAfterReset
 2001e02  2001e02       80     2         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.R_BSP_Init_RTC)
 2001e02  2001e02        0     1                 $t.27
 2001e03  2001e03       80     1                 R_BSP_Init_RTC
 2001e82  2001e82       7c     2         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.text.R_BSP_SoftwareDelay)
 2001e82  2001e82        0     1                 $t.0
 2001e83  2001e83       7c     1                 R_BSP_SoftwareDelay
 2001f00  2001f00        8     8         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.text.bsp_prv_software_delay_loop)
 2001f00  2001f00        0     1                 sw_delay_loop
 2001f00  2001f00        0     1                 $t.1
 2001f01  2001f01        8     1                 bsp_prv_software_delay_loop
 2001f08  2001f08       56     2         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.text.NMI_Handler)
 2001f08  2001f08        0     1                 $t.1
 2001f09  2001f09       56     1                 NMI_Handler
 2001f5e  2001f5e       2a     2         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.text.bsp_irq_cfg)
 2001f5e  2001f5e        0     1                 $t.0
 2001f5f  2001f5f       2a     1                 bsp_irq_cfg
 2001f88  2001f88       54     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.text.R_BSP_RegisterProtectEnable)
 2001f88  2001f88        0     1                 $t.0
 2001f89  2001f89       54     1                 R_BSP_RegisterProtectEnable
 2001fdc  2001fdc       4e     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.text.R_BSP_RegisterProtectDisable)
 2001fdc  2001fdc        0     1                 $t.1
 2001fdd  2001fdd       4e     1                 R_BSP_RegisterProtectDisable
 200202a  200202a        e     2         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.text.Reset_Handler)
 200202a  200202a        0     1                 $t.0
 200202b  200202b        e     1                 Reset_Handler
 2002038  2002038        4     2         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.text.Default_Handler)
 2002038  2002038        0     1                 $t.1
 2002039  2002039        4     1                 Default_Handler
 2002039  2002039        4     1                 HardFault_Handler
 2002039  2002039        4     1                 MemManage_Handler
 2002039  2002039        4     1                 BusFault_Handler
 2002039  2002039        4     1                 UsageFault_Handler
 2002039  2002039        4     1                 SecureFault_Handler
 2002039  2002039        4     1                 SVC_Handler
 2002039  2002039        4     1                 DebugMon_Handler
 2002039  2002039        4     1                 PendSV_Handler
 2002039  2002039        4     1                 SysTick_Handler
 2002040  2002040      2c6     8         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.text.SystemInit)
 2002040  2002040        0     1                 $t.0
 2002041  2002041      2c6     1                 SystemInit
 2002120  2002120        0     1                 memset_64_loop_start_0
 2002128  2002128        0     1                 memset_64_loop_end_0
 2002130  2002130        0     1                 memset_64_loop_start_1
 2002138  2002138        0     1                 memset_64_loop_end_1
 2002306  2002306        2     2         ./ra/board/ra8p1_ek/board_init.o:(.text.bsp_init)
 2002306  2002306        0     1                 $t.0
 2002307  2002307        2     1                 bsp_init
 2002308  2002308       2c     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.text._init_tls)
 2002308  2002308        0     1                 $t.0
 2002309  2002309       2c     1                 _init_tls
 2002324  2002324        0     1                 $d.1
 2002334  2002334       14     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.text._set_tls)
 2002334  2002334        0     1                 $t.0
 2002335  2002335       14     1                 _set_tls
 2002340  2002340        0     1                 $d.1
 2002348  2002348        8     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.text.bzero)
 2002348  2002348        0     1                 $t.0
 2002349  2002349        8     1                 bzero
 2002349  2002349        8     1                 __aeabi_memclr4
 2002349  2002349        8     1                 __aeabi_memclr8
 2002349  2002349        8     1                 __aeabi_memclr
 2002350  2002350       14     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.text.memcpy)
 2002350  2002350        0     1                 $t.0
 2002351  2002351       14     1                 memcpy
 2002351  2002351       14     1                 __aeabi_memcpy4
 2002351  2002351       14     1                 __aeabi_memcpy8
 2002351  2002351       14     1                 __aeabi_memcpy
 2002364  2002364        e     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.text.memset)
 2002364  2002364        0     1                 $t.0
 2002365  2002365        e     1                 memset
 2002372  2002372       11     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.rodata._DoInit._aInitStr)
 2002372  2002372       11     1                 _DoInit._aInitStr
 2002383  2002383      2b7     1         <internal>:(.rodata.str1.1)
 200263a  200263a       10     1         <internal>:(.rodata.cst16)
 200264c  200264c       74     4         ./ra_gen/hal_data.o:(.rodata.g_pdm0_cfg_extend)
 200264c  200264c       74     1                 g_pdm0_cfg_extend
 20026c0  20026c0       24     4         ./ra_gen/hal_data.o:(.rodata.g_pdm0_cfg)
 20026c0  20026c0       24     1                 g_pdm0_cfg
 20026e4  20026e4      4e8     4         ./ra_gen/pin_data.o:(.rodata.g_bsp_pin_cfg_data)
 20026e4  20026e4      4e8     1                 g_bsp_pin_cfg_data
 2002bcc  2002bcc        c     4         ./ra_gen/pin_data.o:(.rodata.g_bsp_pin_cfg)
 2002bcc  2002bcc        c     1                 g_bsp_pin_cfg
 2002bd8  2002bd8        8     2         ./ra_gen/vector_data.o:(.rodata.g_interrupt_event_link_select)
 2002bd8  2002bd8        8     1                 g_interrupt_event_link_select
 2002be0  2002be0        6     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.rodata.g_vbatt_pins_input)
 2002be0  2002be0        6     1                 g_vbatt_pins_input
 2002be8  2002be8       20     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.nocache_list)
 2002be8  2002be8       20     1                 nocache_list
 2002c08  2002c08       18     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.g_init_info)
 2002c08  2002c08       18     1                 g_init_info
 2002c20  2002c20       84     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.zero_list)
 2002c20  2002c20       84     1                 zero_list
 2002ca4  2002ca4      190     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.copy_list)
 2002ca4  2002ca4      190     1                 copy_list
 2002e34  2002e34        8     2         <internal>:(.rodata.cst8)
 2002e3c  2002e3c       4e     4         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.version)
 2002e3c  2002e3c        4     1                 g_fsp_version
 2002e40  2002e40        6     1                 g_fsp_version_string
 2002e46  2002e46       44     1                 g_fsp_version_build_string
 2002e8a  2002e8a        0     1         __flash_readonly$$Limit = .
 2002e8a  2002e8a        0     1 __flash_preinit_array$$
 2002e8a  2002e8a        0     1         __preinit_array_start = .
 2002e8a  2002e8a        0     1         __preinit_array_end = .
 2002e8a  2002e8a        0     1 __flash_init_array$$
 2002e8a  2002e8a        0     1         __init_array_start = .
 2002e8a  2002e8a        0     1         __init_array_end = .
 2002e8a  2002e8a        0     1 __flash_fini_array$$
 2002e8a  2002e8a        0     1         __fini_array_start = .
 2002e8a  2002e8a        0     1         __fini_array_end = .
 2002e8a  2002e8a        0     1 __flash_arm.exidx$$
 2002e8a  2002e8a        0     1         __exidx_start = .
 2002e8a  2002e8a        0     1         __exidx_end = .
 2008000  2008000        0     1 .flash.endof
 2008000  2008000        0     1         __ddsc_FLASH_END = .
 2008000  2008000        0     1 .flash.flat_nsc
 2008000  2008000        0     1         __sau_ddsc_FLASH_NSC = .
 2c9f040  2c9f040        0     1 .option_setting_ofs0.startof
 2c9f040  2c9f040        0     1         __ddsc_OPTION_SETTING_OFS0_START = .
 2c9f040  2c9f040        4     4 __option_setting_ofs0_reg$$
 2c9f040  2c9f040        0     1         __option_setting_ofs0_reg$$Base = .
 2c9f040  2c9f040        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs0)
 2c9f040  2c9f040        4     1                 g_bsp_cfg_option_setting_ofs0
 2c9f044  2c9f044        0     1         __option_setting_ofs0_reg$$Limit = .
 2c9f044  2c9f044        0     1 .option_setting_ofs0.endof
 2c9f044  2c9f044        0     1         __ddsc_OPTION_SETTING_OFS0_END = .
 2c9f044  2c9f044        0     1 .option_setting_ofs2.startof
 2c9f044  2c9f044        0     1         __ddsc_OPTION_SETTING_OFS2_START = .
 2c9f044  2c9f044        4     4 __option_setting_ofs2_reg$$
 2c9f044  2c9f044        0     1         __option_setting_ofs2_reg$$Base = .
 2c9f044  2c9f044        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs2)
 2c9f044  2c9f044        4     1                 g_bsp_cfg_option_setting_ofs2
 2c9f048  2c9f048        0     1         __option_setting_ofs2_reg$$Limit = .
 2c9f048  2c9f048        0     1 .option_setting_ofs2.endof
 2c9f048  2c9f048        0     1         __ddsc_OPTION_SETTING_OFS2_END = .
 2c9f074  2c9f074        0     1 .option_setting_sas.startof
 2c9f074  2c9f074        0     1         __ddsc_OPTION_SETTING_SAS_START = .
 2c9f074  2c9f074        0     1 __option_setting_sas_reg$$
 2c9f074  2c9f074        0     1         __option_setting_sas_reg$$Base = .
 2c9f074  2c9f074        0     1         __option_setting_sas_reg$$Limit = .
 2c9f074  2c9f074        0     1 .option_setting_sas.endof
 2c9f074  2c9f074        0     1         __ddsc_OPTION_SETTING_SAS_END = .
12c9f4c0 12c9f4c0        0     1 .option_setting_ofs1.startof
12c9f4c0 12c9f4c0        0     1         __ddsc_OPTION_SETTING_OFS1_START = .
12c9f4c0 12c9f4c0        0     1 __option_setting_ofs1_reg$$
12c9f4c0 12c9f4c0        0     1         __option_setting_ofs1_reg$$Base = .
12c9f4c0 12c9f4c0        0     1         __option_setting_ofs1_reg$$Limit = .
12c9f4c0 12c9f4c0        0     1 .option_setting_ofs1.endof
12c9f4c0 12c9f4c0        0     1         __ddsc_OPTION_SETTING_OFS1_END = .
 2c9f0c0  2c9f0c0        0     1 .option_setting_ofs1_sec.startof
 2c9f0c0  2c9f0c0        0     1         __ddsc_OPTION_SETTING_OFS1_SEC_START = .
 2c9f0c0  2c9f0c0        4     4 __option_setting_ofs1_sec_reg$$
 2c9f0c0  2c9f0c0        0     1         __option_setting_ofs1_sec_reg$$Base = .
 2c9f0c0  2c9f0c0        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs1_sec)
 2c9f0c0  2c9f0c0        4     1                 g_bsp_cfg_option_setting_ofs1_sec
 2c9f0c4  2c9f0c4        0     1         __option_setting_ofs1_sec_reg$$Limit = .
 2c9f0c4  2c9f0c4        0     1 .option_setting_ofs1_sec.endof
 2c9f0c4  2c9f0c4        0     1         __ddsc_OPTION_SETTING_OFS1_SEC_END = .
 2c9f120  2c9f120        0     1 .option_setting_ofs1_sel.startof
 2c9f120  2c9f120        0     1         __ddsc_OPTION_SETTING_OFS1_SEL_START = .
 2c9f120  2c9f120        4     4 __option_setting_ofs1_sel_reg$$
 2c9f120  2c9f120        0     1         __option_setting_ofs1_sel_reg$$Base = .
 2c9f120  2c9f120        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs1_sel)
 2c9f120  2c9f120        4     1                 g_bsp_cfg_option_setting_ofs1_sel
 2c9f124  2c9f124        0     1         __option_setting_ofs1_sel_reg$$Limit = .
 2c9f124  2c9f124        0     1 .option_setting_ofs1_sel.endof
 2c9f124  2c9f124        0     1         __ddsc_OPTION_SETTING_OFS1_SEL_END = .
12c9f4c4 12c9f4c4        0     1 .option_setting_ofs3.startof
12c9f4c4 12c9f4c4        0     1         __ddsc_OPTION_SETTING_OFS3_START = .
12c9f4c4 12c9f4c4        0     1 __option_setting_ofs3_reg$$
12c9f4c4 12c9f4c4        0     1         __option_setting_ofs3_reg$$Base = .
12c9f4c4 12c9f4c4        0     1         __option_setting_ofs3_reg$$Limit = .
12c9f4c4 12c9f4c4        0     1 .option_setting_ofs3.endof
12c9f4c4 12c9f4c4        0     1         __ddsc_OPTION_SETTING_OFS3_END = .
 2c9f0c4  2c9f0c4        0     1 .option_setting_ofs3_sec.startof
 2c9f0c4  2c9f0c4        0     1         __ddsc_OPTION_SETTING_OFS3_SEC_START = .
 2c9f0c4  2c9f0c4        4     4 __option_setting_ofs3_sec_reg$$
 2c9f0c4  2c9f0c4        0     1         __option_setting_ofs3_sec_reg$$Base = .
 2c9f0c4  2c9f0c4        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs3_sec)
 2c9f0c4  2c9f0c4        4     1                 g_bsp_cfg_option_setting_ofs3_sec
 2c9f0c8  2c9f0c8        0     1         __option_setting_ofs3_sec_reg$$Limit = .
 2c9f0c8  2c9f0c8        0     1 .option_setting_ofs3_sec.endof
 2c9f0c8  2c9f0c8        0     1         __ddsc_OPTION_SETTING_OFS3_SEC_END = .
 2c9f124  2c9f124        0     1 .option_setting_ofs3_sel.startof
 2c9f124  2c9f124        0     1         __ddsc_OPTION_SETTING_OFS3_SEL_START = .
 2c9f124  2c9f124        4     4 __option_setting_ofs3_sel_reg$$
 2c9f124  2c9f124        0     1         __option_setting_ofs3_sel_reg$$Base = .
 2c9f124  2c9f124        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs3_sel)
 2c9f124  2c9f124        4     1                 g_bsp_cfg_option_setting_ofs3_sel
 2c9f128  2c9f128        0     1         __option_setting_ofs3_sel_reg$$Limit = .
 2c9f128  2c9f128        0     1 .option_setting_ofs3_sel.endof
 2c9f128  2c9f128        0     1         __ddsc_OPTION_SETTING_OFS3_SEL_END = .
12c9f600 12c9f600        0     1 .option_setting_bps.startof
12c9f600 12c9f600        0     1         __ddsc_OPTION_SETTING_BPS_START = .
12c9f600 12c9f600        0     1 __option_setting_bps_reg$$
12c9f600 12c9f600        0     1         __option_setting_bps_reg$$Base = .
12c9f600 12c9f600        0     1         __option_setting_bps_reg$$Limit = .
12c9f600 12c9f600        0     1 .option_setting_bps.endof
12c9f600 12c9f600        0     1         __ddsc_OPTION_SETTING_BPS_END = .
 2c9f200  2c9f200        0     1 .option_setting_bps_sec.startof
 2c9f200  2c9f200        0     1         __ddsc_OPTION_SETTING_BPS_SEC_START = .
 2c9f200  2c9f200        0     1 __option_setting_bps_sec_reg$$
 2c9f200  2c9f200        0     1         __option_setting_bps_sec_reg$$Base = .
 2c9f200  2c9f200        0     1         __option_setting_bps_sec_reg$$Limit = .
 2c9f200  2c9f200        0     1 .option_setting_bps_sec.endof
 2c9f200  2c9f200        0     1         __ddsc_OPTION_SETTING_BPS_SEC_END = .
 2e07700  2e07700        0     1 .option_setting_otp_pbps_sec.startof
 2e07700  2e07700        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_SEC_START = .
 2e07700  2e07700        0     1 __option_setting_otp_pbps_sec_reg$$
 2e07700  2e07700        0     1         __option_setting_otp_pbps_sec_reg$$Base = .
 2e07700  2e07700        0     1         __option_setting_otp_pbps_sec_reg$$Limit = .
 2e07700  2e07700        0     1 .option_setting_otp_pbps_sec.endof
 2e07700  2e07700        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_SEC_END = .
12e07780 12e07780        0     1 .option_setting_otp_pbps.startof
12e07780 12e07780        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_START = .
12e07780 12e07780        0     1 __option_setting_otp_pbps_reg$$
12e07780 12e07780        0     1         __option_setting_otp_pbps_reg$$Base = .
12e07780 12e07780        0     1         __option_setting_otp_pbps_reg$$Limit = .
12e07780 12e07780        0     1 .option_setting_otp_pbps.endof
12e07780 12e07780        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_END = .
12e07780 12e07780        0     1 PROVIDE ( __tls_base = ADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tdata_source = LOADADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tdata_size = SIZEOF ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tbss_offset = ADDR ( __ram_tbss$$ ) - ADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tbss_size = SIZEOF ( __ram_tbss$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __arm32_tls_tcb_offset = 8 )
       0        0     3c4a     1 .debug_loclists
       0        0     1800     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_loclists)
    1800     1800      7ec     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_loclists)
    1fec     1fec       20     1         ./src/hal_entry.o:(.debug_loclists)
    200c     200c      1ef     1         ./src/pdm.o:(.debug_loclists)
    21fb     21fb      8d2     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_loclists)
    2acd     2acd      4ae     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_loclists)
    2f7b     2f7b      499     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_loclists)
    3414     3414      411     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_loclists)
    3825     3825       1d     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_loclists)
    3842     3842      105     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_loclists)
    3947     3947       35     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_loclists)
    397c     397c       5c     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_loclists)
    39d8     39d8       55     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_loclists)
    3a2d     3a2d       1e     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_loclists)
    3a4b     3a4b       36     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_loclists)
    3a81     3a81       cc     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_loclists)
    3b4d     3b4d       2a     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_loclists)
    3b77     3b77       1b     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_loclists)
    3b92     3b92       7a     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_loclists)
    3c0c     3c0c       3e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_loclists)
       0        0     2e27     1 .debug_abbrev
       0        0      214     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_abbrev)
     214      214      1e5     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_abbrev)
     3f9      3f9      119     1         ./src/hal_entry.o:(.debug_abbrev)
     512      512      1fb     1         ./src/pdm.o:(.debug_abbrev)
     70d      70d      10d     1         ./ra_gen/common_data.o:(.debug_abbrev)
     81a      81a      217     1         ./ra_gen/hal_data.o:(.debug_abbrev)
     a31      a31       3c     1         ./ra_gen/main.o:(.debug_abbrev)
     a6d      a6d       e6     1         ./ra_gen/pin_data.o:(.debug_abbrev)
     b53      b53       a8     1         ./ra_gen/vector_data.o:(.debug_abbrev)
     bfb      bfb      3ee     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_abbrev)
     fe9      fe9      32c     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_abbrev)
    1315     1315      44d     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_abbrev)
    1762     1762       a2     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_abbrev)
    1804     1804      31e     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_abbrev)
    1b22     1b22      149     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_abbrev)
    1c6b     1c6b       ad     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_abbrev)
    1d18     1d18      208     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_abbrev)
    1f20     1f20       44     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_abbrev)
    1f64     1f64      1d3     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_abbrev)
    2137     2137      17a     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_abbrev)
    22b1     22b1      216     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_abbrev)
    24c7     24c7       67     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_abbrev)
    252e     252e      1c4     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_abbrev)
    26f2     26f2       a7     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_abbrev)
    2799     2799      2bb     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_abbrev)
    2a54     2a54       43     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_abbrev)
    2a97     2a97       91     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_abbrev)
    2b28     2b28       2e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_abbrev)
    2b56     2b56       74     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_abbrev)
    2bca     2bca       62     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_abbrev)
    2c2c     2c2c       21     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_abbrev)
    2c4d     2c4d       94     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_abbrev)
    2ce1     2ce1       a0     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_abbrev)
    2d81     2d81       85     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_abbrev)
    2e06     2e06       21     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_abbrev)
       0        0    35985     1 .debug_info
       0        0     15b1     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_info)
    15b1     15b1      454     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_info)
    1a05     1a05      a05     1         ./src/hal_entry.o:(.debug_info)
    240a     240a      a82     1         ./src/pdm.o:(.debug_info)
    2e8c     2e8c      be2     1         ./ra_gen/common_data.o:(.debug_info)
    3a6e     3a6e     25f1     1         ./ra_gen/hal_data.o:(.debug_info)
    605f     605f       37     1         ./ra_gen/main.o:(.debug_info)
    6096     6096      49c     1         ./ra_gen/pin_data.o:(.debug_info)
    6532     6532      90c     1         ./ra_gen/vector_data.o:(.debug_info)
    6e3e     6e3e     3daa     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_info)
    abe8     abe8     8152     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_info)
   12d3a    12d3a     38ef     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_info)
   16629    16629      20b     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_info)
   16834    16834     7eb0     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_info)
   1e6e4    1e6e4      58a     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_info)
   1ec6e    1ec6e      104     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_info)
   1ed72    1ed72     11c7     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_info)
   1ff39    1ff39       43     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_info)
   1ff7c    1ff7c     1611     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_info)
   2158d    2158d     15b8     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_info)
   22b45    22b45     5294     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_info)
   27dd9    27dd9       5f     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_info)
   27e38    27e38     6a6d     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_info)
   2e8a5    2e8a5       b1     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_info)
   2e956    2e956     6a82     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_info)
   353d8    353d8       3b     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_info)
   35413    35413       88     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_info)
   3549b    3549b       2e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_info)
   354c9    354c9       64     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_info)
   3552d    3552d       60     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_info)
   3558d    3558d      13d     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_info)
   356ca    356ca       76     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_info)
   35740    35740       97     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_info)
   357d7    357d7       78     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_info)
   3584f    3584f      136     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_info)
       0        0      7a9     1 .debug_rnglists
       0        0      1d5     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_rnglists)
     1d5      1d5       c1     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_rnglists)
     296      296       17     1         ./src/hal_entry.o:(.debug_rnglists)
     2ad      2ad       83     1         ./src/pdm.o:(.debug_rnglists)
     330      330       d8     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_rnglists)
     408      408       6d     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_rnglists)
     475      475      170     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_rnglists)
     5e5      5e5       c2     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_rnglists)
     6a7      6a7       1a     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_rnglists)
     6c1      6c1       17     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_rnglists)
     6d8      6d8       17     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_rnglists)
     6ef      6ef       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_rnglists)
     70f      70f       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_rnglists)
     733      733       1b     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_rnglists)
     74e      74e       17     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_rnglists)
     765      765       44     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_rnglists)
       0        0    10610     1 .debug_str_offsets
       0        0      188     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_str_offsets)
     188      188       c4     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_str_offsets)
     24c      24c      81c     1         ./src/hal_entry.o:(.debug_str_offsets)
     a68      a68      594     1         ./src/pdm.o:(.debug_str_offsets)
     ffc      ffc      8b4     1         ./ra_gen/common_data.o:(.debug_str_offsets)
    18b0     18b0     131c     1         ./ra_gen/hal_data.o:(.debug_str_offsets)
    2bcc     2bcc       1c     1         ./ra_gen/main.o:(.debug_str_offsets)
    2be8     2be8      428     1         ./ra_gen/pin_data.o:(.debug_str_offsets)
    3010     3010      804     1         ./ra_gen/vector_data.o:(.debug_str_offsets)
    3814     3814     131c     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_str_offsets)
    4b30     4b30     2230     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_str_offsets)
    6d60     6d60     16dc     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_str_offsets)
    843c     843c       ac     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_str_offsets)
    84e8     84e8     1a54     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_str_offsets)
    9f3c     9f3c      45c     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_str_offsets)
    a398     a398       74     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_str_offsets)
    a40c     a40c      7d4     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_str_offsets)
    abe0     abe0       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_str_offsets)
    ac04     ac04      89c     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_str_offsets)
    b4a0     b4a0      b8c     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_str_offsets)
    c02c     c02c     1318     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_str_offsets)
    d344     d344       2c     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_str_offsets)
    d370     d370     16ec     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_str_offsets)
    ea5c     ea5c       3c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_str_offsets)
    ea98     ea98     1a00     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_str_offsets)
   10498    10498       1c     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_str_offsets)
   104b4    104b4       3c     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_str_offsets)
   104f0    104f0       1c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_str_offsets)
   1050c    1050c       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_str_offsets)
   1053c    1053c       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_str_offsets)
   1056c    1056c       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_str_offsets)
   1059c    1059c       3c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_str_offsets)
   105d8    105d8       38     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_str_offsets)
       0        0    102c4     1 .debug_str
       0        0    102c4     1         <internal>:(.debug_str)
       0        0      79c     1 .debug_addr
       0        0      1b8     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_addr)
     1b8      1b8       40     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_addr)
     1f8      1f8       14     1         ./src/hal_entry.o:(.debug_addr)
     20c      20c       e0     1         ./src/pdm.o:(.debug_addr)
     2ec      2ec       14     1         ./ra_gen/common_data.o:(.debug_addr)
     300      300       30     1         ./ra_gen/hal_data.o:(.debug_addr)
     330      330        c     1         ./ra_gen/main.o:(.debug_addr)
     33c      33c       10     1         ./ra_gen/pin_data.o:(.debug_addr)
     34c      34c       10     1         ./ra_gen/vector_data.o:(.debug_addr)
     35c      35c       c0     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_addr)
     41c      41c       8c     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_addr)
     4a8      4a8       5c     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_addr)
     504      504       30     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_addr)
     534      534       c4     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_addr)
     5f8      5f8       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_addr)
     618      618       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_addr)
     638      638       1c     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_addr)
     654      654        c     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_addr)
     660      660       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_addr)
     684      684       18     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_addr)
     69c      69c       2c     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_addr)
     6c8      6c8        c     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_addr)
     6d4      6d4       14     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_addr)
     6e8      6e8       1c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_addr)
     704      704       3c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_addr)
     740      740        c     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_addr)
     74c      74c       10     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_addr)
     75c      75c        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_addr)
     768      768        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_addr)
     774      774       10     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_addr)
     784      784        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_addr)
     790      790        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_addr)
       0        0       29     1 .comment
       0        0       29     1         <internal>:(.comment)
       0        0       50     1 .ARM.attributes
       0        0       50     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.ARM.attributes)
       0        0     1030     4 .debug_frame
       0        0      448     4         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_frame)
     448      448       8c     4         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_frame)
     4d4      4d4       34     4         ./src/hal_entry.o:(.debug_frame)
     508      508       d8     4         ./src/pdm.o:(.debug_frame)
     5e0      5e0       24     4         ./ra_gen/common_data.o:(.debug_frame)
     604      604       24     4         ./ra_gen/hal_data.o:(.debug_frame)
     628      628       30     4         ./ra_gen/main.o:(.debug_frame)
     658      658      18c     4         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_frame)
     7e4      7e4      18c     4         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_frame)
     970      970      154     4         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_frame)
     ac4      ac4      188     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_frame)
     c4c      c4c       44     4         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_frame)
     c90      c90       34     4         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_frame)
     cc4      cc4       48     4         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_frame)
     d0c      d0c       70     4         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_frame)
     d7c      d7c       30     4         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_frame)
     dac      dac       44     4         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_frame)
     df0      df0       30     4         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_frame)
     e20      e20       68     4         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_frame)
     e88      e88       40     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_frame)
     ec8      ec8       4c     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_frame)
     f14      f14       24     4         ./ra/board/ra8p1_ek/board_init.o:(.debug_frame)
     f38      f38       34     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_frame)
     f6c      f6c       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_frame)
     f90      f90       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_frame)
     fb4      fb4       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_frame)
     fd8      fd8       34     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_frame)
    100c     100c       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_frame)
       0        0     5859     1 .debug_line
       0        0     16e5     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_line)
    16e5     16e5      64c     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_line)
    1d31     1d31      12d     1         ./src/hal_entry.o:(.debug_line)
    1e5e     1e5e      43c     1         ./src/pdm.o:(.debug_line)
    229a     229a       df     1         ./ra_gen/common_data.o:(.debug_line)
    2379     2379      168     1         ./ra_gen/hal_data.o:(.debug_line)
    24e1     24e1       5a     1         ./ra_gen/main.o:(.debug_line)
    253b     253b       a3     1         ./ra_gen/pin_data.o:(.debug_line)
    25de     25de       86     1         ./ra_gen/vector_data.o:(.debug_line)
    2664     2664      957     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_line)
    2fbb     2fbb      581     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_line)
    353c     353c      617     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_line)
    3b53     3b53       8e     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_line)
    3be1     3be1      a46     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_line)
    4627     4627       ec     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_line)
    4713     4713      12f     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_line)
    4842     4842      138     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_line)
    497a     497a       75     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_line)
    49ef     49ef      197     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_line)
    4b86     4b86       e5     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_line)
    4c6b     4c6b      11f     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_line)
    4d8a     4d8a       9a     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_line)
    4e24     4e24      1d2     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_line)
    4ff6     4ff6       a4     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_line)
    509a     509a      2de     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_line)
    5378     5378       57     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_line)
    53cf     53cf       8e     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_line)
    545d     545d       43     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_line)
    54a0     54a0       a2     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_line)
    5542     5542       ad     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_line)
    55ef     55ef       45     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_line)
    5634     5634       a1     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_line)
    56d5     56d5       9f     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_line)
    5774     5774       96     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_line)
    580a     580a       4f     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_line)
       0        0      ff1     1 .debug_line_str
       0        0      ff1     1         <internal>:(.debug_line_str)
       0        0       40     1 .debug_aranges
       0        0       20     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_aranges)
      20       20       20     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_aranges)
       0        0     1de0     4 .symtab
       0        0     1de0     4         <internal>:(.symtab)
       0        0      c0c     1 .shstrtab
       0        0      c0c     1         <internal>:(.shstrtab)
       0        0     2675     1 .strtab
       0        0     2675     1         <internal>:(.strtab)

Cross Reference Table

Symbol                                            File
_SEGGER_RTT                                       ./src/SEGGER_RTT/SEGGER_RTT.o
__aeabi_memclr4                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
                                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__aeabi_memcpy                                    /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
                                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
SEGGER_RTT_WriteNoLock                            ./src/SEGGER_RTT/SEGGER_RTT.o
SEGGER_RTT_Write                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./src/SEGGER_RTT/SEGGER_RTT_printf.o
SEGGER_RTT_Init                                   ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./src/pdm.o
SEGGER_RTT_vprintf                                ./src/SEGGER_RTT/SEGGER_RTT_printf.o
SEGGER_RTT_printf                                 ./src/SEGGER_RTT/SEGGER_RTT_printf.o
                                                  ./src/pdm.o
hal_entry                                         ./src/hal_entry.o
                                                  ./ra_gen/main.o
r_pdm_basic_messaging_core0_example               ./src/pdm.o
                                                  ./src/hal_entry.o
R_BSP_WarmStart                                   ./src/hal_entry.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_ioport_ctrl                                     ./ra_gen/common_data.o
                                                  ./src/hal_entry.o
g_bsp_pin_cfg                                     ./ra_gen/pin_data.o
                                                  ./src/hal_entry.o
                                                  ./ra_gen/common_data.o
R_IOPORT_Open                                     ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./src/hal_entry.o
g_pdm0_ctrl                                       ./ra_gen/hal_data.o
                                                  ./src/pdm.o
g_pdm0_cfg                                        ./ra_gen/hal_data.o
                                                  ./src/pdm.o
R_PDM_Open                                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_BSP_SoftwareDelay                               ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
                                                  ./src/pdm.o
                                                  ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/r_dmac/r_dmac.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
R_PDM_SoundDetectionEnable                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
g_pdm0_buffer                                     ./src/pdm.o
R_PDM_Start                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Stop                                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Close                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
dump_all_collected_data                           ./src/pdm.o
g_total_collected_samples                         ./src/pdm.o
g_all_audio_data                                  ./src/pdm.o
pdm0_callback                                     ./src/pdm.o
                                                  ./ra_gen/hal_data.o
__aeabi_memcpy4                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
                                                  ./src/pdm.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_pdm0_cfg_extend                                 ./ra_gen/hal_data.o
main                                              ./ra_gen/main.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
g_bsp_pin_cfg_data                                ./ra_gen/pin_data.o
g_vector_table                                    ./ra_gen/vector_data.o
pdm_sdet_isr                                      ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
pdm_dat_isr                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
pdm_err_isr                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
dmac_int_isr                                      ./ra/fsp/src/r_dmac/r_dmac.o
                                                  ./ra_gen/vector_data.o
g_interrupt_event_link_select                     ./ra_gen/vector_data.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
gp_renesas_isr_context                            ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
                                                  ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra/fsp/src/r_dmac/r_dmac.o
g_protect_pfswe_counter                           ./ra/fsp/src/bsp/mcu/all/bsp_io.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
R_BSP_RegisterProtectDisable                      ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
R_BSP_RegisterProtectEnable                       ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__sdram_noinit_nocache$$Base                      fsp_gen.lld:404
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero_nocache$$Limit                       fsp_gen.lld:416
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_noinit_nocache$$Base                  fsp_gen.lld:454
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero_nocache$$Limit                   fsp_gen.lld:466
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_noinit_nocache$$Base                  fsp_gen.lld:504
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero_nocache$$Limit                   fsp_gen.lld:516
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_noinit_nocache$$Base                        fsp_gen.lld:622
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero_nocache$$Limit                         fsp_gen.lld:634
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
g_init_info                                       ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__sdram_zero_nocache$$Base                        fsp_gen.lld:412
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero$$Base                                fsp_gen.lld:429
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero$$Limit                               fsp_gen.lld:432
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero_nocache$$Base                    fsp_gen.lld:462
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero$$Base                            fsp_gen.lld:479
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero$$Limit                           fsp_gen.lld:482
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero_nocache$$Base                    fsp_gen.lld:512
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero$$Base                            fsp_gen.lld:529
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero$$Limit                           fsp_gen.lld:532
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_zero$$Base                                 fsp_gen.lld:562
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_zero$$Limit                                fsp_gen.lld:565
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_zero$$Base                                 fsp_gen.lld:595
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_zero$$Limit                                fsp_gen.lld:598
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero_nocache$$Base                          fsp_gen.lld:630
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero$$Base                                  fsp_gen.lld:650
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero$$Limit                                 fsp_gen.lld:654
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tbss$$Base                                  fsp_gen.lld:668
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tbss$$Limit                                 fsp_gen.lld:673
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Base                      fsp_gen.lld:48
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Limit                     fsp_gen.lld:53
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Load                      fsp_gen.lld:48
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Base                      fsp_gen.lld:179
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Limit                     fsp_gen.lld:184
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Load                      fsp_gen.lld:179
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Base                     fsp_gen.lld:279
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Limit                    fsp_gen.lld:284
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Load                     fsp_gen.lld:279
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Base                          fsp_gen.lld:394
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Limit                         fsp_gen.lld:399
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Load                          fsp_gen.lld:394
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Base                  fsp_gen.lld:65
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Limit                 fsp_gen.lld:70
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Load                  fsp_gen.lld:65
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Base                  fsp_gen.lld:191
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Limit                 fsp_gen.lld:196
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Load                  fsp_gen.lld:191
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Base                 fsp_gen.lld:291
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Limit                fsp_gen.lld:296
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Load                 fsp_gen.lld:291
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Base                      fsp_gen.lld:444
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Limit                     fsp_gen.lld:449
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Load                      fsp_gen.lld:444
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Base                  fsp_gen.lld:82
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Limit                 fsp_gen.lld:87
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Load                  fsp_gen.lld:82
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Base                  fsp_gen.lld:203
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Limit                 fsp_gen.lld:208
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Load                  fsp_gen.lld:203
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Base                 fsp_gen.lld:303
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Limit                fsp_gen.lld:308
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Load                 fsp_gen.lld:303
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Base                      fsp_gen.lld:494
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Limit                     fsp_gen.lld:499
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Load                      fsp_gen.lld:494
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Base                       fsp_gen.lld:99
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Limit                      fsp_gen.lld:104
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Load                       fsp_gen.lld:99
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Base                       fsp_gen.lld:215
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Limit                      fsp_gen.lld:220
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Load                       fsp_gen.lld:215
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Base                      fsp_gen.lld:315
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Limit                     fsp_gen.lld:320
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Load                      fsp_gen.lld:315
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Base                           fsp_gen.lld:544
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Limit                          fsp_gen.lld:549
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Load                           fsp_gen.lld:544
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Base                       fsp_gen.lld:116
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Limit                      fsp_gen.lld:121
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Load                       fsp_gen.lld:116
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Base                       fsp_gen.lld:227
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Limit                      fsp_gen.lld:232
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Load                       fsp_gen.lld:227
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Base                      fsp_gen.lld:327
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Limit                     fsp_gen.lld:332
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Load                      fsp_gen.lld:327
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Base                           fsp_gen.lld:577
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Limit                          fsp_gen.lld:582
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Load                           fsp_gen.lld:577
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Base                        fsp_gen.lld:139
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Limit                       fsp_gen.lld:144
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Load                        fsp_gen.lld:139
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Base                        fsp_gen.lld:239
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Limit                       fsp_gen.lld:244
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Load                        fsp_gen.lld:239
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Base                       fsp_gen.lld:339
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Limit                      fsp_gen.lld:344
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Load                       fsp_gen.lld:339
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Base                            fsp_gen.lld:610
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Limit                           fsp_gen.lld:617
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Load                            fsp_gen.lld:610
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Base                                 fsp_gen.lld:659
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Limit                                fsp_gen.lld:663
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Load                                 fsp_gen.lld:659
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
SystemCoreClockUpdate                             ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
SystemCoreClock                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
bsp_clock_init                                    ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
R_BSP_SubClockStabilizeWaitAfterReset             ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
R_BSP_Init_RTC                                    ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
bsp_init                                          ./ra/board/ra8p1_ek/board_init.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_common.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
bsp_prv_software_delay_loop                       ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
g_bsp_group_irq_sources                           ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o
NMI_Handler                                       ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
bsp_irq_cfg                                       ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_protect_counters                                ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
Reset_Handler                                     ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SystemInit                                        ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
Default_Handler                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
g_main_stack                                      ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__Vectors                                         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
HardFault_Handler                                 ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
MemManage_Handler                                 ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
BusFault_Handler                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
UsageFault_Handler                                ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SecureFault_Handler                               ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SVC_Handler                                       ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
DebugMon_Handler                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
PendSV_Handler                                    ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SysTick_Handler                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
__tls_base                                        fsp_gen.lld:1024
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
_init_tls                                         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
_set_tls                                          /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__init_array_end                                  fsp_gen.lld:739
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__init_array_start                                fsp_gen.lld:736
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__aeabi_memclr                                    /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tdata_source                                    fsp_gen.lld:1025
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tdata_size                                      fsp_gen.lld:1026
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tbss_offset                                     fsp_gen.lld:1027
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tbss_size                                       fsp_gen.lld:1028
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__arm32_tls_tcb_offset                            fsp_gen.lld:1029
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
__tls                                             /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
bzero                                             /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
memset                                            /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
__aeabi_memclr8                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
memcpy                                            /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
__aeabi_memcpy8                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
