\hypertarget{struct_s32___n_v_i_c___type}{}\doxysection{S32\+\_\+\+NVIC\+\_\+\+Type Struct Reference}
\label{struct_s32___n_v_i_c___type}\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}}


S32\+\_\+\+NVIC -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_a6aaee2b7e2006bb56fe003f7048fb20e}{ISER}} \mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga807f01a7b9216334116726ed9d691b59}{S32\+\_\+\+NVIC\+\_\+\+ISER\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Interrupt Set Enable Register n, array offset\+: 0x0, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_a56507157148961410a23f617b5af834e}{RESERVED\+\_\+0}} \mbox{[}96\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_a92003ed15d24b5903d78bde4c12f81e4}{ICER}} \mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_gac0a2ddb02a0d98c46f97b0979668319a}{S32\+\_\+\+NVIC\+\_\+\+ICER\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Interrupt Clear Enable Register n, array offset\+: 0x80, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_aa942c5b15c8327512e35ba7955f79a96}{RESERVED\+\_\+1}} \mbox{[}96\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_a958ba2e8e6c1d7dbf912b0500bfcfe5a}{ISPR}} \mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_gaecc09cb7205d7455861a1d77783c7acc}{S32\+\_\+\+NVIC\+\_\+\+ISPR\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Interrupt Set Pending Register n, array offset\+: 0x100, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_aa0fb3983a01ec9a424c171bf5be61d51}{RESERVED\+\_\+2}} \mbox{[}96\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_a0cadb8d9b998c1ca5d0f471876ba8211}{ICPR}} \mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga2799389a071f74c38615c0df0ee49789}{S32\+\_\+\+NVIC\+\_\+\+ICPR\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Interrupt Clear Pending Register n, array offset\+: 0x180, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_abc023d6043eed0ce1c7283beb0771243}{RESERVED\+\_\+3}} \mbox{[}96\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_aff47d38f89dad62732b2b4fa6ff07ffe}{IABR}} \mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga5fe58a79b251c42f1d68a41984160c3c}{S32\+\_\+\+NVIC\+\_\+\+IABR\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Interrupt Active bit Register n, array offset\+: 0x200, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_a87c002d9bf02b2d26fcae492006dcac1}{RESERVED\+\_\+4}} \mbox{[}224\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_a5e8f29d236b7eb50f4ce33b9240a76df}{IP}} \mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga599e71609b658c3f5daaf9d05f657f74}{S32\+\_\+\+NVIC\+\_\+\+IP\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Interrupt Priority Register n, array offset\+: 0x300, array step\+: 0x1. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_ac5be6a0a21e7e34633dcd2ef046aa6b6}{RESERVED\+\_\+5}} \mbox{[}2576\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}{STIR}}
\begin{DoxyCompactList}\small\item\em Software Trigger Interrupt Register, offset\+: 0x\+E00. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
S32\+\_\+\+NVIC -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s32___n_v_i_c___type_aff47d38f89dad62732b2b4fa6ff07ffe}\label{struct_s32___n_v_i_c___type_aff47d38f89dad62732b2b4fa6ff07ffe}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!IABR@{IABR}}
\index{IABR@{IABR}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IABR\mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga5fe58a79b251c42f1d68a41984160c3c}{S32\+\_\+\+NVIC\+\_\+\+IABR\+\_\+\+COUNT}}\mbox{]}}



Interrupt Active bit Register n, array offset\+: 0x200, array step\+: 0x4. 

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_a92003ed15d24b5903d78bde4c12f81e4}\label{struct_s32___n_v_i_c___type_a92003ed15d24b5903d78bde4c12f81e4}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!ICER@{ICER}}
\index{ICER@{ICER}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICER\mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_gac0a2ddb02a0d98c46f97b0979668319a}{S32\+\_\+\+NVIC\+\_\+\+ICER\+\_\+\+COUNT}}\mbox{]}}



Interrupt Clear Enable Register n, array offset\+: 0x80, array step\+: 0x4. 

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_a0cadb8d9b998c1ca5d0f471876ba8211}\label{struct_s32___n_v_i_c___type_a0cadb8d9b998c1ca5d0f471876ba8211}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICPR\mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga2799389a071f74c38615c0df0ee49789}{S32\+\_\+\+NVIC\+\_\+\+ICPR\+\_\+\+COUNT}}\mbox{]}}



Interrupt Clear Pending Register n, array offset\+: 0x180, array step\+: 0x4. 

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_a5e8f29d236b7eb50f4ce33b9240a76df}\label{struct_s32___n_v_i_c___type_a5e8f29d236b7eb50f4ce33b9240a76df}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!IP@{IP}}
\index{IP@{IP}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t IP\mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga599e71609b658c3f5daaf9d05f657f74}{S32\+\_\+\+NVIC\+\_\+\+IP\+\_\+\+COUNT}}\mbox{]}}



Interrupt Priority Register n, array offset\+: 0x300, array step\+: 0x1. 

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_a6aaee2b7e2006bb56fe003f7048fb20e}\label{struct_s32___n_v_i_c___type_a6aaee2b7e2006bb56fe003f7048fb20e}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!ISER@{ISER}}
\index{ISER@{ISER}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISER\mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga807f01a7b9216334116726ed9d691b59}{S32\+\_\+\+NVIC\+\_\+\+ISER\+\_\+\+COUNT}}\mbox{]}}



Interrupt Set Enable Register n, array offset\+: 0x0, array step\+: 0x4. 

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_a958ba2e8e6c1d7dbf912b0500bfcfe5a}\label{struct_s32___n_v_i_c___type_a958ba2e8e6c1d7dbf912b0500bfcfe5a}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISPR\mbox{[}\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_gaecc09cb7205d7455861a1d77783c7acc}{S32\+\_\+\+NVIC\+\_\+\+ISPR\+\_\+\+COUNT}}\mbox{]}}



Interrupt Set Pending Register n, array offset\+: 0x100, array step\+: 0x4. 

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_a56507157148961410a23f617b5af834e}\label{struct_s32___n_v_i_c___type_a56507157148961410a23f617b5af834e}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}96\mbox{]}}

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_aa942c5b15c8327512e35ba7955f79a96}\label{struct_s32___n_v_i_c___type_aa942c5b15c8327512e35ba7955f79a96}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}96\mbox{]}}

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_aa0fb3983a01ec9a424c171bf5be61d51}\label{struct_s32___n_v_i_c___type_aa0fb3983a01ec9a424c171bf5be61d51}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}96\mbox{]}}

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_abc023d6043eed0ce1c7283beb0771243}\label{struct_s32___n_v_i_c___type_abc023d6043eed0ce1c7283beb0771243}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}96\mbox{]}}

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_a87c002d9bf02b2d26fcae492006dcac1}\label{struct_s32___n_v_i_c___type_a87c002d9bf02b2d26fcae492006dcac1}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}224\mbox{]}}

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_ac5be6a0a21e7e34633dcd2ef046aa6b6}\label{struct_s32___n_v_i_c___type_ac5be6a0a21e7e34633dcd2ef046aa6b6}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}2576\mbox{]}}

\mbox{\Hypertarget{struct_s32___n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}\label{struct_s32___n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}} 
\index{S32\_NVIC\_Type@{S32\_NVIC\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!S32\_NVIC\_Type@{S32\_NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t STIR}



Software Trigger Interrupt Register, offset\+: 0x\+E00. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
