{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 00:40:09 2009 " "Info: Processing started: Tue Oct 27 00:40:09 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ping_pang_fifo -c ping_pang_fifo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ping_pang_fifo -c ping_pang_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "rd_data packed ping_pang_fifo.v(51) " "Critical Warning (10226): Verilog HDL Port Declaration warning at ping_pang_fifo.v(51): port declaration for \"rd_data\" declares packed dimensions but the data type declaration does not" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 51 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "" 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "rd_data ping_pang_fifo.v(64) " "Info (10151): Verilog HDL Declaration information at ping_pang_fifo.v(64): \"rd_data\" is declared here" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 64 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/ping_pang_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/ping_pang_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ping_pang_fifo " "Info: Found entity 1: ping_pang_fifo" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ping_pang_fifo " "Info: Elaborating entity \"ping_pang_fifo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_data ping_pang_fifo.v(51) " "Warning (10034): Output port \"rd_data\" at ping_pang_fifo.v(51) has no driver" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "rd_en_real wr_en_real " "Info: Duplicate register \"rd_en_real\" merged to single register \"wr_en_real\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 58 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "rd_addr\[0\] wr_addr\[0\] " "Info: Duplicate register \"rd_addr\[0\]\" merged to single register \"wr_addr\[0\]\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 154 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "rd_data GND " "Warning (13410): Pin \"rd_data\" stuck at GND" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[0\] " "Warning (15610): No output dependent on input pin \"wr_data\[0\]\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[1\] " "Warning (15610): No output dependent on input pin \"wr_data\[1\]\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[2\] " "Warning (15610): No output dependent on input pin \"wr_data\[2\]\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[3\] " "Warning (15610): No output dependent on input pin \"wr_data\[3\]\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[4\] " "Warning (15610): No output dependent on input pin \"wr_data\[4\]\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[5\] " "Warning (15610): No output dependent on input pin \"wr_data\[5\]\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[6\] " "Warning (15610): No output dependent on input pin \"wr_data\[6\]\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[7\] " "Warning (15610): No output dependent on input pin \"wr_data\[7\]\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_en " "Warning (15610): No output dependent on input pin \"wr_en\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_en " "Warning (15610): No output dependent on input pin \"rd_en\"" {  } { { "RTL/ping_pang_fifo.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Info: Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 00:40:10 2009 " "Info: Processing ended: Tue Oct 27 00:40:10 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
