#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13be09480 .scope module, "testbench" "testbench" 2 61;
 .timescale 0 0;
RS_0x148008850 .resolv tri, L_0x600002af4140, L_0x600002af45a0, L_0x600002af4640;
v0x6000029f60a0_0 .net8 "Q", 3 0, RS_0x148008850;  3 drivers
v0x6000029f6130_0 .var "clock", 0 0;
v0x6000029f61c0_0 .var "reset", 0 0;
E_0x600000ef3540 .event posedge, v0x6000029f4630_0;
S_0x13be08f00 .scope module, "sync" "sync_counter_4bit" 2 67, 2 34 0, S_0x13be09480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "q";
L_0x6000030f0700 .functor AND 1, L_0x600002af4280, L_0x600002af4320, C4<1>, C4<1>;
L_0x6000030f0620 .functor AND 1, L_0x600002af41e0, L_0x6000030f0700, C4<1>, C4<1>;
v0x6000029f5b00_0 .net *"_ivl_17", 0 0, L_0x600002af4280;  1 drivers
v0x6000029f5b90_0 .net *"_ivl_19", 0 0, L_0x600002af4320;  1 drivers
v0x6000029f5c20_0 .net *"_ivl_27", 0 0, L_0x600002af41e0;  1 drivers
o0x148008820 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x6000029f5cb0_0 name=_ivl_37
v0x6000029f5d40_0 .net "and1", 0 0, L_0x6000030f0700;  1 drivers
v0x6000029f5dd0_0 .net "and2", 0 0, L_0x6000030f0620;  1 drivers
v0x6000029f5e60_0 .net "clock", 0 0, v0x6000029f6130_0;  1 drivers
v0x6000029f5ef0_0 .net8 "q", 3 0, RS_0x148008850;  alias, 3 drivers
v0x6000029f5f80_0 .net "qn", 3 0, L_0x600002af46e0;  1 drivers
v0x6000029f6010_0 .net "reset", 0 0, v0x6000029f61c0_0;  1 drivers
L_0x600002af43c0 .part RS_0x148008850, 0, 1;
L_0x600002af4460 .part RS_0x148008850, 0, 1;
L_0x600002af4280 .part RS_0x148008850, 0, 1;
L_0x600002af4320 .part RS_0x148008850, 1, 1;
L_0x600002af4140 .part/pv v0x6000029f5560_0, 2, 1, 4;
L_0x600002af41e0 .part RS_0x148008850, 2, 1;
L_0x600002af45a0 .concat8 [ 1 1 1 1], v0x6000029f4d80_0, v0x6000029f5170_0, v0x6000029f55f0_0, v0x6000029f5950_0;
L_0x600002af4640 .part/pv v0x6000029f59e0_0, 3, 1, 4;
L_0x600002af46e0 .concat [ 1 1 2 0], v0x6000029f4e10_0, v0x6000029f5200_0, o0x148008820;
S_0x13be09070 .scope module, "ff0" "jk_ff" 2 48, 2 1 0, S_0x13be08f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qn";
v0x6000029f4630_0 .net "clock", 0 0, v0x6000029f6130_0;  alias, 1 drivers
L_0x148040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029f4360_0 .net "j", 0 0, L_0x148040010;  1 drivers
L_0x148040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029f4cf0_0 .net "k", 0 0, L_0x148040058;  1 drivers
v0x6000029f4d80_0 .var "q", 0 0;
v0x6000029f4e10_0 .var "qn", 0 0;
v0x6000029f4ea0_0 .net "reset", 0 0, v0x6000029f61c0_0;  alias, 1 drivers
E_0x600000ef3580 .event posedge, v0x6000029f4ea0_0, v0x6000029f4630_0;
S_0x13be08460 .scope module, "ff1" "jk_ff" 2 49, 2 1 0, S_0x13be08f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qn";
v0x6000029f4fc0_0 .net "clock", 0 0, v0x6000029f6130_0;  alias, 1 drivers
v0x6000029f5050_0 .net "j", 0 0, L_0x600002af43c0;  1 drivers
v0x6000029f50e0_0 .net "k", 0 0, L_0x600002af4460;  1 drivers
v0x6000029f5170_0 .var "q", 0 0;
v0x6000029f5200_0 .var "qn", 0 0;
v0x6000029f5290_0 .net "reset", 0 0, v0x6000029f61c0_0;  alias, 1 drivers
S_0x13be085d0 .scope module, "ff2" "jk_ff" 2 53, 2 1 0, S_0x13be08f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qn";
v0x6000029f53b0_0 .net "clock", 0 0, v0x6000029f6130_0;  alias, 1 drivers
v0x6000029f5440_0 .net "j", 0 0, L_0x6000030f0700;  alias, 1 drivers
v0x6000029f54d0_0 .net "k", 0 0, L_0x6000030f0700;  alias, 1 drivers
v0x6000029f5560_0 .var "q", 0 0;
v0x6000029f55f0_0 .var "qn", 0 0;
v0x6000029f5680_0 .net "reset", 0 0, v0x6000029f61c0_0;  alias, 1 drivers
S_0x13be08740 .scope module, "ff3" "jk_ff" 2 57, 2 1 0, S_0x13be08f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qn";
v0x6000029f57a0_0 .net "clock", 0 0, v0x6000029f6130_0;  alias, 1 drivers
v0x6000029f5830_0 .net "j", 0 0, L_0x6000030f0620;  alias, 1 drivers
v0x6000029f58c0_0 .net "k", 0 0, L_0x6000030f0620;  alias, 1 drivers
v0x6000029f5950_0 .var "q", 0 0;
v0x6000029f59e0_0 .var "qn", 0 0;
v0x6000029f5a70_0 .net "reset", 0 0, v0x6000029f61c0_0;  alias, 1 drivers
    .scope S_0x13be09070;
T_0 ;
    %wait E_0x600000ef3580;
    %load/vec4 v0x6000029f4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f4d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f4e10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000029f4360_0;
    %load/vec4 v0x6000029f4cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000029f4d80_0;
    %inv;
    %assign/vec4 v0x6000029f4d80_0, 0;
    %load/vec4 v0x6000029f4e10_0;
    %inv;
    %assign/vec4 v0x6000029f4e10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000029f4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029f4d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f4e10_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x6000029f4cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f4d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029f4e10_0, 0;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13be08460;
T_1 ;
    %wait E_0x600000ef3580;
    %load/vec4 v0x6000029f5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f5200_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000029f5050_0;
    %load/vec4 v0x6000029f50e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x6000029f5170_0;
    %inv;
    %assign/vec4 v0x6000029f5170_0, 0;
    %load/vec4 v0x6000029f5200_0;
    %inv;
    %assign/vec4 v0x6000029f5200_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6000029f5050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029f5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f5200_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x6000029f50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f5170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029f5200_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13be085d0;
T_2 ;
    %wait E_0x600000ef3580;
    %load/vec4 v0x6000029f5680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f5560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f55f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000029f5440_0;
    %load/vec4 v0x6000029f54d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000029f5560_0;
    %inv;
    %assign/vec4 v0x6000029f5560_0, 0;
    %load/vec4 v0x6000029f55f0_0;
    %inv;
    %assign/vec4 v0x6000029f55f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6000029f5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029f5560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f55f0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x6000029f54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f5560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029f55f0_0, 0;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13be08740;
T_3 ;
    %wait E_0x600000ef3580;
    %load/vec4 v0x6000029f5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f5950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f59e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000029f5830_0;
    %load/vec4 v0x6000029f58c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000029f5950_0;
    %inv;
    %assign/vec4 v0x6000029f5950_0, 0;
    %load/vec4 v0x6000029f59e0_0;
    %inv;
    %assign/vec4 v0x6000029f59e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x6000029f5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029f5950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f59e0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x6000029f58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029f5950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029f59e0_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13be09480;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029f6130_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x13be09480;
T_5 ;
    %delay 2, 0;
    %load/vec4 v0x6000029f6130_0;
    %inv;
    %store/vec4 v0x6000029f6130_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13be09480;
T_6 ;
    %wait E_0x600000ef3540;
    %vpi_call 2 75 "$display", $time, " Q=%b, clk=%b", v0x6000029f60a0_0, v0x6000029f6130_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x13be09480;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029f61c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029f61c0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "4bit_sync_counter_jk.v";
