INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16346/J_K/J_K.srcs/sources_1/new/J_K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module J_K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16346/J_K/J_K.srcs/sources_1/new/mod_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16346/J_K/J_K.srcs/sim_1/new/mod_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sim
