## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Wed May 20 14:27:13 ä¸?å›½æ ‡å‡†æ—¶é—? 2015
##
vlib work
vlog  "dual_ram_core.v"
vlog  "SquareWave.v"
vlog  "dual_ram.v"
vlog  "bb.tfw"
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -lib work bb glbl
do {bb.udo}
view wave
add wave *
add wave /glbl/GSR
view structure
view signals
run -all
