--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx25,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 350178 paths analyzed, 41750 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.927ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000173 (SLICE_X42Y16.BY), 460 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000173 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.724ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (1.681 - 1.884)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_subfp/blk00000173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.YQ      Tcko                  0.340   tfm_inst/i2c_mem_addra<0>56_FRB
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X34Y14.F2      net (fanout=468)      5.801   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X34Y14.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/XLXI_32/addfpa_internal<14>
                                                       tfm_inst/subfpb<13>22
    SLICE_X39Y14.F2      net (fanout=1)        0.525   tfm_inst/subfpb<13>22
    SLICE_X39Y14.X       Tilo                  0.194   tfm_inst/inst_subfp/sig000002ce
                                                       tfm_inst/subfpb<13>40
    SLICE_X46Y15.G4      net (fanout=2)        0.987   tfm_inst/subfpb<13>
    SLICE_X46Y15.COUT    Topcyg                0.561   tfm_inst/inst_subfp/sig0000031c
                                                       tfm_inst/inst_subfp/blk00000364
                                                       tfm_inst/inst_subfp/blk00000177
    SLICE_X46Y16.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000031c
    SLICE_X46Y16.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateTo/XLXI_32/addfpa_internal<11>
                                                       tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000179
    SLICE_X42Y16.BY      net (fanout=1)        0.752   tfm_inst/inst_subfp/sig0000031e
    SLICE_X42Y16.CLK     Tdick                 0.280   tfm_inst/inst_subfp/sig000002dd
                                                       tfm_inst/inst_subfp/blk00000173
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (1.659ns logic, 8.065ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000173 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.660ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (1.681 - 1.884)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_subfp/blk00000173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.YQ      Tcko                  0.340   tfm_inst/i2c_mem_addra<0>56_FRB
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X38Y8.G4       net (fanout=468)      5.447   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X38Y8.Y        Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/XLXI_36/subfpb_internal<8>
                                                       tfm_inst/subfpb<8>22
    SLICE_X38Y9.F1       net (fanout=1)        0.387   tfm_inst/subfpb<8>22
    SLICE_X38Y9.X        Tilo                  0.195   tfm_inst/inst_subfp/sig000002de
                                                       tfm_inst/subfpb<8>40
    SLICE_X46Y15.F1      net (fanout=2)        1.399   tfm_inst/subfpb<8>
    SLICE_X46Y15.COUT    Topcyf                0.576   tfm_inst/inst_subfp/sig0000031c
                                                       tfm_inst/inst_subfp/blk00000367
                                                       tfm_inst/inst_subfp/blk00000176
                                                       tfm_inst/inst_subfp/blk00000177
    SLICE_X46Y16.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000031c
    SLICE_X46Y16.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateTo/XLXI_32/addfpa_internal<11>
                                                       tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000179
    SLICE_X42Y16.BY      net (fanout=1)        0.752   tfm_inst/inst_subfp/sig0000031e
    SLICE_X42Y16.CLK     Tdick                 0.280   tfm_inst/inst_subfp/sig000002dd
                                                       tfm_inst/inst_subfp/blk00000173
    -------------------------------------------------  ---------------------------
    Total                                      9.660ns (1.675ns logic, 7.985ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000173 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (1.681 - 1.884)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_subfp/blk00000173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.YQ      Tcko                  0.340   tfm_inst/i2c_mem_addra<0>56_FRB
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X39Y14.G3      net (fanout=468)      5.691   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X39Y14.Y       Tilo                  0.194   tfm_inst/inst_subfp/sig000002ce
                                                       tfm_inst/subfpb<13>19
    SLICE_X39Y14.F3      net (fanout=1)        0.222   tfm_inst/subfpb<13>19/O
    SLICE_X39Y14.X       Tilo                  0.194   tfm_inst/inst_subfp/sig000002ce
                                                       tfm_inst/subfpb<13>40
    SLICE_X46Y15.G4      net (fanout=2)        0.987   tfm_inst/subfpb<13>
    SLICE_X46Y15.COUT    Topcyg                0.561   tfm_inst/inst_subfp/sig0000031c
                                                       tfm_inst/inst_subfp/blk00000364
                                                       tfm_inst/inst_subfp/blk00000177
    SLICE_X46Y16.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000031c
    SLICE_X46Y16.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateTo/XLXI_32/addfpa_internal<11>
                                                       tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000179
    SLICE_X42Y16.BY      net (fanout=1)        0.752   tfm_inst/inst_subfp/sig0000031e
    SLICE_X42Y16.CLK     Tdick                 0.280   tfm_inst/inst_subfp/sig000002dd
                                                       tfm_inst/inst_subfp/blk00000173
    -------------------------------------------------  ---------------------------
    Total                                      9.310ns (1.658ns logic, 7.652ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000130 (SLICE_X43Y14.BY), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000130 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.667ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (1.681 - 1.835)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_subfp/blk00000130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.YQ      Tcko                  0.360   tfm_inst/CalculateAlphaComp_mux
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X51Y39.F3      net (fanout=376)      4.400   tfm_inst/CalculateAlphaComp_mux
    SLICE_X51Y39.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/XLXI_36/addfpb_internal<5>
                                                       tfm_inst/subfpa<28>22
    SLICE_X43Y23.F3      net (fanout=1)        1.097   tfm_inst/subfpa<28>22
    SLICE_X43Y23.X       Tilo                  0.194   tfm_inst/inst_subfp/sig000002e5
                                                       tfm_inst/subfpa<28>40
    SLICE_X48Y18.G1      net (fanout=5)        1.552   tfm_inst/subfpa<28>
    SLICE_X48Y18.COUT    Topcyg                0.561   tfm_inst/inst_subfp/sig00000302
                                                       tfm_inst/inst_subfp/blk00000359
                                                       tfm_inst/inst_subfp/blk00000165
    SLICE_X43Y14.BY      net (fanout=1)        1.017   tfm_inst/inst_subfp/sig00000302
    SLICE_X43Y14.CLK     Tdick                 0.292   tfm_inst/inst_subfp/sig000003ee
                                                       tfm_inst/inst_subfp/blk00000130
    -------------------------------------------------  ---------------------------
    Total                                      9.667ns (1.601ns logic, 8.066ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000130 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.204ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (1.681 - 1.835)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_subfp/blk00000130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.YQ      Tcko                  0.360   tfm_inst/CalculateAlphaComp_mux
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X41Y25.G1      net (fanout=376)      3.981   tfm_inst/CalculateAlphaComp_mux
    SLICE_X41Y25.Y       Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/subfpb_internal<24>
                                                       tfm_inst/subfpa<28>19_SW0
    SLICE_X43Y23.G2      net (fanout=1)        0.700   N3606
    SLICE_X43Y23.Y       Tilo                  0.194   tfm_inst/inst_subfp/sig000002e5
                                                       tfm_inst/subfpa<28>19
    SLICE_X43Y23.F4      net (fanout=1)        0.159   tfm_inst/subfpa<28>19/O
    SLICE_X43Y23.X       Tilo                  0.194   tfm_inst/inst_subfp/sig000002e5
                                                       tfm_inst/subfpa<28>40
    SLICE_X48Y18.G1      net (fanout=5)        1.552   tfm_inst/subfpa<28>
    SLICE_X48Y18.COUT    Topcyg                0.561   tfm_inst/inst_subfp/sig00000302
                                                       tfm_inst/inst_subfp/blk00000359
                                                       tfm_inst/inst_subfp/blk00000165
    SLICE_X43Y14.BY      net (fanout=1)        1.017   tfm_inst/inst_subfp/sig00000302
    SLICE_X43Y14.CLK     Tdick                 0.292   tfm_inst/inst_subfp/sig000003ee
                                                       tfm_inst/inst_subfp/blk00000130
    -------------------------------------------------  ---------------------------
    Total                                      9.204ns (1.795ns logic, 7.409ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000130 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (1.681 - 1.884)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_subfp/blk00000130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.YQ      Tcko                  0.340   tfm_inst/i2c_mem_addra<0>56_FRB
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X54Y21.G3      net (fanout=468)      4.208   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X54Y21.Y       Tilo                  0.195   tfm_inst/subfpa<30>11
                                                       tfm_inst/subfpa<26>11
    SLICE_X49Y19.G2      net (fanout=1)        0.989   tfm_inst/subfpa<26>11
    SLICE_X49Y19.Y       Tilo                  0.194   tfm_inst/inst_subfp/sig000002e3
                                                       tfm_inst/subfpa<26>19
    SLICE_X49Y19.F3      net (fanout=1)        0.483   tfm_inst/subfpa<26>19/O
    SLICE_X49Y19.X       Tilo                  0.194   tfm_inst/inst_subfp/sig000002e3
                                                       tfm_inst/subfpa<26>40
    SLICE_X48Y18.F3      net (fanout=5)        0.404   tfm_inst/subfpa<26>
    SLICE_X48Y18.COUT    Topcyf                0.576   tfm_inst/inst_subfp/sig00000302
                                                       tfm_inst/inst_subfp/blk00000361
                                                       tfm_inst/inst_subfp/blk00000166
                                                       tfm_inst/inst_subfp/blk00000165
    SLICE_X43Y14.BY      net (fanout=1)        1.017   tfm_inst/inst_subfp/sig00000302
    SLICE_X43Y14.CLK     Tdick                 0.292   tfm_inst/inst_subfp/sig000003ee
                                                       tfm_inst/inst_subfp/blk00000130
    -------------------------------------------------  ---------------------------
    Total                                      8.892ns (1.791ns logic, 7.101ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000001d1 (SLICE_X54Y48.BY), 981 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/fixed2floata<0>31_FRB (FF)
  Destination:          tfm_inst/inst_addfp/blk000001d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (1.801 - 1.837)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/fixed2floata<0>31_FRB to tfm_inst/inst_addfp/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y95.XQ      Tcko                  0.340   tfm_inst/fixed2floata<0>31_FRB
                                                       tfm_inst/fixed2floata<0>31_FRB
    SLICE_X44Y38.F3      net (fanout=271)      3.742   tfm_inst/fixed2floata<0>31_FRB
    SLICE_X44Y38.X       Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpb_internal<3>
                                                       tfm_inst/addfpa<20>10
    SLICE_X50Y53.F2      net (fanout=1)        1.170   tfm_inst/addfpa<20>10
    SLICE_X50Y53.X       Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/XLXI_36/addfpa_internal<29>
                                                       tfm_inst/addfpa<20>21
    SLICE_X53Y45.F2      net (fanout=2)        1.205   tfm_inst/addfpa<20>21
    SLICE_X53Y45.X       Tilo                  0.194   tfm_inst/inst_addfp/sig000002bf
                                                       tfm_inst/addfpa<20>69
    SLICE_X54Y44.BX      net (fanout=3)        0.326   tfm_inst/addfpa<20>
    SLICE_X54Y44.COUT    Tbxcy                 0.771   tfm_inst/inst_CalculateAlphaComp/XLXI_36/addfpa_internal<30>
                                                       tfm_inst/inst_addfp/blk000001cc
                                                       tfm_inst/inst_addfp/blk000001cb
    SLICE_X54Y45.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e3
    SLICE_X54Y45.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig000003e5
                                                       tfm_inst/inst_addfp/blk000001ca
                                                       tfm_inst/inst_addfp/blk000001c9
    SLICE_X54Y46.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e5
    SLICE_X54Y46.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<21>
                                                       tfm_inst/inst_addfp/blk000001c8
                                                       tfm_inst/inst_addfp/blk000001c7
    SLICE_X54Y47.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d7
    SLICE_X54Y47.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<18>
                                                       tfm_inst/inst_addfp/blk000001c6
                                                       tfm_inst/inst_addfp/blk000001c5
    SLICE_X54Y48.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d9
    SLICE_X54Y48.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig000003e7
                                                       tfm_inst/inst_addfp/blk000001c4
                                                       tfm_inst/inst_addfp/blk000001c3
    SLICE_X54Y49.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003db
    SLICE_X54Y49.XB      Tcinxb                0.399   tfm_inst/inst_CalculateAlphaComp/XLXI_36/fptmp2<29>
                                                       tfm_inst/inst_addfp/blk000001c2
    SLICE_X54Y48.BY      net (fanout=1)        0.588   tfm_inst/inst_addfp/sig000003dc
    SLICE_X54Y48.CLK     Tdick                 0.280   tfm_inst/inst_addfp/sig000003e7
                                                       tfm_inst/inst_addfp/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (2.730ns logic, 7.031ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.783ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (1.801 - 1.814)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_addfp/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y63.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X44Y35.G1      net (fanout=428)      4.474   tfm_inst/CalculateVirCompensated_mux
    SLICE_X44Y35.Y       Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpa_internal<4>
                                                       tfm_inst/addfpa<19>51_SW0
    SLICE_X51Y42.G4      net (fanout=1)        0.973   N3556
    SLICE_X51Y42.Y       Tilo                  0.194   tfm_inst/inst_addfp/sig000002bd
                                                       tfm_inst/addfpa<19>51
    SLICE_X51Y42.F3      net (fanout=1)        0.222   tfm_inst/addfpa<19>51/O
    SLICE_X51Y42.X       Tilo                  0.194   tfm_inst/inst_addfp/sig000002bd
                                                       tfm_inst/addfpa<19>69
    SLICE_X54Y43.G3      net (fanout=3)        0.918   tfm_inst/addfpa<19>
    SLICE_X54Y43.COUT    Topcyg                0.561   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpa_internal<26>
                                                       tfm_inst/inst_addfp/blk00000440
                                                       tfm_inst/inst_addfp/blk000001cd
    SLICE_X54Y44.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e1
    SLICE_X54Y44.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateAlphaComp/XLXI_36/addfpa_internal<30>
                                                       tfm_inst/inst_addfp/blk000001cc
                                                       tfm_inst/inst_addfp/blk000001cb
    SLICE_X54Y45.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e3
    SLICE_X54Y45.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig000003e5
                                                       tfm_inst/inst_addfp/blk000001ca
                                                       tfm_inst/inst_addfp/blk000001c9
    SLICE_X54Y46.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e5
    SLICE_X54Y46.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<21>
                                                       tfm_inst/inst_addfp/blk000001c8
                                                       tfm_inst/inst_addfp/blk000001c7
    SLICE_X54Y47.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d7
    SLICE_X54Y47.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<18>
                                                       tfm_inst/inst_addfp/blk000001c6
                                                       tfm_inst/inst_addfp/blk000001c5
    SLICE_X54Y48.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d9
    SLICE_X54Y48.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig000003e7
                                                       tfm_inst/inst_addfp/blk000001c4
                                                       tfm_inst/inst_addfp/blk000001c3
    SLICE_X54Y49.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003db
    SLICE_X54Y49.XB      Tcinxb                0.399   tfm_inst/inst_CalculateAlphaComp/XLXI_36/fptmp2<29>
                                                       tfm_inst/inst_addfp/blk000001c2
    SLICE_X54Y48.BY      net (fanout=1)        0.588   tfm_inst/inst_addfp/sig000003dc
    SLICE_X54Y48.CLK     Tdick                 0.280   tfm_inst/inst_addfp/sig000003e7
                                                       tfm_inst/inst_addfp/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (2.608ns logic, 7.175ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.774ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (1.801 - 1.814)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_addfp/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y63.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X43Y44.G3      net (fanout=428)      4.952   tfm_inst/CalculateVirCompensated_mux
    SLICE_X43Y44.Y       Tilo                  0.194   tfm_inst/inst_calculateTa/XLXI_1/vptat25_ft<7>
                                                       tfm_inst/addfpb<19>28_SW0
    SLICE_X57Y42.G1      net (fanout=1)        1.154   N3518
    SLICE_X57Y42.Y       Tilo                  0.194   tfm_inst/inst_addfp/sig000002d4
                                                       tfm_inst/addfpb<19>28
    SLICE_X54Y43.G1      net (fanout=2)        0.667   tfm_inst/addfpb<19>28/O
    SLICE_X54Y43.COUT    Topcyg                0.561   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpa_internal<26>
                                                       tfm_inst/inst_addfp/blk00000440
                                                       tfm_inst/inst_addfp/blk000001cd
    SLICE_X54Y44.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e1
    SLICE_X54Y44.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateAlphaComp/XLXI_36/addfpa_internal<30>
                                                       tfm_inst/inst_addfp/blk000001cc
                                                       tfm_inst/inst_addfp/blk000001cb
    SLICE_X54Y45.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e3
    SLICE_X54Y45.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig000003e5
                                                       tfm_inst/inst_addfp/blk000001ca
                                                       tfm_inst/inst_addfp/blk000001c9
    SLICE_X54Y46.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e5
    SLICE_X54Y46.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<21>
                                                       tfm_inst/inst_addfp/blk000001c8
                                                       tfm_inst/inst_addfp/blk000001c7
    SLICE_X54Y47.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d7
    SLICE_X54Y47.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<18>
                                                       tfm_inst/inst_addfp/blk000001c6
                                                       tfm_inst/inst_addfp/blk000001c5
    SLICE_X54Y48.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d9
    SLICE_X54Y48.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig000003e7
                                                       tfm_inst/inst_addfp/blk000001c4
                                                       tfm_inst/inst_addfp/blk000001c3
    SLICE_X54Y49.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003db
    SLICE_X54Y49.XB      Tcinxb                0.399   tfm_inst/inst_CalculateAlphaComp/XLXI_36/fptmp2<29>
                                                       tfm_inst/inst_addfp/blk000001c2
    SLICE_X54Y48.BY      net (fanout=1)        0.588   tfm_inst/inst_addfp/sig000003dc
    SLICE_X54Y48.CLK     Tdick                 0.280   tfm_inst/inst_addfp/sig000003e7
                                                       tfm_inst/inst_addfp/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      9.774ns (2.413ns logic, 7.361ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1 (RAMB16_X1Y6.DIA21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia_21 (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.974 - 1.056)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia_21 to tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.XQ      Tcko                  0.313   tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia<21>
                                                       tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia_21
    RAMB16_X1Y6.DIA21    net (fanout=2)        0.346   tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia<21>
    RAMB16_X1Y6.CLKA     Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1
                                                       tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1 (RAMB16_X3Y7.DIA26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_26 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (0.816 - 0.925)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_26 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y60.XQ      Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<26>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_26
    RAMB16_X3Y7.DIA26    net (fanout=2)        0.335   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<26>
    RAMB16_X3Y7.CLKA     Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.009ns logic, 0.335ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1 (RAMB16_X1Y6.DIA19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia_19 (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      -0.076ns (0.974 - 1.050)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia_19 to tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.YQ      Tcko                  0.313   tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia<19>
                                                       tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia_19
    RAMB16_X1Y6.DIA19    net (fanout=2)        0.375   tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia<19>
    RAMB16_X1Y6.CLKA     Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1
                                                       tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (-0.009ns logic, 0.375ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X3Y4.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.927|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 350178 paths, 0 nets, and 70722 connections

Design statistics:
   Minimum period:   9.927ns{1}   (Maximum frequency: 100.735MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep  1 17:53:30 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 710 MB



