
*** Running vivado
    with args -log design_1_tinyriscv_soc_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_tinyriscv_soc_top_0_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_tinyriscv_soc_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/imports'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vitis/workspace/.tmp/vitis/vitis/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_tinyriscv_soc_top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39679
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_rx.v:60]
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_rx.v:68]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_tx.v:71]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_tx.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_dm with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_dm.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_dm with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_dm.v:61]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_dm with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_dm.v:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:51]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:52]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:56]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:73]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:74]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_top with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_top.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_top with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_top.v:49]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.770 ; gain = 0.000 ; free physical = 677 ; free virtual = 9047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_tinyriscv_soc_top_0_0' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ip/design_1_tinyriscv_soc_top_0_0/synth/design_1_tinyriscv_soc_top_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv_soc_top' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/soc/tinyriscv_soc_top.v:20]
	Parameter SYSLED_DIV bound to: 50000000 - type: integer 
INFO: [Synth 8-6085] Hierarchical reference on 'regs' stops possible memory inference [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/regs.v:52]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/tinyriscv.v:20]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/ctrl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (2#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'regs' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/regs.v:20]
INFO: [Synth 8-6085] Hierarchical reference on 'regs' stops possible memory inference [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/regs.v:52]
INFO: [Synth 8-6155] done synthesizing module 'regs' (3#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/regs.v:20]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (4#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff' (5#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized0' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized0' (5#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (6#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'id' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/id.v:21]
INFO: [Synth 8-226] default block is never used [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/id.v:87]
INFO: [Synth 8-226] default block is never used [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/id.v:106]
INFO: [Synth 8-226] default block is never used [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/id.v:123]
INFO: [Synth 8-6155] done synthesizing module 'id' (7#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/id.v:21]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized1' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized1' (7#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized2' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized2' (7#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (8#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'ex' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/ex.v:21]
INFO: [Synth 8-226] default block is never used [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/ex.v:256]
INFO: [Synth 8-226] default block is never used [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/ex.v:355]
INFO: [Synth 8-6155] done synthesizing module 'ex' (9#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/ex.v:21]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/div.v:22]
	Parameter STATE_IDLE bound to: 4'b0001 
	Parameter STATE_START bound to: 4'b0010 
	Parameter STATE_CALC bound to: 4'b0100 
	Parameter STATE_END bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/div.v:87]
INFO: [Synth 8-6155] done synthesizing module 'div' (10#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/div.v:22]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/clint.v:22]
	Parameter S_INT_IDLE bound to: 4'b0001 
	Parameter S_INT_SYNC_ASSERT bound to: 4'b0010 
	Parameter S_INT_ASYNC_ASSERT bound to: 4'b0100 
	Parameter S_INT_MRET bound to: 4'b1000 
	Parameter S_CSR_IDLE bound to: 5'b00001 
	Parameter S_CSR_MSTATUS bound to: 5'b00010 
	Parameter S_CSR_MEPC bound to: 5'b00100 
	Parameter S_CSR_MSTATUS_MRET bound to: 5'b01000 
	Parameter S_CSR_MCAUSE bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'clint' (11#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/clint.v:22]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv' (12#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/tinyriscv.v:20]
INFO: [Synth 8-6157] synthesizing module 'rom' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/rom.v:20]
INFO: [Synth 8-6155] done synthesizing module 'rom' (13#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/rom.v:20]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/ram.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ram' (14#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/ram.v:20]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/timer.v:21]
	Parameter REG_CTRL bound to: 4'b0000 
	Parameter REG_COUNT bound to: 4'b0100 
	Parameter REG_VALUE bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/timer.v:79]
INFO: [Synth 8-6155] done synthesizing module 'timer' (15#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/timer.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/uart.v:19]
	Parameter BAUD_115200 bound to: 440 - type: integer 
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_START bound to: 4'b0010 
	Parameter S_SEND_BYTE bound to: 4'b0100 
	Parameter S_STOP bound to: 4'b1000 
	Parameter UART_CTRL bound to: 8'b00000000 
	Parameter UART_STATUS bound to: 8'b00000100 
	Parameter UART_BAUD bound to: 8'b00001000 
	Parameter UART_TXDATA bound to: 8'b00001100 
	Parameter UART_RXDATA bound to: 8'b00010000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/uart.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/uart.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/uart.v:307]
INFO: [Synth 8-6155] done synthesizing module 'uart' (16#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/uart.v:19]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/gpio.v:19]
	Parameter GPIO_CTRL bound to: 4'b0000 
	Parameter GPIO_DATA bound to: 4'b0100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/gpio.v:60]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (17#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/gpio.v:19]
INFO: [Synth 8-6157] synthesizing module 'spi' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/spi.v:19]
	Parameter SPI_CTRL bound to: 4'b0000 
	Parameter SPI_DATA bound to: 4'b0100 
	Parameter SPI_STATUS bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/spi.v:140]
INFO: [Synth 8-6155] done synthesizing module 'spi' (18#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/perips/spi.v:19]
INFO: [Synth 8-6157] synthesizing module 'rib' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/rib.v:21]
	Parameter slave_0 bound to: 4'b0000 
	Parameter slave_1 bound to: 4'b0001 
	Parameter slave_2 bound to: 4'b0010 
	Parameter slave_3 bound to: 4'b0011 
	Parameter slave_4 bound to: 4'b0100 
	Parameter slave_5 bound to: 4'b0101 
	Parameter grant0 bound to: 2'b00 
	Parameter grant1 bound to: 2'b01 
	Parameter grant2 bound to: 2'b10 
	Parameter grant3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/rib.v:161]
INFO: [Synth 8-6155] done synthesizing module 'rib' (19#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/core/rib.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart_debug' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:44]
	Parameter S_IDLE bound to: 14'b00000000000001 
	Parameter S_INIT_UART_BAUD bound to: 14'b00000000000010 
	Parameter S_CLEAR_UART_RX_OVER_FLAG bound to: 14'b00000000000100 
	Parameter S_WAIT_BYTE bound to: 14'b00000000001000 
	Parameter S_WAIT_BYTE2 bound to: 14'b00000000010000 
	Parameter S_GET_BYTE bound to: 14'b00000000100000 
	Parameter S_REC_FIRST_PACKET bound to: 14'b00000001000000 
	Parameter S_REC_REMAIN_PACKET bound to: 14'b00000010000000 
	Parameter S_SEND_ACK bound to: 14'b00000100000000 
	Parameter S_SEND_NAK bound to: 14'b00001000000000 
	Parameter S_CRC_START bound to: 14'b00010000000000 
	Parameter S_CRC_CALC bound to: 14'b00100000000000 
	Parameter S_CRC_END bound to: 14'b01000000000000 
	Parameter S_WRITE_MEM bound to: 14'b10000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:236]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:306]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:324]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:360]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:404]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:423]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug' (20#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/uart_debug.v:44]
INFO: [Synth 8-6157] synthesizing module 'jtag_top' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_top.v:20]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
	Parameter DM_RESP_BITS bound to: 40 - type: integer 
	Parameter DTM_REQ_BITS bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jtag_driver' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:23]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
	Parameter IDCODE_VERSION bound to: 4'b0001 
	Parameter IDCODE_PART_NUMBER bound to: 16'b1110001000000000 
	Parameter IDCODE_MANUFLD bound to: 11'b10100110111 
	Parameter DTM_VERSION bound to: 4'b0001 
	Parameter IR_BITS bound to: 5 - type: integer 
	Parameter DM_RESP_BITS bound to: 40 - type: integer 
	Parameter DTM_REQ_BITS bound to: 40 - type: integer 
	Parameter SHIFT_REG_BITS bound to: 40 - type: integer 
	Parameter TEST_LOGIC_RESET bound to: 4'b0000 
	Parameter RUN_TEST_IDLE bound to: 4'b0001 
	Parameter SELECT_DR bound to: 4'b0010 
	Parameter CAPTURE_DR bound to: 4'b0011 
	Parameter SHIFT_DR bound to: 4'b0100 
	Parameter EXIT1_DR bound to: 4'b0101 
	Parameter PAUSE_DR bound to: 4'b0110 
	Parameter EXIT2_DR bound to: 4'b0111 
	Parameter UPDATE_DR bound to: 4'b1000 
	Parameter SELECT_IR bound to: 4'b1001 
	Parameter CAPTURE_IR bound to: 4'b1010 
	Parameter SHIFT_IR bound to: 4'b1011 
	Parameter EXIT1_IR bound to: 4'b1100 
	Parameter PAUSE_IR bound to: 4'b1101 
	Parameter EXIT2_IR bound to: 4'b1110 
	Parameter UPDATE_IR bound to: 4'b1111 
	Parameter REG_BYPASS bound to: 5'b11111 
	Parameter REG_IDCODE bound to: 5'b00001 
	Parameter REG_DMI bound to: 5'b10001 
	Parameter REG_DTMCS bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:162]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_tx' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_tx.v:23]
	Parameter DW bound to: 40 - type: integer 
	Parameter STATE_IDLE bound to: 3'b001 
	Parameter STATE_ASSERT bound to: 3'b010 
	Parameter STATE_DEASSERT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_tx.v:115]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_tx' (21#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_rx' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_rx.v:23]
	Parameter DW bound to: 40 - type: integer 
	Parameter STATE_IDLE bound to: 2'b01 
	Parameter STATE_DEASSERT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_rx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_rx' (22#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/utils/full_handshake_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jtag_driver' (23#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'jtag_dm' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_dm.v:27]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
	Parameter DM_RESP_BITS bound to: 40 - type: integer 
	Parameter DTM_REQ_BITS bound to: 40 - type: integer 
	Parameter SHIFT_REG_BITS bound to: 40 - type: integer 
	Parameter DCSR bound to: 16'b0000011110110000 
	Parameter DMSTATUS bound to: 6'b010001 
	Parameter DMCONTROL bound to: 6'b010000 
	Parameter HARTINFO bound to: 6'b010010 
	Parameter ABSTRACTCS bound to: 6'b010110 
	Parameter DATA0 bound to: 6'b000100 
	Parameter SBCS bound to: 6'b111000 
	Parameter SBADDRESS0 bound to: 6'b111001 
	Parameter SBDATA0 bound to: 6'b111100 
	Parameter COMMAND bound to: 6'b010111 
	Parameter DPC bound to: 16'b0000011110110001 
	Parameter OP_SUCC bound to: 2'b00 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_dm.v:204]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_dm.v:161]
INFO: [Synth 8-6155] done synthesizing module 'jtag_dm' (24#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_dm.v:27]
INFO: [Synth 8-6155] done synthesizing module 'jtag_top' (25#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/debug/jtag_top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv_soc_top' (26#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/be32/rtl/soc/tinyriscv_soc_top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tinyriscv_soc_top_0_0' (27#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ip/design_1_tinyriscv_soc_top_0_0/synth/design_1_tinyriscv_soc_top_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2148.770 ; gain = 0.000 ; free physical = 379 ; free virtual = 8799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.770 ; gain = 0.000 ; free physical = 151 ; free virtual = 8133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2156.746 ; gain = 7.977 ; free physical = 148 ; free virtual = 8131
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-802] inferred FSM for state register 'csr_state_reg' in module 'clint'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_debug'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_rx'
INFO: [Synth 8-802] inferred FSM for state register 'jtag_state_reg' in module 'jtag_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                             0001 |                             0001
             STATE_START |                             0010 |                             0010
              STATE_CALC |                             0100 |                             0100
               STATE_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              S_CSR_IDLE |                            00001 |                            00001
              S_CSR_MEPC |                            00100 |                            00100
           S_CSR_MSTATUS |                            00010 |                            00010
            S_CSR_MCAUSE |                            10000 |                            10000
      S_CSR_MSTATUS_MRET |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_state_reg' in module 'clint'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                   00000000000001 |                   00000000000001
        S_INIT_UART_BAUD |                   00000000000010 |                   00000000000010
      S_REC_FIRST_PACKET |                   00000001000000 |                   00000001000000
S_CLEAR_UART_RX_OVER_FLAG |                   00000000000100 |                   00000000000100
             S_WAIT_BYTE |                   00000000001000 |                   00000000001000
            S_WAIT_BYTE2 |                   00000000010000 |                   00000000010000
              S_GET_BYTE |                   00000000100000 |                   00000000100000
             S_CRC_START |                   00010000000000 |                   00010000000000
              S_CRC_CALC |                   00100000000000 |                   00100000000000
               S_CRC_END |                   01000000000000 |                   01000000000000
             S_WRITE_MEM |                   10000000000000 |                   10000000000000
              S_SEND_ACK |                   00000100000000 |                   00000100000000
              S_SEND_NAK |                   00001000000000 |                   00001000000000
     S_REC_REMAIN_PACKET |                   00000010000000 |                   00000010000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'uart_debug'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                              001 |                              001
            STATE_ASSERT |                              010 |                              010
          STATE_DEASSERT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                               01 |                               01
          STATE_DEASSERT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        TEST_LOGIC_RESET |                 0000000000000001 |                             0000
           RUN_TEST_IDLE |                 0000000000000010 |                             0001
               SELECT_DR |                 0000000000000100 |                             0010
               SELECT_IR |                 0000000000001000 |                             1001
              CAPTURE_IR |                 0000000000010000 |                             1010
                SHIFT_IR |                 0000000000100000 |                             1011
                EXIT1_IR |                 0000000001000000 |                             1100
                PAUSE_IR |                 0000000010000000 |                             1101
                EXIT2_IR |                 0000000100000000 |                             1110
               UPDATE_IR |                 0000001000000000 |                             1111
              CAPTURE_DR |                 0000010000000000 |                             0011
                SHIFT_DR |                 0000100000000000 |                             0100
                EXIT1_DR |                 0001000000000000 |                             0101
                PAUSE_DR |                 0010000000000000 |                             0110
                EXIT2_DR |                 0100000000000000 |                             0111
               UPDATE_DR |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtag_state_reg' using encoding 'one-hot' in module 'jtag_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.684 ; gain = 13.914 ; free physical = 513 ; free virtual = 8480
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 16    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 7     
	               32 Bit    Registers := 91    
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 142   
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 51    
+---Muxes : 
	   4 Input   40 Bit        Muxes := 4     
	   3 Input   40 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 236   
	  33 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 11    
	   6 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 25    
	  11 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 27    
	   3 Input   32 Bit        Muxes := 2     
	  15 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 24    
	   7 Input   28 Bit        Muxes := 24    
	   4 Input   28 Bit        Muxes := 6     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 21    
	  16 Input   16 Bit        Muxes := 1     
	  15 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	  15 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	  13 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   3 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 10    
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	  13 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 11    
	  11 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 255   
	   7 Input    1 Bit        Muxes := 43    
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 24    
	  13 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 178   
	  11 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 19    
	  10 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1366 ; free virtual = 9303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------+----------------+-----------+----------------------+------------------+
|Module Name                    | RTL Object     | Inference | Size (Depth x Width) | Primitives       | 
+-------------------------------+----------------+-----------+----------------------+------------------+
|design_1_tinyriscv_soc_top_0_0 | u_ram/_ram_reg | Implied   | 4 K x 32             | RAM256X1S x 512	 | 
|design_1_tinyriscv_soc_top_0_0 | u_rom/_rom_reg | Implied   | 4 K x 32             | RAM256X1S x 512	 | 
+-------------------------------+----------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1366 ; free virtual = 9303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-------------------------------+----------------+-----------+----------------------+------------------+
|Module Name                    | RTL Object     | Inference | Size (Depth x Width) | Primitives       | 
+-------------------------------+----------------+-----------+----------------------+------------------+
|design_1_tinyriscv_soc_top_0_0 | u_ram/_ram_reg | Implied   | 4 K x 32             | RAM256X1S x 512	 | 
|design_1_tinyriscv_soc_top_0_0 | u_rom/_rom_reg | Implied   | 4 K x 32             | RAM256X1S x 512	 | 
+-------------------------------+----------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1313 ; free virtual = 9308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_7297' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_7298' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1312 ; free virtual = 9300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1312 ; free virtual = 9300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1341 ; free virtual = 9314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1341 ; free virtual = 9314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1355 ; free virtual = 9314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1346 ; free virtual = 9304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   230|
|2     |DSP48E1   |     4|
|3     |LUT1      |   305|
|4     |LUT2      |   912|
|5     |LUT3      |   682|
|6     |LUT4      |   897|
|7     |LUT5      |  1620|
|8     |LUT6      |  6120|
|9     |MUXF7     |   770|
|10    |MUXF8     |   252|
|11    |RAM256X1S |  1024|
|12    |FDCE      |   545|
|13    |FDPE      |    11|
|14    |FDRE      |  3746|
|15    |FDSE      |    21|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+--------------------------------+------+
|      |Instance              |Module                          |Cells |
+------+----------------------+--------------------------------+------+
|1     |top                   |                                | 17139|
|2     |  inst                |tinyriscv_soc_top               | 17139|
|3     |    gpio_0            |gpio                            |   102|
|4     |    spi_0             |spi                             |   139|
|5     |    timer_0           |timer                           |   177|
|6     |    u_jtag_top        |jtag_top                        |  2395|
|7     |      u_jtag_dm       |jtag_dm                         |  1997|
|8     |        rx            |full_handshake_rx_11            |   460|
|9     |        tx            |full_handshake_tx_12            |    81|
|10    |      u_jtag_driver   |jtag_driver                     |   398|
|11    |        rx            |full_handshake_rx               |    88|
|12    |        tx            |full_handshake_tx               |    96|
|13    |    u_ram             |ram                             |   705|
|14    |    u_rom             |rom                             |   705|
|15    |    u_tinyriscv       |tinyriscv                       |  8768|
|16    |      u_clint         |clint                           |   376|
|17    |      u_csr_reg       |csr_reg                         |   371|
|18    |      u_div           |div                             |  2668|
|19    |      u_ex            |ex                              |   164|
|20    |      u_id_ex         |id_ex                           |  2150|
|21    |        csr_rdata_ff  |gen_pipe_dff_1                  |    32|
|22    |        csr_waddr_ff  |gen_pipe_dff_2                  |    25|
|23    |        csr_we_ff     |gen_pipe_dff__parameterized1    |     3|
|24    |        inst_ff       |gen_pipe_dff_3                  |  1201|
|25    |        op1_ff        |gen_pipe_dff_4                  |   225|
|26    |        op1_jump_ff   |gen_pipe_dff_5                  |    71|
|27    |        op2_ff        |gen_pipe_dff_6                  |   115|
|28    |        op2_jump_ff   |gen_pipe_dff_7                  |    22|
|29    |        reg1_rdata_ff |gen_pipe_dff_8                  |   300|
|30    |        reg2_rdata_ff |gen_pipe_dff_9                  |   150|
|31    |        reg_waddr_ff  |gen_pipe_dff__parameterized2    |     5|
|32    |        reg_we_ff     |gen_pipe_dff__parameterized1_10 |     1|
|33    |      u_if_id         |if_id                           |   637|
|34    |        inst_addr_ff  |gen_pipe_dff                    |    75|
|35    |        inst_ff       |gen_pipe_dff_0                  |   561|
|36    |        int_ff        |gen_pipe_dff__parameterized0    |     1|
|37    |      u_pc_reg        |pc_reg                          |   142|
|38    |      u_regs          |regs                            |  2242|
|39    |    u_uart_debug      |uart_debug                      |  3812|
|40    |    uart_0            |uart                            |   255|
+------+----------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1345 ; free virtual = 9304
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2369.488 ; gain = 220.719 ; free physical = 1345 ; free virtual = 9304
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2369.496 ; gain = 220.719 ; free physical = 1345 ; free virtual = 9304
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2369.496 ; gain = 0.000 ; free physical = 1385 ; free virtual = 9344
INFO: [Netlist 29-17] Analyzing 2280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2409.508 ; gain = 0.000 ; free physical = 1315 ; free virtual = 9274
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 37 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:03 . Memory (MB): peak = 2409.508 ; gain = 260.766 ; free physical = 1465 ; free virtual = 9424
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/design_1_tinyriscv_soc_top_0_0_synth_1/design_1_tinyriscv_soc_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2687.469 ; gain = 277.961 ; free physical = 1120 ; free virtual = 9075
INFO: [Coretcl 2-1174] Renamed 39 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/design_1_tinyriscv_soc_top_0_0_synth_1/design_1_tinyriscv_soc_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_tinyriscv_soc_top_0_0_utilization_synth.rpt -pb design_1_tinyriscv_soc_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 15 11:47:47 2021...
