module register_1x16 (clk,reset, Q, D);
	input logic clk, reset;
	input logic D;
	output logic [15:0] Q;
	logic [14:0] d;
	
	always_ff @(posedge clk) begin
		if (reset)
			Q = 0;
		else 
			Q[0] <= D;
			Q[1] <= Q[0];
			Q[2] <= Q[1];
			Q[3] <= Q[2];
			Q[4] <= Q[3];
			Q[5] <= Q[4];
			Q[6] <= Q[5];
			Q[7] <= Q[6];
			Q[8] <= Q[7];
			Q[9] <= Q[8];
			Q[10] <= Q[9];
			Q[11] <= Q[10];
			Q[12] <= Q[11];
			Q[13] <= Q[12];
			Q[14] <= Q[13];
			Q[15] <= Q[14];
	end
	

	
endmodule

