
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000474c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  080048ec  080048ec  000148ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 CMOX_CTA_PROTECTED_DATA 00000500  08004b04  08004b04  00014b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08005004  08005004  00020074  2**0
                  CONTENTS
  5 .ARM          00000008  08005004  08005004  00015004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800500c  0800500c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800500c  0800500c  0001500c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08005010  08005010  00015010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000074  20000000  08005014  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000004b4  20000074  08005088  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000528  08005088  00020528  2**0
                  ALLOC
 12 .ARM.attributes 00000034  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000eaa2  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025b7  00000000  00000000  0002eb4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000920  00000000  00000000  00031108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000818  00000000  00000000  00031a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017ad9  00000000  00000000  00032240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000df9f  00000000  00000000  00049d19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b55c  00000000  00000000  00057cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000e3214  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000024  00000000  00000000  000e3268  2**2
                  CONTENTS, READONLY
 22 .debug_frame  000026e8  00000000  00000000  000e328c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080048d4 	.word	0x080048d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080048d4 	.word	0x080048d4

080001e0 <cmox_cmac_cleanup>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	f000 fa1b 	bl	800061c <cmox_cmac_getByMAC>
 80001e6:	f44f 3440 	mov.w	r4, #196608	; 0x30000
 80001ea:	2800      	cmp	r0, #0
 80001ec:	bf0e      	itee	eq
 80001ee:	4c03      	ldreq	r4, [pc, #12]	; (80001fc <cmox_cmac_cleanup+0x1c>)
 80001f0:	f44f 7196 	movne.w	r1, #300	; 0x12c
 80001f4:	f003 fec8 	blne	8003f88 <__aeabi_memclr>
 80001f8:	4620      	mov	r0, r4
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	00030002 	.word	0x00030002

08000200 <cmox_cmac_init>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4604      	mov	r4, r0
 8000204:	f000 fa0a 	bl	800061c <cmox_cmac_getByMAC>
 8000208:	b908      	cbnz	r0, 800020e <cmox_cmac_init+0xe>
 800020a:	480a      	ldr	r0, [pc, #40]	; (8000234 <cmox_cmac_init+0x34>)
 800020c:	bd10      	pop	{r4, pc}
 800020e:	2100      	movs	r1, #0
 8000210:	2210      	movs	r2, #16
 8000212:	60a1      	str	r1, [r4, #8]
 8000214:	6062      	str	r2, [r4, #4]
 8000216:	f8c0 1128 	str.w	r1, [r0, #296]	; 0x128
 800021a:	2201      	movs	r2, #1
 800021c:	6142      	str	r2, [r0, #20]
 800021e:	f500 7084 	add.w	r0, r0, #264	; 0x108
 8000222:	2200      	movs	r2, #0
 8000224:	2300      	movs	r3, #0
 8000226:	2400      	movs	r4, #0
 8000228:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}
 800022c:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8000230:	bd10      	pop	{r4, pc}
 8000232:	bf00      	nop
 8000234:	00030002 	.word	0x00030002

08000238 <cmox_cmac_setTagLen>:
 8000238:	b570      	push	{r4, r5, r6, lr}
 800023a:	4605      	mov	r5, r0
 800023c:	460c      	mov	r4, r1
 800023e:	f000 f9ed 	bl	800061c <cmox_cmac_getByMAC>
 8000242:	2800      	cmp	r0, #0
 8000244:	bf18      	it	ne
 8000246:	2c00      	cmpne	r4, #0
 8000248:	4e04      	ldr	r6, [pc, #16]	; (800025c <cmox_cmac_setTagLen+0x24>)
 800024a:	d004      	beq.n	8000256 <cmox_cmac_setTagLen+0x1e>
 800024c:	2c11      	cmp	r4, #17
 800024e:	bf3c      	itt	cc
 8000250:	606c      	strcc	r4, [r5, #4]
 8000252:	f44f 3640 	movcc.w	r6, #196608	; 0x30000
 8000256:	4630      	mov	r0, r6
 8000258:	bd70      	pop	{r4, r5, r6, pc}
 800025a:	bf00      	nop
 800025c:	00030002 	.word	0x00030002

08000260 <cmox_cmac_setKey>:
 8000260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000262:	4604      	mov	r4, r0
 8000264:	460d      	mov	r5, r1
 8000266:	4616      	mov	r6, r2
 8000268:	f000 f9d8 	bl	800061c <cmox_cmac_getByMAC>
 800026c:	4f08      	ldr	r7, [pc, #32]	; (8000290 <cmox_cmac_setKey+0x30>)
 800026e:	b168      	cbz	r0, 800028c <cmox_cmac_setKey+0x2c>
 8000270:	4632      	mov	r2, r6
 8000272:	4629      	mov	r1, r5
 8000274:	300c      	adds	r0, #12
 8000276:	f000 fcd5 	bl	8000c24 <cmox_cipherMode_setKey>
 800027a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800027e:	d105      	bne.n	800028c <cmox_cmac_setKey+0x2c>
 8000280:	68a0      	ldr	r0, [r4, #8]
 8000282:	f040 0001 	orr.w	r0, r0, #1
 8000286:	60a0      	str	r0, [r4, #8]
 8000288:	f44f 3740 	mov.w	r7, #196608	; 0x30000
 800028c:	4638      	mov	r0, r7
 800028e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8000290:	00030002 	.word	0x00030002

08000294 <cmox_cmac_encryptBlock>:
 8000294:	b538      	push	{r3, r4, r5, lr}
 8000296:	4604      	mov	r4, r0
 8000298:	b084      	sub	sp, #16
 800029a:	4608      	mov	r0, r1
 800029c:	4615      	mov	r5, r2
 800029e:	4669      	mov	r1, sp
 80002a0:	f000 fea8 	bl	8000ff4 <convert_block_2_words>
 80002a4:	4629      	mov	r1, r5
 80002a6:	4668      	mov	r0, sp
 80002a8:	f000 feb8 	bl	800101c <xor_blocks>
 80002ac:	6823      	ldr	r3, [r4, #0]
 80002ae:	4620      	mov	r0, r4
 80002b0:	681c      	ldr	r4, [r3, #0]
 80002b2:	462a      	mov	r2, r5
 80002b4:	4669      	mov	r1, sp
 80002b6:	47a0      	blx	r4
 80002b8:	b005      	add	sp, #20
 80002ba:	bd30      	pop	{r4, r5, pc}

080002bc <cmox_cmac_append>:
 80002bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c0:	4617      	mov	r7, r2
 80002c2:	2600      	movs	r6, #0
 80002c4:	2f00      	cmp	r7, #0
 80002c6:	460d      	mov	r5, r1
 80002c8:	f44f 3a40 	mov.w	sl, #196608	; 0x30000
 80002cc:	d053      	beq.n	8000376 <cmox_cmac_append+0xba>
 80002ce:	7a01      	ldrb	r1, [r0, #8]
 80002d0:	07ca      	lsls	r2, r1, #31
 80002d2:	d504      	bpl.n	80002de <cmox_cmac_append+0x22>
 80002d4:	f000 f9a2 	bl	800061c <cmox_cmac_getByMAC>
 80002d8:	ea5f 0800 	movs.w	r8, r0
 80002dc:	d101      	bne.n	80002e2 <cmox_cmac_append+0x26>
 80002de:	4827      	ldr	r0, [pc, #156]	; (800037c <cmox_cmac_append+0xc0>)
 80002e0:	e04a      	b.n	8000378 <cmox_cmac_append+0xbc>
 80002e2:	f8d8 0128 	ldr.w	r0, [r8, #296]	; 0x128
 80002e6:	2810      	cmp	r0, #16
 80002e8:	f508 748c 	add.w	r4, r8, #280	; 0x118
 80002ec:	f508 7984 	add.w	r9, r8, #264	; 0x108
 80002f0:	d107      	bne.n	8000302 <cmox_cmac_append+0x46>
 80002f2:	464a      	mov	r2, r9
 80002f4:	4621      	mov	r1, r4
 80002f6:	f108 000c 	add.w	r0, r8, #12
 80002fa:	f7ff ffcb 	bl	8000294 <cmox_cmac_encryptBlock>
 80002fe:	f8c8 6128 	str.w	r6, [r8, #296]	; 0x128
 8000302:	f8d8 0128 	ldr.w	r0, [r8, #296]	; 0x128
 8000306:	b1c0      	cbz	r0, 800033a <cmox_cmac_append+0x7e>
 8000308:	2000      	movs	r0, #0
 800030a:	e003      	b.n	8000314 <cmox_cmac_append+0x58>
 800030c:	5c2a      	ldrb	r2, [r5, r0]
 800030e:	1841      	adds	r1, r0, r1
 8000310:	1c40      	adds	r0, r0, #1
 8000312:	5462      	strb	r2, [r4, r1]
 8000314:	f8d8 1128 	ldr.w	r1, [r8, #296]	; 0x128
 8000318:	f1c1 0210 	rsb	r2, r1, #16
 800031c:	4290      	cmp	r0, r2
 800031e:	d3f5      	bcc.n	800030c <cmox_cmac_append+0x50>
 8000320:	464a      	mov	r2, r9
 8000322:	4621      	mov	r1, r4
 8000324:	f108 000c 	add.w	r0, r8, #12
 8000328:	f7ff ffb4 	bl	8000294 <cmox_cmac_encryptBlock>
 800032c:	f8d8 6128 	ldr.w	r6, [r8, #296]	; 0x128
 8000330:	2000      	movs	r0, #0
 8000332:	f1c6 0610 	rsb	r6, r6, #16
 8000336:	f8c8 0128 	str.w	r0, [r8, #296]	; 0x128
 800033a:	1bb9      	subs	r1, r7, r6
 800033c:	f011 070f 	ands.w	r7, r1, #15
 8000340:	bf08      	it	eq
 8000342:	2710      	moveq	r7, #16
 8000344:	1bc9      	subs	r1, r1, r7
 8000346:	46b3      	mov	fp, r6
 8000348:	198e      	adds	r6, r1, r6
 800034a:	e008      	b.n	800035e <cmox_cmac_append+0xa2>
 800034c:	464a      	mov	r2, r9
 800034e:	eb05 010b 	add.w	r1, r5, fp
 8000352:	f108 000c 	add.w	r0, r8, #12
 8000356:	f7ff ff9d 	bl	8000294 <cmox_cmac_encryptBlock>
 800035a:	f10b 0b10 	add.w	fp, fp, #16
 800035e:	45b3      	cmp	fp, r6
 8000360:	d3f4      	bcc.n	800034c <cmox_cmac_append+0x90>
 8000362:	2000      	movs	r0, #0
 8000364:	e003      	b.n	800036e <cmox_cmac_append+0xb2>
 8000366:	1981      	adds	r1, r0, r6
 8000368:	5c69      	ldrb	r1, [r5, r1]
 800036a:	5421      	strb	r1, [r4, r0]
 800036c:	1c40      	adds	r0, r0, #1
 800036e:	42b8      	cmp	r0, r7
 8000370:	d3f9      	bcc.n	8000366 <cmox_cmac_append+0xaa>
 8000372:	f8c8 7128 	str.w	r7, [r8, #296]	; 0x128
 8000376:	4650      	mov	r0, sl
 8000378:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800037c:	00030002 	.word	0x00030002

08000380 <cmox_cmac_generateTag>:
 8000380:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000384:	b084      	sub	sp, #16
 8000386:	4606      	mov	r6, r0
 8000388:	4688      	mov	r8, r1
 800038a:	4614      	mov	r4, r2
 800038c:	4668      	mov	r0, sp
 800038e:	2100      	movs	r1, #0
 8000390:	2200      	movs	r2, #0
 8000392:	2300      	movs	r3, #0
 8000394:	2500      	movs	r5, #0
 8000396:	e880 002e 	stmia.w	r0, {r1, r2, r3, r5}
 800039a:	7a31      	ldrb	r1, [r6, #8]
 800039c:	07c8      	lsls	r0, r1, #31
 800039e:	d504      	bpl.n	80003aa <cmox_cmac_generateTag+0x2a>
 80003a0:	4630      	mov	r0, r6
 80003a2:	f000 f93b 	bl	800061c <cmox_cmac_getByMAC>
 80003a6:	0005      	movs	r5, r0
 80003a8:	d101      	bne.n	80003ae <cmox_cmac_generateTag+0x2e>
 80003aa:	483f      	ldr	r0, [pc, #252]	; (80004a8 <cmox_cmac_generateTag+0x128>)
 80003ac:	e079      	b.n	80004a2 <cmox_cmac_generateTag+0x122>
 80003ae:	b10c      	cbz	r4, 80003b4 <cmox_cmac_generateTag+0x34>
 80003b0:	2000      	movs	r0, #0
 80003b2:	6020      	str	r0, [r4, #0]
 80003b4:	466a      	mov	r2, sp
 80003b6:	68eb      	ldr	r3, [r5, #12]
 80003b8:	681f      	ldr	r7, [r3, #0]
 80003ba:	4669      	mov	r1, sp
 80003bc:	f105 000c 	add.w	r0, r5, #12
 80003c0:	47b8      	blx	r7
 80003c2:	9f01      	ldr	r7, [sp, #4]
 80003c4:	9b00      	ldr	r3, [sp, #0]
 80003c6:	9900      	ldr	r1, [sp, #0]
 80003c8:	0ffa      	lsrs	r2, r7, #31
 80003ca:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
 80003ce:	9200      	str	r2, [sp, #0]
 80003d0:	2087      	movs	r0, #135	; 0x87
 80003d2:	9a02      	ldr	r2, [sp, #8]
 80003d4:	0fd3      	lsrs	r3, r2, #31
 80003d6:	0fc9      	lsrs	r1, r1, #31
 80003d8:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
 80003dc:	9f03      	ldr	r7, [sp, #12]
 80003de:	9301      	str	r3, [sp, #4]
 80003e0:	ea4f 7ed7 	mov.w	lr, r7, lsr #31
 80003e4:	4341      	muls	r1, r0
 80003e6:	ea4e 0242 	orr.w	r2, lr, r2, lsl #1
 80003ea:	9202      	str	r2, [sp, #8]
 80003ec:	ea81 0147 	eor.w	r1, r1, r7, lsl #1
 80003f0:	9103      	str	r1, [sp, #12]
 80003f2:	f505 798c 	add.w	r9, r5, #280	; 0x118
 80003f6:	f8d5 c128 	ldr.w	ip, [r5, #296]	; 0x128
 80003fa:	f1bc 0f10 	cmp.w	ip, #16
 80003fe:	f505 7784 	add.w	r7, r5, #264	; 0x108
 8000402:	d104      	bne.n	800040e <cmox_cmac_generateTag+0x8e>
 8000404:	4669      	mov	r1, sp
 8000406:	4638      	mov	r0, r7
 8000408:	f000 fe08 	bl	800101c <xor_blocks>
 800040c:	e02c      	b.n	8000468 <cmox_cmac_generateTag+0xe8>
 800040e:	f8dd a000 	ldr.w	sl, [sp]
 8000412:	f8dd c000 	ldr.w	ip, [sp]
 8000416:	ea4f 7bd3 	mov.w	fp, r3, lsr #31
 800041a:	ea4b 0b4a 	orr.w	fp, fp, sl, lsl #1
 800041e:	ea4f 7ad2 	mov.w	sl, r2, lsr #31
 8000422:	f8cd b000 	str.w	fp, [sp]
 8000426:	ea4a 0343 	orr.w	r3, sl, r3, lsl #1
 800042a:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 800042e:	9301      	str	r3, [sp, #4]
 8000430:	fb10 f00c 	smulbb	r0, r0, ip
 8000434:	0fcb      	lsrs	r3, r1, #31
 8000436:	ea80 0041 	eor.w	r0, r0, r1, lsl #1
 800043a:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 800043e:	9003      	str	r0, [sp, #12]
 8000440:	9302      	str	r3, [sp, #8]
 8000442:	4669      	mov	r1, sp
 8000444:	4638      	mov	r0, r7
 8000446:	f000 fde9 	bl	800101c <xor_blocks>
 800044a:	f8d5 1128 	ldr.w	r1, [r5, #296]	; 0x128
 800044e:	2080      	movs	r0, #128	; 0x80
 8000450:	f809 0001 	strb.w	r0, [r9, r1]
 8000454:	f8d5 0128 	ldr.w	r0, [r5, #296]	; 0x128
 8000458:	1c40      	adds	r0, r0, #1
 800045a:	2810      	cmp	r0, #16
 800045c:	d204      	bcs.n	8000468 <cmox_cmac_generateTag+0xe8>
 800045e:	f1c0 0110 	rsb	r1, r0, #16
 8000462:	4448      	add	r0, r9
 8000464:	f003 fd90 	bl	8003f88 <__aeabi_memclr>
 8000468:	463a      	mov	r2, r7
 800046a:	4649      	mov	r1, r9
 800046c:	f105 000c 	add.w	r0, r5, #12
 8000470:	f7ff ff10 	bl	8000294 <cmox_cmac_encryptBlock>
 8000474:	2100      	movs	r1, #0
 8000476:	e00f      	b.n	8000498 <cmox_cmac_generateTag+0x118>
 8000478:	088a      	lsrs	r2, r1, #2
 800047a:	f857 3022 	ldr.w	r3, [r7, r2, lsl #2]
 800047e:	00ca      	lsls	r2, r1, #3
 8000480:	f002 0218 	and.w	r2, r2, #24
 8000484:	f1c2 0218 	rsb	r2, r2, #24
 8000488:	40d3      	lsrs	r3, r2
 800048a:	f808 3001 	strb.w	r3, [r8, r1]
 800048e:	b114      	cbz	r4, 8000496 <cmox_cmac_generateTag+0x116>
 8000490:	6822      	ldr	r2, [r4, #0]
 8000492:	1c52      	adds	r2, r2, #1
 8000494:	6022      	str	r2, [r4, #0]
 8000496:	1c49      	adds	r1, r1, #1
 8000498:	6872      	ldr	r2, [r6, #4]
 800049a:	4291      	cmp	r1, r2
 800049c:	d3ec      	bcc.n	8000478 <cmox_cmac_generateTag+0xf8>
 800049e:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80004a2:	b005      	add	sp, #20
 80004a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80004a8:	00030002 	.word	0x00030002

080004ac <cmox_cmac_verifyTag>:
 80004ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004b0:	b088      	sub	sp, #32
 80004b2:	4606      	mov	r6, r0
 80004b4:	460f      	mov	r7, r1
 80004b6:	4690      	mov	r8, r2
 80004b8:	a804      	add	r0, sp, #16
 80004ba:	2100      	movs	r1, #0
 80004bc:	2200      	movs	r2, #0
 80004be:	2300      	movs	r3, #0
 80004c0:	2400      	movs	r4, #0
 80004c2:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}
 80004c6:	4668      	mov	r0, sp
 80004c8:	2500      	movs	r5, #0
 80004ca:	e880 002e 	stmia.w	r0, {r1, r2, r3, r5}
 80004ce:	7a31      	ldrb	r1, [r6, #8]
 80004d0:	07c8      	lsls	r0, r1, #31
 80004d2:	f140 8087 	bpl.w	80005e4 <cmox_cmac_verifyTag+0x138>
 80004d6:	4630      	mov	r0, r6
 80004d8:	f000 f8a0 	bl	800061c <cmox_cmac_getByMAC>
 80004dc:	0005      	movs	r5, r0
 80004de:	f000 8081 	beq.w	80005e4 <cmox_cmac_verifyTag+0x138>
 80004e2:	68eb      	ldr	r3, [r5, #12]
 80004e4:	f8d3 c000 	ldr.w	ip, [r3]
 80004e8:	466a      	mov	r2, sp
 80004ea:	4669      	mov	r1, sp
 80004ec:	f105 000c 	add.w	r0, r5, #12
 80004f0:	47e0      	blx	ip
 80004f2:	9801      	ldr	r0, [sp, #4]
 80004f4:	9b00      	ldr	r3, [sp, #0]
 80004f6:	9a00      	ldr	r2, [sp, #0]
 80004f8:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 80004fc:	ea49 0343 	orr.w	r3, r9, r3, lsl #1
 8000500:	9300      	str	r3, [sp, #0]
 8000502:	2187      	movs	r1, #135	; 0x87
 8000504:	f8dd c008 	ldr.w	ip, [sp, #8]
 8000508:	ea4f 73dc 	mov.w	r3, ip, lsr #31
 800050c:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 8000510:	9301      	str	r3, [sp, #4]
 8000512:	0fd2      	lsrs	r2, r2, #31
 8000514:	9803      	ldr	r0, [sp, #12]
 8000516:	434a      	muls	r2, r1
 8000518:	ea4f 7ed0 	mov.w	lr, r0, lsr #31
 800051c:	ea4e 0e4c 	orr.w	lr, lr, ip, lsl #1
 8000520:	ea82 0240 	eor.w	r2, r2, r0, lsl #1
 8000524:	f8cd e008 	str.w	lr, [sp, #8]
 8000528:	9203      	str	r2, [sp, #12]
 800052a:	f505 7a8c 	add.w	sl, r5, #280	; 0x118
 800052e:	f8d5 0128 	ldr.w	r0, [r5, #296]	; 0x128
 8000532:	2810      	cmp	r0, #16
 8000534:	f505 7984 	add.w	r9, r5, #264	; 0x108
 8000538:	d104      	bne.n	8000544 <cmox_cmac_verifyTag+0x98>
 800053a:	4669      	mov	r1, sp
 800053c:	4648      	mov	r0, r9
 800053e:	f000 fd6d 	bl	800101c <xor_blocks>
 8000542:	e028      	b.n	8000596 <cmox_cmac_verifyTag+0xea>
 8000544:	9800      	ldr	r0, [sp, #0]
 8000546:	0fc0      	lsrs	r0, r0, #31
 8000548:	fb11 f100 	smulbb	r1, r1, r0
 800054c:	9800      	ldr	r0, [sp, #0]
 800054e:	ea4f 7bd3 	mov.w	fp, r3, lsr #31
 8000552:	ea4b 0040 	orr.w	r0, fp, r0, lsl #1
 8000556:	9000      	str	r0, [sp, #0]
 8000558:	ea81 0142 	eor.w	r1, r1, r2, lsl #1
 800055c:	ea4f 70de 	mov.w	r0, lr, lsr #31
 8000560:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8000564:	0fd3      	lsrs	r3, r2, #31
 8000566:	9001      	str	r0, [sp, #4]
 8000568:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 800056c:	9103      	str	r1, [sp, #12]
 800056e:	9302      	str	r3, [sp, #8]
 8000570:	4669      	mov	r1, sp
 8000572:	4648      	mov	r0, r9
 8000574:	f000 fd52 	bl	800101c <xor_blocks>
 8000578:	f8d5 1128 	ldr.w	r1, [r5, #296]	; 0x128
 800057c:	2080      	movs	r0, #128	; 0x80
 800057e:	f80a 0001 	strb.w	r0, [sl, r1]
 8000582:	f8d5 0128 	ldr.w	r0, [r5, #296]	; 0x128
 8000586:	1c40      	adds	r0, r0, #1
 8000588:	2810      	cmp	r0, #16
 800058a:	d204      	bcs.n	8000596 <cmox_cmac_verifyTag+0xea>
 800058c:	f1c0 0110 	rsb	r1, r0, #16
 8000590:	4450      	add	r0, sl
 8000592:	f003 fcf9 	bl	8003f88 <__aeabi_memclr>
 8000596:	464a      	mov	r2, r9
 8000598:	4651      	mov	r1, sl
 800059a:	f105 000c 	add.w	r0, r5, #12
 800059e:	f7ff fe79 	bl	8000294 <cmox_cmac_encryptBlock>
 80005a2:	2000      	movs	r0, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	ac04      	add	r4, sp, #16
 80005a8:	e00b      	b.n	80005c2 <cmox_cmac_verifyTag+0x116>
 80005aa:	0881      	lsrs	r1, r0, #2
 80005ac:	f859 2021 	ldr.w	r2, [r9, r1, lsl #2]
 80005b0:	00c1      	lsls	r1, r0, #3
 80005b2:	f001 0118 	and.w	r1, r1, #24
 80005b6:	f1c1 0118 	rsb	r1, r1, #24
 80005ba:	40ca      	lsrs	r2, r1
 80005bc:	5422      	strb	r2, [r4, r0]
 80005be:	1c5b      	adds	r3, r3, #1
 80005c0:	1c40      	adds	r0, r0, #1
 80005c2:	6871      	ldr	r1, [r6, #4]
 80005c4:	4288      	cmp	r0, r1
 80005c6:	d3f0      	bcc.n	80005aa <cmox_cmac_verifyTag+0xfe>
 80005c8:	4d08      	ldr	r5, [pc, #32]	; (80005ec <cmox_cmac_verifyTag+0x140>)
 80005ca:	4a09      	ldr	r2, [pc, #36]	; (80005f0 <cmox_cmac_verifyTag+0x144>)
 80005cc:	682e      	ldr	r6, [r5, #0]
 80005ce:	4c09      	ldr	r4, [pc, #36]	; (80005f4 <cmox_cmac_verifyTag+0x148>)
 80005d0:	9202      	str	r2, [sp, #8]
 80005d2:	4638      	mov	r0, r7
 80005d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80005d8:	9401      	str	r4, [sp, #4]
 80005da:	9600      	str	r6, [sp, #0]
 80005dc:	aa04      	add	r2, sp, #16
 80005de:	f000 f943 	bl	8000868 <cmox_utils_robustCmp>
 80005e2:	e000      	b.n	80005e6 <cmox_cmac_verifyTag+0x13a>
 80005e4:	4804      	ldr	r0, [pc, #16]	; (80005f8 <cmox_cmac_verifyTag+0x14c>)
 80005e6:	b009      	add	sp, #36	; 0x24
 80005e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80005ec:	08004a70 	.word	0x08004a70
 80005f0:	00036e93 	.word	0x00036e93
 80005f4:	0003c726 	.word	0x0003c726
 80005f8:	00030002 	.word	0x00030002

080005fc <cmac_table>:
 80005fc:	080001e1 08000201 08000239 080007ef     ........9.......
 800060c:	08000261 080002bd 08000381 080004ad     a...............

0800061c <cmox_cmac_getByMAC>:
 800061c:	6801      	ldr	r1, [r0, #0]
 800061e:	4a02      	ldr	r2, [pc, #8]	; (8000628 <cmox_cmac_getByMAC+0xc>)
 8000620:	4291      	cmp	r1, r2
 8000622:	bf18      	it	ne
 8000624:	2000      	movne	r0, #0
 8000626:	4770      	bx	lr
 8000628:	080005fc 	.word	0x080005fc

0800062c <cmox_cmac_construct>:
 800062c:	b120      	cbz	r0, 8000638 <cmox_cmac_construct+0xc>
 800062e:	4a03      	ldr	r2, [pc, #12]	; (800063c <cmox_cmac_construct+0x10>)
 8000630:	6002      	str	r2, [r0, #0]
 8000632:	6809      	ldr	r1, [r1, #0]
 8000634:	680b      	ldr	r3, [r1, #0]
 8000636:	60c3      	str	r3, [r0, #12]
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	080005fc 	.word	0x080005fc

08000640 <cmox_cmac_compute>:
 8000640:	b578      	push	{r3, r4, r5, r6, lr}
 8000642:	460c      	mov	r4, r1
 8000644:	b0d1      	sub	sp, #324	; 0x144
 8000646:	4601      	mov	r1, r0
 8000648:	4615      	mov	r5, r2
 800064a:	461e      	mov	r6, r3
 800064c:	a806      	add	r0, sp, #24
 800064e:	f7ff ffed 	bl	800062c <cmox_cmac_construct>
 8000652:	9959      	ldr	r1, [sp, #356]	; 0x164
 8000654:	9a58      	ldr	r2, [sp, #352]	; 0x160
 8000656:	9105      	str	r1, [sp, #20]
 8000658:	2300      	movs	r3, #0
 800065a:	9957      	ldr	r1, [sp, #348]	; 0x15c
 800065c:	9103      	str	r1, [sp, #12]
 800065e:	9204      	str	r2, [sp, #16]
 8000660:	9302      	str	r3, [sp, #8]
 8000662:	9301      	str	r3, [sp, #4]
 8000664:	4633      	mov	r3, r6
 8000666:	9956      	ldr	r1, [sp, #344]	; 0x158
 8000668:	9100      	str	r1, [sp, #0]
 800066a:	462a      	mov	r2, r5
 800066c:	4621      	mov	r1, r4
 800066e:	f000 f87b 	bl	8000768 <cmox_mac_innerCompute>
 8000672:	b052      	add	sp, #328	; 0x148
 8000674:	bd70      	pop	{r4, r5, r6, pc}
	...

08000678 <CMOX_CMAC_AESFAST_TABLE>:
 8000678:	4a7c 0800                                   |J..

0800067c <cmox_cmac_aesfast_compute>:
 800067c:	b530      	push	{r4, r5, lr}
 800067e:	b085      	sub	sp, #20
 8000680:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8000682:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8000684:	9300      	str	r3, [sp, #0]
 8000686:	9403      	str	r4, [sp, #12]
 8000688:	4613      	mov	r3, r2
 800068a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800068c:	9502      	str	r5, [sp, #8]
 800068e:	460a      	mov	r2, r1
 8000690:	4601      	mov	r1, r0
 8000692:	9401      	str	r4, [sp, #4]
 8000694:	4802      	ldr	r0, [pc, #8]	; (80006a0 <cmox_cmac_aesfast_compute+0x24>)
 8000696:	f7ff ffd3 	bl	8000640 <cmox_cmac_compute>
 800069a:	b005      	add	sp, #20
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop
 80006a0:	08000678 	.word	0x08000678

080006a4 <cmox_mac_cleanup>:
 80006a4:	b580      	push	{r7, lr}
 80006a6:	2800      	cmp	r0, #0
 80006a8:	bf1c      	itt	ne
 80006aa:	6802      	ldrne	r2, [r0, #0]
 80006ac:	2a00      	cmpne	r2, #0
 80006ae:	4904      	ldr	r1, [pc, #16]	; (80006c0 <cmox_mac_cleanup+0x1c>)
 80006b0:	d003      	beq.n	80006ba <cmox_mac_cleanup+0x16>
 80006b2:	6812      	ldr	r2, [r2, #0]
 80006b4:	b10a      	cbz	r2, 80006ba <cmox_mac_cleanup+0x16>
 80006b6:	4790      	blx	r2
 80006b8:	4601      	mov	r1, r0
 80006ba:	4608      	mov	r0, r1
 80006bc:	bd02      	pop	{r1, pc}
 80006be:	bf00      	nop
 80006c0:	00030002 	.word	0x00030002

080006c4 <cmox_mac_init>:
 80006c4:	b580      	push	{r7, lr}
 80006c6:	2800      	cmp	r0, #0
 80006c8:	bf1c      	itt	ne
 80006ca:	6802      	ldrne	r2, [r0, #0]
 80006cc:	2a00      	cmpne	r2, #0
 80006ce:	4904      	ldr	r1, [pc, #16]	; (80006e0 <cmox_mac_init+0x1c>)
 80006d0:	d003      	beq.n	80006da <cmox_mac_init+0x16>
 80006d2:	6852      	ldr	r2, [r2, #4]
 80006d4:	b10a      	cbz	r2, 80006da <cmox_mac_init+0x16>
 80006d6:	4790      	blx	r2
 80006d8:	4601      	mov	r1, r0
 80006da:	4608      	mov	r0, r1
 80006dc:	bd02      	pop	{r1, pc}
 80006de:	bf00      	nop
 80006e0:	00030002 	.word	0x00030002

080006e4 <cmox_mac_setTagLen>:
 80006e4:	b580      	push	{r7, lr}
 80006e6:	2800      	cmp	r0, #0
 80006e8:	bf1c      	itt	ne
 80006ea:	6803      	ldrne	r3, [r0, #0]
 80006ec:	2b00      	cmpne	r3, #0
 80006ee:	4a04      	ldr	r2, [pc, #16]	; (8000700 <cmox_mac_setTagLen+0x1c>)
 80006f0:	d003      	beq.n	80006fa <cmox_mac_setTagLen+0x16>
 80006f2:	689b      	ldr	r3, [r3, #8]
 80006f4:	b10b      	cbz	r3, 80006fa <cmox_mac_setTagLen+0x16>
 80006f6:	4798      	blx	r3
 80006f8:	4602      	mov	r2, r0
 80006fa:	4610      	mov	r0, r2
 80006fc:	bd02      	pop	{r1, pc}
 80006fe:	bf00      	nop
 8000700:	00030002 	.word	0x00030002

08000704 <cmox_mac_setKey>:
 8000704:	b510      	push	{r4, lr}
 8000706:	4b07      	ldr	r3, [pc, #28]	; (8000724 <cmox_mac_setKey+0x20>)
 8000708:	b148      	cbz	r0, 800071e <cmox_mac_setKey+0x1a>
 800070a:	b901      	cbnz	r1, 800070e <cmox_mac_setKey+0xa>
 800070c:	b93a      	cbnz	r2, 800071e <cmox_mac_setKey+0x1a>
 800070e:	6804      	ldr	r4, [r0, #0]
 8000710:	2c00      	cmp	r4, #0
 8000712:	bf1c      	itt	ne
 8000714:	6924      	ldrne	r4, [r4, #16]
 8000716:	2c00      	cmpne	r4, #0
 8000718:	d001      	beq.n	800071e <cmox_mac_setKey+0x1a>
 800071a:	47a0      	blx	r4
 800071c:	4603      	mov	r3, r0
 800071e:	4618      	mov	r0, r3
 8000720:	bd10      	pop	{r4, pc}
 8000722:	bf00      	nop
 8000724:	00030002 	.word	0x00030002

08000728 <cmox_mac_append>:
 8000728:	2800      	cmp	r0, #0
 800072a:	bf1c      	itt	ne
 800072c:	6803      	ldrne	r3, [r0, #0]
 800072e:	2b00      	cmpne	r3, #0
 8000730:	d003      	beq.n	800073a <cmox_mac_append+0x12>
 8000732:	695b      	ldr	r3, [r3, #20]
 8000734:	b10b      	cbz	r3, 800073a <cmox_mac_append+0x12>
 8000736:	b911      	cbnz	r1, 800073e <__iar_annotation$$tailcall>
 8000738:	b10a      	cbz	r2, 800073e <__iar_annotation$$tailcall>
 800073a:	4801      	ldr	r0, [pc, #4]	; (8000740 <__iar_annotation$$tailcall+0x2>)
 800073c:	4770      	bx	lr

0800073e <__iar_annotation$$tailcall>:
 800073e:	4718      	bx	r3
 8000740:	00030002 	.word	0x00030002

08000744 <cmox_mac_generateTag>:
 8000744:	b510      	push	{r4, lr}
 8000746:	2800      	cmp	r0, #0
 8000748:	bf1c      	itt	ne
 800074a:	6804      	ldrne	r4, [r0, #0]
 800074c:	2c00      	cmpne	r4, #0
 800074e:	4b05      	ldr	r3, [pc, #20]	; (8000764 <cmox_mac_generateTag+0x20>)
 8000750:	d006      	beq.n	8000760 <cmox_mac_generateTag+0x1c>
 8000752:	69a4      	ldr	r4, [r4, #24]
 8000754:	2c00      	cmp	r4, #0
 8000756:	bf18      	it	ne
 8000758:	2900      	cmpne	r1, #0
 800075a:	d001      	beq.n	8000760 <cmox_mac_generateTag+0x1c>
 800075c:	47a0      	blx	r4
 800075e:	4603      	mov	r3, r0
 8000760:	4618      	mov	r0, r3
 8000762:	bd10      	pop	{r4, pc}
 8000764:	00030002 	.word	0x00030002

08000768 <cmox_mac_innerCompute>:
 8000768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800076c:	4604      	mov	r4, r0
 800076e:	460d      	mov	r5, r1
 8000770:	6821      	ldr	r1, [r4, #0]
 8000772:	4616      	mov	r6, r2
 8000774:	684a      	ldr	r2, [r1, #4]
 8000776:	461f      	mov	r7, r3
 8000778:	4790      	blx	r2
 800077a:	4680      	mov	r8, r0
 800077c:	f5b8 3f40 	cmp.w	r8, #196608	; 0x30000
 8000780:	d12e      	bne.n	80007e0 <cmox_mac_innerCompute+0x78>
 8000782:	6822      	ldr	r2, [r4, #0]
 8000784:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000786:	6893      	ldr	r3, [r2, #8]
 8000788:	4620      	mov	r0, r4
 800078a:	4798      	blx	r3
 800078c:	4680      	mov	r8, r0
 800078e:	f5b8 3f40 	cmp.w	r8, #196608	; 0x30000
 8000792:	d125      	bne.n	80007e0 <cmox_mac_innerCompute+0x78>
 8000794:	6823      	ldr	r3, [r4, #0]
 8000796:	9a08      	ldr	r2, [sp, #32]
 8000798:	9907      	ldr	r1, [sp, #28]
 800079a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800079e:	4620      	mov	r0, r4
 80007a0:	47e0      	blx	ip
 80007a2:	4680      	mov	r8, r0
 80007a4:	f5b8 3f40 	cmp.w	r8, #196608	; 0x30000
 80007a8:	d11a      	bne.n	80007e0 <cmox_mac_innerCompute+0x78>
 80007aa:	6823      	ldr	r3, [r4, #0]
 80007ac:	9a06      	ldr	r2, [sp, #24]
 80007ae:	4639      	mov	r1, r7
 80007b0:	691f      	ldr	r7, [r3, #16]
 80007b2:	4620      	mov	r0, r4
 80007b4:	47b8      	blx	r7
 80007b6:	4680      	mov	r8, r0
 80007b8:	f5b8 3f40 	cmp.w	r8, #196608	; 0x30000
 80007bc:	d110      	bne.n	80007e0 <cmox_mac_innerCompute+0x78>
 80007be:	6823      	ldr	r3, [r4, #0]
 80007c0:	4629      	mov	r1, r5
 80007c2:	695d      	ldr	r5, [r3, #20]
 80007c4:	4632      	mov	r2, r6
 80007c6:	4620      	mov	r0, r4
 80007c8:	47a8      	blx	r5
 80007ca:	4680      	mov	r8, r0
 80007cc:	f5b8 3f40 	cmp.w	r8, #196608	; 0x30000
 80007d0:	d106      	bne.n	80007e0 <cmox_mac_innerCompute+0x78>
 80007d2:	6823      	ldr	r3, [r4, #0]
 80007d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80007d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80007d8:	699d      	ldr	r5, [r3, #24]
 80007da:	4620      	mov	r0, r4
 80007dc:	47a8      	blx	r5
 80007de:	4680      	mov	r8, r0
 80007e0:	6821      	ldr	r1, [r4, #0]
 80007e2:	680a      	ldr	r2, [r1, #0]
 80007e4:	4620      	mov	r0, r4
 80007e6:	4790      	blx	r2
 80007e8:	4640      	mov	r0, r8
 80007ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080007ee <cmox_mac_setCustomData_empty>:
 80007ee:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80007f2:	4770      	bx	lr

080007f4 <firstloop_bb_cmp>:
 80007f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007f6:	2401      	movs	r4, #1
 80007f8:	9400      	str	r4, [sp, #0]
 80007fa:	2300      	movs	r3, #0
 80007fc:	2400      	movs	r4, #0
 80007fe:	e00d      	b.n	800081c <firstloop_bb_cmp+0x28>
 8000800:	9d00      	ldr	r5, [sp, #0]
 8000802:	5d06      	ldrb	r6, [r0, r4]
 8000804:	5d0f      	ldrb	r7, [r1, r4]
 8000806:	407e      	eors	r6, r7
 8000808:	43f6      	mvns	r6, r6
 800080a:	1c76      	adds	r6, r6, #1
 800080c:	0ff6      	lsrs	r6, r6, #31
 800080e:	f086 0601 	eor.w	r6, r6, #1
 8000812:	4035      	ands	r5, r6
 8000814:	9500      	str	r5, [sp, #0]
 8000816:	1c64      	adds	r4, r4, #1
 8000818:	9d00      	ldr	r5, [sp, #0]
 800081a:	18eb      	adds	r3, r5, r3
 800081c:	4294      	cmp	r4, r2
 800081e:	d3ef      	bcc.n	8000800 <firstloop_bb_cmp+0xc>
 8000820:	4618      	mov	r0, r3
 8000822:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08000824 <secondloop_bb_cmp>:
 8000824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000826:	2300      	movs	r3, #0
 8000828:	2401      	movs	r4, #1
 800082a:	9400      	str	r4, [sp, #0]
 800082c:	2a00      	cmp	r2, #0
 800082e:	e011      	b.n	8000854 <secondloop_bb_cmp+0x30>
 8000830:	9c00      	ldr	r4, [sp, #0]
 8000832:	1885      	adds	r5, r0, r2
 8000834:	188f      	adds	r7, r1, r2
 8000836:	f815 6c01 	ldrb.w	r6, [r5, #-1]
 800083a:	f817 5c01 	ldrb.w	r5, [r7, #-1]
 800083e:	406e      	eors	r6, r5
 8000840:	43f6      	mvns	r6, r6
 8000842:	1c76      	adds	r6, r6, #1
 8000844:	0ff6      	lsrs	r6, r6, #31
 8000846:	f086 0601 	eor.w	r6, r6, #1
 800084a:	4034      	ands	r4, r6
 800084c:	9400      	str	r4, [sp, #0]
 800084e:	9c00      	ldr	r4, [sp, #0]
 8000850:	18e3      	adds	r3, r4, r3
 8000852:	1e52      	subs	r2, r2, #1
 8000854:	d1ec      	bne.n	8000830 <secondloop_bb_cmp+0xc>
 8000856:	4618      	mov	r0, r3
 8000858:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

0800085c <bufType_bb>:
 800085c:	07f5 0800 0825 0800 0001 0000               ....%.......

08000868 <cmox_utils_robustCmp>:
 8000868:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800086c:	461d      	mov	r5, r3
 800086e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 8000872:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8000874:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8000876:	f04f 33ff 	mov.w	r3, #4294967295
 800087a:	9300      	str	r3, [sp, #0]
 800087c:	460e      	mov	r6, r1
 800087e:	4692      	mov	sl, r2
 8000880:	f8d9 b000 	ldr.w	fp, [r9]
 8000884:	4680      	mov	r8, r0
 8000886:	4632      	mov	r2, r6
 8000888:	4651      	mov	r1, sl
 800088a:	47d8      	blx	fp
 800088c:	4683      	mov	fp, r0
 800088e:	b364      	cbz	r4, 80008ea <cmox_utils_robustCmp+0x82>
 8000890:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000894:	4632      	mov	r2, r6
 8000896:	4651      	mov	r1, sl
 8000898:	4640      	mov	r0, r8
 800089a:	4798      	blx	r3
 800089c:	ea6f 020b 	mvn.w	r2, fp
 80008a0:	1c52      	adds	r2, r2, #1
 80008a2:	ea42 020b 	orr.w	r2, r2, fp
 80008a6:	9900      	ldr	r1, [sp, #0]
 80008a8:	ea6f 73d2 	mvn.w	r3, r2, lsr #31
 80008ac:	1c5b      	adds	r3, r3, #1
 80008ae:	4019      	ands	r1, r3
 80008b0:	43c2      	mvns	r2, r0
 80008b2:	9100      	str	r1, [sp, #0]
 80008b4:	1c52      	adds	r2, r2, #1
 80008b6:	4302      	orrs	r2, r0
 80008b8:	9900      	ldr	r1, [sp, #0]
 80008ba:	ea6f 73d2 	mvn.w	r3, r2, lsr #31
 80008be:	1c5b      	adds	r3, r3, #1
 80008c0:	4019      	ands	r1, r3
 80008c2:	9100      	str	r1, [sp, #0]
 80008c4:	f086 3155 	eor.w	r1, r6, #1431655765	; 0x55555555
 80008c8:	4048      	eors	r0, r1
 80008ca:	ea87 0100 	eor.w	r1, r7, r0
 80008ce:	f081 3155 	eor.w	r1, r1, #1431655765	; 0x55555555
 80008d2:	6021      	str	r1, [r4, #0]
 80008d4:	f080 3155 	eor.w	r1, r0, #1431655765	; 0x55555555
 80008d8:	43c9      	mvns	r1, r1
 80008da:	1c49      	adds	r1, r1, #1
 80008dc:	4308      	orrs	r0, r1
 80008de:	9a00      	ldr	r2, [sp, #0]
 80008e0:	ea6f 70d0 	mvn.w	r0, r0, lsr #31
 80008e4:	1c40      	adds	r0, r0, #1
 80008e6:	4382      	bics	r2, r0
 80008e8:	9200      	str	r2, [sp, #0]
 80008ea:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80008ee:	2801      	cmp	r0, #1
 80008f0:	d109      	bne.n	8000906 <cmox_utils_robustCmp+0x9e>
 80008f2:	4075      	eors	r5, r6
 80008f4:	43e9      	mvns	r1, r5
 80008f6:	1c49      	adds	r1, r1, #1
 80008f8:	430d      	orrs	r5, r1
 80008fa:	9800      	ldr	r0, [sp, #0]
 80008fc:	ea6f 72d5 	mvn.w	r2, r5, lsr #31
 8000900:	1c52      	adds	r2, r2, #1
 8000902:	4390      	bics	r0, r2
 8000904:	e00a      	b.n	800091c <cmox_utils_robustCmp+0xb4>
 8000906:	1cf1      	adds	r1, r6, #3
 8000908:	ea85 0291 	eor.w	r2, r5, r1, lsr #2
 800090c:	43d2      	mvns	r2, r2
 800090e:	1c52      	adds	r2, r2, #1
 8000910:	4315      	orrs	r5, r2
 8000912:	9800      	ldr	r0, [sp, #0]
 8000914:	ea6f 73d5 	mvn.w	r3, r5, lsr #31
 8000918:	1c5b      	adds	r3, r3, #1
 800091a:	4398      	bics	r0, r3
 800091c:	f086 36aa 	eor.w	r6, r6, #2863311530	; 0xaaaaaaaa
 8000920:	9000      	str	r0, [sp, #0]
 8000922:	ea86 060b 	eor.w	r6, r6, fp
 8000926:	f086 33aa 	eor.w	r3, r6, #2863311530	; 0xaaaaaaaa
 800092a:	43f2      	mvns	r2, r6
 800092c:	43db      	mvns	r3, r3
 800092e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8000930:	f3c2 72c0 	ubfx	r2, r2, #31, #1
 8000934:	1c5b      	adds	r3, r3, #1
 8000936:	ea42 72d3 	orr.w	r2, r2, r3, lsr #31
 800093a:	9900      	ldr	r1, [sp, #0]
 800093c:	43d2      	mvns	r2, r2
 800093e:	1c52      	adds	r2, r2, #1
 8000940:	4391      	bics	r1, r2
 8000942:	9100      	str	r1, [sp, #0]
 8000944:	4077      	eors	r7, r6
 8000946:	9900      	ldr	r1, [sp, #0]
 8000948:	4388      	bics	r0, r1
 800094a:	9900      	ldr	r1, [sp, #0]
 800094c:	f087 37aa 	eor.w	r7, r7, #2863311530	; 0xaaaaaaaa
 8000950:	400f      	ands	r7, r1
 8000952:	4338      	orrs	r0, r7
 8000954:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000958 <cmox_aesFast_encrypt>:
 8000958:	e92d 4ff4 	stmdb	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800095c:	f100 030c 	add.w	r3, r0, #12
 8000960:	b08c      	sub	sp, #48	; 0x30
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	684c      	ldr	r4, [r1, #4]
 8000966:	688f      	ldr	r7, [r1, #8]
 8000968:	6845      	ldr	r5, [r0, #4]
 800096a:	6808      	ldr	r0, [r1, #0]
 800096c:	4050      	eors	r0, r2
 800096e:	685a      	ldr	r2, [r3, #4]
 8000970:	4054      	eors	r4, r2
 8000972:	689a      	ldr	r2, [r3, #8]
 8000974:	4057      	eors	r7, r2
 8000976:	68ca      	ldr	r2, [r1, #12]
 8000978:	68d9      	ldr	r1, [r3, #12]
 800097a:	08ed      	lsrs	r5, r5, #3
 800097c:	1ced      	adds	r5, r5, #3
 800097e:	ea81 0e02 	eor.w	lr, r1, r2
 8000982:	4aa6      	ldr	r2, [pc, #664]	; (8000c1c <cmox_aesFast_encrypt+0x2c4>)
 8000984:	9500      	str	r5, [sp, #0]
 8000986:	4621      	mov	r1, r4
 8000988:	e059      	b.n	8000a3e <cmox_aesFast_encrypt+0xe6>
 800098a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800098c:	f852 4020 	ldr.w	r4, [r2, r0, lsl #2]
 8000990:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8000994:	f852 c02a 	ldr.w	ip, [r2, sl, lsl #2]
 8000998:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800099c:	f852 7027 	ldr.w	r7, [r2, r7, lsl #2]
 80009a0:	ea4f 2034 	mov.w	r0, r4, ror #8
 80009a4:	f852 4028 	ldr.w	r4, [r2, r8, lsl #2]
 80009a8:	4060      	eors	r0, r4
 80009aa:	ea80 403c 	eor.w	r0, r0, ip, ror #16
 80009ae:	ea90 6031 	eors.w	r0, r0, r1, ror #24
 80009b2:	6819      	ldr	r1, [r3, #0]
 80009b4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80009b8:	685c      	ldr	r4, [r3, #4]
 80009ba:	4048      	eors	r0, r1
 80009bc:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 80009c0:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 80009c4:	f852 e029 	ldr.w	lr, [r2, r9, lsl #2]
 80009c8:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80009cc:	ea97 2131 	eors.w	r1, r7, r1, ror #8
 80009d0:	ea81 413c 	eor.w	r1, r1, ip, ror #16
 80009d4:	ea81 613e 	eor.w	r1, r1, lr, ror #24
 80009d8:	f8dd e01c 	ldr.w	lr, [sp, #28]
 80009dc:	9f08      	ldr	r7, [sp, #32]
 80009de:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 80009e2:	f8dd e018 	ldr.w	lr, [sp, #24]
 80009e6:	4061      	eors	r1, r4
 80009e8:	f852 4027 	ldr.w	r4, [r2, r7, lsl #2]
 80009ec:	ea4f 2734 	mov.w	r7, r4, ror #8
 80009f0:	f852 402e 	ldr.w	r4, [r2, lr, lsl #2]
 80009f4:	ea4f 6e34 	mov.w	lr, r4, ror #24
 80009f8:	f852 4029 	ldr.w	r4, [r2, r9, lsl #2]
 80009fc:	4067      	eors	r7, r4
 80009fe:	ea87 473c 	eor.w	r7, r7, ip, ror #16
 8000a02:	689c      	ldr	r4, [r3, #8]
 8000a04:	ea8e 0707 	eor.w	r7, lr, r7
 8000a08:	f8dd e010 	ldr.w	lr, [sp, #16]
 8000a0c:	4067      	eors	r7, r4
 8000a0e:	f852 402e 	ldr.w	r4, [r2, lr, lsl #2]
 8000a12:	ea4f 2e34 	mov.w	lr, r4, ror #8
 8000a16:	9c03      	ldr	r4, [sp, #12]
 8000a18:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 8000a1c:	ea4f 4435 	mov.w	r4, r5, ror #16
 8000a20:	9d02      	ldr	r5, [sp, #8]
 8000a22:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
 8000a26:	ea4f 6536 	mov.w	r5, r6, ror #24
 8000a2a:	9e01      	ldr	r6, [sp, #4]
 8000a2c:	f852 6026 	ldr.w	r6, [r2, r6, lsl #2]
 8000a30:	ea8e 0606 	eor.w	r6, lr, r6
 8000a34:	4074      	eors	r4, r6
 8000a36:	4065      	eors	r5, r4
 8000a38:	68dc      	ldr	r4, [r3, #12]
 8000a3a:	ea84 0e05 	eor.w	lr, r4, r5
 8000a3e:	020d      	lsls	r5, r1, #8
 8000a40:	fa5f f88e 	uxtb.w	r8, lr
 8000a44:	0e2d      	lsrs	r5, r5, #24
 8000a46:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
 8000a4a:	043c      	lsls	r4, r7, #16
 8000a4c:	ea4f 6b10 	mov.w	fp, r0, lsr #24
 8000a50:	ea4f 2936 	mov.w	r9, r6, ror #8
 8000a54:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8000a58:	f852 4028 	ldr.w	r4, [r2, r8, lsl #2]
 8000a5c:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 8000a60:	691d      	ldr	r5, [r3, #16]
 8000a62:	ea4f 6834 	mov.w	r8, r4, ror #24
 8000a66:	f852 402b 	ldr.w	r4, [r2, fp, lsl #2]
 8000a6a:	ea89 0404 	eor.w	r4, r9, r4
 8000a6e:	ea84 4436 	eor.w	r4, r4, r6, ror #16
 8000a72:	ea88 0404 	eor.w	r4, r8, r4
 8000a76:	406c      	eors	r4, r5
 8000a78:	023d      	lsls	r5, r7, #8
 8000a7a:	ea4f 6815 	mov.w	r8, r5, lsr #24
 8000a7e:	ea4f 450e 	mov.w	r5, lr, lsl #16
 8000a82:	ea4f 6c15 	mov.w	ip, r5, lsr #24
 8000a86:	f852 a028 	ldr.w	sl, [r2, r8, lsl #2]
 8000a8a:	f852 502c 	ldr.w	r5, [r2, ip, lsl #2]
 8000a8e:	ea4f 4c35 	mov.w	ip, r5, ror #16
 8000a92:	fa5f f880 	uxtb.w	r8, r0
 8000a96:	f852 5028 	ldr.w	r5, [r2, r8, lsl #2]
 8000a9a:	ea4f 6835 	mov.w	r8, r5, ror #24
 8000a9e:	ea4f 6b11 	mov.w	fp, r1, lsr #24
 8000aa2:	f852 502b 	ldr.w	r5, [r2, fp, lsl #2]
 8000aa6:	695e      	ldr	r6, [r3, #20]
 8000aa8:	ea85 253a 	eor.w	r5, r5, sl, ror #8
 8000aac:	ea8c 0505 	eor.w	r5, ip, r5
 8000ab0:	ea88 0505 	eor.w	r5, r8, r5
 8000ab4:	4075      	eors	r5, r6
 8000ab6:	ea4f 260e 	mov.w	r6, lr, lsl #8
 8000aba:	ea4f 6816 	mov.w	r8, r6, lsr #24
 8000abe:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
 8000ac2:	0406      	lsls	r6, r0, #16
 8000ac4:	ea4f 6c16 	mov.w	ip, r6, lsr #24
 8000ac8:	f852 802c 	ldr.w	r8, [r2, ip, lsl #2]
 8000acc:	ea4f 4838 	mov.w	r8, r8, ror #16
 8000ad0:	f8cd 8004 	str.w	r8, [sp, #4]
 8000ad4:	fa5f fc81 	uxtb.w	ip, r1
 8000ad8:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 8000adc:	ea4f 6c36 	mov.w	ip, r6, ror #24
 8000ae0:	ea4f 6817 	mov.w	r8, r7, lsr #24
 8000ae4:	f852 6028 	ldr.w	r6, [r2, r8, lsl #2]
 8000ae8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8000aec:	ea86 263b 	eor.w	r6, r6, fp, ror #8
 8000af0:	ea88 0606 	eor.w	r6, r8, r6
 8000af4:	ea8c 0606 	eor.w	r6, ip, r6
 8000af8:	0409      	lsls	r1, r1, #16
 8000afa:	f8d3 c018 	ldr.w	ip, [r3, #24]
 8000afe:	0e09      	lsrs	r1, r1, #24
 8000b00:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8000b04:	ea8c 0606 	eor.w	r6, ip, r6
 8000b08:	0200      	lsls	r0, r0, #8
 8000b0a:	0e00      	lsrs	r0, r0, #24
 8000b0c:	ea4f 4c31 	mov.w	ip, r1, ror #16
 8000b10:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 8000b14:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000b18:	f852 102e 	ldr.w	r1, [r2, lr, lsl #2]
 8000b1c:	b2ff      	uxtb	r7, r7
 8000b1e:	f852 7027 	ldr.w	r7, [r2, r7, lsl #2]
 8000b22:	ea91 2030 	eors.w	r0, r1, r0, ror #8
 8000b26:	ea8c 0100 	eor.w	r1, ip, r0
 8000b2a:	69d8      	ldr	r0, [r3, #28]
 8000b2c:	ea91 6137 	eors.w	r1, r1, r7, ror #24
 8000b30:	9f00      	ldr	r7, [sp, #0]
 8000b32:	4041      	eors	r1, r0
 8000b34:	1e7f      	subs	r7, r7, #1
 8000b36:	9700      	str	r7, [sp, #0]
 8000b38:	0e08      	lsrs	r0, r1, #24
 8000b3a:	042f      	lsls	r7, r5, #16
 8000b3c:	9001      	str	r0, [sp, #4]
 8000b3e:	0e3f      	lsrs	r7, r7, #24
 8000b40:	0220      	lsls	r0, r4, #8
 8000b42:	9703      	str	r7, [sp, #12]
 8000b44:	0e00      	lsrs	r0, r0, #24
 8000b46:	9004      	str	r0, [sp, #16]
 8000b48:	0e37      	lsrs	r7, r6, #24
 8000b4a:	0420      	lsls	r0, r4, #16
 8000b4c:	9705      	str	r7, [sp, #20]
 8000b4e:	0e00      	lsrs	r0, r0, #24
 8000b50:	020f      	lsls	r7, r1, #8
 8000b52:	9007      	str	r0, [sp, #28]
 8000b54:	0e3f      	lsrs	r7, r7, #24
 8000b56:	0408      	lsls	r0, r1, #16
 8000b58:	ea4f 6e10 	mov.w	lr, r0, lsr #24
 8000b5c:	0230      	lsls	r0, r6, #8
 8000b5e:	0e00      	lsrs	r0, r0, #24
 8000b60:	9708      	str	r7, [sp, #32]
 8000b62:	9009      	str	r0, [sp, #36]	; 0x24
 8000b64:	3320      	adds	r3, #32
 8000b66:	0430      	lsls	r0, r6, #16
 8000b68:	0e00      	lsrs	r0, r0, #24
 8000b6a:	900a      	str	r0, [sp, #40]	; 0x28
 8000b6c:	0e2f      	lsrs	r7, r5, #24
 8000b6e:	0228      	lsls	r0, r5, #8
 8000b70:	0e00      	lsrs	r0, r0, #24
 8000b72:	900b      	str	r0, [sp, #44]	; 0x2c
 8000b74:	ea4f 6814 	mov.w	r8, r4, lsr #24
 8000b78:	b2f0      	uxtb	r0, r6
 8000b7a:	9002      	str	r0, [sp, #8]
 8000b7c:	fa5f f984 	uxtb.w	r9, r4
 8000b80:	b2e8      	uxtb	r0, r5
 8000b82:	9006      	str	r0, [sp, #24]
 8000b84:	b2c9      	uxtb	r1, r1
 8000b86:	9800      	ldr	r0, [sp, #0]
 8000b88:	2800      	cmp	r0, #0
 8000b8a:	f47f aefe 	bne.w	800098a <cmox_aesFast_encrypt+0x32>
 8000b8e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8000b90:	4c23      	ldr	r4, [pc, #140]	; (8000c20 <cmox_aesFast_encrypt+0x2c8>)
 8000b92:	5d66      	ldrb	r6, [r4, r5]
 8000b94:	f814 0008 	ldrb.w	r0, [r4, r8]
 8000b98:	5c61      	ldrb	r1, [r4, r1]
 8000b9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8000b9c:	0436      	lsls	r6, r6, #16
 8000b9e:	ea46 6600 	orr.w	r6, r6, r0, lsl #24
 8000ba2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8000ba4:	5c25      	ldrb	r5, [r4, r0]
 8000ba6:	6818      	ldr	r0, [r3, #0]
 8000ba8:	ea46 2605 	orr.w	r6, r6, r5, lsl #8
 8000bac:	430e      	orrs	r6, r1
 8000bae:	4046      	eors	r6, r0
 8000bb0:	6016      	str	r6, [r2, #0]
 8000bb2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000bb4:	5c26      	ldrb	r6, [r4, r0]
 8000bb6:	5de5      	ldrb	r5, [r4, r7]
 8000bb8:	f814 1009 	ldrb.w	r1, [r4, r9]
 8000bbc:	6858      	ldr	r0, [r3, #4]
 8000bbe:	0436      	lsls	r6, r6, #16
 8000bc0:	ea46 6605 	orr.w	r6, r6, r5, lsl #24
 8000bc4:	f814 500e 	ldrb.w	r5, [r4, lr]
 8000bc8:	ea46 2605 	orr.w	r6, r6, r5, lsl #8
 8000bcc:	430e      	orrs	r6, r1
 8000bce:	4046      	eors	r6, r0
 8000bd0:	6056      	str	r6, [r2, #4]
 8000bd2:	9905      	ldr	r1, [sp, #20]
 8000bd4:	5c60      	ldrb	r0, [r4, r1]
 8000bd6:	9908      	ldr	r1, [sp, #32]
 8000bd8:	5c65      	ldrb	r5, [r4, r1]
 8000bda:	9e06      	ldr	r6, [sp, #24]
 8000bdc:	042d      	lsls	r5, r5, #16
 8000bde:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
 8000be2:	9807      	ldr	r0, [sp, #28]
 8000be4:	5c21      	ldrb	r1, [r4, r0]
 8000be6:	6898      	ldr	r0, [r3, #8]
 8000be8:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 8000bec:	5da1      	ldrb	r1, [r4, r6]
 8000bee:	430d      	orrs	r5, r1
 8000bf0:	4045      	eors	r5, r0
 8000bf2:	6095      	str	r5, [r2, #8]
 8000bf4:	9901      	ldr	r1, [sp, #4]
 8000bf6:	5c60      	ldrb	r0, [r4, r1]
 8000bf8:	9904      	ldr	r1, [sp, #16]
 8000bfa:	5c65      	ldrb	r5, [r4, r1]
 8000bfc:	9e02      	ldr	r6, [sp, #8]
 8000bfe:	042d      	lsls	r5, r5, #16
 8000c00:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
 8000c04:	9803      	ldr	r0, [sp, #12]
 8000c06:	5c21      	ldrb	r1, [r4, r0]
 8000c08:	5da0      	ldrb	r0, [r4, r6]
 8000c0a:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 8000c0e:	68d9      	ldr	r1, [r3, #12]
 8000c10:	4305      	orrs	r5, r0
 8000c12:	404d      	eors	r5, r1
 8000c14:	60d5      	str	r5, [r2, #12]
 8000c16:	b00d      	add	sp, #52	; 0x34
 8000c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c1c:	08004b04 	.word	0x08004b04
 8000c20:	08004f04 	.word	0x08004f04

08000c24 <cmox_cipherMode_setKey>:
 8000c24:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c28:	b08c      	sub	sp, #48	; 0x30
 8000c2a:	4692      	mov	sl, r2
 8000c2c:	f1ba 0f10 	cmp.w	sl, #16
 8000c30:	4ae7      	ldr	r2, [pc, #924]	; (8000fd0 <cmox_cipherMode_setKey+0x3ac>)
 8000c32:	4be8      	ldr	r3, [pc, #928]	; (8000fd4 <cmox_cipherMode_setKey+0x3b0>)
 8000c34:	4de8      	ldr	r5, [pc, #928]	; (8000fd8 <cmox_cipherMode_setKey+0x3b4>)
 8000c36:	f8df 83a4 	ldr.w	r8, [pc, #932]	; 8000fdc <cmox_cipherMode_setKey+0x3b8>
 8000c3a:	4ee9      	ldr	r6, [pc, #932]	; (8000fe0 <cmox_cipherMode_setKey+0x3bc>)
 8000c3c:	f8df b3a4 	ldr.w	fp, [pc, #932]	; 8000fe4 <cmox_cipherMode_setKey+0x3c0>
 8000c40:	f10d 0c04 	add.w	ip, sp, #4
 8000c44:	d008      	beq.n	8000c58 <cmox_cipherMode_setKey+0x34>
 8000c46:	f1ba 0f18 	cmp.w	sl, #24
 8000c4a:	f000 8092 	beq.w	8000d72 <cmox_cipherMode_setKey+0x14e>
 8000c4e:	f1ba 0f20 	cmp.w	sl, #32
 8000c52:	f000 8118 	beq.w	8000e86 <cmox_cipherMode_setKey+0x262>
 8000c56:	e1a8      	b.n	8000faa <cmox_cipherMode_setKey+0x386>
 8000c58:	e9db 0400 	ldrd	r0, r4, [fp]
 8000c5c:	f10d 0e24 	add.w	lr, sp, #36	; 0x24
 8000c60:	4fe1      	ldr	r7, [pc, #900]	; (8000fe8 <cmox_cipherMode_setKey+0x3c4>)
 8000c62:	e9ce 0400 	strd	r0, r4, [lr]
 8000c66:	7838      	ldrb	r0, [r7, #0]
 8000c68:	2800      	cmp	r0, #0
 8000c6a:	bf0c      	ite	eq
 8000c6c:	f04f 0900 	moveq.w	r9, #0
 8000c70:	f04f 0904 	movne.w	r9, #4
 8000c74:	f856 4009 	ldr.w	r4, [r6, r9]
 8000c78:	f85e 7009 	ldr.w	r7, [lr, r9]
 8000c7c:	443c      	add	r4, r7
 8000c7e:	6023      	str	r3, [r4, #0]
 8000c80:	2301      	movs	r3, #1
 8000c82:	6827      	ldr	r7, [r4, #0]
 8000c84:	60a3      	str	r3, [r4, #8]
 8000c86:	f8d6 9000 	ldr.w	r9, [r6]
 8000c8a:	6873      	ldr	r3, [r6, #4]
 8000c8c:	7b8c      	ldrb	r4, [r1, #14]
 8000c8e:	9400      	str	r4, [sp, #0]
 8000c90:	405f      	eors	r7, r3
 8000c92:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8000c94:	407c      	eors	r4, r7
 8000c96:	f8de 7004 	ldr.w	r7, [lr, #4]
 8000c9a:	ea87 0709 	eor.w	r7, r7, r9
 8000c9e:	f084 0404 	eor.w	r4, r4, #4
 8000ca2:	f087 0efc 	eor.w	lr, r7, #252	; 0xfc
 8000ca6:	4474      	add	r4, lr
 8000ca8:	9f00      	ldr	r7, [sp, #0]
 8000caa:	f084 0e52 	eor.w	lr, r4, #82	; 0x52
 8000cae:	44be      	add	lr, r7
 8000cb0:	f88c e00e 	strb.w	lr, [ip, #14]
 8000cb4:	f04f 0e01 	mov.w	lr, #1
 8000cb8:	f811 400e 	ldrb.w	r4, [r1, lr]
 8000cbc:	f80c 400e 	strb.w	r4, [ip, lr]
 8000cc0:	f10e 0e01 	add.w	lr, lr, #1
 8000cc4:	f1be 0f0e 	cmp.w	lr, #14
 8000cc8:	d3f6      	bcc.n	8000cb8 <cmox_cipherMode_setKey+0x94>
 8000cca:	e9db 4700 	ldrd	r4, r7, [fp]
 8000cce:	f10d 0e24 	add.w	lr, sp, #36	; 0x24
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	e9ce 4700 	strd	r4, r7, [lr]
 8000cd8:	bf0c      	ite	eq
 8000cda:	2700      	moveq	r7, #0
 8000cdc:	2704      	movne	r7, #4
 8000cde:	463c      	mov	r4, r7
 8000ce0:	59f7      	ldr	r7, [r6, r7]
 8000ce2:	f85e 4004 	ldr.w	r4, [lr, r4]
 8000ce6:	19e4      	adds	r4, r4, r7
 8000ce8:	2701      	movs	r7, #1
 8000cea:	f8c4 8000 	str.w	r8, [r4]
 8000cee:	2800      	cmp	r0, #0
 8000cf0:	f8d4 8000 	ldr.w	r8, [r4]
 8000cf4:	60a7      	str	r7, [r4, #8]
 8000cf6:	ea83 0808 	eor.w	r8, r3, r8
 8000cfa:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8000cfc:	780f      	ldrb	r7, [r1, #0]
 8000cfe:	ea84 0408 	eor.w	r4, r4, r8
 8000d02:	f084 0804 	eor.w	r8, r4, #4
 8000d06:	f8de 4004 	ldr.w	r4, [lr, #4]
 8000d0a:	ea84 0409 	eor.w	r4, r4, r9
 8000d0e:	f084 04fc 	eor.w	r4, r4, #252	; 0xfc
 8000d12:	4444      	add	r4, r8
 8000d14:	f084 080b 	eor.w	r8, r4, #11
 8000d18:	e9db 4e00 	ldrd	r4, lr, [fp]
 8000d1c:	44b8      	add	r8, r7
 8000d1e:	af09      	add	r7, sp, #36	; 0x24
 8000d20:	f88d 8004 	strb.w	r8, [sp, #4]
 8000d24:	e9c7 4e00 	strd	r4, lr, [r7]
 8000d28:	bf0e      	itee	eq
 8000d2a:	f04f 0e00 	moveq.w	lr, #0
 8000d2e:	2004      	movne	r0, #4
 8000d30:	4686      	movne	lr, r0
 8000d32:	ac09      	add	r4, sp, #36	; 0x24
 8000d34:	5836      	ldr	r6, [r6, r0]
 8000d36:	f854 000e 	ldr.w	r0, [r4, lr]
 8000d3a:	1986      	adds	r6, r0, r6
 8000d3c:	6035      	str	r5, [r6, #0]
 8000d3e:	2501      	movs	r5, #1
 8000d40:	6830      	ldr	r0, [r6, #0]
 8000d42:	60b5      	str	r5, [r6, #8]
 8000d44:	4043      	eors	r3, r0
 8000d46:	7bce      	ldrb	r6, [r1, #15]
 8000d48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8000d4a:	6860      	ldr	r0, [r4, #4]
 8000d4c:	404b      	eors	r3, r1
 8000d4e:	ea80 0009 	eor.w	r0, r0, r9
 8000d52:	f083 0304 	eor.w	r3, r3, #4
 8000d56:	f080 00fc 	eor.w	r0, r0, #252	; 0xfc
 8000d5a:	4403      	add	r3, r0
 8000d5c:	f083 0385 	eor.w	r3, r3, #133	; 0x85
 8000d60:	199b      	adds	r3, r3, r6
 8000d62:	f88c 300f 	strb.w	r3, [ip, #15]
 8000d66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8000d68:	7a28      	ldrb	r0, [r5, #8]
 8000d6a:	07c1      	lsls	r1, r0, #31
 8000d6c:	f100 811f 	bmi.w	8000fae <cmox_cipherMode_setKey+0x38a>
 8000d70:	e11b      	b.n	8000faa <cmox_cipherMode_setKey+0x386>
 8000d72:	e9db e900 	ldrd	lr, r9, [fp]
 8000d76:	a809      	add	r0, sp, #36	; 0x24
 8000d78:	4c9b      	ldr	r4, [pc, #620]	; (8000fe8 <cmox_cipherMode_setKey+0x3c4>)
 8000d7a:	e9c0 e900 	strd	lr, r9, [r0]
 8000d7e:	7820      	ldrb	r0, [r4, #0]
 8000d80:	2800      	cmp	r0, #0
 8000d82:	bf0c      	ite	eq
 8000d84:	f04f 0900 	moveq.w	r9, #0
 8000d88:	f04f 0904 	movne.w	r9, #4
 8000d8c:	f10d 0e24 	add.w	lr, sp, #36	; 0x24
 8000d90:	f856 4009 	ldr.w	r4, [r6, r9]
 8000d94:	f85e 7009 	ldr.w	r7, [lr, r9]
 8000d98:	443c      	add	r4, r7
 8000d9a:	6025      	str	r5, [r4, #0]
 8000d9c:	2501      	movs	r5, #1
 8000d9e:	6827      	ldr	r7, [r4, #0]
 8000da0:	60a5      	str	r5, [r4, #8]
 8000da2:	f8d6 9000 	ldr.w	r9, [r6]
 8000da6:	6875      	ldr	r5, [r6, #4]
 8000da8:	7b8c      	ldrb	r4, [r1, #14]
 8000daa:	9400      	str	r4, [sp, #0]
 8000dac:	406f      	eors	r7, r5
 8000dae:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8000db0:	407c      	eors	r4, r7
 8000db2:	f8de 7004 	ldr.w	r7, [lr, #4]
 8000db6:	ea87 0709 	eor.w	r7, r7, r9
 8000dba:	f084 0404 	eor.w	r4, r4, #4
 8000dbe:	f087 0efc 	eor.w	lr, r7, #252	; 0xfc
 8000dc2:	4474      	add	r4, lr
 8000dc4:	9f00      	ldr	r7, [sp, #0]
 8000dc6:	f084 0e85 	eor.w	lr, r4, #133	; 0x85
 8000dca:	44be      	add	lr, r7
 8000dcc:	f88c e00e 	strb.w	lr, [ip, #14]
 8000dd0:	f04f 0e01 	mov.w	lr, #1
 8000dd4:	f811 400e 	ldrb.w	r4, [r1, lr]
 8000dd8:	f80c 400e 	strb.w	r4, [ip, lr]
 8000ddc:	f10e 0e01 	add.w	lr, lr, #1
 8000de0:	f1be 0f0e 	cmp.w	lr, #14
 8000de4:	d3f6      	bcc.n	8000dd4 <cmox_cipherMode_setKey+0x1b0>
 8000de6:	e9db 4700 	ldrd	r4, r7, [fp]
 8000dea:	f10d 0e24 	add.w	lr, sp, #36	; 0x24
 8000dee:	2800      	cmp	r0, #0
 8000df0:	e9ce 4700 	strd	r4, r7, [lr]
 8000df4:	bf0c      	ite	eq
 8000df6:	2700      	moveq	r7, #0
 8000df8:	2704      	movne	r7, #4
 8000dfa:	463c      	mov	r4, r7
 8000dfc:	59f7      	ldr	r7, [r6, r7]
 8000dfe:	f85e 4004 	ldr.w	r4, [lr, r4]
 8000e02:	19e4      	adds	r4, r4, r7
 8000e04:	6023      	str	r3, [r4, #0]
 8000e06:	2301      	movs	r3, #1
 8000e08:	6827      	ldr	r7, [r4, #0]
 8000e0a:	60a3      	str	r3, [r4, #8]
 8000e0c:	406f      	eors	r7, r5
 8000e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000e10:	780c      	ldrb	r4, [r1, #0]
 8000e12:	405f      	eors	r7, r3
 8000e14:	f8de 3004 	ldr.w	r3, [lr, #4]
 8000e18:	ea83 0309 	eor.w	r3, r3, r9
 8000e1c:	f087 0704 	eor.w	r7, r7, #4
 8000e20:	f083 03fc 	eor.w	r3, r3, #252	; 0xfc
 8000e24:	441f      	add	r7, r3
 8000e26:	f087 0752 	eor.w	r7, r7, #82	; 0x52
 8000e2a:	193f      	adds	r7, r7, r4
 8000e2c:	f88d 7004 	strb.w	r7, [sp, #4]
 8000e30:	ac09      	add	r4, sp, #36	; 0x24
 8000e32:	e9db 7300 	ldrd	r7, r3, [fp]
 8000e36:	e9c4 7300 	strd	r7, r3, [r4]
 8000e3a:	2800      	cmp	r0, #0
 8000e3c:	bf0e      	itee	eq
 8000e3e:	2300      	moveq	r3, #0
 8000e40:	2004      	movne	r0, #4
 8000e42:	2304      	movne	r3, #4
 8000e44:	5836      	ldr	r6, [r6, r0]
 8000e46:	58e0      	ldr	r0, [r4, r3]
 8000e48:	1986      	adds	r6, r0, r6
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	f8c6 8000 	str.w	r8, [r6]
 8000e50:	6830      	ldr	r0, [r6, #0]
 8000e52:	60b3      	str	r3, [r6, #8]
 8000e54:	4045      	eors	r5, r0
 8000e56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000e58:	6860      	ldr	r0, [r4, #4]
 8000e5a:	405d      	eors	r5, r3
 8000e5c:	ea80 0009 	eor.w	r0, r0, r9
 8000e60:	f085 0504 	eor.w	r5, r5, #4
 8000e64:	f080 00fc 	eor.w	r0, r0, #252	; 0xfc
 8000e68:	7bce      	ldrb	r6, [r1, #15]
 8000e6a:	4405      	add	r5, r0
 8000e6c:	f085 050b 	eor.w	r5, r5, #11
 8000e70:	19ad      	adds	r5, r5, r6
 8000e72:	f88c 500f 	strb.w	r5, [ip, #15]
 8000e76:	2010      	movs	r0, #16
 8000e78:	5c0b      	ldrb	r3, [r1, r0]
 8000e7a:	f80c 3000 	strb.w	r3, [ip, r0]
 8000e7e:	1c40      	adds	r0, r0, #1
 8000e80:	2818      	cmp	r0, #24
 8000e82:	d3f9      	bcc.n	8000e78 <cmox_cipherMode_setKey+0x254>
 8000e84:	e76f      	b.n	8000d66 <cmox_cipherMode_setKey+0x142>
 8000e86:	e9db e900 	ldrd	lr, r9, [fp]
 8000e8a:	a809      	add	r0, sp, #36	; 0x24
 8000e8c:	4c56      	ldr	r4, [pc, #344]	; (8000fe8 <cmox_cipherMode_setKey+0x3c4>)
 8000e8e:	e9c0 e900 	strd	lr, r9, [r0]
 8000e92:	7820      	ldrb	r0, [r4, #0]
 8000e94:	2800      	cmp	r0, #0
 8000e96:	bf0c      	ite	eq
 8000e98:	f04f 0900 	moveq.w	r9, #0
 8000e9c:	f04f 0904 	movne.w	r9, #4
 8000ea0:	f10d 0e24 	add.w	lr, sp, #36	; 0x24
 8000ea4:	f856 4009 	ldr.w	r4, [r6, r9]
 8000ea8:	f85e 7009 	ldr.w	r7, [lr, r9]
 8000eac:	443c      	add	r4, r7
 8000eae:	f8c4 8000 	str.w	r8, [r4]
 8000eb2:	f04f 0801 	mov.w	r8, #1
 8000eb6:	6827      	ldr	r7, [r4, #0]
 8000eb8:	f8c4 8008 	str.w	r8, [r4, #8]
 8000ebc:	f8d6 9000 	ldr.w	r9, [r6]
 8000ec0:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8000ec4:	7fcc      	ldrb	r4, [r1, #31]
 8000ec6:	9400      	str	r4, [sp, #0]
 8000ec8:	ea88 0707 	eor.w	r7, r8, r7
 8000ecc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8000ece:	407c      	eors	r4, r7
 8000ed0:	f8de 7004 	ldr.w	r7, [lr, #4]
 8000ed4:	ea87 0709 	eor.w	r7, r7, r9
 8000ed8:	f084 0404 	eor.w	r4, r4, #4
 8000edc:	f087 0efc 	eor.w	lr, r7, #252	; 0xfc
 8000ee0:	4474      	add	r4, lr
 8000ee2:	9f00      	ldr	r7, [sp, #0]
 8000ee4:	f084 0e0b 	eor.w	lr, r4, #11
 8000ee8:	44be      	add	lr, r7
 8000eea:	f88c e01f 	strb.w	lr, [ip, #31]
 8000eee:	f04f 0e00 	mov.w	lr, #0
 8000ef2:	f811 400e 	ldrb.w	r4, [r1, lr]
 8000ef6:	f80c 400e 	strb.w	r4, [ip, lr]
 8000efa:	f10e 0e01 	add.w	lr, lr, #1
 8000efe:	f1be 0f10 	cmp.w	lr, #16
 8000f02:	d3f6      	bcc.n	8000ef2 <cmox_cipherMode_setKey+0x2ce>
 8000f04:	e9db 4700 	ldrd	r4, r7, [fp]
 8000f08:	f10d 0e24 	add.w	lr, sp, #36	; 0x24
 8000f0c:	2800      	cmp	r0, #0
 8000f0e:	e9ce 4700 	strd	r4, r7, [lr]
 8000f12:	bf0c      	ite	eq
 8000f14:	2700      	moveq	r7, #0
 8000f16:	2704      	movne	r7, #4
 8000f18:	463c      	mov	r4, r7
 8000f1a:	59f7      	ldr	r7, [r6, r7]
 8000f1c:	f85e 4004 	ldr.w	r4, [lr, r4]
 8000f20:	19e4      	adds	r4, r4, r7
 8000f22:	6025      	str	r5, [r4, #0]
 8000f24:	2501      	movs	r5, #1
 8000f26:	6827      	ldr	r7, [r4, #0]
 8000f28:	60a5      	str	r5, [r4, #8]
 8000f2a:	ea88 0707 	eor.w	r7, r8, r7
 8000f2e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8000f30:	7c4c      	ldrb	r4, [r1, #17]
 8000f32:	406f      	eors	r7, r5
 8000f34:	f8de 5004 	ldr.w	r5, [lr, #4]
 8000f38:	ea85 0509 	eor.w	r5, r5, r9
 8000f3c:	f087 0704 	eor.w	r7, r7, #4
 8000f40:	f085 05fc 	eor.w	r5, r5, #252	; 0xfc
 8000f44:	442f      	add	r7, r5
 8000f46:	f087 0785 	eor.w	r7, r7, #133	; 0x85
 8000f4a:	193f      	adds	r7, r7, r4
 8000f4c:	f88c 7011 	strb.w	r7, [ip, #17]
 8000f50:	ad09      	add	r5, sp, #36	; 0x24
 8000f52:	e9db 4700 	ldrd	r4, r7, [fp]
 8000f56:	e9c5 4700 	strd	r4, r7, [r5]
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	bf0e      	itee	eq
 8000f5e:	f04f 0b00 	moveq.w	fp, #0
 8000f62:	2004      	movne	r0, #4
 8000f64:	4683      	movne	fp, r0
 8000f66:	5836      	ldr	r6, [r6, r0]
 8000f68:	f855 000b 	ldr.w	r0, [r5, fp]
 8000f6c:	1986      	adds	r6, r0, r6
 8000f6e:	6033      	str	r3, [r6, #0]
 8000f70:	2301      	movs	r3, #1
 8000f72:	6830      	ldr	r0, [r6, #0]
 8000f74:	60b3      	str	r3, [r6, #8]
 8000f76:	ea88 0000 	eor.w	r0, r8, r0
 8000f7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000f7c:	7c0e      	ldrb	r6, [r1, #16]
 8000f7e:	4058      	eors	r0, r3
 8000f80:	f080 0804 	eor.w	r8, r0, #4
 8000f84:	6868      	ldr	r0, [r5, #4]
 8000f86:	ea80 0009 	eor.w	r0, r0, r9
 8000f8a:	f080 00fc 	eor.w	r0, r0, #252	; 0xfc
 8000f8e:	4440      	add	r0, r8
 8000f90:	f080 0852 	eor.w	r8, r0, #82	; 0x52
 8000f94:	44b0      	add	r8, r6
 8000f96:	f88c 8010 	strb.w	r8, [ip, #16]
 8000f9a:	2012      	movs	r0, #18
 8000f9c:	5c0b      	ldrb	r3, [r1, r0]
 8000f9e:	f80c 3000 	strb.w	r3, [ip, r0]
 8000fa2:	1c40      	adds	r0, r0, #1
 8000fa4:	281f      	cmp	r0, #31
 8000fa6:	d3f9      	bcc.n	8000f9c <cmox_cipherMode_setKey+0x378>
 8000fa8:	e6dd      	b.n	8000d66 <cmox_cipherMode_setKey+0x142>
 8000faa:	4610      	mov	r0, r2
 8000fac:	e00d      	b.n	8000fca <cmox_cipherMode_setKey+0x3a6>
 8000fae:	682b      	ldr	r3, [r5, #0]
 8000fb0:	685e      	ldr	r6, [r3, #4]
 8000fb2:	4652      	mov	r2, sl
 8000fb4:	a901      	add	r1, sp, #4
 8000fb6:	4628      	mov	r0, r5
 8000fb8:	47b0      	blx	r6
 8000fba:	68a8      	ldr	r0, [r5, #8]
 8000fbc:	f8c5 a004 	str.w	sl, [r5, #4]
 8000fc0:	f040 0004 	orr.w	r0, r0, #4
 8000fc4:	60a8      	str	r0, [r5, #8]
 8000fc6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000fca:	b00d      	add	sp, #52	; 0x34
 8000fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000fd0:	00010003 	.word	0x00010003
 8000fd4:	f78e2254 	.word	0xf78e2254
 8000fd8:	2e8f137d 	.word	0x2e8f137d
 8000fdc:	910e0ba4 	.word	0x910e0ba4
 8000fe0:	08004a68 	.word	0x08004a68
 8000fe4:	08000fec 	.word	0x08000fec
 8000fe8:	20000090 	.word	0x20000090
 8000fec:	0101b004 	.word	0x0101b004
 8000ff0:	45011700 	.word	0x45011700

08000ff4 <convert_block_2_words>:
 8000ff4:	b530      	push	{r4, r5, lr}
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8000ffc:	785d      	ldrb	r5, [r3, #1]
 8000ffe:	781c      	ldrb	r4, [r3, #0]
 8001000:	042d      	lsls	r5, r5, #16
 8001002:	ea45 6504 	orr.w	r5, r5, r4, lsl #24
 8001006:	789c      	ldrb	r4, [r3, #2]
 8001008:	78db      	ldrb	r3, [r3, #3]
 800100a:	ea45 2504 	orr.w	r5, r5, r4, lsl #8
 800100e:	431d      	orrs	r5, r3
 8001010:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 8001014:	1c52      	adds	r2, r2, #1
 8001016:	2a04      	cmp	r2, #4
 8001018:	d3ee      	bcc.n	8000ff8 <convert_block_2_words+0x4>
 800101a:	bd30      	pop	{r4, r5, pc}

0800101c <xor_blocks>:
 800101c:	b510      	push	{r4, lr}
 800101e:	2200      	movs	r2, #0
 8001020:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8001024:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
 8001028:	4063      	eors	r3, r4
 800102a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800102e:	1c52      	adds	r2, r2, #1
 8001030:	2a04      	cmp	r2, #4
 8001032:	d3f5      	bcc.n	8001020 <xor_blocks+0x4>
 8001034:	bd10      	pop	{r4, pc}
	...

08001038 <cmox_aesSmall_keySchedule>:
 8001038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800103c:	f100 050c 	add.w	r5, r0, #12
 8001040:	2400      	movs	r4, #0
 8001042:	0892      	lsrs	r2, r2, #2
 8001044:	4b3d      	ldr	r3, [pc, #244]	; (800113c <cmox_aesSmall_keySchedule+0x104>)
 8001046:	2000      	movs	r0, #0
 8001048:	e005      	b.n	8001056 <cmox_aesSmall_keySchedule+0x1e>
 800104a:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800104e:	ba36      	rev	r6, r6
 8001050:	f845 6020 	str.w	r6, [r5, r0, lsl #2]
 8001054:	1c40      	adds	r0, r0, #1
 8001056:	4290      	cmp	r0, r2
 8001058:	d3f7      	bcc.n	800104a <cmox_aesSmall_keySchedule+0x12>
 800105a:	eb05 0882 	add.w	r8, r5, r2, lsl #2
 800105e:	4f38      	ldr	r7, [pc, #224]	; (8001140 <cmox_aesSmall_keySchedule+0x108>)
 8001060:	f858 0c04 	ldr.w	r0, [r8, #-4]
 8001064:	f8d5 c000 	ldr.w	ip, [r5]
 8001068:	0406      	lsls	r6, r0, #16
 800106a:	0201      	lsls	r1, r0, #8
 800106c:	0e36      	lsrs	r6, r6, #24
 800106e:	0e09      	lsrs	r1, r1, #24
 8001070:	5dbe      	ldrb	r6, [r7, r6]
 8001072:	5c79      	ldrb	r1, [r7, r1]
 8001074:	0436      	lsls	r6, r6, #16
 8001076:	ea46 6601 	orr.w	r6, r6, r1, lsl #24
 800107a:	b2c1      	uxtb	r1, r0
 800107c:	0e00      	lsrs	r0, r0, #24
 800107e:	5c79      	ldrb	r1, [r7, r1]
 8001080:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 8001084:	5c39      	ldrb	r1, [r7, r0]
 8001086:	ea41 0006 	orr.w	r0, r1, r6
 800108a:	4e2e      	ldr	r6, [pc, #184]	; (8001144 <cmox_aesSmall_keySchedule+0x10c>)
 800108c:	ea80 010c 	eor.w	r1, r0, ip
 8001090:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001094:	4048      	eors	r0, r1
 8001096:	f845 0022 	str.w	r0, [r5, r2, lsl #2]
 800109a:	1c64      	adds	r4, r4, #1
 800109c:	2001      	movs	r0, #1
 800109e:	1f2e      	subs	r6, r5, #4
 80010a0:	1881      	adds	r1, r0, r2
 80010a2:	f856 6021 	ldr.w	r6, [r6, r1, lsl #2]
 80010a6:	f855 c020 	ldr.w	ip, [r5, r0, lsl #2]
 80010aa:	ea8c 0606 	eor.w	r6, ip, r6
 80010ae:	1c40      	adds	r0, r0, #1
 80010b0:	f845 6021 	str.w	r6, [r5, r1, lsl #2]
 80010b4:	2804      	cmp	r0, #4
 80010b6:	d3f2      	bcc.n	800109e <cmox_aesSmall_keySchedule+0x66>
 80010b8:	2a04      	cmp	r2, #4
 80010ba:	d004      	beq.n	80010c6 <cmox_aesSmall_keySchedule+0x8e>
 80010bc:	2a06      	cmp	r2, #6
 80010be:	d00b      	beq.n	80010d8 <cmox_aesSmall_keySchedule+0xa0>
 80010c0:	2a08      	cmp	r2, #8
 80010c2:	d014      	beq.n	80010ee <cmox_aesSmall_keySchedule+0xb6>
 80010c4:	e037      	b.n	8001136 <cmox_aesSmall_keySchedule+0xfe>
 80010c6:	2c0a      	cmp	r4, #10
 80010c8:	d204      	bcs.n	80010d4 <cmox_aesSmall_keySchedule+0x9c>
 80010ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010ce:	d001      	beq.n	80010d4 <cmox_aesSmall_keySchedule+0x9c>
 80010d0:	4645      	mov	r5, r8
 80010d2:	e7c2      	b.n	800105a <cmox_aesSmall_keySchedule+0x22>
 80010d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010d8:	2c07      	cmp	r4, #7
 80010da:	d8fb      	bhi.n	80010d4 <cmox_aesSmall_keySchedule+0x9c>
 80010dc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 80010de:	6928      	ldr	r0, [r5, #16]
 80010e0:	4047      	eors	r7, r0
 80010e2:	62af      	str	r7, [r5, #40]	; 0x28
 80010e4:	6968      	ldr	r0, [r5, #20]
 80010e6:	ea80 0107 	eor.w	r1, r0, r7
 80010ea:	62e9      	str	r1, [r5, #44]	; 0x2c
 80010ec:	e7ed      	b.n	80010ca <cmox_aesSmall_keySchedule+0x92>
 80010ee:	2c07      	cmp	r4, #7
 80010f0:	d2f0      	bcs.n	80010d4 <cmox_aesSmall_keySchedule+0x9c>
 80010f2:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80010f4:	6929      	ldr	r1, [r5, #16]
 80010f6:	0e06      	lsrs	r6, r0, #24
 80010f8:	f817 e006 	ldrb.w	lr, [r7, r6]
 80010fc:	0206      	lsls	r6, r0, #8
 80010fe:	0e36      	lsrs	r6, r6, #24
 8001100:	5dbe      	ldrb	r6, [r7, r6]
 8001102:	0436      	lsls	r6, r6, #16
 8001104:	ea46 6c0e 	orr.w	ip, r6, lr, lsl #24
 8001108:	0406      	lsls	r6, r0, #16
 800110a:	ea4f 6e16 	mov.w	lr, r6, lsr #24
 800110e:	b2c0      	uxtb	r0, r0
 8001110:	f817 600e 	ldrb.w	r6, [r7, lr]
 8001114:	5c38      	ldrb	r0, [r7, r0]
 8001116:	ea4c 2606 	orr.w	r6, ip, r6, lsl #8
 800111a:	4330      	orrs	r0, r6
 800111c:	4041      	eors	r1, r0
 800111e:	6329      	str	r1, [r5, #48]	; 0x30
 8001120:	2005      	movs	r0, #5
 8001122:	eb05 0180 	add.w	r1, r5, r0, lsl #2
 8001126:	69cf      	ldr	r7, [r1, #28]
 8001128:	680e      	ldr	r6, [r1, #0]
 800112a:	1c40      	adds	r0, r0, #1
 800112c:	4077      	eors	r7, r6
 800112e:	2807      	cmp	r0, #7
 8001130:	620f      	str	r7, [r1, #32]
 8001132:	d9f6      	bls.n	8001122 <cmox_aesSmall_keySchedule+0xea>
 8001134:	e7c9      	b.n	80010ca <cmox_aesSmall_keySchedule+0x92>
 8001136:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 800113a:	e7c9      	b.n	80010d0 <cmox_aesSmall_keySchedule+0x98>
 800113c:	00010004 	.word	0x00010004
 8001140:	08004f04 	.word	0x08004f04
 8001144:	08004a80 	.word	0x08004a80

08001148 <__aeabi_memset>:
 8001148:	b470      	push	{r4, r5, r6}
 800114a:	0784      	lsls	r4, r0, #30
 800114c:	d046      	beq.n	80011dc <__aeabi_memset+0x94>
 800114e:	1e4c      	subs	r4, r1, #1
 8001150:	2900      	cmp	r1, #0
 8001152:	d041      	beq.n	80011d8 <__aeabi_memset+0x90>
 8001154:	b2d5      	uxtb	r5, r2
 8001156:	4603      	mov	r3, r0
 8001158:	e002      	b.n	8001160 <__aeabi_memset+0x18>
 800115a:	1e61      	subs	r1, r4, #1
 800115c:	b3e4      	cbz	r4, 80011d8 <__aeabi_memset+0x90>
 800115e:	460c      	mov	r4, r1
 8001160:	f803 5b01 	strb.w	r5, [r3], #1
 8001164:	0799      	lsls	r1, r3, #30
 8001166:	d1f8      	bne.n	800115a <__aeabi_memset+0x12>
 8001168:	2c03      	cmp	r4, #3
 800116a:	d92e      	bls.n	80011ca <__aeabi_memset+0x82>
 800116c:	b2d5      	uxtb	r5, r2
 800116e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8001172:	2c0f      	cmp	r4, #15
 8001174:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8001178:	d919      	bls.n	80011ae <__aeabi_memset+0x66>
 800117a:	4626      	mov	r6, r4
 800117c:	f103 0110 	add.w	r1, r3, #16
 8001180:	3e10      	subs	r6, #16
 8001182:	2e0f      	cmp	r6, #15
 8001184:	f841 5c10 	str.w	r5, [r1, #-16]
 8001188:	f841 5c0c 	str.w	r5, [r1, #-12]
 800118c:	f841 5c08 	str.w	r5, [r1, #-8]
 8001190:	f841 5c04 	str.w	r5, [r1, #-4]
 8001194:	f101 0110 	add.w	r1, r1, #16
 8001198:	d8f2      	bhi.n	8001180 <__aeabi_memset+0x38>
 800119a:	f1a4 0110 	sub.w	r1, r4, #16
 800119e:	f021 010f 	bic.w	r1, r1, #15
 80011a2:	f004 040f 	and.w	r4, r4, #15
 80011a6:	3110      	adds	r1, #16
 80011a8:	2c03      	cmp	r4, #3
 80011aa:	440b      	add	r3, r1
 80011ac:	d90d      	bls.n	80011ca <__aeabi_memset+0x82>
 80011ae:	461e      	mov	r6, r3
 80011b0:	4621      	mov	r1, r4
 80011b2:	3904      	subs	r1, #4
 80011b4:	2903      	cmp	r1, #3
 80011b6:	f846 5b04 	str.w	r5, [r6], #4
 80011ba:	d8fa      	bhi.n	80011b2 <__aeabi_memset+0x6a>
 80011bc:	1f21      	subs	r1, r4, #4
 80011be:	f021 0103 	bic.w	r1, r1, #3
 80011c2:	3104      	adds	r1, #4
 80011c4:	440b      	add	r3, r1
 80011c6:	f004 0403 	and.w	r4, r4, #3
 80011ca:	b12c      	cbz	r4, 80011d8 <__aeabi_memset+0x90>
 80011cc:	b2d2      	uxtb	r2, r2
 80011ce:	441c      	add	r4, r3
 80011d0:	f803 2b01 	strb.w	r2, [r3], #1
 80011d4:	42a3      	cmp	r3, r4
 80011d6:	d1fb      	bne.n	80011d0 <__aeabi_memset+0x88>
 80011d8:	bc70      	pop	{r4, r5, r6}
 80011da:	4770      	bx	lr
 80011dc:	460c      	mov	r4, r1
 80011de:	4603      	mov	r3, r0
 80011e0:	e7c2      	b.n	8001168 <__aeabi_memset+0x20>
	...

080011f0 <memchr>:
 80011f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80011f4:	2a10      	cmp	r2, #16
 80011f6:	db2b      	blt.n	8001250 <memchr+0x60>
 80011f8:	f010 0f07 	tst.w	r0, #7
 80011fc:	d008      	beq.n	8001210 <memchr+0x20>
 80011fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001202:	3a01      	subs	r2, #1
 8001204:	428b      	cmp	r3, r1
 8001206:	d02d      	beq.n	8001264 <memchr+0x74>
 8001208:	f010 0f07 	tst.w	r0, #7
 800120c:	b342      	cbz	r2, 8001260 <memchr+0x70>
 800120e:	d1f6      	bne.n	80011fe <memchr+0xe>
 8001210:	b4f0      	push	{r4, r5, r6, r7}
 8001212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800121a:	f022 0407 	bic.w	r4, r2, #7
 800121e:	f07f 0700 	mvns.w	r7, #0
 8001222:	2300      	movs	r3, #0
 8001224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001228:	3c08      	subs	r4, #8
 800122a:	ea85 0501 	eor.w	r5, r5, r1
 800122e:	ea86 0601 	eor.w	r6, r6, r1
 8001232:	fa85 f547 	uadd8	r5, r5, r7
 8001236:	faa3 f587 	sel	r5, r3, r7
 800123a:	fa86 f647 	uadd8	r6, r6, r7
 800123e:	faa5 f687 	sel	r6, r5, r7
 8001242:	b98e      	cbnz	r6, 8001268 <memchr+0x78>
 8001244:	d1ee      	bne.n	8001224 <memchr+0x34>
 8001246:	bcf0      	pop	{r4, r5, r6, r7}
 8001248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800124c:	f002 0207 	and.w	r2, r2, #7
 8001250:	b132      	cbz	r2, 8001260 <memchr+0x70>
 8001252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001256:	3a01      	subs	r2, #1
 8001258:	ea83 0301 	eor.w	r3, r3, r1
 800125c:	b113      	cbz	r3, 8001264 <memchr+0x74>
 800125e:	d1f8      	bne.n	8001252 <memchr+0x62>
 8001260:	2000      	movs	r0, #0
 8001262:	4770      	bx	lr
 8001264:	3801      	subs	r0, #1
 8001266:	4770      	bx	lr
 8001268:	2d00      	cmp	r5, #0
 800126a:	bf06      	itte	eq
 800126c:	4635      	moveq	r5, r6
 800126e:	3803      	subeq	r0, #3
 8001270:	3807      	subne	r0, #7
 8001272:	f015 0f01 	tst.w	r5, #1
 8001276:	d107      	bne.n	8001288 <memchr+0x98>
 8001278:	3001      	adds	r0, #1
 800127a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800127e:	bf02      	ittt	eq
 8001280:	3001      	addeq	r0, #1
 8001282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8001286:	3001      	addeq	r0, #1
 8001288:	bcf0      	pop	{r4, r5, r6, r7}
 800128a:	3801      	subs	r0, #1
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop

08001290 <__aeabi_uldivmod>:
 8001290:	b953      	cbnz	r3, 80012a8 <__aeabi_uldivmod+0x18>
 8001292:	b94a      	cbnz	r2, 80012a8 <__aeabi_uldivmod+0x18>
 8001294:	2900      	cmp	r1, #0
 8001296:	bf08      	it	eq
 8001298:	2800      	cmpeq	r0, #0
 800129a:	bf1c      	itt	ne
 800129c:	f04f 31ff 	movne.w	r1, #4294967295
 80012a0:	f04f 30ff 	movne.w	r0, #4294967295
 80012a4:	f000 b96e 	b.w	8001584 <__aeabi_idiv0>
 80012a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80012ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80012b0:	f000 f806 	bl	80012c0 <__udivmoddi4>
 80012b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012bc:	b004      	add	sp, #16
 80012be:	4770      	bx	lr

080012c0 <__udivmoddi4>:
 80012c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80012c4:	9d08      	ldr	r5, [sp, #32]
 80012c6:	4604      	mov	r4, r0
 80012c8:	468c      	mov	ip, r1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f040 8083 	bne.w	80013d6 <__udivmoddi4+0x116>
 80012d0:	428a      	cmp	r2, r1
 80012d2:	4617      	mov	r7, r2
 80012d4:	d947      	bls.n	8001366 <__udivmoddi4+0xa6>
 80012d6:	fab2 f282 	clz	r2, r2
 80012da:	b142      	cbz	r2, 80012ee <__udivmoddi4+0x2e>
 80012dc:	f1c2 0020 	rsb	r0, r2, #32
 80012e0:	fa24 f000 	lsr.w	r0, r4, r0
 80012e4:	4091      	lsls	r1, r2
 80012e6:	4097      	lsls	r7, r2
 80012e8:	ea40 0c01 	orr.w	ip, r0, r1
 80012ec:	4094      	lsls	r4, r2
 80012ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80012f2:	0c23      	lsrs	r3, r4, #16
 80012f4:	fbbc f6f8 	udiv	r6, ip, r8
 80012f8:	fa1f fe87 	uxth.w	lr, r7
 80012fc:	fb08 c116 	mls	r1, r8, r6, ip
 8001300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001304:	fb06 f10e 	mul.w	r1, r6, lr
 8001308:	4299      	cmp	r1, r3
 800130a:	d909      	bls.n	8001320 <__udivmoddi4+0x60>
 800130c:	18fb      	adds	r3, r7, r3
 800130e:	f106 30ff 	add.w	r0, r6, #4294967295
 8001312:	f080 8119 	bcs.w	8001548 <__udivmoddi4+0x288>
 8001316:	4299      	cmp	r1, r3
 8001318:	f240 8116 	bls.w	8001548 <__udivmoddi4+0x288>
 800131c:	3e02      	subs	r6, #2
 800131e:	443b      	add	r3, r7
 8001320:	1a5b      	subs	r3, r3, r1
 8001322:	b2a4      	uxth	r4, r4
 8001324:	fbb3 f0f8 	udiv	r0, r3, r8
 8001328:	fb08 3310 	mls	r3, r8, r0, r3
 800132c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001330:	fb00 fe0e 	mul.w	lr, r0, lr
 8001334:	45a6      	cmp	lr, r4
 8001336:	d909      	bls.n	800134c <__udivmoddi4+0x8c>
 8001338:	193c      	adds	r4, r7, r4
 800133a:	f100 33ff 	add.w	r3, r0, #4294967295
 800133e:	f080 8105 	bcs.w	800154c <__udivmoddi4+0x28c>
 8001342:	45a6      	cmp	lr, r4
 8001344:	f240 8102 	bls.w	800154c <__udivmoddi4+0x28c>
 8001348:	3802      	subs	r0, #2
 800134a:	443c      	add	r4, r7
 800134c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001350:	eba4 040e 	sub.w	r4, r4, lr
 8001354:	2600      	movs	r6, #0
 8001356:	b11d      	cbz	r5, 8001360 <__udivmoddi4+0xa0>
 8001358:	40d4      	lsrs	r4, r2
 800135a:	2300      	movs	r3, #0
 800135c:	e9c5 4300 	strd	r4, r3, [r5]
 8001360:	4631      	mov	r1, r6
 8001362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001366:	b902      	cbnz	r2, 800136a <__udivmoddi4+0xaa>
 8001368:	deff      	udf	#255	; 0xff
 800136a:	fab2 f282 	clz	r2, r2
 800136e:	2a00      	cmp	r2, #0
 8001370:	d150      	bne.n	8001414 <__udivmoddi4+0x154>
 8001372:	1bcb      	subs	r3, r1, r7
 8001374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001378:	fa1f f887 	uxth.w	r8, r7
 800137c:	2601      	movs	r6, #1
 800137e:	fbb3 fcfe 	udiv	ip, r3, lr
 8001382:	0c21      	lsrs	r1, r4, #16
 8001384:	fb0e 331c 	mls	r3, lr, ip, r3
 8001388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800138c:	fb08 f30c 	mul.w	r3, r8, ip
 8001390:	428b      	cmp	r3, r1
 8001392:	d907      	bls.n	80013a4 <__udivmoddi4+0xe4>
 8001394:	1879      	adds	r1, r7, r1
 8001396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800139a:	d202      	bcs.n	80013a2 <__udivmoddi4+0xe2>
 800139c:	428b      	cmp	r3, r1
 800139e:	f200 80e9 	bhi.w	8001574 <__udivmoddi4+0x2b4>
 80013a2:	4684      	mov	ip, r0
 80013a4:	1ac9      	subs	r1, r1, r3
 80013a6:	b2a3      	uxth	r3, r4
 80013a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80013ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80013b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80013b4:	fb08 f800 	mul.w	r8, r8, r0
 80013b8:	45a0      	cmp	r8, r4
 80013ba:	d907      	bls.n	80013cc <__udivmoddi4+0x10c>
 80013bc:	193c      	adds	r4, r7, r4
 80013be:	f100 33ff 	add.w	r3, r0, #4294967295
 80013c2:	d202      	bcs.n	80013ca <__udivmoddi4+0x10a>
 80013c4:	45a0      	cmp	r8, r4
 80013c6:	f200 80d9 	bhi.w	800157c <__udivmoddi4+0x2bc>
 80013ca:	4618      	mov	r0, r3
 80013cc:	eba4 0408 	sub.w	r4, r4, r8
 80013d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80013d4:	e7bf      	b.n	8001356 <__udivmoddi4+0x96>
 80013d6:	428b      	cmp	r3, r1
 80013d8:	d909      	bls.n	80013ee <__udivmoddi4+0x12e>
 80013da:	2d00      	cmp	r5, #0
 80013dc:	f000 80b1 	beq.w	8001542 <__udivmoddi4+0x282>
 80013e0:	2600      	movs	r6, #0
 80013e2:	e9c5 0100 	strd	r0, r1, [r5]
 80013e6:	4630      	mov	r0, r6
 80013e8:	4631      	mov	r1, r6
 80013ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013ee:	fab3 f683 	clz	r6, r3
 80013f2:	2e00      	cmp	r6, #0
 80013f4:	d14a      	bne.n	800148c <__udivmoddi4+0x1cc>
 80013f6:	428b      	cmp	r3, r1
 80013f8:	d302      	bcc.n	8001400 <__udivmoddi4+0x140>
 80013fa:	4282      	cmp	r2, r0
 80013fc:	f200 80b8 	bhi.w	8001570 <__udivmoddi4+0x2b0>
 8001400:	1a84      	subs	r4, r0, r2
 8001402:	eb61 0103 	sbc.w	r1, r1, r3
 8001406:	2001      	movs	r0, #1
 8001408:	468c      	mov	ip, r1
 800140a:	2d00      	cmp	r5, #0
 800140c:	d0a8      	beq.n	8001360 <__udivmoddi4+0xa0>
 800140e:	e9c5 4c00 	strd	r4, ip, [r5]
 8001412:	e7a5      	b.n	8001360 <__udivmoddi4+0xa0>
 8001414:	f1c2 0320 	rsb	r3, r2, #32
 8001418:	fa20 f603 	lsr.w	r6, r0, r3
 800141c:	4097      	lsls	r7, r2
 800141e:	fa01 f002 	lsl.w	r0, r1, r2
 8001422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001426:	40d9      	lsrs	r1, r3
 8001428:	4330      	orrs	r0, r6
 800142a:	0c03      	lsrs	r3, r0, #16
 800142c:	fbb1 f6fe 	udiv	r6, r1, lr
 8001430:	fa1f f887 	uxth.w	r8, r7
 8001434:	fb0e 1116 	mls	r1, lr, r6, r1
 8001438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800143c:	fb06 f108 	mul.w	r1, r6, r8
 8001440:	4299      	cmp	r1, r3
 8001442:	fa04 f402 	lsl.w	r4, r4, r2
 8001446:	d909      	bls.n	800145c <__udivmoddi4+0x19c>
 8001448:	18fb      	adds	r3, r7, r3
 800144a:	f106 3cff 	add.w	ip, r6, #4294967295
 800144e:	f080 808d 	bcs.w	800156c <__udivmoddi4+0x2ac>
 8001452:	4299      	cmp	r1, r3
 8001454:	f240 808a 	bls.w	800156c <__udivmoddi4+0x2ac>
 8001458:	3e02      	subs	r6, #2
 800145a:	443b      	add	r3, r7
 800145c:	1a5b      	subs	r3, r3, r1
 800145e:	b281      	uxth	r1, r0
 8001460:	fbb3 f0fe 	udiv	r0, r3, lr
 8001464:	fb0e 3310 	mls	r3, lr, r0, r3
 8001468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800146c:	fb00 f308 	mul.w	r3, r0, r8
 8001470:	428b      	cmp	r3, r1
 8001472:	d907      	bls.n	8001484 <__udivmoddi4+0x1c4>
 8001474:	1879      	adds	r1, r7, r1
 8001476:	f100 3cff 	add.w	ip, r0, #4294967295
 800147a:	d273      	bcs.n	8001564 <__udivmoddi4+0x2a4>
 800147c:	428b      	cmp	r3, r1
 800147e:	d971      	bls.n	8001564 <__udivmoddi4+0x2a4>
 8001480:	3802      	subs	r0, #2
 8001482:	4439      	add	r1, r7
 8001484:	1acb      	subs	r3, r1, r3
 8001486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800148a:	e778      	b.n	800137e <__udivmoddi4+0xbe>
 800148c:	f1c6 0c20 	rsb	ip, r6, #32
 8001490:	fa03 f406 	lsl.w	r4, r3, r6
 8001494:	fa22 f30c 	lsr.w	r3, r2, ip
 8001498:	431c      	orrs	r4, r3
 800149a:	fa20 f70c 	lsr.w	r7, r0, ip
 800149e:	fa01 f306 	lsl.w	r3, r1, r6
 80014a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80014a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80014aa:	431f      	orrs	r7, r3
 80014ac:	0c3b      	lsrs	r3, r7, #16
 80014ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80014b2:	fa1f f884 	uxth.w	r8, r4
 80014b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80014ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80014be:	fb09 fa08 	mul.w	sl, r9, r8
 80014c2:	458a      	cmp	sl, r1
 80014c4:	fa02 f206 	lsl.w	r2, r2, r6
 80014c8:	fa00 f306 	lsl.w	r3, r0, r6
 80014cc:	d908      	bls.n	80014e0 <__udivmoddi4+0x220>
 80014ce:	1861      	adds	r1, r4, r1
 80014d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80014d4:	d248      	bcs.n	8001568 <__udivmoddi4+0x2a8>
 80014d6:	458a      	cmp	sl, r1
 80014d8:	d946      	bls.n	8001568 <__udivmoddi4+0x2a8>
 80014da:	f1a9 0902 	sub.w	r9, r9, #2
 80014de:	4421      	add	r1, r4
 80014e0:	eba1 010a 	sub.w	r1, r1, sl
 80014e4:	b2bf      	uxth	r7, r7
 80014e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80014ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80014ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80014f2:	fb00 f808 	mul.w	r8, r0, r8
 80014f6:	45b8      	cmp	r8, r7
 80014f8:	d907      	bls.n	800150a <__udivmoddi4+0x24a>
 80014fa:	19e7      	adds	r7, r4, r7
 80014fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8001500:	d22e      	bcs.n	8001560 <__udivmoddi4+0x2a0>
 8001502:	45b8      	cmp	r8, r7
 8001504:	d92c      	bls.n	8001560 <__udivmoddi4+0x2a0>
 8001506:	3802      	subs	r0, #2
 8001508:	4427      	add	r7, r4
 800150a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800150e:	eba7 0708 	sub.w	r7, r7, r8
 8001512:	fba0 8902 	umull	r8, r9, r0, r2
 8001516:	454f      	cmp	r7, r9
 8001518:	46c6      	mov	lr, r8
 800151a:	4649      	mov	r1, r9
 800151c:	d31a      	bcc.n	8001554 <__udivmoddi4+0x294>
 800151e:	d017      	beq.n	8001550 <__udivmoddi4+0x290>
 8001520:	b15d      	cbz	r5, 800153a <__udivmoddi4+0x27a>
 8001522:	ebb3 020e 	subs.w	r2, r3, lr
 8001526:	eb67 0701 	sbc.w	r7, r7, r1
 800152a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800152e:	40f2      	lsrs	r2, r6
 8001530:	ea4c 0202 	orr.w	r2, ip, r2
 8001534:	40f7      	lsrs	r7, r6
 8001536:	e9c5 2700 	strd	r2, r7, [r5]
 800153a:	2600      	movs	r6, #0
 800153c:	4631      	mov	r1, r6
 800153e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001542:	462e      	mov	r6, r5
 8001544:	4628      	mov	r0, r5
 8001546:	e70b      	b.n	8001360 <__udivmoddi4+0xa0>
 8001548:	4606      	mov	r6, r0
 800154a:	e6e9      	b.n	8001320 <__udivmoddi4+0x60>
 800154c:	4618      	mov	r0, r3
 800154e:	e6fd      	b.n	800134c <__udivmoddi4+0x8c>
 8001550:	4543      	cmp	r3, r8
 8001552:	d2e5      	bcs.n	8001520 <__udivmoddi4+0x260>
 8001554:	ebb8 0e02 	subs.w	lr, r8, r2
 8001558:	eb69 0104 	sbc.w	r1, r9, r4
 800155c:	3801      	subs	r0, #1
 800155e:	e7df      	b.n	8001520 <__udivmoddi4+0x260>
 8001560:	4608      	mov	r0, r1
 8001562:	e7d2      	b.n	800150a <__udivmoddi4+0x24a>
 8001564:	4660      	mov	r0, ip
 8001566:	e78d      	b.n	8001484 <__udivmoddi4+0x1c4>
 8001568:	4681      	mov	r9, r0
 800156a:	e7b9      	b.n	80014e0 <__udivmoddi4+0x220>
 800156c:	4666      	mov	r6, ip
 800156e:	e775      	b.n	800145c <__udivmoddi4+0x19c>
 8001570:	4630      	mov	r0, r6
 8001572:	e74a      	b.n	800140a <__udivmoddi4+0x14a>
 8001574:	f1ac 0c02 	sub.w	ip, ip, #2
 8001578:	4439      	add	r1, r7
 800157a:	e713      	b.n	80013a4 <__udivmoddi4+0xe4>
 800157c:	3802      	subs	r0, #2
 800157e:	443c      	add	r4, r7
 8001580:	e724      	b.n	80013cc <__udivmoddi4+0x10c>
 8001582:	bf00      	nop

08001584 <__aeabi_idiv0>:
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop

08001588 <Boot_JumpToApplication>:


typedef void(*pFunction)(void);

void Boot_JumpToApplication(uint32_t app_address)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
    uint32_t app_reset = *(__IO uint32_t*) (app_address + 4);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3304      	adds	r3, #4
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001598:	b672      	cpsid	i
}
 800159a:	bf00      	nop


    __disable_irq();
    SysTick->CTRL = 0;
 800159c:	4b0e      	ldr	r3, [pc, #56]	; (80015d8 <Boot_JumpToApplication+0x50>)
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80015a2:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <Boot_JumpToApplication+0x50>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 80015a8:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <Boot_JumpToApplication+0x50>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]

    SCB->VTOR = app_address;
 80015ae:	4a0b      	ldr	r2, [pc, #44]	; (80015dc <Boot_JumpToApplication+0x54>)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80015b4:	f3bf 8f4f 	dsb	sy
}
 80015b8:	bf00      	nop
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80015ba:	f3bf 8f5f 	dmb	sy
}
 80015be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015c0:	f3bf 8f6f 	isb	sy
}
 80015c4:	bf00      	nop

    __DSB();
    __DMB();
    __ISB();

    pFunction app_entry = (pFunction)app_reset;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	60bb      	str	r3, [r7, #8]
    app_entry(); // jump
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	4798      	blx	r3
}
 80015ce:	bf00      	nop
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	e000e010 	.word	0xe000e010
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <Verify_Firmware_CMAC>:
    0xDD, 0xEE, 0xFF, 0x10
};

// ---------- CMAC Verification ----------
uint8_t Verify_Firmware_CMAC(uint32_t flash_address, uint32_t firmware_size)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b0de      	sub	sp, #376	; 0x178
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	1d3b      	adds	r3, r7, #4
 80015e8:	6018      	str	r0, [r3, #0]
 80015ea:	463b      	mov	r3, r7
 80015ec:	6019      	str	r1, [r3, #0]
    AESCMACctx_stt cmac_ctx;
    uint8_t computed_tag[AES_CMAC_TAG_SIZE];
    int32_t output_size = 0;
 80015ee:	f107 030c 	add.w	r3, r7, #12
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
    uint8_t *firmware_ptr = (uint8_t*)flash_address;
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174

    // --- Initialize CMAC context ---
    cmac_ctx.pmKey      = FW_AES_KEY;
 80015fe:	f107 0320 	add.w	r3, r7, #32
 8001602:	4a2c      	ldr	r2, [pc, #176]	; (80016b4 <Verify_Firmware_CMAC+0xd4>)
 8001604:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
    cmac_ctx.mKeySize   = AES_KEY_SIZE;
 8001608:	f107 0320 	add.w	r3, r7, #32
 800160c:	2210      	movs	r2, #16
 800160e:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
    cmac_ctx.mTagSize   = AES_CMAC_TAG_SIZE;
 8001612:	f107 0320 	add.w	r3, r7, #32
 8001616:	2210      	movs	r2, #16
 8001618:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
    cmac_ctx.mFlags     = E_SK_DEFAULT;
 800161c:	f107 0320 	add.w	r3, r7, #32
 8001620:	2200      	movs	r2, #0
 8001622:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134

    if (AES_CMAC_Encrypt_Init(&cmac_ctx) != AES_SUCCESS)
 8001626:	f107 0320 	add.w	r3, r7, #32
 800162a:	4618      	mov	r0, r3
 800162c:	f002 fbd4 	bl	8003dd8 <AES_CMAC_Encrypt_Init>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d12e      	bne.n	8001694 <Verify_Firmware_CMAC+0xb4>
        goto cmac_error;

    // --- Compute CMAC over the firmware ---
    if (AES_CMAC_Encrypt_Append(&cmac_ctx,
            firmware_ptr,
            firmware_size - AES_CMAC_TAG_SIZE) != AES_SUCCESS)
 8001636:	463b      	mov	r3, r7
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	3b10      	subs	r3, #16
    if (AES_CMAC_Encrypt_Append(&cmac_ctx,
 800163c:	461a      	mov	r2, r3
 800163e:	f107 0320 	add.w	r3, r7, #32
 8001642:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001646:	4618      	mov	r0, r3
 8001648:	f002 fc26 	bl	8003e98 <AES_CMAC_Encrypt_Append>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d122      	bne.n	8001698 <Verify_Firmware_CMAC+0xb8>
    	goto cmac_error;

    if (AES_CMAC_Encrypt_Finish(&cmac_ctx, computed_tag, &output_size) != AES_SUCCESS)
 8001652:	f107 020c 	add.w	r2, r7, #12
 8001656:	f107 0110 	add.w	r1, r7, #16
 800165a:	f107 0320 	add.w	r3, r7, #32
 800165e:	4618      	mov	r0, r3
 8001660:	f002 fc53 	bl	8003f0a <AES_CMAC_Encrypt_Finish>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d118      	bne.n	800169c <Verify_Firmware_CMAC+0xbc>
    	goto cmac_error;

    // --- Compare with stored tag at end of firmware ---
    uint8_t *stored_tag = firmware_ptr + (firmware_size - AES_CMAC_TAG_SIZE);
 800166a:	463b      	mov	r3, r7
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	3b10      	subs	r3, #16
 8001670:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001674:	4413      	add	r3, r2
 8001676:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170

    if (memcmp(computed_tag, stored_tag, AES_CMAC_TAG_SIZE) != 0)
 800167a:	f107 0310 	add.w	r3, r7, #16
 800167e:	2210      	movs	r2, #16
 8001680:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001684:	4618      	mov	r0, r3
 8001686:	f002 fcad 	bl	8003fe4 <memcmp>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d107      	bne.n	80016a0 <Verify_Firmware_CMAC+0xc0>
        goto cmac_error;

    // Firmware OK  just return 0
    return 1;
 8001690:	2301      	movs	r3, #1
 8001692:	e00a      	b.n	80016aa <Verify_Firmware_CMAC+0xca>
        goto cmac_error;
 8001694:	bf00      	nop
 8001696:	e004      	b.n	80016a2 <Verify_Firmware_CMAC+0xc2>
    	goto cmac_error;
 8001698:	bf00      	nop
 800169a:	e002      	b.n	80016a2 <Verify_Firmware_CMAC+0xc2>
    	goto cmac_error;
 800169c:	bf00      	nop
 800169e:	e000      	b.n	80016a2 <Verify_Firmware_CMAC+0xc2>
        goto cmac_error;
 80016a0:	bf00      	nop


cmac_error:

        UART_SendString((uint8_t*)"\r\nFW INVALID OR CORRUPTED!\r\n");
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <Verify_Firmware_CMAC+0xd8>)
 80016a4:	f000 fb8e 	bl	8001dc4 <UART_SendString>
        return 0;
 80016a8:	2300      	movs	r3, #0

}
 80016aa:	4618      	mov	r0, r3
 80016ac:	f507 77bc 	add.w	r7, r7, #376	; 0x178
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	08004aa8 	.word	0x08004aa8
 80016b8:	080048ec 	.word	0x080048ec

080016bc <Flash_GetSector>:

#include "flash_if.h"

/* ================= INTERNAL HELPER ================= */
static uint32_t Flash_GetSector(uint32_t address)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
    if (address < 0x08004000) return FLASH_SECTOR_0;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a18      	ldr	r2, [pc, #96]	; (8001728 <Flash_GetSector+0x6c>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d201      	bcs.n	80016d0 <Flash_GetSector+0x14>
 80016cc:	2300      	movs	r3, #0
 80016ce:	e024      	b.n	800171a <Flash_GetSector+0x5e>
    if (address < 0x08008000) return FLASH_SECTOR_1;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	4a16      	ldr	r2, [pc, #88]	; (800172c <Flash_GetSector+0x70>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d201      	bcs.n	80016dc <Flash_GetSector+0x20>
 80016d8:	2301      	movs	r3, #1
 80016da:	e01e      	b.n	800171a <Flash_GetSector+0x5e>
    if (address < 0x0800C000) return FLASH_SECTOR_2;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4a14      	ldr	r2, [pc, #80]	; (8001730 <Flash_GetSector+0x74>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d201      	bcs.n	80016e8 <Flash_GetSector+0x2c>
 80016e4:	2302      	movs	r3, #2
 80016e6:	e018      	b.n	800171a <Flash_GetSector+0x5e>
    if (address < 0x08010000) return FLASH_SECTOR_3;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a12      	ldr	r2, [pc, #72]	; (8001734 <Flash_GetSector+0x78>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d801      	bhi.n	80016f4 <Flash_GetSector+0x38>
 80016f0:	2303      	movs	r3, #3
 80016f2:	e012      	b.n	800171a <Flash_GetSector+0x5e>
    if (address < 0x08020000) return FLASH_SECTOR_4;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4a10      	ldr	r2, [pc, #64]	; (8001738 <Flash_GetSector+0x7c>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d801      	bhi.n	8001700 <Flash_GetSector+0x44>
 80016fc:	2304      	movs	r3, #4
 80016fe:	e00c      	b.n	800171a <Flash_GetSector+0x5e>
    if (address < 0x08040000) return FLASH_SECTOR_5;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a0e      	ldr	r2, [pc, #56]	; (800173c <Flash_GetSector+0x80>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d801      	bhi.n	800170c <Flash_GetSector+0x50>
 8001708:	2305      	movs	r3, #5
 800170a:	e006      	b.n	800171a <Flash_GetSector+0x5e>
    if (address < 0x08060000) return FLASH_SECTOR_6;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4a0c      	ldr	r2, [pc, #48]	; (8001740 <Flash_GetSector+0x84>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d801      	bhi.n	8001718 <Flash_GetSector+0x5c>
 8001714:	2306      	movs	r3, #6
 8001716:	e000      	b.n	800171a <Flash_GetSector+0x5e>
    return FLASH_SECTOR_7;
 8001718:	2307      	movs	r3, #7
}
 800171a:	4618      	mov	r0, r3
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	08004000 	.word	0x08004000
 800172c:	08008000 	.word	0x08008000
 8001730:	0800c000 	.word	0x0800c000
 8001734:	0800ffff 	.word	0x0800ffff
 8001738:	0801ffff 	.word	0x0801ffff
 800173c:	0803ffff 	.word	0x0803ffff
 8001740:	0805ffff 	.word	0x0805ffff

08001744 <Flash_Erase>:

/* ================= ERASE FLASH ================= */
FLASH_Status_t Flash_Erase(uint32_t start_address)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08c      	sub	sp, #48	; 0x30
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
    FLASH_EraseInitTypeDef erase_init;
    uint32_t first_sector = Flash_GetSector(start_address);
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff ffb5 	bl	80016bc <Flash_GetSector>
 8001752:	62f8      	str	r0, [r7, #44]	; 0x2c
    uint32_t last_sector  = FLASH_SECTOR_7;  // erase until end of flash
 8001754:	2307      	movs	r3, #7
 8001756:	62bb      	str	r3, [r7, #40]	; 0x28
    uint32_t nb_sectors   = last_sector - first_sector + 1;
 8001758:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800175a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	3301      	adds	r3, #1
 8001760:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t sector_error = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]

    HAL_FLASH_Unlock();
 8001766:	f000 fed9 	bl	800251c <HAL_FLASH_Unlock>

    erase_init.TypeErase    = FLASH_TYPEERASE_SECTORS;
 800176a:	2300      	movs	r3, #0
 800176c:	613b      	str	r3, [r7, #16]
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800176e:	2302      	movs	r3, #2
 8001770:	623b      	str	r3, [r7, #32]
    erase_init.Sector       = first_sector;
 8001772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001774:	61bb      	str	r3, [r7, #24]
    erase_init.NbSectors    = nb_sectors;
 8001776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001778:	61fb      	str	r3, [r7, #28]

    if (HAL_FLASHEx_Erase(&erase_init, &sector_error) != HAL_OK)
 800177a:	f107 020c 	add.w	r2, r7, #12
 800177e:	f107 0310 	add.w	r3, r7, #16
 8001782:	4611      	mov	r1, r2
 8001784:	4618      	mov	r0, r3
 8001786:	f001 f83b 	bl	8002800 <HAL_FLASHEx_Erase>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d003      	beq.n	8001798 <Flash_Erase+0x54>
    {
        HAL_FLASH_Lock();
 8001790:	f000 fee6 	bl	8002560 <HAL_FLASH_Lock>
        return FLASH_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e002      	b.n	800179e <Flash_Erase+0x5a>
    }

    HAL_FLASH_Lock();
 8001798:	f000 fee2 	bl	8002560 <HAL_FLASH_Lock>
    return FLASH_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3730      	adds	r7, #48	; 0x30
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <Flash_Write>:

/* ================= WRITE FLASH ================= */

FLASH_Status_t Flash_Write(uint32_t address, uint8_t *data, uint32_t length)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b088      	sub	sp, #32
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
    if (!data) return FLASH_ERROR;
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <Flash_Write+0x16>
 80017b8:	2301      	movs	r3, #1
 80017ba:	e047      	b.n	800184c <Flash_Write+0xa6>

    HAL_FLASH_Unlock();
 80017bc:	f000 feae 	bl	800251c <HAL_FLASH_Unlock>

    uint32_t i = 0;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
    while (i < length)
 80017c4:	e03b      	b.n	800183e <Flash_Write+0x98>
    {
        uint32_t word = 0xFFFFFFFF;
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	61bb      	str	r3, [r7, #24]

        // Copy up to 4 bytes into a 32-bit word
        for (uint8_t b = 0; b < 4 && i < length; b++, i++)
 80017cc:	2300      	movs	r3, #0
 80017ce:	75fb      	strb	r3, [r7, #23]
 80017d0:	e01c      	b.n	800180c <Flash_Write+0x66>
        {
            word &= ~(0xFF << (b*8));
 80017d2:	7dfb      	ldrb	r3, [r7, #23]
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	22ff      	movs	r2, #255	; 0xff
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	461a      	mov	r2, r3
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	4013      	ands	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
            word |= data[i] << (b*8);
 80017e6:	68ba      	ldr	r2, [r7, #8]
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	4413      	add	r3, r2
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	461a      	mov	r2, r3
 80017f0:	7dfb      	ldrb	r3, [r7, #23]
 80017f2:	00db      	lsls	r3, r3, #3
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	461a      	mov	r2, r3
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        for (uint8_t b = 0; b < 4 && i < length; b++, i++)
 8001800:	7dfb      	ldrb	r3, [r7, #23]
 8001802:	3301      	adds	r3, #1
 8001804:	75fb      	strb	r3, [r7, #23]
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3301      	adds	r3, #1
 800180a:	61fb      	str	r3, [r7, #28]
 800180c:	7dfb      	ldrb	r3, [r7, #23]
 800180e:	2b03      	cmp	r3, #3
 8001810:	d803      	bhi.n	800181a <Flash_Write+0x74>
 8001812:	69fa      	ldr	r2, [r7, #28]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	429a      	cmp	r2, r3
 8001818:	d3db      	bcc.n	80017d2 <Flash_Write+0x2c>
        }

        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, word) != HAL_OK)
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	461a      	mov	r2, r3
 800181e:	f04f 0300 	mov.w	r3, #0
 8001822:	68f9      	ldr	r1, [r7, #12]
 8001824:	2002      	movs	r0, #2
 8001826:	f000 fe25 	bl	8002474 <HAL_FLASH_Program>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d003      	beq.n	8001838 <Flash_Write+0x92>
        {
            HAL_FLASH_Lock();
 8001830:	f000 fe96 	bl	8002560 <HAL_FLASH_Lock>
            return FLASH_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e009      	b.n	800184c <Flash_Write+0xa6>
        }

        address += 4;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	3304      	adds	r3, #4
 800183c:	60fb      	str	r3, [r7, #12]
    while (i < length)
 800183e:	69fa      	ldr	r2, [r7, #28]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	429a      	cmp	r2, r3
 8001844:	d3bf      	bcc.n	80017c6 <Flash_Write+0x20>
    }

    HAL_FLASH_Lock();
 8001846:	f000 fe8b 	bl	8002560 <HAL_FLASH_Lock>
    return FLASH_OK;
 800184a:	2300      	movs	r3, #0
}
 800184c:	4618      	mov	r0, r3
 800184e:	3720      	adds	r7, #32
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001858:	f000 fc74 	bl	8002144 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800185c:	f000 f892 	bl	8001984 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001860:	f000 f938 	bl	8001ad4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001864:	f000 f90c 	bl	8001a80 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8001868:	f000 f8f6 	bl	8001a58 <MX_CRC_Init>

  /* USER CODE BEGIN 2 */

  UART_SendString((uint8_t*)"\r\nBootloader starting \r\n");
 800186c:	4834      	ldr	r0, [pc, #208]	; (8001940 <main+0xec>)
 800186e:	f000 faa9 	bl	8001dc4 <UART_SendString>
  UART_SendString((uint8_t*)"U - Update Firmware (XMODEM)\r\n");
 8001872:	4834      	ldr	r0, [pc, #208]	; (8001944 <main+0xf0>)
 8001874:	f000 faa6 	bl	8001dc4 <UART_SendString>
  UART_SendString((uint8_t*)"B - Boot Application\r\n");
 8001878:	4833      	ldr	r0, [pc, #204]	; (8001948 <main+0xf4>)
 800187a:	f000 faa3 	bl	8001dc4 <UART_SendString>
  UART_SendString((uint8_t*)"> ");
 800187e:	4833      	ldr	r0, [pc, #204]	; (800194c <main+0xf8>)
 8001880:	f000 faa0 	bl	8001dc4 <UART_SendString>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	    if (UART_ReceiveByte(&cmd) == UART_OK)
 8001884:	4832      	ldr	r0, [pc, #200]	; (8001950 <main+0xfc>)
 8001886:	f000 fad7 	bl	8001e38 <UART_ReceiveByte>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d1f9      	bne.n	8001884 <main+0x30>
	    {
	        if (cmd == 'U')
 8001890:	4b2f      	ldr	r3, [pc, #188]	; (8001950 <main+0xfc>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b55      	cmp	r3, #85	; 0x55
 8001896:	d12f      	bne.n	80018f8 <main+0xa4>
	        {
	            UART_SendString((uint8_t*)"\r\nStarting XMODEM...\r\n");
 8001898:	482e      	ldr	r0, [pc, #184]	; (8001954 <main+0x100>)
 800189a:	f000 fa93 	bl	8001dc4 <UART_SendString>

	            status = XMODEM_Receive(APP_FLASH_ADDRESS, APP_FLASH_SIZE,&received_size);
 800189e:	4a2e      	ldr	r2, [pc, #184]	; (8001958 <main+0x104>)
 80018a0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80018a4:	482d      	ldr	r0, [pc, #180]	; (800195c <main+0x108>)
 80018a6:	f000 fb8b 	bl	8001fc0 <XMODEM_Receive>
 80018aa:	4603      	mov	r3, r0
 80018ac:	461a      	mov	r2, r3
 80018ae:	4b2c      	ldr	r3, [pc, #176]	; (8001960 <main+0x10c>)
 80018b0:	701a      	strb	r2, [r3, #0]

	            if (status == XMODEM_OK)
 80018b2:	4b2b      	ldr	r3, [pc, #172]	; (8001960 <main+0x10c>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d11a      	bne.n	80018f0 <main+0x9c>
	            {
	                UART_SendString((uint8_t*)"Update done. Verifying...\r\n");
 80018ba:	482a      	ldr	r0, [pc, #168]	; (8001964 <main+0x110>)
 80018bc:	f000 fa82 	bl	8001dc4 <UART_SendString>

	                if (Verify_Firmware_CMAC(APP_FLASH_ADDRESS, real_size))
 80018c0:	4b29      	ldr	r3, [pc, #164]	; (8001968 <main+0x114>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4619      	mov	r1, r3
 80018c6:	4825      	ldr	r0, [pc, #148]	; (800195c <main+0x108>)
 80018c8:	f7ff fe8a 	bl	80015e0 <Verify_Firmware_CMAC>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d00a      	beq.n	80018e8 <main+0x94>
	                {
	                    UART_SendString((uint8_t*)"FW VALID! Jumping...\r\n");
 80018d2:	4826      	ldr	r0, [pc, #152]	; (800196c <main+0x118>)
 80018d4:	f000 fa76 	bl	8001dc4 <UART_SendString>
	                    HAL_Delay(500);
 80018d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018dc:	f000 fca4 	bl	8002228 <HAL_Delay>
	                    Boot_JumpToApplication(APP_FLASH_ADDRESS);
 80018e0:	481e      	ldr	r0, [pc, #120]	; (800195c <main+0x108>)
 80018e2:	f7ff fe51 	bl	8001588 <Boot_JumpToApplication>
 80018e6:	e7cd      	b.n	8001884 <main+0x30>
	                }
	                else
	                {
	                    UART_SendString((uint8_t*)"AUTH FAILED!\r\n");
 80018e8:	4821      	ldr	r0, [pc, #132]	; (8001970 <main+0x11c>)
 80018ea:	f000 fa6b 	bl	8001dc4 <UART_SendString>
 80018ee:	e7c9      	b.n	8001884 <main+0x30>
	                }
	            }
	            else
	            {
	                UART_SendString((uint8_t*)"XMODEM FAILED!\r\n");
 80018f0:	4820      	ldr	r0, [pc, #128]	; (8001974 <main+0x120>)
 80018f2:	f000 fa67 	bl	8001dc4 <UART_SendString>
 80018f6:	e7c5      	b.n	8001884 <main+0x30>
	            }
	        }
	        else if (cmd == 'J')
 80018f8:	4b15      	ldr	r3, [pc, #84]	; (8001950 <main+0xfc>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	2b4a      	cmp	r3, #74	; 0x4a
 80018fe:	d11a      	bne.n	8001936 <main+0xe2>
	        {
	            UART_SendString((uint8_t*)"\r\nVerifying Application...\r\n");
 8001900:	481d      	ldr	r0, [pc, #116]	; (8001978 <main+0x124>)
 8001902:	f000 fa5f 	bl	8001dc4 <UART_SendString>

	            if (Verify_Firmware_CMAC(APP_FLASH_ADDRESS, real_size))
 8001906:	4b18      	ldr	r3, [pc, #96]	; (8001968 <main+0x114>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4619      	mov	r1, r3
 800190c:	4813      	ldr	r0, [pc, #76]	; (800195c <main+0x108>)
 800190e:	f7ff fe67 	bl	80015e0 <Verify_Firmware_CMAC>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d00a      	beq.n	800192e <main+0xda>
	            {
	                UART_SendString((uint8_t*)"FW VALID! Jumping...\r\n");
 8001918:	4814      	ldr	r0, [pc, #80]	; (800196c <main+0x118>)
 800191a:	f000 fa53 	bl	8001dc4 <UART_SendString>
	                HAL_Delay(500);
 800191e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001922:	f000 fc81 	bl	8002228 <HAL_Delay>
	                Boot_JumpToApplication(APP_FLASH_ADDRESS);
 8001926:	480d      	ldr	r0, [pc, #52]	; (800195c <main+0x108>)
 8001928:	f7ff fe2e 	bl	8001588 <Boot_JumpToApplication>
 800192c:	e7aa      	b.n	8001884 <main+0x30>
	            }
	            else
	            {
	                UART_SendString((uint8_t*)"NO VALID FW!\r\n");
 800192e:	4813      	ldr	r0, [pc, #76]	; (800197c <main+0x128>)
 8001930:	f000 fa48 	bl	8001dc4 <UART_SendString>
 8001934:	e7a6      	b.n	8001884 <main+0x30>
	            }
	        }
	        else
	        {
	            UART_SendString((uint8_t*)"\r\nUnknown command!\r\n");
 8001936:	4812      	ldr	r0, [pc, #72]	; (8001980 <main+0x12c>)
 8001938:	f000 fa44 	bl	8001dc4 <UART_SendString>
	    if (UART_ReceiveByte(&cmd) == UART_OK)
 800193c:	e7a2      	b.n	8001884 <main+0x30>
 800193e:	bf00      	nop
 8001940:	0800490c 	.word	0x0800490c
 8001944:	08004928 	.word	0x08004928
 8001948:	08004948 	.word	0x08004948
 800194c:	08004960 	.word	0x08004960
 8001950:	20000091 	.word	0x20000091
 8001954:	08004964 	.word	0x08004964
 8001958:	20000094 	.word	0x20000094
 800195c:	08020000 	.word	0x08020000
 8001960:	200004f0 	.word	0x200004f0
 8001964:	0800497c 	.word	0x0800497c
 8001968:	20000000 	.word	0x20000000
 800196c:	08004998 	.word	0x08004998
 8001970:	080049b0 	.word	0x080049b0
 8001974:	080049c0 	.word	0x080049c0
 8001978:	080049d4 	.word	0x080049d4
 800197c:	080049f4 	.word	0x080049f4
 8001980:	08004a04 	.word	0x08004a04

08001984 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b094      	sub	sp, #80	; 0x50
 8001988:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198a:	f107 0320 	add.w	r3, r7, #32
 800198e:	2230      	movs	r2, #48	; 0x30
 8001990:	2100      	movs	r1, #0
 8001992:	4618      	mov	r0, r3
 8001994:	f002 fb42 	bl	800401c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001998:	f107 030c 	add.w	r3, r7, #12
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a8:	2300      	movs	r3, #0
 80019aa:	60bb      	str	r3, [r7, #8]
 80019ac:	4b28      	ldr	r3, [pc, #160]	; (8001a50 <SystemClock_Config+0xcc>)
 80019ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b0:	4a27      	ldr	r2, [pc, #156]	; (8001a50 <SystemClock_Config+0xcc>)
 80019b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019b6:	6413      	str	r3, [r2, #64]	; 0x40
 80019b8:	4b25      	ldr	r3, [pc, #148]	; (8001a50 <SystemClock_Config+0xcc>)
 80019ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c0:	60bb      	str	r3, [r7, #8]
 80019c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c4:	2300      	movs	r3, #0
 80019c6:	607b      	str	r3, [r7, #4]
 80019c8:	4b22      	ldr	r3, [pc, #136]	; (8001a54 <SystemClock_Config+0xd0>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a21      	ldr	r2, [pc, #132]	; (8001a54 <SystemClock_Config+0xd0>)
 80019ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019d2:	6013      	str	r3, [r2, #0]
 80019d4:	4b1f      	ldr	r3, [pc, #124]	; (8001a54 <SystemClock_Config+0xd0>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019dc:	607b      	str	r3, [r7, #4]
 80019de:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019e0:	2302      	movs	r3, #2
 80019e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019e4:	2301      	movs	r3, #1
 80019e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019e8:	2310      	movs	r3, #16
 80019ea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019ec:	2302      	movs	r3, #2
 80019ee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019f0:	2300      	movs	r3, #0
 80019f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019f4:	2310      	movs	r3, #16
 80019f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019f8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80019fc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019fe:	2304      	movs	r3, #4
 8001a00:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a02:	2304      	movs	r3, #4
 8001a04:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a06:	f107 0320 	add.w	r3, r7, #32
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f001 f9b8 	bl	8002d80 <HAL_RCC_OscConfig>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001a16:	f000 f8cb 	bl	8001bb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a1a:	230f      	movs	r3, #15
 8001a1c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a2a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a30:	f107 030c 	add.w	r3, r7, #12
 8001a34:	2102      	movs	r1, #2
 8001a36:	4618      	mov	r0, r3
 8001a38:	f001 fc1a 	bl	8003270 <HAL_RCC_ClockConfig>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a42:	f000 f8b5 	bl	8001bb0 <Error_Handler>
  }
}
 8001a46:	bf00      	nop
 8001a48:	3750      	adds	r7, #80	; 0x50
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40023800 	.word	0x40023800
 8001a54:	40007000 	.word	0x40007000

08001a58 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <MX_CRC_Init+0x20>)
 8001a5e:	4a07      	ldr	r2, [pc, #28]	; (8001a7c <MX_CRC_Init+0x24>)
 8001a60:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <MX_CRC_Init+0x20>)
 8001a64:	f000 fce9 	bl	800243a <HAL_CRC_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001a6e:	f000 f89f 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	200004a4 	.word	0x200004a4
 8001a7c:	40023000 	.word	0x40023000

08001a80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a84:	4b11      	ldr	r3, [pc, #68]	; (8001acc <MX_USART2_UART_Init+0x4c>)
 8001a86:	4a12      	ldr	r2, [pc, #72]	; (8001ad0 <MX_USART2_UART_Init+0x50>)
 8001a88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a8a:	4b10      	ldr	r3, [pc, #64]	; (8001acc <MX_USART2_UART_Init+0x4c>)
 8001a8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a92:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <MX_USART2_UART_Init+0x4c>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a98:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <MX_USART2_UART_Init+0x4c>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a9e:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <MX_USART2_UART_Init+0x4c>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001aa4:	4b09      	ldr	r3, [pc, #36]	; (8001acc <MX_USART2_UART_Init+0x4c>)
 8001aa6:	220c      	movs	r2, #12
 8001aa8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aaa:	4b08      	ldr	r3, [pc, #32]	; (8001acc <MX_USART2_UART_Init+0x4c>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <MX_USART2_UART_Init+0x4c>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ab6:	4805      	ldr	r0, [pc, #20]	; (8001acc <MX_USART2_UART_Init+0x4c>)
 8001ab8:	f001 fdd6 	bl	8003668 <HAL_UART_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ac2:	f000 f875 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200004ac 	.word	0x200004ac
 8001ad0:	40004400 	.word	0x40004400

08001ad4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	; 0x28
 8001ad8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
 8001ae8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	613b      	str	r3, [r7, #16]
 8001aee:	4b2d      	ldr	r3, [pc, #180]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	4a2c      	ldr	r2, [pc, #176]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001af4:	f043 0304 	orr.w	r3, r3, #4
 8001af8:	6313      	str	r3, [r2, #48]	; 0x30
 8001afa:	4b2a      	ldr	r3, [pc, #168]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	4b26      	ldr	r3, [pc, #152]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	4a25      	ldr	r2, [pc, #148]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001b10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b14:	6313      	str	r3, [r2, #48]	; 0x30
 8001b16:	4b23      	ldr	r3, [pc, #140]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	60bb      	str	r3, [r7, #8]
 8001b26:	4b1f      	ldr	r3, [pc, #124]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	4a1e      	ldr	r2, [pc, #120]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6313      	str	r3, [r2, #48]	; 0x30
 8001b32:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60bb      	str	r3, [r7, #8]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	607b      	str	r3, [r7, #4]
 8001b42:	4b18      	ldr	r3, [pc, #96]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	4a17      	ldr	r2, [pc, #92]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001b48:	f043 0302 	orr.w	r3, r3, #2
 8001b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4e:	4b15      	ldr	r3, [pc, #84]	; (8001ba4 <MX_GPIO_Init+0xd0>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	607b      	str	r3, [r7, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2120      	movs	r1, #32
 8001b5e:	4812      	ldr	r0, [pc, #72]	; (8001ba8 <MX_GPIO_Init+0xd4>)
 8001b60:	f001 f8f4 	bl	8002d4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b6a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001b6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4619      	mov	r1, r3
 8001b7a:	480c      	ldr	r0, [pc, #48]	; (8001bac <MX_GPIO_Init+0xd8>)
 8001b7c:	f000 ff62 	bl	8002a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b80:	2320      	movs	r3, #32
 8001b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b84:	2301      	movs	r3, #1
 8001b86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	4619      	mov	r1, r3
 8001b96:	4804      	ldr	r0, [pc, #16]	; (8001ba8 <MX_GPIO_Init+0xd4>)
 8001b98:	f000 ff54 	bl	8002a44 <HAL_GPIO_Init>

}
 8001b9c:	bf00      	nop
 8001b9e:	3728      	adds	r7, #40	; 0x28
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40020000 	.word	0x40020000
 8001bac:	40020800 	.word	0x40020800

08001bb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001bb4:	b672      	cpsid	i
}
 8001bb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bb8:	e7fe      	b.n	8001bb8 <Error_Handler+0x8>
	...

08001bbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	607b      	str	r3, [r7, #4]
 8001bc6:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <HAL_MspInit+0x4c>)
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bca:	4a0f      	ldr	r2, [pc, #60]	; (8001c08 <HAL_MspInit+0x4c>)
 8001bcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bd0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bd2:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <HAL_MspInit+0x4c>)
 8001bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bda:	607b      	str	r3, [r7, #4]
 8001bdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	603b      	str	r3, [r7, #0]
 8001be2:	4b09      	ldr	r3, [pc, #36]	; (8001c08 <HAL_MspInit+0x4c>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	4a08      	ldr	r2, [pc, #32]	; (8001c08 <HAL_MspInit+0x4c>)
 8001be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bec:	6413      	str	r3, [r2, #64]	; 0x40
 8001bee:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <HAL_MspInit+0x4c>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf6:	603b      	str	r3, [r7, #0]
 8001bf8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bfa:	2007      	movs	r0, #7
 8001bfc:	f000 fbea 	bl	80023d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40023800 	.word	0x40023800

08001c0c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a0b      	ldr	r2, [pc, #44]	; (8001c48 <HAL_CRC_MspInit+0x3c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d10d      	bne.n	8001c3a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <HAL_CRC_MspInit+0x40>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	4a09      	ldr	r2, [pc, #36]	; (8001c4c <HAL_CRC_MspInit+0x40>)
 8001c28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2e:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <HAL_CRC_MspInit+0x40>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001c3a:	bf00      	nop
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	40023000 	.word	0x40023000
 8001c4c:	40023800 	.word	0x40023800

08001c50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	; 0x28
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a19      	ldr	r2, [pc, #100]	; (8001cd4 <HAL_UART_MspInit+0x84>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d12b      	bne.n	8001cca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	4b18      	ldr	r3, [pc, #96]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	4a17      	ldr	r2, [pc, #92]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c80:	6413      	str	r3, [r2, #64]	; 0x40
 8001c82:	4b15      	ldr	r3, [pc, #84]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	4a10      	ldr	r2, [pc, #64]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001caa:	230c      	movs	r3, #12
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cba:	2307      	movs	r3, #7
 8001cbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbe:	f107 0314 	add.w	r3, r7, #20
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4805      	ldr	r0, [pc, #20]	; (8001cdc <HAL_UART_MspInit+0x8c>)
 8001cc6:	f000 febd 	bl	8002a44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001cca:	bf00      	nop
 8001ccc:	3728      	adds	r7, #40	; 0x28
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40004400 	.word	0x40004400
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40020000 	.word	0x40020000

08001ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ce4:	e7fe      	b.n	8001ce4 <NMI_Handler+0x4>

08001ce6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cea:	e7fe      	b.n	8001cea <HardFault_Handler+0x4>

08001cec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cf0:	e7fe      	b.n	8001cf0 <MemManage_Handler+0x4>

08001cf2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cf6:	e7fe      	b.n	8001cf6 <BusFault_Handler+0x4>

08001cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cfc:	e7fe      	b.n	8001cfc <UsageFault_Handler+0x4>

08001cfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d2c:	f000 fa5c 	bl	80021e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d3c:	4a14      	ldr	r2, [pc, #80]	; (8001d90 <_sbrk+0x5c>)
 8001d3e:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <_sbrk+0x60>)
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d48:	4b13      	ldr	r3, [pc, #76]	; (8001d98 <_sbrk+0x64>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d102      	bne.n	8001d56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d50:	4b11      	ldr	r3, [pc, #68]	; (8001d98 <_sbrk+0x64>)
 8001d52:	4a12      	ldr	r2, [pc, #72]	; (8001d9c <_sbrk+0x68>)
 8001d54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d56:	4b10      	ldr	r3, [pc, #64]	; (8001d98 <_sbrk+0x64>)
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d207      	bcs.n	8001d74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d64:	f002 f914 	bl	8003f90 <__errno>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	220c      	movs	r2, #12
 8001d6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d72:	e009      	b.n	8001d88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d74:	4b08      	ldr	r3, [pc, #32]	; (8001d98 <_sbrk+0x64>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d7a:	4b07      	ldr	r3, [pc, #28]	; (8001d98 <_sbrk+0x64>)
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4413      	add	r3, r2
 8001d82:	4a05      	ldr	r2, [pc, #20]	; (8001d98 <_sbrk+0x64>)
 8001d84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d86:	68fb      	ldr	r3, [r7, #12]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3718      	adds	r7, #24
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20020000 	.word	0x20020000
 8001d94:	00000400 	.word	0x00000400
 8001d98:	20000098 	.word	0x20000098
 8001d9c:	20000528 	.word	0x20000528

08001da0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001da4:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <SystemInit+0x20>)
 8001da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001daa:	4a05      	ldr	r2, [pc, #20]	; (8001dc0 <SystemInit+0x20>)
 8001dac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001db0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <UART_SendString>:

UART_HandleTypeDef huart2;


uart_status UART_SendString(uint8_t *str)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
    uint16_t len = 0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	81fb      	strh	r3, [r7, #14]
    while (str[len] != '\0') len++;
 8001dd0:	e002      	b.n	8001dd8 <UART_SendString+0x14>
 8001dd2:	89fb      	ldrh	r3, [r7, #14]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	81fb      	strh	r3, [r7, #14]
 8001dd8:	89fb      	ldrh	r3, [r7, #14]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d1f6      	bne.n	8001dd2 <UART_SendString+0xe>
    if (HAL_UART_Transmit(&huart2, str, len, 100) == HAL_OK)
 8001de4:	89fa      	ldrh	r2, [r7, #14]
 8001de6:	2364      	movs	r3, #100	; 0x64
 8001de8:	6879      	ldr	r1, [r7, #4]
 8001dea:	4806      	ldr	r0, [pc, #24]	; (8001e04 <UART_SendString+0x40>)
 8001dec:	f001 fc89 	bl	8003702 <HAL_UART_Transmit>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <UART_SendString+0x36>
        return UART_OK;
 8001df6:	2300      	movs	r3, #0
 8001df8:	e000      	b.n	8001dfc <UART_SendString+0x38>
    else
        return UART_ERROR;
 8001dfa:	2301      	movs	r3, #1
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200004ac 	.word	0x200004ac

08001e08 <UART_SendByte>:
/* ================= SEND SINGLE BYTE ================= */

uart_status UART_SendByte(uint8_t byte)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
    if (HAL_UART_Transmit(&huart2, &byte, 1, HAL_MAX_DELAY) == HAL_OK)
 8001e12:	1df9      	adds	r1, r7, #7
 8001e14:	f04f 33ff 	mov.w	r3, #4294967295
 8001e18:	2201      	movs	r2, #1
 8001e1a:	4806      	ldr	r0, [pc, #24]	; (8001e34 <UART_SendByte+0x2c>)
 8001e1c:	f001 fc71 	bl	8003702 <HAL_UART_Transmit>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <UART_SendByte+0x22>
        return UART_OK;
 8001e26:	2300      	movs	r3, #0
 8001e28:	e000      	b.n	8001e2c <UART_SendByte+0x24>

    return UART_ERROR;
 8001e2a:	2301      	movs	r3, #1
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	200004ac 	.word	0x200004ac

08001e38 <UART_ReceiveByte>:

uart_status UART_ReceiveByte(uint8_t *data)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
    if (HAL_UART_Receive(&huart2, data, 1, 100) == HAL_OK)
 8001e40:	2364      	movs	r3, #100	; 0x64
 8001e42:	2201      	movs	r2, #1
 8001e44:	6879      	ldr	r1, [r7, #4]
 8001e46:	4806      	ldr	r0, [pc, #24]	; (8001e60 <UART_ReceiveByte+0x28>)
 8001e48:	f001 fced 	bl	8003826 <HAL_UART_Receive>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <UART_ReceiveByte+0x1e>
        return UART_OK;
 8001e52:	2300      	movs	r3, #0
 8001e54:	e000      	b.n	8001e58 <UART_ReceiveByte+0x20>
    else
        return UART_ERROR;
 8001e56:	2301      	movs	r3, #1
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	200004ac 	.word	0x200004ac

08001e64 <UART_ReceiveBuffer>:

/* ================= RECEIVE BUFFER ================= */
uart_status UART_ReceiveBuffer(uint8_t *buf, uint16_t len, uint32_t timeout)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	607a      	str	r2, [r7, #4]
 8001e70:	817b      	strh	r3, [r7, #10]
    if (!buf) return UART_ERROR;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d101      	bne.n	8001e7c <UART_ReceiveBuffer+0x18>
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e00b      	b.n	8001e94 <UART_ReceiveBuffer+0x30>
    if (HAL_UART_Receive(&huart2, buf, len, timeout) == HAL_OK)
 8001e7c:	897a      	ldrh	r2, [r7, #10]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68f9      	ldr	r1, [r7, #12]
 8001e82:	4806      	ldr	r0, [pc, #24]	; (8001e9c <UART_ReceiveBuffer+0x38>)
 8001e84:	f001 fccf 	bl	8003826 <HAL_UART_Receive>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d101      	bne.n	8001e92 <UART_ReceiveBuffer+0x2e>
        return UART_OK;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	e000      	b.n	8001e94 <UART_ReceiveBuffer+0x30>
    else
        return UART_TIMEOUT;
 8001e92:	2302      	movs	r3, #2
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3710      	adds	r7, #16
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	200004ac 	.word	0x200004ac

08001ea0 <XMODEM_CalcChecksum>:
#define XMODEM_USE_CHECKSUM 1

static uint8_t xmodem_data_buf[XMODEM_PACKET_1K];

uint8_t XMODEM_CalcChecksum(const uint8_t *data, uint16_t length)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	807b      	strh	r3, [r7, #2]
    uint8_t sum = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < length; i++)
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	81bb      	strh	r3, [r7, #12]
 8001eb4:	e009      	b.n	8001eca <XMODEM_CalcChecksum+0x2a>
        sum += data[i];
 8001eb6:	89bb      	ldrh	r3, [r7, #12]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	4413      	add	r3, r2
 8001ebc:	781a      	ldrb	r2, [r3, #0]
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < length; i++)
 8001ec4:	89bb      	ldrh	r3, [r7, #12]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	81bb      	strh	r3, [r7, #12]
 8001eca:	89ba      	ldrh	r2, [r7, #12]
 8001ecc:	887b      	ldrh	r3, [r7, #2]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d3f1      	bcc.n	8001eb6 <XMODEM_CalcChecksum+0x16>
    return sum;
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <XMODEM_ReceivePacket>:

static XMODEM_Status_t XMODEM_ReceivePacket(uint8_t *packet_no, uint16_t *packet_size)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
    uint8_t header, pkt_no, pkt_no_inv;

    if (UART_ReceiveByte(&header) != UART_OK)
 8001eea:	f107 030f 	add.w	r3, r7, #15
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff ffa2 	bl	8001e38 <UART_ReceiveByte>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <XMODEM_ReceivePacket+0x1e>
        return XMODEM_TIMEOUT_ERROR;
 8001efa:	2302      	movs	r3, #2
 8001efc:	e059      	b.n	8001fb2 <XMODEM_ReceivePacket+0xd2>

    if (header == EOT)
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
 8001f00:	2b04      	cmp	r3, #4
 8001f02:	d101      	bne.n	8001f08 <XMODEM_ReceivePacket+0x28>
        return XMODEM_EOT_RECEIVED;
 8001f04:	2305      	movs	r3, #5
 8001f06:	e054      	b.n	8001fb2 <XMODEM_ReceivePacket+0xd2>

    if (header == SOH)
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d103      	bne.n	8001f16 <XMODEM_ReceivePacket+0x36>
        *packet_size = XMODEM_PACKET_128;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2280      	movs	r2, #128	; 0x80
 8001f12:	801a      	strh	r2, [r3, #0]
 8001f14:	e009      	b.n	8001f2a <XMODEM_ReceivePacket+0x4a>
    else if (header == STX)
 8001f16:	7bfb      	ldrb	r3, [r7, #15]
 8001f18:	2b02      	cmp	r3, #2
 8001f1a:	d104      	bne.n	8001f26 <XMODEM_ReceivePacket+0x46>
        *packet_size = XMODEM_PACKET_1K;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f22:	801a      	strh	r2, [r3, #0]
 8001f24:	e001      	b.n	8001f2a <XMODEM_ReceivePacket+0x4a>
    else
        return XMODEM_UART_ERROR;
 8001f26:	2304      	movs	r3, #4
 8001f28:	e043      	b.n	8001fb2 <XMODEM_ReceivePacket+0xd2>

    if (UART_ReceiveByte(&pkt_no) != UART_OK) return XMODEM_TIMEOUT_ERROR;
 8001f2a:	f107 030e 	add.w	r3, r7, #14
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff ff82 	bl	8001e38 <UART_ReceiveByte>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <XMODEM_ReceivePacket+0x5e>
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	e039      	b.n	8001fb2 <XMODEM_ReceivePacket+0xd2>
    if (UART_ReceiveByte(&pkt_no_inv) != UART_OK) return XMODEM_TIMEOUT_ERROR;
 8001f3e:	f107 030d 	add.w	r3, r7, #13
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff ff78 	bl	8001e38 <UART_ReceiveByte>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <XMODEM_ReceivePacket+0x72>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e02f      	b.n	8001fb2 <XMODEM_ReceivePacket+0xd2>

    if ((pkt_no ^ pkt_no_inv) != 0xFF) return XMODEM_PACKET_NUM_ERROR;
 8001f52:	7bba      	ldrb	r2, [r7, #14]
 8001f54:	7b7b      	ldrb	r3, [r7, #13]
 8001f56:	4053      	eors	r3, r2
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2bff      	cmp	r3, #255	; 0xff
 8001f5c:	d001      	beq.n	8001f62 <XMODEM_ReceivePacket+0x82>
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e027      	b.n	8001fb2 <XMODEM_ReceivePacket+0xd2>

    if (UART_ReceiveBuffer(xmodem_data_buf, *packet_size, XMODEM_BYTE_TIMEOUT) != UART_OK)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4813      	ldr	r0, [pc, #76]	; (8001fbc <XMODEM_ReceivePacket+0xdc>)
 8001f6e:	f7ff ff79 	bl	8001e64 <UART_ReceiveBuffer>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <XMODEM_ReceivePacket+0x9c>
        return XMODEM_TIMEOUT_ERROR;
 8001f78:	2302      	movs	r3, #2
 8001f7a:	e01a      	b.n	8001fb2 <XMODEM_ReceivePacket+0xd2>

#if XMODEM_USE_CHECKSUM
    uint8_t recv_checksum;
    if (UART_ReceiveByte(&recv_checksum) != UART_OK) return XMODEM_TIMEOUT_ERROR;
 8001f7c:	f107 030c 	add.w	r3, r7, #12
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff ff59 	bl	8001e38 <UART_ReceiveByte>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <XMODEM_ReceivePacket+0xb0>
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	e010      	b.n	8001fb2 <XMODEM_ReceivePacket+0xd2>

    if (recv_checksum != XMODEM_CalcChecksum(xmodem_data_buf, *packet_size))
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	4619      	mov	r1, r3
 8001f96:	4809      	ldr	r0, [pc, #36]	; (8001fbc <XMODEM_ReceivePacket+0xdc>)
 8001f98:	f7ff ff82 	bl	8001ea0 <XMODEM_CalcChecksum>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	7b3b      	ldrb	r3, [r7, #12]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d001      	beq.n	8001faa <XMODEM_ReceivePacket+0xca>
        return XMODEM_CRC_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e003      	b.n	8001fb2 <XMODEM_ReceivePacket+0xd2>
#else
    // CRC16 code if needed
#endif

    *packet_no = pkt_no;
 8001faa:	7bba      	ldrb	r2, [r7, #14]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	701a      	strb	r2, [r3, #0]
    return XMODEM_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	2000009c 	.word	0x2000009c

08001fc0 <XMODEM_Receive>:

XMODEM_Status_t XMODEM_Receive(	uint32_t flash_start_addr,
								uint32_t max_size,
								uint32_t *received_size)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b0a4      	sub	sp, #144	; 0x90
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
    uint8_t expected_packet = 1;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    uint32_t flash_addr = flash_start_addr;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    uint8_t packet_no;
    uint16_t packet_size;
    XMODEM_Status_t status;
    /* Request checksum mode (Tera Term default) */
#if XMODEM_USE_CHECKSUM
    UART_SendByte(NAK);
 8001fd8:	2015      	movs	r0, #21
 8001fda:	f7ff ff15 	bl	8001e08 <UART_SendByte>
#else
    UART_SendByte(CRC_REQ);
#endif

    /* Erase application flash */
    if (Flash_Erase(flash_start_addr) != FLASH_OK)
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	f7ff fbb0 	bl	8001744 <Flash_Erase>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d004      	beq.n	8001ff4 <XMODEM_Receive+0x34>
    {
        UART_SendString((uint8_t*)"FLASH ERASE FAIL\r\n");
 8001fea:	483d      	ldr	r0, [pc, #244]	; (80020e0 <XMODEM_Receive+0x120>)
 8001fec:	f7ff feea 	bl	8001dc4 <UART_SendString>
        return XMODEM_FLASH_ERROR;
 8001ff0:	2307      	movs	r3, #7
 8001ff2:	e071      	b.n	80020d8 <XMODEM_Receive+0x118>
    }

    while (1)
    {
        status = XMODEM_ReceivePacket(&packet_no, &packet_size);
 8001ff4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001ff8:	f107 0386 	add.w	r3, r7, #134	; 0x86
 8001ffc:	4611      	mov	r1, r2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff ff6e 	bl	8001ee0 <XMODEM_ReceivePacket>
 8002004:	4603      	mov	r3, r0
 8002006:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

        if (status == XMODEM_OK)
 800200a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800200e:	2b00      	cmp	r3, #0
 8002010:	d147      	bne.n	80020a2 <XMODEM_Receive+0xe2>
        {
            if (packet_no == expected_packet)
 8002012:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8002016:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 800201a:	429a      	cmp	r2, r3
 800201c:	d13d      	bne.n	800209a <XMODEM_Receive+0xda>
            {
                // Check total size
                if ((*received_size + packet_size) > max_size)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f8b7 2084 	ldrh.w	r2, [r7, #132]	; 0x84
 8002026:	4413      	add	r3, r2
 8002028:	68ba      	ldr	r2, [r7, #8]
 800202a:	429a      	cmp	r2, r3
 800202c:	d204      	bcs.n	8002038 <XMODEM_Receive+0x78>
                {
                    UART_SendByte(CAN);
 800202e:	2018      	movs	r0, #24
 8002030:	f7ff feea 	bl	8001e08 <UART_SendByte>

                    return XMODEM_SIZE_ERROR;
 8002034:	2306      	movs	r3, #6
 8002036:	e04f      	b.n	80020d8 <XMODEM_Receive+0x118>
                }

                // Write to flash
                if (Flash_Write(flash_addr, xmodem_data_buf, packet_size) != FLASH_OK)
 8002038:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800203c:	461a      	mov	r2, r3
 800203e:	4929      	ldr	r1, [pc, #164]	; (80020e4 <XMODEM_Receive+0x124>)
 8002040:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002044:	f7ff fbaf 	bl	80017a6 <Flash_Write>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d004      	beq.n	8002058 <XMODEM_Receive+0x98>
                {
                    UART_SendByte(CAN);
 800204e:	2018      	movs	r0, #24
 8002050:	f7ff feda 	bl	8001e08 <UART_SendByte>

                    return XMODEM_FLASH_ERROR;
 8002054:	2307      	movs	r3, #7
 8002056:	e03f      	b.n	80020d8 <XMODEM_Receive+0x118>
                }

                flash_addr    += packet_size;
 8002058:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800205c:	461a      	mov	r2, r3
 800205e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002062:	4413      	add	r3, r2
 8002064:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                *received_size += packet_size;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f8b7 2084 	ldrh.w	r2, [r7, #132]	; 0x84
 8002070:	441a      	add	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	601a      	str	r2, [r3, #0]
                expected_packet++;
 8002076:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800207a:	3301      	adds	r3, #1
 800207c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

                // Optional debug for received bytes
                char dbg[50];
                sprintf(dbg, "RX %lu bytes\r\n", *received_size);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	f107 0314 	add.w	r3, r7, #20
 8002088:	4917      	ldr	r1, [pc, #92]	; (80020e8 <XMODEM_Receive+0x128>)
 800208a:	4618      	mov	r0, r3
 800208c:	f002 f802 	bl	8004094 <siprintf>
                UART_SendString((uint8_t*)dbg);
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fe95 	bl	8001dc4 <UART_SendString>
            }

            UART_SendByte(ACK);
 800209a:	2006      	movs	r0, #6
 800209c:	f7ff feb4 	bl	8001e08 <UART_SendByte>
 80020a0:	e7a8      	b.n	8001ff4 <XMODEM_Receive+0x34>
        }
        else if (status == XMODEM_EOT_RECEIVED)
 80020a2:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80020a6:	2b05      	cmp	r3, #5
 80020a8:	d112      	bne.n	80020d0 <XMODEM_Receive+0x110>
        {
            UART_SendByte(ACK);
 80020aa:	2006      	movs	r0, #6
 80020ac:	f7ff feac 	bl	8001e08 <UART_SendByte>
            break;
 80020b0:	bf00      	nop
        }
    }

    // Optional: final confirmation
    char done_msg[60];
    snprintf(done_msg, sizeof(done_msg),
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80020ba:	4a0c      	ldr	r2, [pc, #48]	; (80020ec <XMODEM_Receive+0x12c>)
 80020bc:	213c      	movs	r1, #60	; 0x3c
 80020be:	f001 ffb5 	bl	800402c <sniprintf>
             "XMODEM DONE: %lu bytes received\r\n",
             *received_size);

    UART_SendString((uint8_t*)done_msg);
 80020c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fe7c 	bl	8001dc4 <UART_SendString>
    return XMODEM_OK;
 80020cc:	2300      	movs	r3, #0
 80020ce:	e003      	b.n	80020d8 <XMODEM_Receive+0x118>
            UART_SendByte(NAK);
 80020d0:	2015      	movs	r0, #21
 80020d2:	f7ff fe99 	bl	8001e08 <UART_SendByte>
        status = XMODEM_ReceivePacket(&packet_no, &packet_size);
 80020d6:	e78d      	b.n	8001ff4 <XMODEM_Receive+0x34>
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3790      	adds	r7, #144	; 0x90
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	08004a1c 	.word	0x08004a1c
 80020e4:	2000009c 	.word	0x2000009c
 80020e8:	08004a30 	.word	0x08004a30
 80020ec:	08004a40 	.word	0x08004a40

080020f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80020f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002128 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020f4:	480d      	ldr	r0, [pc, #52]	; (800212c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020f6:	490e      	ldr	r1, [pc, #56]	; (8002130 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020f8:	4a0e      	ldr	r2, [pc, #56]	; (8002134 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020fc:	e002      	b.n	8002104 <LoopCopyDataInit>

080020fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002100:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002102:	3304      	adds	r3, #4

08002104 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002104:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002106:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002108:	d3f9      	bcc.n	80020fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800210a:	4a0b      	ldr	r2, [pc, #44]	; (8002138 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800210c:	4c0b      	ldr	r4, [pc, #44]	; (800213c <LoopFillZerobss+0x26>)
  movs r3, #0
 800210e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002110:	e001      	b.n	8002116 <LoopFillZerobss>

08002112 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002112:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002114:	3204      	adds	r2, #4

08002116 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002116:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002118:	d3fb      	bcc.n	8002112 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800211a:	f7ff fe41 	bl	8001da0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800211e:	f001 ff3d 	bl	8003f9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002122:	f7ff fb97 	bl	8001854 <main>
  bx  lr    
 8002126:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002128:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800212c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002130:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002134:	08005014 	.word	0x08005014
  ldr r2, =_sbss
 8002138:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800213c:	20000528 	.word	0x20000528

08002140 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002140:	e7fe      	b.n	8002140 <ADC_IRQHandler>
	...

08002144 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002148:	4b0e      	ldr	r3, [pc, #56]	; (8002184 <HAL_Init+0x40>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a0d      	ldr	r2, [pc, #52]	; (8002184 <HAL_Init+0x40>)
 800214e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002152:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002154:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <HAL_Init+0x40>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a0a      	ldr	r2, [pc, #40]	; (8002184 <HAL_Init+0x40>)
 800215a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800215e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002160:	4b08      	ldr	r3, [pc, #32]	; (8002184 <HAL_Init+0x40>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a07      	ldr	r2, [pc, #28]	; (8002184 <HAL_Init+0x40>)
 8002166:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800216a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800216c:	2003      	movs	r0, #3
 800216e:	f000 f931 	bl	80023d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002172:	2000      	movs	r0, #0
 8002174:	f000 f808 	bl	8002188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002178:	f7ff fd20 	bl	8001bbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40023c00 	.word	0x40023c00

08002188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002190:	4b12      	ldr	r3, [pc, #72]	; (80021dc <HAL_InitTick+0x54>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <HAL_InitTick+0x58>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	4619      	mov	r1, r3
 800219a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800219e:	fbb3 f3f1 	udiv	r3, r3, r1
 80021a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a6:	4618      	mov	r0, r3
 80021a8:	f000 f93b 	bl	8002422 <HAL_SYSTICK_Config>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e00e      	b.n	80021d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2b0f      	cmp	r3, #15
 80021ba:	d80a      	bhi.n	80021d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021bc:	2200      	movs	r2, #0
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	f04f 30ff 	mov.w	r0, #4294967295
 80021c4:	f000 f911 	bl	80023ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021c8:	4a06      	ldr	r2, [pc, #24]	; (80021e4 <HAL_InitTick+0x5c>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
 80021d0:	e000      	b.n	80021d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20000004 	.word	0x20000004
 80021e0:	2000000c 	.word	0x2000000c
 80021e4:	20000008 	.word	0x20000008

080021e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021ec:	4b06      	ldr	r3, [pc, #24]	; (8002208 <HAL_IncTick+0x20>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	461a      	mov	r2, r3
 80021f2:	4b06      	ldr	r3, [pc, #24]	; (800220c <HAL_IncTick+0x24>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4413      	add	r3, r2
 80021f8:	4a04      	ldr	r2, [pc, #16]	; (800220c <HAL_IncTick+0x24>)
 80021fa:	6013      	str	r3, [r2, #0]
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	2000000c 	.word	0x2000000c
 800220c:	200004f4 	.word	0x200004f4

08002210 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return uwTick;
 8002214:	4b03      	ldr	r3, [pc, #12]	; (8002224 <HAL_GetTick+0x14>)
 8002216:	681b      	ldr	r3, [r3, #0]
}
 8002218:	4618      	mov	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	200004f4 	.word	0x200004f4

08002228 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002230:	f7ff ffee 	bl	8002210 <HAL_GetTick>
 8002234:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002240:	d005      	beq.n	800224e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002242:	4b0a      	ldr	r3, [pc, #40]	; (800226c <HAL_Delay+0x44>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	461a      	mov	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	4413      	add	r3, r2
 800224c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800224e:	bf00      	nop
 8002250:	f7ff ffde 	bl	8002210 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	429a      	cmp	r2, r3
 800225e:	d8f7      	bhi.n	8002250 <HAL_Delay+0x28>
  {
  }
}
 8002260:	bf00      	nop
 8002262:	bf00      	nop
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	2000000c 	.word	0x2000000c

08002270 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f003 0307 	and.w	r3, r3, #7
 800227e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002280:	4b0c      	ldr	r3, [pc, #48]	; (80022b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002286:	68ba      	ldr	r2, [r7, #8]
 8002288:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800228c:	4013      	ands	r3, r2
 800228e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002298:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800229c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022a2:	4a04      	ldr	r2, [pc, #16]	; (80022b4 <__NVIC_SetPriorityGrouping+0x44>)
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	60d3      	str	r3, [r2, #12]
}
 80022a8:	bf00      	nop
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022bc:	4b04      	ldr	r3, [pc, #16]	; (80022d0 <__NVIC_GetPriorityGrouping+0x18>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	0a1b      	lsrs	r3, r3, #8
 80022c2:	f003 0307 	and.w	r3, r3, #7
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	e000ed00 	.word	0xe000ed00

080022d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	4603      	mov	r3, r0
 80022dc:	6039      	str	r1, [r7, #0]
 80022de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	db0a      	blt.n	80022fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	b2da      	uxtb	r2, r3
 80022ec:	490c      	ldr	r1, [pc, #48]	; (8002320 <__NVIC_SetPriority+0x4c>)
 80022ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f2:	0112      	lsls	r2, r2, #4
 80022f4:	b2d2      	uxtb	r2, r2
 80022f6:	440b      	add	r3, r1
 80022f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022fc:	e00a      	b.n	8002314 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	b2da      	uxtb	r2, r3
 8002302:	4908      	ldr	r1, [pc, #32]	; (8002324 <__NVIC_SetPriority+0x50>)
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	f003 030f 	and.w	r3, r3, #15
 800230a:	3b04      	subs	r3, #4
 800230c:	0112      	lsls	r2, r2, #4
 800230e:	b2d2      	uxtb	r2, r2
 8002310:	440b      	add	r3, r1
 8002312:	761a      	strb	r2, [r3, #24]
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	e000e100 	.word	0xe000e100
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002328:	b480      	push	{r7}
 800232a:	b089      	sub	sp, #36	; 0x24
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 0307 	and.w	r3, r3, #7
 800233a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	f1c3 0307 	rsb	r3, r3, #7
 8002342:	2b04      	cmp	r3, #4
 8002344:	bf28      	it	cs
 8002346:	2304      	movcs	r3, #4
 8002348:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	3304      	adds	r3, #4
 800234e:	2b06      	cmp	r3, #6
 8002350:	d902      	bls.n	8002358 <NVIC_EncodePriority+0x30>
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3b03      	subs	r3, #3
 8002356:	e000      	b.n	800235a <NVIC_EncodePriority+0x32>
 8002358:	2300      	movs	r3, #0
 800235a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800235c:	f04f 32ff 	mov.w	r2, #4294967295
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	43da      	mvns	r2, r3
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	401a      	ands	r2, r3
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002370:	f04f 31ff 	mov.w	r1, #4294967295
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	fa01 f303 	lsl.w	r3, r1, r3
 800237a:	43d9      	mvns	r1, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002380:	4313      	orrs	r3, r2
         );
}
 8002382:	4618      	mov	r0, r3
 8002384:	3724      	adds	r7, #36	; 0x24
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
	...

08002390 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3b01      	subs	r3, #1
 800239c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023a0:	d301      	bcc.n	80023a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023a2:	2301      	movs	r3, #1
 80023a4:	e00f      	b.n	80023c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023a6:	4a0a      	ldr	r2, [pc, #40]	; (80023d0 <SysTick_Config+0x40>)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3b01      	subs	r3, #1
 80023ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ae:	210f      	movs	r1, #15
 80023b0:	f04f 30ff 	mov.w	r0, #4294967295
 80023b4:	f7ff ff8e 	bl	80022d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023b8:	4b05      	ldr	r3, [pc, #20]	; (80023d0 <SysTick_Config+0x40>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023be:	4b04      	ldr	r3, [pc, #16]	; (80023d0 <SysTick_Config+0x40>)
 80023c0:	2207      	movs	r2, #7
 80023c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	e000e010 	.word	0xe000e010

080023d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f7ff ff47 	bl	8002270 <__NVIC_SetPriorityGrouping>
}
 80023e2:	bf00      	nop
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b086      	sub	sp, #24
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	4603      	mov	r3, r0
 80023f2:	60b9      	str	r1, [r7, #8]
 80023f4:	607a      	str	r2, [r7, #4]
 80023f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023f8:	2300      	movs	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023fc:	f7ff ff5c 	bl	80022b8 <__NVIC_GetPriorityGrouping>
 8002400:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	68b9      	ldr	r1, [r7, #8]
 8002406:	6978      	ldr	r0, [r7, #20]
 8002408:	f7ff ff8e 	bl	8002328 <NVIC_EncodePriority>
 800240c:	4602      	mov	r2, r0
 800240e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002412:	4611      	mov	r1, r2
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff ff5d 	bl	80022d4 <__NVIC_SetPriority>
}
 800241a:	bf00      	nop
 800241c:	3718      	adds	r7, #24
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b082      	sub	sp, #8
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7ff ffb0 	bl	8002390 <SysTick_Config>
 8002430:	4603      	mov	r3, r0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e00e      	b.n	800246a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	795b      	ldrb	r3, [r3, #5]
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d105      	bne.n	8002462 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f7ff fbd5 	bl	8001c0c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2201      	movs	r2, #1
 8002466:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
	...

08002474 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002486:	4b23      	ldr	r3, [pc, #140]	; (8002514 <HAL_FLASH_Program+0xa0>)
 8002488:	7e1b      	ldrb	r3, [r3, #24]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d101      	bne.n	8002492 <HAL_FLASH_Program+0x1e>
 800248e:	2302      	movs	r3, #2
 8002490:	e03b      	b.n	800250a <HAL_FLASH_Program+0x96>
 8002492:	4b20      	ldr	r3, [pc, #128]	; (8002514 <HAL_FLASH_Program+0xa0>)
 8002494:	2201      	movs	r2, #1
 8002496:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002498:	f24c 3050 	movw	r0, #50000	; 0xc350
 800249c:	f000 f870 	bl	8002580 <FLASH_WaitForLastOperation>
 80024a0:	4603      	mov	r3, r0
 80024a2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80024a4:	7dfb      	ldrb	r3, [r7, #23]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d12b      	bne.n	8002502 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d105      	bne.n	80024bc <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80024b0:	783b      	ldrb	r3, [r7, #0]
 80024b2:	4619      	mov	r1, r3
 80024b4:	68b8      	ldr	r0, [r7, #8]
 80024b6:	f000 f91b 	bl	80026f0 <FLASH_Program_Byte>
 80024ba:	e016      	b.n	80024ea <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d105      	bne.n	80024ce <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80024c2:	883b      	ldrh	r3, [r7, #0]
 80024c4:	4619      	mov	r1, r3
 80024c6:	68b8      	ldr	r0, [r7, #8]
 80024c8:	f000 f8ee 	bl	80026a8 <FLASH_Program_HalfWord>
 80024cc:	e00d      	b.n	80024ea <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d105      	bne.n	80024e0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	4619      	mov	r1, r3
 80024d8:	68b8      	ldr	r0, [r7, #8]
 80024da:	f000 f8c3 	bl	8002664 <FLASH_Program_Word>
 80024de:	e004      	b.n	80024ea <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80024e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024e4:	68b8      	ldr	r0, [r7, #8]
 80024e6:	f000 f88b 	bl	8002600 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80024ea:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024ee:	f000 f847 	bl	8002580 <FLASH_WaitForLastOperation>
 80024f2:	4603      	mov	r3, r0
 80024f4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80024f6:	4b08      	ldr	r3, [pc, #32]	; (8002518 <HAL_FLASH_Program+0xa4>)
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	4a07      	ldr	r2, [pc, #28]	; (8002518 <HAL_FLASH_Program+0xa4>)
 80024fc:	f023 0301 	bic.w	r3, r3, #1
 8002500:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002502:	4b04      	ldr	r3, [pc, #16]	; (8002514 <HAL_FLASH_Program+0xa0>)
 8002504:	2200      	movs	r2, #0
 8002506:	761a      	strb	r2, [r3, #24]
  
  return status;
 8002508:	7dfb      	ldrb	r3, [r7, #23]
}
 800250a:	4618      	mov	r0, r3
 800250c:	3718      	adds	r7, #24
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	200004f8 	.word	0x200004f8
 8002518:	40023c00 	.word	0x40023c00

0800251c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002526:	4b0b      	ldr	r3, [pc, #44]	; (8002554 <HAL_FLASH_Unlock+0x38>)
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	2b00      	cmp	r3, #0
 800252c:	da0b      	bge.n	8002546 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800252e:	4b09      	ldr	r3, [pc, #36]	; (8002554 <HAL_FLASH_Unlock+0x38>)
 8002530:	4a09      	ldr	r2, [pc, #36]	; (8002558 <HAL_FLASH_Unlock+0x3c>)
 8002532:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002534:	4b07      	ldr	r3, [pc, #28]	; (8002554 <HAL_FLASH_Unlock+0x38>)
 8002536:	4a09      	ldr	r2, [pc, #36]	; (800255c <HAL_FLASH_Unlock+0x40>)
 8002538:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800253a:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_FLASH_Unlock+0x38>)
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	2b00      	cmp	r3, #0
 8002540:	da01      	bge.n	8002546 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002546:	79fb      	ldrb	r3, [r7, #7]
}
 8002548:	4618      	mov	r0, r3
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	40023c00 	.word	0x40023c00
 8002558:	45670123 	.word	0x45670123
 800255c:	cdef89ab 	.word	0xcdef89ab

08002560 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002564:	4b05      	ldr	r3, [pc, #20]	; (800257c <HAL_FLASH_Lock+0x1c>)
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	4a04      	ldr	r2, [pc, #16]	; (800257c <HAL_FLASH_Lock+0x1c>)
 800256a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800256e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr
 800257c:	40023c00 	.word	0x40023c00

08002580 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002588:	2300      	movs	r3, #0
 800258a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800258c:	4b1a      	ldr	r3, [pc, #104]	; (80025f8 <FLASH_WaitForLastOperation+0x78>)
 800258e:	2200      	movs	r2, #0
 8002590:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002592:	f7ff fe3d 	bl	8002210 <HAL_GetTick>
 8002596:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002598:	e010      	b.n	80025bc <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a0:	d00c      	beq.n	80025bc <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d007      	beq.n	80025b8 <FLASH_WaitForLastOperation+0x38>
 80025a8:	f7ff fe32 	bl	8002210 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d201      	bcs.n	80025bc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e019      	b.n	80025f0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80025bc:	4b0f      	ldr	r3, [pc, #60]	; (80025fc <FLASH_WaitForLastOperation+0x7c>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1e8      	bne.n	800259a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <FLASH_WaitForLastOperation+0x7c>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d002      	beq.n	80025da <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80025d4:	4b09      	ldr	r3, [pc, #36]	; (80025fc <FLASH_WaitForLastOperation+0x7c>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80025da:	4b08      	ldr	r3, [pc, #32]	; (80025fc <FLASH_WaitForLastOperation+0x7c>)
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d003      	beq.n	80025ee <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80025e6:	f000 f8a5 	bl	8002734 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e000      	b.n	80025f0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
  
}  
 80025f0:	4618      	mov	r0, r3
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	200004f8 	.word	0x200004f8
 80025fc:	40023c00 	.word	0x40023c00

08002600 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800260c:	4b14      	ldr	r3, [pc, #80]	; (8002660 <FLASH_Program_DoubleWord+0x60>)
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	4a13      	ldr	r2, [pc, #76]	; (8002660 <FLASH_Program_DoubleWord+0x60>)
 8002612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002616:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002618:	4b11      	ldr	r3, [pc, #68]	; (8002660 <FLASH_Program_DoubleWord+0x60>)
 800261a:	691b      	ldr	r3, [r3, #16]
 800261c:	4a10      	ldr	r2, [pc, #64]	; (8002660 <FLASH_Program_DoubleWord+0x60>)
 800261e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002622:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002624:	4b0e      	ldr	r3, [pc, #56]	; (8002660 <FLASH_Program_DoubleWord+0x60>)
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	4a0d      	ldr	r2, [pc, #52]	; (8002660 <FLASH_Program_DoubleWord+0x60>)
 800262a:	f043 0301 	orr.w	r3, r3, #1
 800262e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	683a      	ldr	r2, [r7, #0]
 8002634:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002636:	f3bf 8f6f 	isb	sy
}
 800263a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800263c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002640:	f04f 0200 	mov.w	r2, #0
 8002644:	f04f 0300 	mov.w	r3, #0
 8002648:	000a      	movs	r2, r1
 800264a:	2300      	movs	r3, #0
 800264c:	68f9      	ldr	r1, [r7, #12]
 800264e:	3104      	adds	r1, #4
 8002650:	4613      	mov	r3, r2
 8002652:	600b      	str	r3, [r1, #0]
}
 8002654:	bf00      	nop
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	40023c00 	.word	0x40023c00

08002664 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800266e:	4b0d      	ldr	r3, [pc, #52]	; (80026a4 <FLASH_Program_Word+0x40>)
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	4a0c      	ldr	r2, [pc, #48]	; (80026a4 <FLASH_Program_Word+0x40>)
 8002674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002678:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800267a:	4b0a      	ldr	r3, [pc, #40]	; (80026a4 <FLASH_Program_Word+0x40>)
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	4a09      	ldr	r2, [pc, #36]	; (80026a4 <FLASH_Program_Word+0x40>)
 8002680:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002684:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002686:	4b07      	ldr	r3, [pc, #28]	; (80026a4 <FLASH_Program_Word+0x40>)
 8002688:	691b      	ldr	r3, [r3, #16]
 800268a:	4a06      	ldr	r2, [pc, #24]	; (80026a4 <FLASH_Program_Word+0x40>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	683a      	ldr	r2, [r7, #0]
 8002696:	601a      	str	r2, [r3, #0]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	40023c00 	.word	0x40023c00

080026a8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80026b4:	4b0d      	ldr	r3, [pc, #52]	; (80026ec <FLASH_Program_HalfWord+0x44>)
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	4a0c      	ldr	r2, [pc, #48]	; (80026ec <FLASH_Program_HalfWord+0x44>)
 80026ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80026c0:	4b0a      	ldr	r3, [pc, #40]	; (80026ec <FLASH_Program_HalfWord+0x44>)
 80026c2:	691b      	ldr	r3, [r3, #16]
 80026c4:	4a09      	ldr	r2, [pc, #36]	; (80026ec <FLASH_Program_HalfWord+0x44>)
 80026c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80026cc:	4b07      	ldr	r3, [pc, #28]	; (80026ec <FLASH_Program_HalfWord+0x44>)
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	4a06      	ldr	r2, [pc, #24]	; (80026ec <FLASH_Program_HalfWord+0x44>)
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	887a      	ldrh	r2, [r7, #2]
 80026dc:	801a      	strh	r2, [r3, #0]
}
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40023c00 	.word	0x40023c00

080026f0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	460b      	mov	r3, r1
 80026fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80026fc:	4b0c      	ldr	r3, [pc, #48]	; (8002730 <FLASH_Program_Byte+0x40>)
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	4a0b      	ldr	r2, [pc, #44]	; (8002730 <FLASH_Program_Byte+0x40>)
 8002702:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002706:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002708:	4b09      	ldr	r3, [pc, #36]	; (8002730 <FLASH_Program_Byte+0x40>)
 800270a:	4a09      	ldr	r2, [pc, #36]	; (8002730 <FLASH_Program_Byte+0x40>)
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002710:	4b07      	ldr	r3, [pc, #28]	; (8002730 <FLASH_Program_Byte+0x40>)
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	4a06      	ldr	r2, [pc, #24]	; (8002730 <FLASH_Program_Byte+0x40>)
 8002716:	f043 0301 	orr.w	r3, r3, #1
 800271a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	78fa      	ldrb	r2, [r7, #3]
 8002720:	701a      	strb	r2, [r3, #0]
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40023c00 	.word	0x40023c00

08002734 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002738:	4b2f      	ldr	r3, [pc, #188]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	f003 0310 	and.w	r3, r3, #16
 8002740:	2b00      	cmp	r3, #0
 8002742:	d008      	beq.n	8002756 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002744:	4b2d      	ldr	r3, [pc, #180]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 8002746:	69db      	ldr	r3, [r3, #28]
 8002748:	f043 0310 	orr.w	r3, r3, #16
 800274c:	4a2b      	ldr	r2, [pc, #172]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 800274e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002750:	4b29      	ldr	r3, [pc, #164]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 8002752:	2210      	movs	r2, #16
 8002754:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002756:	4b28      	ldr	r3, [pc, #160]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	f003 0320 	and.w	r3, r3, #32
 800275e:	2b00      	cmp	r3, #0
 8002760:	d008      	beq.n	8002774 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002762:	4b26      	ldr	r3, [pc, #152]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	f043 0308 	orr.w	r3, r3, #8
 800276a:	4a24      	ldr	r2, [pc, #144]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 800276c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800276e:	4b22      	ldr	r3, [pc, #136]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 8002770:	2220      	movs	r2, #32
 8002772:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002774:	4b20      	ldr	r3, [pc, #128]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800277c:	2b00      	cmp	r3, #0
 800277e:	d008      	beq.n	8002792 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002780:	4b1e      	ldr	r3, [pc, #120]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 8002782:	69db      	ldr	r3, [r3, #28]
 8002784:	f043 0304 	orr.w	r3, r3, #4
 8002788:	4a1c      	ldr	r2, [pc, #112]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 800278a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800278c:	4b1a      	ldr	r3, [pc, #104]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 800278e:	2240      	movs	r2, #64	; 0x40
 8002790:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002792:	4b19      	ldr	r3, [pc, #100]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800279a:	2b00      	cmp	r3, #0
 800279c:	d008      	beq.n	80027b0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800279e:	4b17      	ldr	r3, [pc, #92]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	f043 0302 	orr.w	r3, r3, #2
 80027a6:	4a15      	ldr	r2, [pc, #84]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 80027a8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80027aa:	4b13      	ldr	r3, [pc, #76]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 80027ac:	2280      	movs	r2, #128	; 0x80
 80027ae:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80027b0:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d009      	beq.n	80027d0 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80027bc:	4b0f      	ldr	r3, [pc, #60]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	4a0d      	ldr	r2, [pc, #52]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 80027c6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80027c8:	4b0b      	ldr	r3, [pc, #44]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 80027ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027ce:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80027d0:	4b09      	ldr	r3, [pc, #36]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d008      	beq.n	80027ee <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80027dc:	4b07      	ldr	r3, [pc, #28]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 80027de:	69db      	ldr	r3, [r3, #28]
 80027e0:	f043 0320 	orr.w	r3, r3, #32
 80027e4:	4a05      	ldr	r2, [pc, #20]	; (80027fc <FLASH_SetErrorCode+0xc8>)
 80027e6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80027e8:	4b03      	ldr	r3, [pc, #12]	; (80027f8 <FLASH_SetErrorCode+0xc4>)
 80027ea:	2202      	movs	r2, #2
 80027ec:	60da      	str	r2, [r3, #12]
  }
}
 80027ee:	bf00      	nop
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr
 80027f8:	40023c00 	.word	0x40023c00
 80027fc:	200004f8 	.word	0x200004f8

08002800 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800280e:	2300      	movs	r3, #0
 8002810:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002812:	4b31      	ldr	r3, [pc, #196]	; (80028d8 <HAL_FLASHEx_Erase+0xd8>)
 8002814:	7e1b      	ldrb	r3, [r3, #24]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d101      	bne.n	800281e <HAL_FLASHEx_Erase+0x1e>
 800281a:	2302      	movs	r3, #2
 800281c:	e058      	b.n	80028d0 <HAL_FLASHEx_Erase+0xd0>
 800281e:	4b2e      	ldr	r3, [pc, #184]	; (80028d8 <HAL_FLASHEx_Erase+0xd8>)
 8002820:	2201      	movs	r2, #1
 8002822:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002824:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002828:	f7ff feaa 	bl	8002580 <FLASH_WaitForLastOperation>
 800282c:	4603      	mov	r3, r0
 800282e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002830:	7bfb      	ldrb	r3, [r7, #15]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d148      	bne.n	80028c8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	f04f 32ff 	mov.w	r2, #4294967295
 800283c:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d115      	bne.n	8002872 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	b2da      	uxtb	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	4619      	mov	r1, r3
 8002852:	4610      	mov	r0, r2
 8002854:	f000 f844 	bl	80028e0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002858:	f24c 3050 	movw	r0, #50000	; 0xc350
 800285c:	f7ff fe90 	bl	8002580 <FLASH_WaitForLastOperation>
 8002860:	4603      	mov	r3, r0
 8002862:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002864:	4b1d      	ldr	r3, [pc, #116]	; (80028dc <HAL_FLASHEx_Erase+0xdc>)
 8002866:	691b      	ldr	r3, [r3, #16]
 8002868:	4a1c      	ldr	r2, [pc, #112]	; (80028dc <HAL_FLASHEx_Erase+0xdc>)
 800286a:	f023 0304 	bic.w	r3, r3, #4
 800286e:	6113      	str	r3, [r2, #16]
 8002870:	e028      	b.n	80028c4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	60bb      	str	r3, [r7, #8]
 8002878:	e01c      	b.n	80028b4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	b2db      	uxtb	r3, r3
 8002880:	4619      	mov	r1, r3
 8002882:	68b8      	ldr	r0, [r7, #8]
 8002884:	f000 f850 	bl	8002928 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002888:	f24c 3050 	movw	r0, #50000	; 0xc350
 800288c:	f7ff fe78 	bl	8002580 <FLASH_WaitForLastOperation>
 8002890:	4603      	mov	r3, r0
 8002892:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002894:	4b11      	ldr	r3, [pc, #68]	; (80028dc <HAL_FLASHEx_Erase+0xdc>)
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	4a10      	ldr	r2, [pc, #64]	; (80028dc <HAL_FLASHEx_Erase+0xdc>)
 800289a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800289e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80028a0:	7bfb      	ldrb	r3, [r7, #15]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d003      	beq.n	80028ae <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	68ba      	ldr	r2, [r7, #8]
 80028aa:	601a      	str	r2, [r3, #0]
          break;
 80028ac:	e00a      	b.n	80028c4 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	3301      	adds	r3, #1
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68da      	ldr	r2, [r3, #12]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	4413      	add	r3, r2
 80028be:	68ba      	ldr	r2, [r7, #8]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d3da      	bcc.n	800287a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80028c4:	f000 f878 	bl	80029b8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80028c8:	4b03      	ldr	r3, [pc, #12]	; (80028d8 <HAL_FLASHEx_Erase+0xd8>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	761a      	strb	r2, [r3, #24]

  return status;
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	200004f8 	.word	0x200004f8
 80028dc:	40023c00 	.word	0x40023c00

080028e0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	4603      	mov	r3, r0
 80028e8:	6039      	str	r1, [r7, #0]
 80028ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80028ec:	4b0d      	ldr	r3, [pc, #52]	; (8002924 <FLASH_MassErase+0x44>)
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	4a0c      	ldr	r2, [pc, #48]	; (8002924 <FLASH_MassErase+0x44>)
 80028f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80028f8:	4b0a      	ldr	r3, [pc, #40]	; (8002924 <FLASH_MassErase+0x44>)
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	4a09      	ldr	r2, [pc, #36]	; (8002924 <FLASH_MassErase+0x44>)
 80028fe:	f043 0304 	orr.w	r3, r3, #4
 8002902:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002904:	4b07      	ldr	r3, [pc, #28]	; (8002924 <FLASH_MassErase+0x44>)
 8002906:	691a      	ldr	r2, [r3, #16]
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	021b      	lsls	r3, r3, #8
 800290c:	4313      	orrs	r3, r2
 800290e:	4a05      	ldr	r2, [pc, #20]	; (8002924 <FLASH_MassErase+0x44>)
 8002910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002914:	6113      	str	r3, [r2, #16]
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40023c00 	.word	0x40023c00

08002928 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	460b      	mov	r3, r1
 8002932:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002938:	78fb      	ldrb	r3, [r7, #3]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d102      	bne.n	8002944 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	e010      	b.n	8002966 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002944:	78fb      	ldrb	r3, [r7, #3]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d103      	bne.n	8002952 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800294a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	e009      	b.n	8002966 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002952:	78fb      	ldrb	r3, [r7, #3]
 8002954:	2b02      	cmp	r3, #2
 8002956:	d103      	bne.n	8002960 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002958:	f44f 7300 	mov.w	r3, #512	; 0x200
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	e002      	b.n	8002966 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002960:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002964:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002966:	4b13      	ldr	r3, [pc, #76]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	4a12      	ldr	r2, [pc, #72]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 800296c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002970:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002972:	4b10      	ldr	r3, [pc, #64]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 8002974:	691a      	ldr	r2, [r3, #16]
 8002976:	490f      	ldr	r1, [pc, #60]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	4313      	orrs	r3, r2
 800297c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800297e:	4b0d      	ldr	r3, [pc, #52]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 8002980:	691b      	ldr	r3, [r3, #16]
 8002982:	4a0c      	ldr	r2, [pc, #48]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 8002984:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002988:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 800298c:	691a      	ldr	r2, [r3, #16]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	00db      	lsls	r3, r3, #3
 8002992:	4313      	orrs	r3, r2
 8002994:	4a07      	ldr	r2, [pc, #28]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 8002996:	f043 0302 	orr.w	r3, r3, #2
 800299a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800299c:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 800299e:	691b      	ldr	r3, [r3, #16]
 80029a0:	4a04      	ldr	r2, [pc, #16]	; (80029b4 <FLASH_Erase_Sector+0x8c>)
 80029a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a6:	6113      	str	r3, [r2, #16]
}
 80029a8:	bf00      	nop
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	40023c00 	.word	0x40023c00

080029b8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80029bc:	4b20      	ldr	r3, [pc, #128]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d017      	beq.n	80029f8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80029c8:	4b1d      	ldr	r3, [pc, #116]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a1c      	ldr	r2, [pc, #112]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029ce:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80029d2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80029d4:	4b1a      	ldr	r3, [pc, #104]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a19      	ldr	r2, [pc, #100]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029de:	6013      	str	r3, [r2, #0]
 80029e0:	4b17      	ldr	r3, [pc, #92]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a16      	ldr	r2, [pc, #88]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80029ea:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029ec:	4b14      	ldr	r3, [pc, #80]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a13      	ldr	r2, [pc, #76]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029f6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80029f8:	4b11      	ldr	r3, [pc, #68]	; (8002a40 <FLASH_FlushCaches+0x88>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d017      	beq.n	8002a34 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002a04:	4b0e      	ldr	r3, [pc, #56]	; (8002a40 <FLASH_FlushCaches+0x88>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a0d      	ldr	r2, [pc, #52]	; (8002a40 <FLASH_FlushCaches+0x88>)
 8002a0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a0e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002a10:	4b0b      	ldr	r3, [pc, #44]	; (8002a40 <FLASH_FlushCaches+0x88>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a0a      	ldr	r2, [pc, #40]	; (8002a40 <FLASH_FlushCaches+0x88>)
 8002a16:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a1a:	6013      	str	r3, [r2, #0]
 8002a1c:	4b08      	ldr	r3, [pc, #32]	; (8002a40 <FLASH_FlushCaches+0x88>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a07      	ldr	r2, [pc, #28]	; (8002a40 <FLASH_FlushCaches+0x88>)
 8002a22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a26:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a28:	4b05      	ldr	r3, [pc, #20]	; (8002a40 <FLASH_FlushCaches+0x88>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a04      	ldr	r2, [pc, #16]	; (8002a40 <FLASH_FlushCaches+0x88>)
 8002a2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a32:	6013      	str	r3, [r2, #0]
  }
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	40023c00 	.word	0x40023c00

08002a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b089      	sub	sp, #36	; 0x24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61fb      	str	r3, [r7, #28]
 8002a5e:	e159      	b.n	8002d14 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a60:	2201      	movs	r2, #1
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	4013      	ands	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	f040 8148 	bne.w	8002d0e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f003 0303 	and.w	r3, r3, #3
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d005      	beq.n	8002a96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d130      	bne.n	8002af8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	2203      	movs	r2, #3
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	68da      	ldr	r2, [r3, #12]
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002acc:	2201      	movs	r2, #1
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	091b      	lsrs	r3, r3, #4
 8002ae2:	f003 0201 	and.w	r2, r3, #1
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f003 0303 	and.w	r3, r3, #3
 8002b00:	2b03      	cmp	r3, #3
 8002b02:	d017      	beq.n	8002b34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	2203      	movs	r2, #3
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f003 0303 	and.w	r3, r3, #3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d123      	bne.n	8002b88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	08da      	lsrs	r2, r3, #3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3208      	adds	r2, #8
 8002b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	f003 0307 	and.w	r3, r3, #7
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	220f      	movs	r2, #15
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	4013      	ands	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	691a      	ldr	r2, [r3, #16]
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f003 0307 	and.w	r3, r3, #7
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	fa02 f303 	lsl.w	r3, r2, r3
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	08da      	lsrs	r2, r3, #3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	3208      	adds	r2, #8
 8002b82:	69b9      	ldr	r1, [r7, #24]
 8002b84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	2203      	movs	r2, #3
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f003 0203 	and.w	r2, r3, #3
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 80a2 	beq.w	8002d0e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	4b57      	ldr	r3, [pc, #348]	; (8002d2c <HAL_GPIO_Init+0x2e8>)
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd2:	4a56      	ldr	r2, [pc, #344]	; (8002d2c <HAL_GPIO_Init+0x2e8>)
 8002bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8002bda:	4b54      	ldr	r3, [pc, #336]	; (8002d2c <HAL_GPIO_Init+0x2e8>)
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002be6:	4a52      	ldr	r2, [pc, #328]	; (8002d30 <HAL_GPIO_Init+0x2ec>)
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	089b      	lsrs	r3, r3, #2
 8002bec:	3302      	adds	r3, #2
 8002bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	f003 0303 	and.w	r3, r3, #3
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	220f      	movs	r2, #15
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	43db      	mvns	r3, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4013      	ands	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a49      	ldr	r2, [pc, #292]	; (8002d34 <HAL_GPIO_Init+0x2f0>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d019      	beq.n	8002c46 <HAL_GPIO_Init+0x202>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a48      	ldr	r2, [pc, #288]	; (8002d38 <HAL_GPIO_Init+0x2f4>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d013      	beq.n	8002c42 <HAL_GPIO_Init+0x1fe>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a47      	ldr	r2, [pc, #284]	; (8002d3c <HAL_GPIO_Init+0x2f8>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d00d      	beq.n	8002c3e <HAL_GPIO_Init+0x1fa>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a46      	ldr	r2, [pc, #280]	; (8002d40 <HAL_GPIO_Init+0x2fc>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d007      	beq.n	8002c3a <HAL_GPIO_Init+0x1f6>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a45      	ldr	r2, [pc, #276]	; (8002d44 <HAL_GPIO_Init+0x300>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d101      	bne.n	8002c36 <HAL_GPIO_Init+0x1f2>
 8002c32:	2304      	movs	r3, #4
 8002c34:	e008      	b.n	8002c48 <HAL_GPIO_Init+0x204>
 8002c36:	2307      	movs	r3, #7
 8002c38:	e006      	b.n	8002c48 <HAL_GPIO_Init+0x204>
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e004      	b.n	8002c48 <HAL_GPIO_Init+0x204>
 8002c3e:	2302      	movs	r3, #2
 8002c40:	e002      	b.n	8002c48 <HAL_GPIO_Init+0x204>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e000      	b.n	8002c48 <HAL_GPIO_Init+0x204>
 8002c46:	2300      	movs	r3, #0
 8002c48:	69fa      	ldr	r2, [r7, #28]
 8002c4a:	f002 0203 	and.w	r2, r2, #3
 8002c4e:	0092      	lsls	r2, r2, #2
 8002c50:	4093      	lsls	r3, r2
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c58:	4935      	ldr	r1, [pc, #212]	; (8002d30 <HAL_GPIO_Init+0x2ec>)
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	089b      	lsrs	r3, r3, #2
 8002c5e:	3302      	adds	r3, #2
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c66:	4b38      	ldr	r3, [pc, #224]	; (8002d48 <HAL_GPIO_Init+0x304>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	4013      	ands	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c8a:	4a2f      	ldr	r2, [pc, #188]	; (8002d48 <HAL_GPIO_Init+0x304>)
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c90:	4b2d      	ldr	r3, [pc, #180]	; (8002d48 <HAL_GPIO_Init+0x304>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d003      	beq.n	8002cb4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cb4:	4a24      	ldr	r2, [pc, #144]	; (8002d48 <HAL_GPIO_Init+0x304>)
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cba:	4b23      	ldr	r3, [pc, #140]	; (8002d48 <HAL_GPIO_Init+0x304>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	43db      	mvns	r3, r3
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cde:	4a1a      	ldr	r2, [pc, #104]	; (8002d48 <HAL_GPIO_Init+0x304>)
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ce4:	4b18      	ldr	r3, [pc, #96]	; (8002d48 <HAL_GPIO_Init+0x304>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	43db      	mvns	r3, r3
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d08:	4a0f      	ldr	r2, [pc, #60]	; (8002d48 <HAL_GPIO_Init+0x304>)
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	3301      	adds	r3, #1
 8002d12:	61fb      	str	r3, [r7, #28]
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	2b0f      	cmp	r3, #15
 8002d18:	f67f aea2 	bls.w	8002a60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d1c:	bf00      	nop
 8002d1e:	bf00      	nop
 8002d20:	3724      	adds	r7, #36	; 0x24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	40013800 	.word	0x40013800
 8002d34:	40020000 	.word	0x40020000
 8002d38:	40020400 	.word	0x40020400
 8002d3c:	40020800 	.word	0x40020800
 8002d40:	40020c00 	.word	0x40020c00
 8002d44:	40021000 	.word	0x40021000
 8002d48:	40013c00 	.word	0x40013c00

08002d4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	460b      	mov	r3, r1
 8002d56:	807b      	strh	r3, [r7, #2]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d5c:	787b      	ldrb	r3, [r7, #1]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d62:	887a      	ldrh	r2, [r7, #2]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d68:	e003      	b.n	8002d72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d6a:	887b      	ldrh	r3, [r7, #2]
 8002d6c:	041a      	lsls	r2, r3, #16
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	619a      	str	r2, [r3, #24]
}
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
	...

08002d80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e264      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d075      	beq.n	8002e8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d9e:	4ba3      	ldr	r3, [pc, #652]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 030c 	and.w	r3, r3, #12
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	d00c      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002daa:	4ba0      	ldr	r3, [pc, #640]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002db2:	2b08      	cmp	r3, #8
 8002db4:	d112      	bne.n	8002ddc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002db6:	4b9d      	ldr	r3, [pc, #628]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dc2:	d10b      	bne.n	8002ddc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dc4:	4b99      	ldr	r3, [pc, #612]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d05b      	beq.n	8002e88 <HAL_RCC_OscConfig+0x108>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d157      	bne.n	8002e88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e23f      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002de4:	d106      	bne.n	8002df4 <HAL_RCC_OscConfig+0x74>
 8002de6:	4b91      	ldr	r3, [pc, #580]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a90      	ldr	r2, [pc, #576]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002df0:	6013      	str	r3, [r2, #0]
 8002df2:	e01d      	b.n	8002e30 <HAL_RCC_OscConfig+0xb0>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dfc:	d10c      	bne.n	8002e18 <HAL_RCC_OscConfig+0x98>
 8002dfe:	4b8b      	ldr	r3, [pc, #556]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a8a      	ldr	r2, [pc, #552]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e08:	6013      	str	r3, [r2, #0]
 8002e0a:	4b88      	ldr	r3, [pc, #544]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a87      	ldr	r2, [pc, #540]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e14:	6013      	str	r3, [r2, #0]
 8002e16:	e00b      	b.n	8002e30 <HAL_RCC_OscConfig+0xb0>
 8002e18:	4b84      	ldr	r3, [pc, #528]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a83      	ldr	r2, [pc, #524]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e22:	6013      	str	r3, [r2, #0]
 8002e24:	4b81      	ldr	r3, [pc, #516]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a80      	ldr	r2, [pc, #512]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d013      	beq.n	8002e60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e38:	f7ff f9ea 	bl	8002210 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e40:	f7ff f9e6 	bl	8002210 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b64      	cmp	r3, #100	; 0x64
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e204      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e52:	4b76      	ldr	r3, [pc, #472]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d0f0      	beq.n	8002e40 <HAL_RCC_OscConfig+0xc0>
 8002e5e:	e014      	b.n	8002e8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e60:	f7ff f9d6 	bl	8002210 <HAL_GetTick>
 8002e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e66:	e008      	b.n	8002e7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e68:	f7ff f9d2 	bl	8002210 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b64      	cmp	r3, #100	; 0x64
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e1f0      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e7a:	4b6c      	ldr	r3, [pc, #432]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1f0      	bne.n	8002e68 <HAL_RCC_OscConfig+0xe8>
 8002e86:	e000      	b.n	8002e8a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d063      	beq.n	8002f5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e96:	4b65      	ldr	r3, [pc, #404]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 030c 	and.w	r3, r3, #12
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00b      	beq.n	8002eba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ea2:	4b62      	ldr	r3, [pc, #392]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002eaa:	2b08      	cmp	r3, #8
 8002eac:	d11c      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eae:	4b5f      	ldr	r3, [pc, #380]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d116      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eba:	4b5c      	ldr	r3, [pc, #368]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d005      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x152>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d001      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e1c4      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ed2:	4b56      	ldr	r3, [pc, #344]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	4952      	ldr	r1, [pc, #328]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ee6:	e03a      	b.n	8002f5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d020      	beq.n	8002f32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ef0:	4b4f      	ldr	r3, [pc, #316]	; (8003030 <HAL_RCC_OscConfig+0x2b0>)
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef6:	f7ff f98b 	bl	8002210 <HAL_GetTick>
 8002efa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002efc:	e008      	b.n	8002f10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002efe:	f7ff f987 	bl	8002210 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d901      	bls.n	8002f10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e1a5      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f10:	4b46      	ldr	r3, [pc, #280]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d0f0      	beq.n	8002efe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f1c:	4b43      	ldr	r3, [pc, #268]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	4940      	ldr	r1, [pc, #256]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	600b      	str	r3, [r1, #0]
 8002f30:	e015      	b.n	8002f5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f32:	4b3f      	ldr	r3, [pc, #252]	; (8003030 <HAL_RCC_OscConfig+0x2b0>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f38:	f7ff f96a 	bl	8002210 <HAL_GetTick>
 8002f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f3e:	e008      	b.n	8002f52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f40:	f7ff f966 	bl	8002210 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e184      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f52:	4b36      	ldr	r3, [pc, #216]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0302 	and.w	r3, r3, #2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1f0      	bne.n	8002f40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0308 	and.w	r3, r3, #8
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d030      	beq.n	8002fcc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d016      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f72:	4b30      	ldr	r3, [pc, #192]	; (8003034 <HAL_RCC_OscConfig+0x2b4>)
 8002f74:	2201      	movs	r2, #1
 8002f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f78:	f7ff f94a 	bl	8002210 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f80:	f7ff f946 	bl	8002210 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e164      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f92:	4b26      	ldr	r3, [pc, #152]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002f94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f0      	beq.n	8002f80 <HAL_RCC_OscConfig+0x200>
 8002f9e:	e015      	b.n	8002fcc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fa0:	4b24      	ldr	r3, [pc, #144]	; (8003034 <HAL_RCC_OscConfig+0x2b4>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fa6:	f7ff f933 	bl	8002210 <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fae:	f7ff f92f 	bl	8002210 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e14d      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fc0:	4b1a      	ldr	r3, [pc, #104]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002fc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1f0      	bne.n	8002fae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0304 	and.w	r3, r3, #4
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f000 80a0 	beq.w	800311a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fde:	4b13      	ldr	r3, [pc, #76]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10f      	bne.n	800300a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	60bb      	str	r3, [r7, #8]
 8002fee:	4b0f      	ldr	r3, [pc, #60]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff2:	4a0e      	ldr	r2, [pc, #56]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ff8:	6413      	str	r3, [r2, #64]	; 0x40
 8002ffa:	4b0c      	ldr	r3, [pc, #48]	; (800302c <HAL_RCC_OscConfig+0x2ac>)
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003002:	60bb      	str	r3, [r7, #8]
 8003004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003006:	2301      	movs	r3, #1
 8003008:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800300a:	4b0b      	ldr	r3, [pc, #44]	; (8003038 <HAL_RCC_OscConfig+0x2b8>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003012:	2b00      	cmp	r3, #0
 8003014:	d121      	bne.n	800305a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003016:	4b08      	ldr	r3, [pc, #32]	; (8003038 <HAL_RCC_OscConfig+0x2b8>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a07      	ldr	r2, [pc, #28]	; (8003038 <HAL_RCC_OscConfig+0x2b8>)
 800301c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003022:	f7ff f8f5 	bl	8002210 <HAL_GetTick>
 8003026:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003028:	e011      	b.n	800304e <HAL_RCC_OscConfig+0x2ce>
 800302a:	bf00      	nop
 800302c:	40023800 	.word	0x40023800
 8003030:	42470000 	.word	0x42470000
 8003034:	42470e80 	.word	0x42470e80
 8003038:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800303c:	f7ff f8e8 	bl	8002210 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e106      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800304e:	4b85      	ldr	r3, [pc, #532]	; (8003264 <HAL_RCC_OscConfig+0x4e4>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0f0      	beq.n	800303c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	2b01      	cmp	r3, #1
 8003060:	d106      	bne.n	8003070 <HAL_RCC_OscConfig+0x2f0>
 8003062:	4b81      	ldr	r3, [pc, #516]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 8003064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003066:	4a80      	ldr	r2, [pc, #512]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 8003068:	f043 0301 	orr.w	r3, r3, #1
 800306c:	6713      	str	r3, [r2, #112]	; 0x70
 800306e:	e01c      	b.n	80030aa <HAL_RCC_OscConfig+0x32a>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	2b05      	cmp	r3, #5
 8003076:	d10c      	bne.n	8003092 <HAL_RCC_OscConfig+0x312>
 8003078:	4b7b      	ldr	r3, [pc, #492]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 800307a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800307c:	4a7a      	ldr	r2, [pc, #488]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 800307e:	f043 0304 	orr.w	r3, r3, #4
 8003082:	6713      	str	r3, [r2, #112]	; 0x70
 8003084:	4b78      	ldr	r3, [pc, #480]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 8003086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003088:	4a77      	ldr	r2, [pc, #476]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	6713      	str	r3, [r2, #112]	; 0x70
 8003090:	e00b      	b.n	80030aa <HAL_RCC_OscConfig+0x32a>
 8003092:	4b75      	ldr	r3, [pc, #468]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 8003094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003096:	4a74      	ldr	r2, [pc, #464]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 8003098:	f023 0301 	bic.w	r3, r3, #1
 800309c:	6713      	str	r3, [r2, #112]	; 0x70
 800309e:	4b72      	ldr	r3, [pc, #456]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 80030a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030a2:	4a71      	ldr	r2, [pc, #452]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 80030a4:	f023 0304 	bic.w	r3, r3, #4
 80030a8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d015      	beq.n	80030de <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b2:	f7ff f8ad 	bl	8002210 <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b8:	e00a      	b.n	80030d0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030ba:	f7ff f8a9 	bl	8002210 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e0c5      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030d0:	4b65      	ldr	r3, [pc, #404]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 80030d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d0ee      	beq.n	80030ba <HAL_RCC_OscConfig+0x33a>
 80030dc:	e014      	b.n	8003108 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030de:	f7ff f897 	bl	8002210 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030e4:	e00a      	b.n	80030fc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030e6:	f7ff f893 	bl	8002210 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d901      	bls.n	80030fc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e0af      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030fc:	4b5a      	ldr	r3, [pc, #360]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 80030fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1ee      	bne.n	80030e6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003108:	7dfb      	ldrb	r3, [r7, #23]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d105      	bne.n	800311a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800310e:	4b56      	ldr	r3, [pc, #344]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	4a55      	ldr	r2, [pc, #340]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 8003114:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003118:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	2b00      	cmp	r3, #0
 8003120:	f000 809b 	beq.w	800325a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003124:	4b50      	ldr	r3, [pc, #320]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f003 030c 	and.w	r3, r3, #12
 800312c:	2b08      	cmp	r3, #8
 800312e:	d05c      	beq.n	80031ea <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	2b02      	cmp	r3, #2
 8003136:	d141      	bne.n	80031bc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003138:	4b4c      	ldr	r3, [pc, #304]	; (800326c <HAL_RCC_OscConfig+0x4ec>)
 800313a:	2200      	movs	r2, #0
 800313c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313e:	f7ff f867 	bl	8002210 <HAL_GetTick>
 8003142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003144:	e008      	b.n	8003158 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003146:	f7ff f863 	bl	8002210 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e081      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003158:	4b43      	ldr	r3, [pc, #268]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1f0      	bne.n	8003146 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	69da      	ldr	r2, [r3, #28]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a1b      	ldr	r3, [r3, #32]
 800316c:	431a      	orrs	r2, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003172:	019b      	lsls	r3, r3, #6
 8003174:	431a      	orrs	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800317a:	085b      	lsrs	r3, r3, #1
 800317c:	3b01      	subs	r3, #1
 800317e:	041b      	lsls	r3, r3, #16
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003186:	061b      	lsls	r3, r3, #24
 8003188:	4937      	ldr	r1, [pc, #220]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 800318a:	4313      	orrs	r3, r2
 800318c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800318e:	4b37      	ldr	r3, [pc, #220]	; (800326c <HAL_RCC_OscConfig+0x4ec>)
 8003190:	2201      	movs	r2, #1
 8003192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003194:	f7ff f83c 	bl	8002210 <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800319c:	f7ff f838 	bl	8002210 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e056      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ae:	4b2e      	ldr	r3, [pc, #184]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0f0      	beq.n	800319c <HAL_RCC_OscConfig+0x41c>
 80031ba:	e04e      	b.n	800325a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031bc:	4b2b      	ldr	r3, [pc, #172]	; (800326c <HAL_RCC_OscConfig+0x4ec>)
 80031be:	2200      	movs	r2, #0
 80031c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c2:	f7ff f825 	bl	8002210 <HAL_GetTick>
 80031c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031c8:	e008      	b.n	80031dc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031ca:	f7ff f821 	bl	8002210 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e03f      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031dc:	4b22      	ldr	r3, [pc, #136]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d1f0      	bne.n	80031ca <HAL_RCC_OscConfig+0x44a>
 80031e8:	e037      	b.n	800325a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d101      	bne.n	80031f6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e032      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031f6:	4b1c      	ldr	r3, [pc, #112]	; (8003268 <HAL_RCC_OscConfig+0x4e8>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d028      	beq.n	8003256 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800320e:	429a      	cmp	r2, r3
 8003210:	d121      	bne.n	8003256 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800321c:	429a      	cmp	r2, r3
 800321e:	d11a      	bne.n	8003256 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003220:	68fa      	ldr	r2, [r7, #12]
 8003222:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003226:	4013      	ands	r3, r2
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800322c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800322e:	4293      	cmp	r3, r2
 8003230:	d111      	bne.n	8003256 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323c:	085b      	lsrs	r3, r3, #1
 800323e:	3b01      	subs	r3, #1
 8003240:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003242:	429a      	cmp	r2, r3
 8003244:	d107      	bne.n	8003256 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003250:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003252:	429a      	cmp	r2, r3
 8003254:	d001      	beq.n	800325a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e000      	b.n	800325c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3718      	adds	r7, #24
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40007000 	.word	0x40007000
 8003268:	40023800 	.word	0x40023800
 800326c:	42470060 	.word	0x42470060

08003270 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e0cc      	b.n	800341e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003284:	4b68      	ldr	r3, [pc, #416]	; (8003428 <HAL_RCC_ClockConfig+0x1b8>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d90c      	bls.n	80032ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003292:	4b65      	ldr	r3, [pc, #404]	; (8003428 <HAL_RCC_ClockConfig+0x1b8>)
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800329a:	4b63      	ldr	r3, [pc, #396]	; (8003428 <HAL_RCC_ClockConfig+0x1b8>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d001      	beq.n	80032ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e0b8      	b.n	800341e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d020      	beq.n	80032fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d005      	beq.n	80032d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032c4:	4b59      	ldr	r3, [pc, #356]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	4a58      	ldr	r2, [pc, #352]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80032ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80032ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0308 	and.w	r3, r3, #8
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d005      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032dc:	4b53      	ldr	r3, [pc, #332]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	4a52      	ldr	r2, [pc, #328]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80032e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032e8:	4b50      	ldr	r3, [pc, #320]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	494d      	ldr	r1, [pc, #308]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d044      	beq.n	8003390 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d107      	bne.n	800331e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800330e:	4b47      	ldr	r3, [pc, #284]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d119      	bne.n	800334e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e07f      	b.n	800341e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2b02      	cmp	r3, #2
 8003324:	d003      	beq.n	800332e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800332a:	2b03      	cmp	r3, #3
 800332c:	d107      	bne.n	800333e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800332e:	4b3f      	ldr	r3, [pc, #252]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d109      	bne.n	800334e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e06f      	b.n	800341e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800333e:	4b3b      	ldr	r3, [pc, #236]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e067      	b.n	800341e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800334e:	4b37      	ldr	r3, [pc, #220]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f023 0203 	bic.w	r2, r3, #3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	4934      	ldr	r1, [pc, #208]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 800335c:	4313      	orrs	r3, r2
 800335e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003360:	f7fe ff56 	bl	8002210 <HAL_GetTick>
 8003364:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003366:	e00a      	b.n	800337e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003368:	f7fe ff52 	bl	8002210 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	f241 3288 	movw	r2, #5000	; 0x1388
 8003376:	4293      	cmp	r3, r2
 8003378:	d901      	bls.n	800337e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e04f      	b.n	800341e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800337e:	4b2b      	ldr	r3, [pc, #172]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f003 020c 	and.w	r2, r3, #12
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	429a      	cmp	r2, r3
 800338e:	d1eb      	bne.n	8003368 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003390:	4b25      	ldr	r3, [pc, #148]	; (8003428 <HAL_RCC_ClockConfig+0x1b8>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	429a      	cmp	r2, r3
 800339c:	d20c      	bcs.n	80033b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339e:	4b22      	ldr	r3, [pc, #136]	; (8003428 <HAL_RCC_ClockConfig+0x1b8>)
 80033a0:	683a      	ldr	r2, [r7, #0]
 80033a2:	b2d2      	uxtb	r2, r2
 80033a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a6:	4b20      	ldr	r3, [pc, #128]	; (8003428 <HAL_RCC_ClockConfig+0x1b8>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d001      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e032      	b.n	800341e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d008      	beq.n	80033d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033c4:	4b19      	ldr	r3, [pc, #100]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	4916      	ldr	r1, [pc, #88]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0308 	and.w	r3, r3, #8
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d009      	beq.n	80033f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033e2:	4b12      	ldr	r3, [pc, #72]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	00db      	lsls	r3, r3, #3
 80033f0:	490e      	ldr	r1, [pc, #56]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033f6:	f000 f821 	bl	800343c <HAL_RCC_GetSysClockFreq>
 80033fa:	4602      	mov	r2, r0
 80033fc:	4b0b      	ldr	r3, [pc, #44]	; (800342c <HAL_RCC_ClockConfig+0x1bc>)
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	091b      	lsrs	r3, r3, #4
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	490a      	ldr	r1, [pc, #40]	; (8003430 <HAL_RCC_ClockConfig+0x1c0>)
 8003408:	5ccb      	ldrb	r3, [r1, r3]
 800340a:	fa22 f303 	lsr.w	r3, r2, r3
 800340e:	4a09      	ldr	r2, [pc, #36]	; (8003434 <HAL_RCC_ClockConfig+0x1c4>)
 8003410:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003412:	4b09      	ldr	r3, [pc, #36]	; (8003438 <HAL_RCC_ClockConfig+0x1c8>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7fe feb6 	bl	8002188 <HAL_InitTick>

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40023c00 	.word	0x40023c00
 800342c:	40023800 	.word	0x40023800
 8003430:	08004ab8 	.word	0x08004ab8
 8003434:	20000004 	.word	0x20000004
 8003438:	20000008 	.word	0x20000008

0800343c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800343c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003440:	b084      	sub	sp, #16
 8003442:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003444:	2300      	movs	r3, #0
 8003446:	607b      	str	r3, [r7, #4]
 8003448:	2300      	movs	r3, #0
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	2300      	movs	r3, #0
 800344e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003450:	2300      	movs	r3, #0
 8003452:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003454:	4b67      	ldr	r3, [pc, #412]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 030c 	and.w	r3, r3, #12
 800345c:	2b08      	cmp	r3, #8
 800345e:	d00d      	beq.n	800347c <HAL_RCC_GetSysClockFreq+0x40>
 8003460:	2b08      	cmp	r3, #8
 8003462:	f200 80bd 	bhi.w	80035e0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003466:	2b00      	cmp	r3, #0
 8003468:	d002      	beq.n	8003470 <HAL_RCC_GetSysClockFreq+0x34>
 800346a:	2b04      	cmp	r3, #4
 800346c:	d003      	beq.n	8003476 <HAL_RCC_GetSysClockFreq+0x3a>
 800346e:	e0b7      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003470:	4b61      	ldr	r3, [pc, #388]	; (80035f8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003472:	60bb      	str	r3, [r7, #8]
       break;
 8003474:	e0b7      	b.n	80035e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003476:	4b61      	ldr	r3, [pc, #388]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003478:	60bb      	str	r3, [r7, #8]
      break;
 800347a:	e0b4      	b.n	80035e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800347c:	4b5d      	ldr	r3, [pc, #372]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003484:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003486:	4b5b      	ldr	r3, [pc, #364]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d04d      	beq.n	800352e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003492:	4b58      	ldr	r3, [pc, #352]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	099b      	lsrs	r3, r3, #6
 8003498:	461a      	mov	r2, r3
 800349a:	f04f 0300 	mov.w	r3, #0
 800349e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80034a2:	f04f 0100 	mov.w	r1, #0
 80034a6:	ea02 0800 	and.w	r8, r2, r0
 80034aa:	ea03 0901 	and.w	r9, r3, r1
 80034ae:	4640      	mov	r0, r8
 80034b0:	4649      	mov	r1, r9
 80034b2:	f04f 0200 	mov.w	r2, #0
 80034b6:	f04f 0300 	mov.w	r3, #0
 80034ba:	014b      	lsls	r3, r1, #5
 80034bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80034c0:	0142      	lsls	r2, r0, #5
 80034c2:	4610      	mov	r0, r2
 80034c4:	4619      	mov	r1, r3
 80034c6:	ebb0 0008 	subs.w	r0, r0, r8
 80034ca:	eb61 0109 	sbc.w	r1, r1, r9
 80034ce:	f04f 0200 	mov.w	r2, #0
 80034d2:	f04f 0300 	mov.w	r3, #0
 80034d6:	018b      	lsls	r3, r1, #6
 80034d8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80034dc:	0182      	lsls	r2, r0, #6
 80034de:	1a12      	subs	r2, r2, r0
 80034e0:	eb63 0301 	sbc.w	r3, r3, r1
 80034e4:	f04f 0000 	mov.w	r0, #0
 80034e8:	f04f 0100 	mov.w	r1, #0
 80034ec:	00d9      	lsls	r1, r3, #3
 80034ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80034f2:	00d0      	lsls	r0, r2, #3
 80034f4:	4602      	mov	r2, r0
 80034f6:	460b      	mov	r3, r1
 80034f8:	eb12 0208 	adds.w	r2, r2, r8
 80034fc:	eb43 0309 	adc.w	r3, r3, r9
 8003500:	f04f 0000 	mov.w	r0, #0
 8003504:	f04f 0100 	mov.w	r1, #0
 8003508:	0259      	lsls	r1, r3, #9
 800350a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800350e:	0250      	lsls	r0, r2, #9
 8003510:	4602      	mov	r2, r0
 8003512:	460b      	mov	r3, r1
 8003514:	4610      	mov	r0, r2
 8003516:	4619      	mov	r1, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	461a      	mov	r2, r3
 800351c:	f04f 0300 	mov.w	r3, #0
 8003520:	f7fd feb6 	bl	8001290 <__aeabi_uldivmod>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	4613      	mov	r3, r2
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	e04a      	b.n	80035c4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800352e:	4b31      	ldr	r3, [pc, #196]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	099b      	lsrs	r3, r3, #6
 8003534:	461a      	mov	r2, r3
 8003536:	f04f 0300 	mov.w	r3, #0
 800353a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800353e:	f04f 0100 	mov.w	r1, #0
 8003542:	ea02 0400 	and.w	r4, r2, r0
 8003546:	ea03 0501 	and.w	r5, r3, r1
 800354a:	4620      	mov	r0, r4
 800354c:	4629      	mov	r1, r5
 800354e:	f04f 0200 	mov.w	r2, #0
 8003552:	f04f 0300 	mov.w	r3, #0
 8003556:	014b      	lsls	r3, r1, #5
 8003558:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800355c:	0142      	lsls	r2, r0, #5
 800355e:	4610      	mov	r0, r2
 8003560:	4619      	mov	r1, r3
 8003562:	1b00      	subs	r0, r0, r4
 8003564:	eb61 0105 	sbc.w	r1, r1, r5
 8003568:	f04f 0200 	mov.w	r2, #0
 800356c:	f04f 0300 	mov.w	r3, #0
 8003570:	018b      	lsls	r3, r1, #6
 8003572:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003576:	0182      	lsls	r2, r0, #6
 8003578:	1a12      	subs	r2, r2, r0
 800357a:	eb63 0301 	sbc.w	r3, r3, r1
 800357e:	f04f 0000 	mov.w	r0, #0
 8003582:	f04f 0100 	mov.w	r1, #0
 8003586:	00d9      	lsls	r1, r3, #3
 8003588:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800358c:	00d0      	lsls	r0, r2, #3
 800358e:	4602      	mov	r2, r0
 8003590:	460b      	mov	r3, r1
 8003592:	1912      	adds	r2, r2, r4
 8003594:	eb45 0303 	adc.w	r3, r5, r3
 8003598:	f04f 0000 	mov.w	r0, #0
 800359c:	f04f 0100 	mov.w	r1, #0
 80035a0:	0299      	lsls	r1, r3, #10
 80035a2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80035a6:	0290      	lsls	r0, r2, #10
 80035a8:	4602      	mov	r2, r0
 80035aa:	460b      	mov	r3, r1
 80035ac:	4610      	mov	r0, r2
 80035ae:	4619      	mov	r1, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	461a      	mov	r2, r3
 80035b4:	f04f 0300 	mov.w	r3, #0
 80035b8:	f7fd fe6a 	bl	8001290 <__aeabi_uldivmod>
 80035bc:	4602      	mov	r2, r0
 80035be:	460b      	mov	r3, r1
 80035c0:	4613      	mov	r3, r2
 80035c2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035c4:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	0c1b      	lsrs	r3, r3, #16
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	3301      	adds	r3, #1
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035dc:	60bb      	str	r3, [r7, #8]
      break;
 80035de:	e002      	b.n	80035e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035e0:	4b05      	ldr	r3, [pc, #20]	; (80035f8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80035e2:	60bb      	str	r3, [r7, #8]
      break;
 80035e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035e6:	68bb      	ldr	r3, [r7, #8]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3710      	adds	r7, #16
 80035ec:	46bd      	mov	sp, r7
 80035ee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80035f2:	bf00      	nop
 80035f4:	40023800 	.word	0x40023800
 80035f8:	00f42400 	.word	0x00f42400
 80035fc:	007a1200 	.word	0x007a1200

08003600 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003604:	4b03      	ldr	r3, [pc, #12]	; (8003614 <HAL_RCC_GetHCLKFreq+0x14>)
 8003606:	681b      	ldr	r3, [r3, #0]
}
 8003608:	4618      	mov	r0, r3
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	20000004 	.word	0x20000004

08003618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800361c:	f7ff fff0 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 8003620:	4602      	mov	r2, r0
 8003622:	4b05      	ldr	r3, [pc, #20]	; (8003638 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	0a9b      	lsrs	r3, r3, #10
 8003628:	f003 0307 	and.w	r3, r3, #7
 800362c:	4903      	ldr	r1, [pc, #12]	; (800363c <HAL_RCC_GetPCLK1Freq+0x24>)
 800362e:	5ccb      	ldrb	r3, [r1, r3]
 8003630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003634:	4618      	mov	r0, r3
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40023800 	.word	0x40023800
 800363c:	08004ac8 	.word	0x08004ac8

08003640 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003644:	f7ff ffdc 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 8003648:	4602      	mov	r2, r0
 800364a:	4b05      	ldr	r3, [pc, #20]	; (8003660 <HAL_RCC_GetPCLK2Freq+0x20>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	0b5b      	lsrs	r3, r3, #13
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	4903      	ldr	r1, [pc, #12]	; (8003664 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003656:	5ccb      	ldrb	r3, [r1, r3]
 8003658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800365c:	4618      	mov	r0, r3
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40023800 	.word	0x40023800
 8003664:	08004ac8 	.word	0x08004ac8

08003668 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e03f      	b.n	80036fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d106      	bne.n	8003694 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7fe fade 	bl	8001c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2224      	movs	r2, #36	; 0x24
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 f9cb 	bl	8003a48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	691a      	ldr	r2, [r3, #16]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	695a      	ldr	r2, [r3, #20]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68da      	ldr	r2, [r3, #12]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2220      	movs	r2, #32
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b08a      	sub	sp, #40	; 0x28
 8003706:	af02      	add	r7, sp, #8
 8003708:	60f8      	str	r0, [r7, #12]
 800370a:	60b9      	str	r1, [r7, #8]
 800370c:	603b      	str	r3, [r7, #0]
 800370e:	4613      	mov	r3, r2
 8003710:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003712:	2300      	movs	r3, #0
 8003714:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b20      	cmp	r3, #32
 8003720:	d17c      	bne.n	800381c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d002      	beq.n	800372e <HAL_UART_Transmit+0x2c>
 8003728:	88fb      	ldrh	r3, [r7, #6]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e075      	b.n	800381e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_UART_Transmit+0x3e>
 800373c:	2302      	movs	r3, #2
 800373e:	e06e      	b.n	800381e <HAL_UART_Transmit+0x11c>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2221      	movs	r2, #33	; 0x21
 8003752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003756:	f7fe fd5b 	bl	8002210 <HAL_GetTick>
 800375a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	88fa      	ldrh	r2, [r7, #6]
 8003760:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	88fa      	ldrh	r2, [r7, #6]
 8003766:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003770:	d108      	bne.n	8003784 <HAL_UART_Transmit+0x82>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d104      	bne.n	8003784 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	61bb      	str	r3, [r7, #24]
 8003782:	e003      	b.n	800378c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003788:	2300      	movs	r3, #0
 800378a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003794:	e02a      	b.n	80037ec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2200      	movs	r2, #0
 800379e:	2180      	movs	r1, #128	; 0x80
 80037a0:	68f8      	ldr	r0, [r7, #12]
 80037a2:	f000 f8e2 	bl	800396a <UART_WaitOnFlagUntilTimeout>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d001      	beq.n	80037b0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e036      	b.n	800381e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10b      	bne.n	80037ce <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	461a      	mov	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	3302      	adds	r3, #2
 80037ca:	61bb      	str	r3, [r7, #24]
 80037cc:	e007      	b.n	80037de <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	781a      	ldrb	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	3301      	adds	r3, #1
 80037dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	3b01      	subs	r3, #1
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1cf      	bne.n	8003796 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	9300      	str	r3, [sp, #0]
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	2200      	movs	r2, #0
 80037fe:	2140      	movs	r1, #64	; 0x40
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 f8b2 	bl	800396a <UART_WaitOnFlagUntilTimeout>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e006      	b.n	800381e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2220      	movs	r2, #32
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003818:	2300      	movs	r3, #0
 800381a:	e000      	b.n	800381e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800381c:	2302      	movs	r3, #2
  }
}
 800381e:	4618      	mov	r0, r3
 8003820:	3720      	adds	r7, #32
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b08a      	sub	sp, #40	; 0x28
 800382a:	af02      	add	r7, sp, #8
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	603b      	str	r3, [r7, #0]
 8003832:	4613      	mov	r3, r2
 8003834:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b20      	cmp	r3, #32
 8003844:	f040 808c 	bne.w	8003960 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <HAL_UART_Receive+0x2e>
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e084      	b.n	8003962 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_UART_Receive+0x40>
 8003862:	2302      	movs	r3, #2
 8003864:	e07d      	b.n	8003962 <HAL_UART_Receive+0x13c>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2222      	movs	r2, #34	; 0x22
 8003878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003882:	f7fe fcc5 	bl	8002210 <HAL_GetTick>
 8003886:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	88fa      	ldrh	r2, [r7, #6]
 800388c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	88fa      	ldrh	r2, [r7, #6]
 8003892:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800389c:	d108      	bne.n	80038b0 <HAL_UART_Receive+0x8a>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d104      	bne.n	80038b0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80038a6:	2300      	movs	r3, #0
 80038a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	61bb      	str	r3, [r7, #24]
 80038ae:	e003      	b.n	80038b8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038b4:	2300      	movs	r3, #0
 80038b6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80038c0:	e043      	b.n	800394a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	9300      	str	r3, [sp, #0]
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	2200      	movs	r2, #0
 80038ca:	2120      	movs	r1, #32
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 f84c 	bl	800396a <UART_WaitOnFlagUntilTimeout>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e042      	b.n	8003962 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10c      	bne.n	80038fc <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	3302      	adds	r3, #2
 80038f8:	61bb      	str	r3, [r7, #24]
 80038fa:	e01f      	b.n	800393c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003904:	d007      	beq.n	8003916 <HAL_UART_Receive+0xf0>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10a      	bne.n	8003924 <HAL_UART_Receive+0xfe>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d106      	bne.n	8003924 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	b2da      	uxtb	r2, r3
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	701a      	strb	r2, [r3, #0]
 8003922:	e008      	b.n	8003936 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	b2db      	uxtb	r3, r3
 800392c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003930:	b2da      	uxtb	r2, r3
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	3301      	adds	r3, #1
 800393a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003940:	b29b      	uxth	r3, r3
 8003942:	3b01      	subs	r3, #1
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800394e:	b29b      	uxth	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1b6      	bne.n	80038c2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2220      	movs	r2, #32
 8003958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800395c:	2300      	movs	r3, #0
 800395e:	e000      	b.n	8003962 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003960:	2302      	movs	r3, #2
  }
}
 8003962:	4618      	mov	r0, r3
 8003964:	3720      	adds	r7, #32
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b090      	sub	sp, #64	; 0x40
 800396e:	af00      	add	r7, sp, #0
 8003970:	60f8      	str	r0, [r7, #12]
 8003972:	60b9      	str	r1, [r7, #8]
 8003974:	603b      	str	r3, [r7, #0]
 8003976:	4613      	mov	r3, r2
 8003978:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800397a:	e050      	b.n	8003a1e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800397c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800397e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003982:	d04c      	beq.n	8003a1e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003984:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003986:	2b00      	cmp	r3, #0
 8003988:	d007      	beq.n	800399a <UART_WaitOnFlagUntilTimeout+0x30>
 800398a:	f7fe fc41 	bl	8002210 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003996:	429a      	cmp	r2, r3
 8003998:	d241      	bcs.n	8003a1e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	330c      	adds	r3, #12
 80039a0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039a4:	e853 3f00 	ldrex	r3, [r3]
 80039a8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80039aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80039b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	330c      	adds	r3, #12
 80039b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039ba:	637a      	str	r2, [r7, #52]	; 0x34
 80039bc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80039c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039c2:	e841 2300 	strex	r3, r2, [r1]
 80039c6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80039c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1e5      	bne.n	800399a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	3314      	adds	r3, #20
 80039d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	e853 3f00 	ldrex	r3, [r3]
 80039dc:	613b      	str	r3, [r7, #16]
   return(result);
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	f023 0301 	bic.w	r3, r3, #1
 80039e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	3314      	adds	r3, #20
 80039ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039ee:	623a      	str	r2, [r7, #32]
 80039f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f2:	69f9      	ldr	r1, [r7, #28]
 80039f4:	6a3a      	ldr	r2, [r7, #32]
 80039f6:	e841 2300 	strex	r3, r2, [r1]
 80039fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1e5      	bne.n	80039ce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2220      	movs	r2, #32
 8003a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2220      	movs	r2, #32
 8003a0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e00f      	b.n	8003a3e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	4013      	ands	r3, r2
 8003a28:	68ba      	ldr	r2, [r7, #8]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	bf0c      	ite	eq
 8003a2e:	2301      	moveq	r3, #1
 8003a30:	2300      	movne	r3, #0
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	461a      	mov	r2, r3
 8003a36:	79fb      	ldrb	r3, [r7, #7]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d09f      	beq.n	800397c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3740      	adds	r7, #64	; 0x40
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
	...

08003a48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a4c:	b09f      	sub	sp, #124	; 0x7c
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003a5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a5e:	68d9      	ldr	r1, [r3, #12]
 8003a60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	ea40 0301 	orr.w	r3, r0, r1
 8003a68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a6c:	689a      	ldr	r2, [r3, #8]
 8003a6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	431a      	orrs	r2, r3
 8003a74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003a82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003a8c:	f021 010c 	bic.w	r1, r1, #12
 8003a90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a96:	430b      	orrs	r3, r1
 8003a98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003aa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003aa6:	6999      	ldr	r1, [r3, #24]
 8003aa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	ea40 0301 	orr.w	r3, r0, r1
 8003ab0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ab2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	4bc5      	ldr	r3, [pc, #788]	; (8003dcc <UART_SetConfig+0x384>)
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d004      	beq.n	8003ac6 <UART_SetConfig+0x7e>
 8003abc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	4bc3      	ldr	r3, [pc, #780]	; (8003dd0 <UART_SetConfig+0x388>)
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d103      	bne.n	8003ace <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ac6:	f7ff fdbb 	bl	8003640 <HAL_RCC_GetPCLK2Freq>
 8003aca:	6778      	str	r0, [r7, #116]	; 0x74
 8003acc:	e002      	b.n	8003ad4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ace:	f7ff fda3 	bl	8003618 <HAL_RCC_GetPCLK1Freq>
 8003ad2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ad4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ad6:	69db      	ldr	r3, [r3, #28]
 8003ad8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003adc:	f040 80b6 	bne.w	8003c4c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ae0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ae2:	461c      	mov	r4, r3
 8003ae4:	f04f 0500 	mov.w	r5, #0
 8003ae8:	4622      	mov	r2, r4
 8003aea:	462b      	mov	r3, r5
 8003aec:	1891      	adds	r1, r2, r2
 8003aee:	6439      	str	r1, [r7, #64]	; 0x40
 8003af0:	415b      	adcs	r3, r3
 8003af2:	647b      	str	r3, [r7, #68]	; 0x44
 8003af4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003af8:	1912      	adds	r2, r2, r4
 8003afa:	eb45 0303 	adc.w	r3, r5, r3
 8003afe:	f04f 0000 	mov.w	r0, #0
 8003b02:	f04f 0100 	mov.w	r1, #0
 8003b06:	00d9      	lsls	r1, r3, #3
 8003b08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b0c:	00d0      	lsls	r0, r2, #3
 8003b0e:	4602      	mov	r2, r0
 8003b10:	460b      	mov	r3, r1
 8003b12:	1911      	adds	r1, r2, r4
 8003b14:	6639      	str	r1, [r7, #96]	; 0x60
 8003b16:	416b      	adcs	r3, r5
 8003b18:	667b      	str	r3, [r7, #100]	; 0x64
 8003b1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	f04f 0300 	mov.w	r3, #0
 8003b24:	1891      	adds	r1, r2, r2
 8003b26:	63b9      	str	r1, [r7, #56]	; 0x38
 8003b28:	415b      	adcs	r3, r3
 8003b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003b30:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003b34:	f7fd fbac 	bl	8001290 <__aeabi_uldivmod>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	4ba5      	ldr	r3, [pc, #660]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003b3e:	fba3 2302 	umull	r2, r3, r3, r2
 8003b42:	095b      	lsrs	r3, r3, #5
 8003b44:	011e      	lsls	r6, r3, #4
 8003b46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b48:	461c      	mov	r4, r3
 8003b4a:	f04f 0500 	mov.w	r5, #0
 8003b4e:	4622      	mov	r2, r4
 8003b50:	462b      	mov	r3, r5
 8003b52:	1891      	adds	r1, r2, r2
 8003b54:	6339      	str	r1, [r7, #48]	; 0x30
 8003b56:	415b      	adcs	r3, r3
 8003b58:	637b      	str	r3, [r7, #52]	; 0x34
 8003b5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003b5e:	1912      	adds	r2, r2, r4
 8003b60:	eb45 0303 	adc.w	r3, r5, r3
 8003b64:	f04f 0000 	mov.w	r0, #0
 8003b68:	f04f 0100 	mov.w	r1, #0
 8003b6c:	00d9      	lsls	r1, r3, #3
 8003b6e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b72:	00d0      	lsls	r0, r2, #3
 8003b74:	4602      	mov	r2, r0
 8003b76:	460b      	mov	r3, r1
 8003b78:	1911      	adds	r1, r2, r4
 8003b7a:	65b9      	str	r1, [r7, #88]	; 0x58
 8003b7c:	416b      	adcs	r3, r5
 8003b7e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	461a      	mov	r2, r3
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	1891      	adds	r1, r2, r2
 8003b8c:	62b9      	str	r1, [r7, #40]	; 0x28
 8003b8e:	415b      	adcs	r3, r3
 8003b90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b96:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003b9a:	f7fd fb79 	bl	8001290 <__aeabi_uldivmod>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	4b8c      	ldr	r3, [pc, #560]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003ba4:	fba3 1302 	umull	r1, r3, r3, r2
 8003ba8:	095b      	lsrs	r3, r3, #5
 8003baa:	2164      	movs	r1, #100	; 0x64
 8003bac:	fb01 f303 	mul.w	r3, r1, r3
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	3332      	adds	r3, #50	; 0x32
 8003bb6:	4a87      	ldr	r2, [pc, #540]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bbc:	095b      	lsrs	r3, r3, #5
 8003bbe:	005b      	lsls	r3, r3, #1
 8003bc0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003bc4:	441e      	add	r6, r3
 8003bc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f04f 0100 	mov.w	r1, #0
 8003bce:	4602      	mov	r2, r0
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	1894      	adds	r4, r2, r2
 8003bd4:	623c      	str	r4, [r7, #32]
 8003bd6:	415b      	adcs	r3, r3
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003bde:	1812      	adds	r2, r2, r0
 8003be0:	eb41 0303 	adc.w	r3, r1, r3
 8003be4:	f04f 0400 	mov.w	r4, #0
 8003be8:	f04f 0500 	mov.w	r5, #0
 8003bec:	00dd      	lsls	r5, r3, #3
 8003bee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003bf2:	00d4      	lsls	r4, r2, #3
 8003bf4:	4622      	mov	r2, r4
 8003bf6:	462b      	mov	r3, r5
 8003bf8:	1814      	adds	r4, r2, r0
 8003bfa:	653c      	str	r4, [r7, #80]	; 0x50
 8003bfc:	414b      	adcs	r3, r1
 8003bfe:	657b      	str	r3, [r7, #84]	; 0x54
 8003c00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	461a      	mov	r2, r3
 8003c06:	f04f 0300 	mov.w	r3, #0
 8003c0a:	1891      	adds	r1, r2, r2
 8003c0c:	61b9      	str	r1, [r7, #24]
 8003c0e:	415b      	adcs	r3, r3
 8003c10:	61fb      	str	r3, [r7, #28]
 8003c12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c16:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003c1a:	f7fd fb39 	bl	8001290 <__aeabi_uldivmod>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	460b      	mov	r3, r1
 8003c22:	4b6c      	ldr	r3, [pc, #432]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003c24:	fba3 1302 	umull	r1, r3, r3, r2
 8003c28:	095b      	lsrs	r3, r3, #5
 8003c2a:	2164      	movs	r1, #100	; 0x64
 8003c2c:	fb01 f303 	mul.w	r3, r1, r3
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	3332      	adds	r3, #50	; 0x32
 8003c36:	4a67      	ldr	r2, [pc, #412]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003c38:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3c:	095b      	lsrs	r3, r3, #5
 8003c3e:	f003 0207 	and.w	r2, r3, #7
 8003c42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4432      	add	r2, r6
 8003c48:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c4a:	e0b9      	b.n	8003dc0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c4e:	461c      	mov	r4, r3
 8003c50:	f04f 0500 	mov.w	r5, #0
 8003c54:	4622      	mov	r2, r4
 8003c56:	462b      	mov	r3, r5
 8003c58:	1891      	adds	r1, r2, r2
 8003c5a:	6139      	str	r1, [r7, #16]
 8003c5c:	415b      	adcs	r3, r3
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003c64:	1912      	adds	r2, r2, r4
 8003c66:	eb45 0303 	adc.w	r3, r5, r3
 8003c6a:	f04f 0000 	mov.w	r0, #0
 8003c6e:	f04f 0100 	mov.w	r1, #0
 8003c72:	00d9      	lsls	r1, r3, #3
 8003c74:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c78:	00d0      	lsls	r0, r2, #3
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	eb12 0804 	adds.w	r8, r2, r4
 8003c82:	eb43 0905 	adc.w	r9, r3, r5
 8003c86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f04f 0100 	mov.w	r1, #0
 8003c90:	f04f 0200 	mov.w	r2, #0
 8003c94:	f04f 0300 	mov.w	r3, #0
 8003c98:	008b      	lsls	r3, r1, #2
 8003c9a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003c9e:	0082      	lsls	r2, r0, #2
 8003ca0:	4640      	mov	r0, r8
 8003ca2:	4649      	mov	r1, r9
 8003ca4:	f7fd faf4 	bl	8001290 <__aeabi_uldivmod>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	460b      	mov	r3, r1
 8003cac:	4b49      	ldr	r3, [pc, #292]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003cae:	fba3 2302 	umull	r2, r3, r3, r2
 8003cb2:	095b      	lsrs	r3, r3, #5
 8003cb4:	011e      	lsls	r6, r3, #4
 8003cb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f04f 0100 	mov.w	r1, #0
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	1894      	adds	r4, r2, r2
 8003cc4:	60bc      	str	r4, [r7, #8]
 8003cc6:	415b      	adcs	r3, r3
 8003cc8:	60fb      	str	r3, [r7, #12]
 8003cca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cce:	1812      	adds	r2, r2, r0
 8003cd0:	eb41 0303 	adc.w	r3, r1, r3
 8003cd4:	f04f 0400 	mov.w	r4, #0
 8003cd8:	f04f 0500 	mov.w	r5, #0
 8003cdc:	00dd      	lsls	r5, r3, #3
 8003cde:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003ce2:	00d4      	lsls	r4, r2, #3
 8003ce4:	4622      	mov	r2, r4
 8003ce6:	462b      	mov	r3, r5
 8003ce8:	1814      	adds	r4, r2, r0
 8003cea:	64bc      	str	r4, [r7, #72]	; 0x48
 8003cec:	414b      	adcs	r3, r1
 8003cee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f04f 0100 	mov.w	r1, #0
 8003cfa:	f04f 0200 	mov.w	r2, #0
 8003cfe:	f04f 0300 	mov.w	r3, #0
 8003d02:	008b      	lsls	r3, r1, #2
 8003d04:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003d08:	0082      	lsls	r2, r0, #2
 8003d0a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003d0e:	f7fd fabf 	bl	8001290 <__aeabi_uldivmod>
 8003d12:	4602      	mov	r2, r0
 8003d14:	460b      	mov	r3, r1
 8003d16:	4b2f      	ldr	r3, [pc, #188]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003d18:	fba3 1302 	umull	r1, r3, r3, r2
 8003d1c:	095b      	lsrs	r3, r3, #5
 8003d1e:	2164      	movs	r1, #100	; 0x64
 8003d20:	fb01 f303 	mul.w	r3, r1, r3
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	011b      	lsls	r3, r3, #4
 8003d28:	3332      	adds	r3, #50	; 0x32
 8003d2a:	4a2a      	ldr	r2, [pc, #168]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d30:	095b      	lsrs	r3, r3, #5
 8003d32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d36:	441e      	add	r6, r3
 8003d38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f04f 0100 	mov.w	r1, #0
 8003d40:	4602      	mov	r2, r0
 8003d42:	460b      	mov	r3, r1
 8003d44:	1894      	adds	r4, r2, r2
 8003d46:	603c      	str	r4, [r7, #0]
 8003d48:	415b      	adcs	r3, r3
 8003d4a:	607b      	str	r3, [r7, #4]
 8003d4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d50:	1812      	adds	r2, r2, r0
 8003d52:	eb41 0303 	adc.w	r3, r1, r3
 8003d56:	f04f 0400 	mov.w	r4, #0
 8003d5a:	f04f 0500 	mov.w	r5, #0
 8003d5e:	00dd      	lsls	r5, r3, #3
 8003d60:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003d64:	00d4      	lsls	r4, r2, #3
 8003d66:	4622      	mov	r2, r4
 8003d68:	462b      	mov	r3, r5
 8003d6a:	eb12 0a00 	adds.w	sl, r2, r0
 8003d6e:	eb43 0b01 	adc.w	fp, r3, r1
 8003d72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f04f 0100 	mov.w	r1, #0
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	008b      	lsls	r3, r1, #2
 8003d86:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003d8a:	0082      	lsls	r2, r0, #2
 8003d8c:	4650      	mov	r0, sl
 8003d8e:	4659      	mov	r1, fp
 8003d90:	f7fd fa7e 	bl	8001290 <__aeabi_uldivmod>
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4b0e      	ldr	r3, [pc, #56]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003d9a:	fba3 1302 	umull	r1, r3, r3, r2
 8003d9e:	095b      	lsrs	r3, r3, #5
 8003da0:	2164      	movs	r1, #100	; 0x64
 8003da2:	fb01 f303 	mul.w	r3, r1, r3
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	011b      	lsls	r3, r3, #4
 8003daa:	3332      	adds	r3, #50	; 0x32
 8003dac:	4a09      	ldr	r2, [pc, #36]	; (8003dd4 <UART_SetConfig+0x38c>)
 8003dae:	fba2 2303 	umull	r2, r3, r2, r3
 8003db2:	095b      	lsrs	r3, r3, #5
 8003db4:	f003 020f 	and.w	r2, r3, #15
 8003db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4432      	add	r2, r6
 8003dbe:	609a      	str	r2, [r3, #8]
}
 8003dc0:	bf00      	nop
 8003dc2:	377c      	adds	r7, #124	; 0x7c
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dca:	bf00      	nop
 8003dcc:	40011000 	.word	0x40011000
 8003dd0:	40011400 	.word	0x40011400
 8003dd4:	51eb851f 	.word	0x51eb851f

08003dd8 <AES_CMAC_Encrypt_Init>:
#include "mac/legacy_v3_cmac.h"
#include "err_codes.h"

/* Initialization for AES-CMAC for Authentication TAG Generation */
int32_t AES_CMAC_Encrypt_Init(AESCMACctx_stt *P_pAESCMACctx)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  cmox_mac_retval_t cmox_retval;
  int32_t retval;

  /* Parameter Checking */
  if (P_pAESCMACctx == NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d103      	bne.n	8003dee <AES_CMAC_Encrypt_Init+0x16>
  {
    retval = AES_ERR_BAD_PARAMETER;
 8003de6:	f44f 6342 	mov.w	r3, #3104	; 0xc20
 8003dea:	60fb      	str	r3, [r7, #12]
    goto error;
 8003dec:	e04c      	b.n	8003e88 <AES_CMAC_Encrypt_Init+0xb0>
  }

  P_pAESCMACctx->mac_handle = cmox_cmac_construct(&P_pAESCMACctx->cmac_handle, CMOX_CMAC_AESFAST);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a28      	ldr	r2, [pc, #160]	; (8003e94 <AES_CMAC_Encrypt_Init+0xbc>)
 8003df2:	6812      	ldr	r2, [r2, #0]
 8003df4:	4611      	mov	r1, r2
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7fc fc18 	bl	800062c <cmox_cmac_construct>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
  if (P_pAESCMACctx->mac_handle == NULL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d103      	bne.n	8003e16 <AES_CMAC_Encrypt_Init+0x3e>
  {
    retval = AES_ERR_BAD_PARAMETER;
 8003e0e:	f44f 6342 	mov.w	r3, #3104	; 0xc20
 8003e12:	60fb      	str	r3, [r7, #12]
    goto error;
 8003e14:	e038      	b.n	8003e88 <AES_CMAC_Encrypt_Init+0xb0>
  }

  cmox_retval = cmox_mac_init(P_pAESCMACctx->mac_handle);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7fc fc51 	bl	80006c4 <cmox_mac_init>
 8003e22:	60b8      	str	r0, [r7, #8]
  if (cmox_retval != CMOX_MAC_SUCCESS)
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003e2a:	d003      	beq.n	8003e34 <AES_CMAC_Encrypt_Init+0x5c>
  {
    retval = AES_ERR_BAD_PARAMETER;
 8003e2c:	f44f 6342 	mov.w	r3, #3104	; 0xc20
 8003e30:	60fb      	str	r3, [r7, #12]
    goto error;
 8003e32:	e029      	b.n	8003e88 <AES_CMAC_Encrypt_Init+0xb0>
  }

  cmox_retval = cmox_mac_setTagLen(P_pAESCMACctx->mac_handle, (size_t)P_pAESCMACctx->mTagSize);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8003e40:	4619      	mov	r1, r3
 8003e42:	4610      	mov	r0, r2
 8003e44:	f7fc fc4e 	bl	80006e4 <cmox_mac_setTagLen>
 8003e48:	60b8      	str	r0, [r7, #8]
  if (cmox_retval != CMOX_MAC_SUCCESS)
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003e50:	d003      	beq.n	8003e5a <AES_CMAC_Encrypt_Init+0x82>
  {
    retval = AES_ERR_BAD_CONTEXT;
 8003e52:	f640 431f 	movw	r3, #3103	; 0xc1f
 8003e56:	60fb      	str	r3, [r7, #12]
    goto error;
 8003e58:	e016      	b.n	8003e88 <AES_CMAC_Encrypt_Init+0xb0>
  }

  cmox_retval = cmox_mac_setKey(P_pAESCMACctx->mac_handle, P_pAESCMACctx->pmKey, (size_t)P_pAESCMACctx->mKeySize);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f8d3 012c 	ldr.w	r0, [r3, #300]	; 0x12c
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f8d3 1138 	ldr.w	r1, [r3, #312]	; 0x138
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	f7fc fc49 	bl	8000704 <cmox_mac_setKey>
 8003e72:	60b8      	str	r0, [r7, #8]
  if (cmox_retval != CMOX_MAC_SUCCESS)
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003e7a:	d003      	beq.n	8003e84 <AES_CMAC_Encrypt_Init+0xac>
  {
    retval = AES_ERR_BAD_CONTEXT;
 8003e7c:	f640 431f 	movw	r3, #3103	; 0xc1f
 8003e80:	60fb      	str	r3, [r7, #12]
    goto error;
 8003e82:	e001      	b.n	8003e88 <AES_CMAC_Encrypt_Init+0xb0>
  }

  retval = AES_SUCCESS;
 8003e84:	2300      	movs	r3, #0
 8003e86:	60fb      	str	r3, [r7, #12]
error:
  return retval;
 8003e88:	68fb      	ldr	r3, [r7, #12]
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	08004a64 	.word	0x08004a64

08003e98 <AES_CMAC_Encrypt_Append>:

/* AES Encryption in CMAC Mode */
int32_t AES_CMAC_Encrypt_Append(AESCMACctx_stt *P_pAESCMACctx,
                                const uint8_t *P_pInputBuffer,
                                int32_t        P_inputSize)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
  cmox_mac_retval_t cmox_retval;
  int32_t retval;

  if ((P_pAESCMACctx == NULL) || (P_inputSize < 0))
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d002      	beq.n	8003eb0 <AES_CMAC_Encrypt_Append+0x18>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	da03      	bge.n	8003eb8 <AES_CMAC_Encrypt_Append+0x20>
  {
    retval = AES_ERR_BAD_PARAMETER;
 8003eb0:	f44f 6342 	mov.w	r3, #3104	; 0xc20
 8003eb4:	617b      	str	r3, [r7, #20]
    goto error;
 8003eb6:	e023      	b.n	8003f00 <AES_CMAC_Encrypt_Append+0x68>
  }

  /* If there is no plaintext, exit without doing nothing */
  if ((P_pInputBuffer == NULL) || (P_inputSize == 0))
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d002      	beq.n	8003ec4 <AES_CMAC_Encrypt_Append+0x2c>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d102      	bne.n	8003eca <AES_CMAC_Encrypt_Append+0x32>
  {
    retval = AES_SUCCESS;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	617b      	str	r3, [r7, #20]
    goto error;
 8003ec8:	e01a      	b.n	8003f00 <AES_CMAC_Encrypt_Append+0x68>
  }

  cmox_retval = cmox_mac_append(P_pAESCMACctx->mac_handle, P_pInputBuffer, (size_t)P_inputSize);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	68b9      	ldr	r1, [r7, #8]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7fc fc27 	bl	8000728 <cmox_mac_append>
 8003eda:	6138      	str	r0, [r7, #16]

  if (cmox_retval == CMOX_MAC_ERR_BAD_OPERATION)
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003ee2:	d103      	bne.n	8003eec <AES_CMAC_Encrypt_Append+0x54>
  {
    retval = AES_ERR_BAD_OPERATION;
 8003ee4:	f640 431e 	movw	r3, #3102	; 0xc1e
 8003ee8:	617b      	str	r3, [r7, #20]
    goto error;
 8003eea:	e009      	b.n	8003f00 <AES_CMAC_Encrypt_Append+0x68>
  }

  if (cmox_retval != CMOX_MAC_SUCCESS)
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ef2:	d003      	beq.n	8003efc <AES_CMAC_Encrypt_Append+0x64>
  {
    retval = AES_ERR_BAD_PARAMETER;
 8003ef4:	f44f 6342 	mov.w	r3, #3104	; 0xc20
 8003ef8:	617b      	str	r3, [r7, #20]
    goto error;
 8003efa:	e001      	b.n	8003f00 <AES_CMAC_Encrypt_Append+0x68>
  }

  retval = AES_SUCCESS;
 8003efc:	2300      	movs	r3, #0
 8003efe:	617b      	str	r3, [r7, #20]

error:
  return retval;
 8003f00:	697b      	ldr	r3, [r7, #20]
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}

08003f0a <AES_CMAC_Encrypt_Finish>:

/* AES Finalization of CMAC Mode */
int32_t AES_CMAC_Encrypt_Finish(AESCMACctx_stt *P_pAESCMACctx,
                                uint8_t       *P_pOutputBuffer,
                                int32_t       *P_pOutputSize)
{
 8003f0a:	b580      	push	{r7, lr}
 8003f0c:	b088      	sub	sp, #32
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	60f8      	str	r0, [r7, #12]
 8003f12:	60b9      	str	r1, [r7, #8]
 8003f14:	607a      	str	r2, [r7, #4]
     because of the possible (e.g. in 64 bits architectures) different dimension
     between int32_t (used in legacy helper) and size_t (used by the library
     for specifying lengths). */
  size_t tempOutputLen;

  if ((P_pAESCMACctx == NULL) || (P_pOutputBuffer == NULL) || (P_pOutputSize == NULL))
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d005      	beq.n	8003f28 <AES_CMAC_Encrypt_Finish+0x1e>
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <AES_CMAC_Encrypt_Finish+0x1e>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d103      	bne.n	8003f30 <AES_CMAC_Encrypt_Finish+0x26>
  {
    retval = AES_ERR_BAD_PARAMETER;
 8003f28:	f44f 6342 	mov.w	r3, #3104	; 0xc20
 8003f2c:	61fb      	str	r3, [r7, #28]
    goto error;
 8003f2e:	e026      	b.n	8003f7e <AES_CMAC_Encrypt_Finish+0x74>
  }

  cmox_retval = cmox_mac_generateTag(P_pAESCMACctx->mac_handle, P_pOutputBuffer, &tempOutputLen);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8003f36:	f107 0214 	add.w	r2, r7, #20
 8003f3a:	68b9      	ldr	r1, [r7, #8]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7fc fc01 	bl	8000744 <cmox_mac_generateTag>
 8003f42:	61b8      	str	r0, [r7, #24]

  if (cmox_retval != CMOX_MAC_SUCCESS)
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003f4a:	d003      	beq.n	8003f54 <AES_CMAC_Encrypt_Finish+0x4a>
  {
    retval = AES_ERR_BAD_PARAMETER;
 8003f4c:	f44f 6342 	mov.w	r3, #3104	; 0xc20
 8003f50:	61fb      	str	r3, [r7, #28]
    goto error;
 8003f52:	e014      	b.n	8003f7e <AES_CMAC_Encrypt_Finish+0x74>
  }

  /* Copy the cast to int32_t of tempOutputLen in order to not overwrite
     other data close to P_pOutputSize. */
  *P_pOutputSize = (int32_t)tempOutputLen;
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	461a      	mov	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	601a      	str	r2, [r3, #0]

  cmox_retval = cmox_mac_cleanup(P_pAESCMACctx->mac_handle);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fc fb9e 	bl	80006a4 <cmox_mac_cleanup>
 8003f68:	61b8      	str	r0, [r7, #24]
  if (cmox_retval != CMOX_MAC_SUCCESS)
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003f70:	d003      	beq.n	8003f7a <AES_CMAC_Encrypt_Finish+0x70>
  {
    retval = AES_ERR_BAD_PARAMETER;
 8003f72:	f44f 6342 	mov.w	r3, #3104	; 0xc20
 8003f76:	61fb      	str	r3, [r7, #28]
    goto error;
 8003f78:	e001      	b.n	8003f7e <AES_CMAC_Encrypt_Finish+0x74>
  }

  retval = AES_SUCCESS;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]

error:
  return retval;
 8003f7e:	69fb      	ldr	r3, [r7, #28]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3720      	adds	r7, #32
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <__aeabi_memclr>:
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f7fd b8dd 	b.w	8001148 <__aeabi_memset>
	...

08003f90 <__errno>:
 8003f90:	4b01      	ldr	r3, [pc, #4]	; (8003f98 <__errno+0x8>)
 8003f92:	6818      	ldr	r0, [r3, #0]
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	20000010 	.word	0x20000010

08003f9c <__libc_init_array>:
 8003f9c:	b570      	push	{r4, r5, r6, lr}
 8003f9e:	4d0d      	ldr	r5, [pc, #52]	; (8003fd4 <__libc_init_array+0x38>)
 8003fa0:	4c0d      	ldr	r4, [pc, #52]	; (8003fd8 <__libc_init_array+0x3c>)
 8003fa2:	1b64      	subs	r4, r4, r5
 8003fa4:	10a4      	asrs	r4, r4, #2
 8003fa6:	2600      	movs	r6, #0
 8003fa8:	42a6      	cmp	r6, r4
 8003faa:	d109      	bne.n	8003fc0 <__libc_init_array+0x24>
 8003fac:	4d0b      	ldr	r5, [pc, #44]	; (8003fdc <__libc_init_array+0x40>)
 8003fae:	4c0c      	ldr	r4, [pc, #48]	; (8003fe0 <__libc_init_array+0x44>)
 8003fb0:	f000 fc90 	bl	80048d4 <_init>
 8003fb4:	1b64      	subs	r4, r4, r5
 8003fb6:	10a4      	asrs	r4, r4, #2
 8003fb8:	2600      	movs	r6, #0
 8003fba:	42a6      	cmp	r6, r4
 8003fbc:	d105      	bne.n	8003fca <__libc_init_array+0x2e>
 8003fbe:	bd70      	pop	{r4, r5, r6, pc}
 8003fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fc4:	4798      	blx	r3
 8003fc6:	3601      	adds	r6, #1
 8003fc8:	e7ee      	b.n	8003fa8 <__libc_init_array+0xc>
 8003fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fce:	4798      	blx	r3
 8003fd0:	3601      	adds	r6, #1
 8003fd2:	e7f2      	b.n	8003fba <__libc_init_array+0x1e>
 8003fd4:	0800500c 	.word	0x0800500c
 8003fd8:	0800500c 	.word	0x0800500c
 8003fdc:	0800500c 	.word	0x0800500c
 8003fe0:	08005010 	.word	0x08005010

08003fe4 <memcmp>:
 8003fe4:	b530      	push	{r4, r5, lr}
 8003fe6:	3901      	subs	r1, #1
 8003fe8:	2400      	movs	r4, #0
 8003fea:	42a2      	cmp	r2, r4
 8003fec:	d101      	bne.n	8003ff2 <memcmp+0xe>
 8003fee:	2000      	movs	r0, #0
 8003ff0:	e005      	b.n	8003ffe <memcmp+0x1a>
 8003ff2:	5d03      	ldrb	r3, [r0, r4]
 8003ff4:	3401      	adds	r4, #1
 8003ff6:	5d0d      	ldrb	r5, [r1, r4]
 8003ff8:	42ab      	cmp	r3, r5
 8003ffa:	d0f6      	beq.n	8003fea <memcmp+0x6>
 8003ffc:	1b58      	subs	r0, r3, r5
 8003ffe:	bd30      	pop	{r4, r5, pc}

08004000 <memcpy>:
 8004000:	440a      	add	r2, r1
 8004002:	4291      	cmp	r1, r2
 8004004:	f100 33ff 	add.w	r3, r0, #4294967295
 8004008:	d100      	bne.n	800400c <memcpy+0xc>
 800400a:	4770      	bx	lr
 800400c:	b510      	push	{r4, lr}
 800400e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004012:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004016:	4291      	cmp	r1, r2
 8004018:	d1f9      	bne.n	800400e <memcpy+0xe>
 800401a:	bd10      	pop	{r4, pc}

0800401c <memset>:
 800401c:	4402      	add	r2, r0
 800401e:	4603      	mov	r3, r0
 8004020:	4293      	cmp	r3, r2
 8004022:	d100      	bne.n	8004026 <memset+0xa>
 8004024:	4770      	bx	lr
 8004026:	f803 1b01 	strb.w	r1, [r3], #1
 800402a:	e7f9      	b.n	8004020 <memset+0x4>

0800402c <sniprintf>:
 800402c:	b40c      	push	{r2, r3}
 800402e:	b530      	push	{r4, r5, lr}
 8004030:	4b17      	ldr	r3, [pc, #92]	; (8004090 <sniprintf+0x64>)
 8004032:	1e0c      	subs	r4, r1, #0
 8004034:	681d      	ldr	r5, [r3, #0]
 8004036:	b09d      	sub	sp, #116	; 0x74
 8004038:	da08      	bge.n	800404c <sniprintf+0x20>
 800403a:	238b      	movs	r3, #139	; 0x8b
 800403c:	602b      	str	r3, [r5, #0]
 800403e:	f04f 30ff 	mov.w	r0, #4294967295
 8004042:	b01d      	add	sp, #116	; 0x74
 8004044:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004048:	b002      	add	sp, #8
 800404a:	4770      	bx	lr
 800404c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004050:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004054:	bf14      	ite	ne
 8004056:	f104 33ff 	addne.w	r3, r4, #4294967295
 800405a:	4623      	moveq	r3, r4
 800405c:	9304      	str	r3, [sp, #16]
 800405e:	9307      	str	r3, [sp, #28]
 8004060:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004064:	9002      	str	r0, [sp, #8]
 8004066:	9006      	str	r0, [sp, #24]
 8004068:	f8ad 3016 	strh.w	r3, [sp, #22]
 800406c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800406e:	ab21      	add	r3, sp, #132	; 0x84
 8004070:	a902      	add	r1, sp, #8
 8004072:	4628      	mov	r0, r5
 8004074:	9301      	str	r3, [sp, #4]
 8004076:	f000 f889 	bl	800418c <_svfiprintf_r>
 800407a:	1c43      	adds	r3, r0, #1
 800407c:	bfbc      	itt	lt
 800407e:	238b      	movlt	r3, #139	; 0x8b
 8004080:	602b      	strlt	r3, [r5, #0]
 8004082:	2c00      	cmp	r4, #0
 8004084:	d0dd      	beq.n	8004042 <sniprintf+0x16>
 8004086:	9b02      	ldr	r3, [sp, #8]
 8004088:	2200      	movs	r2, #0
 800408a:	701a      	strb	r2, [r3, #0]
 800408c:	e7d9      	b.n	8004042 <sniprintf+0x16>
 800408e:	bf00      	nop
 8004090:	20000010 	.word	0x20000010

08004094 <siprintf>:
 8004094:	b40e      	push	{r1, r2, r3}
 8004096:	b500      	push	{lr}
 8004098:	b09c      	sub	sp, #112	; 0x70
 800409a:	ab1d      	add	r3, sp, #116	; 0x74
 800409c:	9002      	str	r0, [sp, #8]
 800409e:	9006      	str	r0, [sp, #24]
 80040a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80040a4:	4809      	ldr	r0, [pc, #36]	; (80040cc <siprintf+0x38>)
 80040a6:	9107      	str	r1, [sp, #28]
 80040a8:	9104      	str	r1, [sp, #16]
 80040aa:	4909      	ldr	r1, [pc, #36]	; (80040d0 <siprintf+0x3c>)
 80040ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80040b0:	9105      	str	r1, [sp, #20]
 80040b2:	6800      	ldr	r0, [r0, #0]
 80040b4:	9301      	str	r3, [sp, #4]
 80040b6:	a902      	add	r1, sp, #8
 80040b8:	f000 f868 	bl	800418c <_svfiprintf_r>
 80040bc:	9b02      	ldr	r3, [sp, #8]
 80040be:	2200      	movs	r2, #0
 80040c0:	701a      	strb	r2, [r3, #0]
 80040c2:	b01c      	add	sp, #112	; 0x70
 80040c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80040c8:	b003      	add	sp, #12
 80040ca:	4770      	bx	lr
 80040cc:	20000010 	.word	0x20000010
 80040d0:	ffff0208 	.word	0xffff0208

080040d4 <__ssputs_r>:
 80040d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040d8:	688e      	ldr	r6, [r1, #8]
 80040da:	429e      	cmp	r6, r3
 80040dc:	4682      	mov	sl, r0
 80040de:	460c      	mov	r4, r1
 80040e0:	4690      	mov	r8, r2
 80040e2:	461f      	mov	r7, r3
 80040e4:	d838      	bhi.n	8004158 <__ssputs_r+0x84>
 80040e6:	898a      	ldrh	r2, [r1, #12]
 80040e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80040ec:	d032      	beq.n	8004154 <__ssputs_r+0x80>
 80040ee:	6825      	ldr	r5, [r4, #0]
 80040f0:	6909      	ldr	r1, [r1, #16]
 80040f2:	eba5 0901 	sub.w	r9, r5, r1
 80040f6:	6965      	ldr	r5, [r4, #20]
 80040f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004100:	3301      	adds	r3, #1
 8004102:	444b      	add	r3, r9
 8004104:	106d      	asrs	r5, r5, #1
 8004106:	429d      	cmp	r5, r3
 8004108:	bf38      	it	cc
 800410a:	461d      	movcc	r5, r3
 800410c:	0553      	lsls	r3, r2, #21
 800410e:	d531      	bpl.n	8004174 <__ssputs_r+0xa0>
 8004110:	4629      	mov	r1, r5
 8004112:	f000 fb39 	bl	8004788 <_malloc_r>
 8004116:	4606      	mov	r6, r0
 8004118:	b950      	cbnz	r0, 8004130 <__ssputs_r+0x5c>
 800411a:	230c      	movs	r3, #12
 800411c:	f8ca 3000 	str.w	r3, [sl]
 8004120:	89a3      	ldrh	r3, [r4, #12]
 8004122:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004126:	81a3      	strh	r3, [r4, #12]
 8004128:	f04f 30ff 	mov.w	r0, #4294967295
 800412c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004130:	6921      	ldr	r1, [r4, #16]
 8004132:	464a      	mov	r2, r9
 8004134:	f7ff ff64 	bl	8004000 <memcpy>
 8004138:	89a3      	ldrh	r3, [r4, #12]
 800413a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800413e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004142:	81a3      	strh	r3, [r4, #12]
 8004144:	6126      	str	r6, [r4, #16]
 8004146:	6165      	str	r5, [r4, #20]
 8004148:	444e      	add	r6, r9
 800414a:	eba5 0509 	sub.w	r5, r5, r9
 800414e:	6026      	str	r6, [r4, #0]
 8004150:	60a5      	str	r5, [r4, #8]
 8004152:	463e      	mov	r6, r7
 8004154:	42be      	cmp	r6, r7
 8004156:	d900      	bls.n	800415a <__ssputs_r+0x86>
 8004158:	463e      	mov	r6, r7
 800415a:	4632      	mov	r2, r6
 800415c:	6820      	ldr	r0, [r4, #0]
 800415e:	4641      	mov	r1, r8
 8004160:	f000 faa8 	bl	80046b4 <memmove>
 8004164:	68a3      	ldr	r3, [r4, #8]
 8004166:	6822      	ldr	r2, [r4, #0]
 8004168:	1b9b      	subs	r3, r3, r6
 800416a:	4432      	add	r2, r6
 800416c:	60a3      	str	r3, [r4, #8]
 800416e:	6022      	str	r2, [r4, #0]
 8004170:	2000      	movs	r0, #0
 8004172:	e7db      	b.n	800412c <__ssputs_r+0x58>
 8004174:	462a      	mov	r2, r5
 8004176:	f000 fb61 	bl	800483c <_realloc_r>
 800417a:	4606      	mov	r6, r0
 800417c:	2800      	cmp	r0, #0
 800417e:	d1e1      	bne.n	8004144 <__ssputs_r+0x70>
 8004180:	6921      	ldr	r1, [r4, #16]
 8004182:	4650      	mov	r0, sl
 8004184:	f000 fab0 	bl	80046e8 <_free_r>
 8004188:	e7c7      	b.n	800411a <__ssputs_r+0x46>
	...

0800418c <_svfiprintf_r>:
 800418c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004190:	4698      	mov	r8, r3
 8004192:	898b      	ldrh	r3, [r1, #12]
 8004194:	061b      	lsls	r3, r3, #24
 8004196:	b09d      	sub	sp, #116	; 0x74
 8004198:	4607      	mov	r7, r0
 800419a:	460d      	mov	r5, r1
 800419c:	4614      	mov	r4, r2
 800419e:	d50e      	bpl.n	80041be <_svfiprintf_r+0x32>
 80041a0:	690b      	ldr	r3, [r1, #16]
 80041a2:	b963      	cbnz	r3, 80041be <_svfiprintf_r+0x32>
 80041a4:	2140      	movs	r1, #64	; 0x40
 80041a6:	f000 faef 	bl	8004788 <_malloc_r>
 80041aa:	6028      	str	r0, [r5, #0]
 80041ac:	6128      	str	r0, [r5, #16]
 80041ae:	b920      	cbnz	r0, 80041ba <_svfiprintf_r+0x2e>
 80041b0:	230c      	movs	r3, #12
 80041b2:	603b      	str	r3, [r7, #0]
 80041b4:	f04f 30ff 	mov.w	r0, #4294967295
 80041b8:	e0d1      	b.n	800435e <_svfiprintf_r+0x1d2>
 80041ba:	2340      	movs	r3, #64	; 0x40
 80041bc:	616b      	str	r3, [r5, #20]
 80041be:	2300      	movs	r3, #0
 80041c0:	9309      	str	r3, [sp, #36]	; 0x24
 80041c2:	2320      	movs	r3, #32
 80041c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80041c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80041cc:	2330      	movs	r3, #48	; 0x30
 80041ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004378 <_svfiprintf_r+0x1ec>
 80041d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80041d6:	f04f 0901 	mov.w	r9, #1
 80041da:	4623      	mov	r3, r4
 80041dc:	469a      	mov	sl, r3
 80041de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041e2:	b10a      	cbz	r2, 80041e8 <_svfiprintf_r+0x5c>
 80041e4:	2a25      	cmp	r2, #37	; 0x25
 80041e6:	d1f9      	bne.n	80041dc <_svfiprintf_r+0x50>
 80041e8:	ebba 0b04 	subs.w	fp, sl, r4
 80041ec:	d00b      	beq.n	8004206 <_svfiprintf_r+0x7a>
 80041ee:	465b      	mov	r3, fp
 80041f0:	4622      	mov	r2, r4
 80041f2:	4629      	mov	r1, r5
 80041f4:	4638      	mov	r0, r7
 80041f6:	f7ff ff6d 	bl	80040d4 <__ssputs_r>
 80041fa:	3001      	adds	r0, #1
 80041fc:	f000 80aa 	beq.w	8004354 <_svfiprintf_r+0x1c8>
 8004200:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004202:	445a      	add	r2, fp
 8004204:	9209      	str	r2, [sp, #36]	; 0x24
 8004206:	f89a 3000 	ldrb.w	r3, [sl]
 800420a:	2b00      	cmp	r3, #0
 800420c:	f000 80a2 	beq.w	8004354 <_svfiprintf_r+0x1c8>
 8004210:	2300      	movs	r3, #0
 8004212:	f04f 32ff 	mov.w	r2, #4294967295
 8004216:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800421a:	f10a 0a01 	add.w	sl, sl, #1
 800421e:	9304      	str	r3, [sp, #16]
 8004220:	9307      	str	r3, [sp, #28]
 8004222:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004226:	931a      	str	r3, [sp, #104]	; 0x68
 8004228:	4654      	mov	r4, sl
 800422a:	2205      	movs	r2, #5
 800422c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004230:	4851      	ldr	r0, [pc, #324]	; (8004378 <_svfiprintf_r+0x1ec>)
 8004232:	f7fc ffdd 	bl	80011f0 <memchr>
 8004236:	9a04      	ldr	r2, [sp, #16]
 8004238:	b9d8      	cbnz	r0, 8004272 <_svfiprintf_r+0xe6>
 800423a:	06d0      	lsls	r0, r2, #27
 800423c:	bf44      	itt	mi
 800423e:	2320      	movmi	r3, #32
 8004240:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004244:	0711      	lsls	r1, r2, #28
 8004246:	bf44      	itt	mi
 8004248:	232b      	movmi	r3, #43	; 0x2b
 800424a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800424e:	f89a 3000 	ldrb.w	r3, [sl]
 8004252:	2b2a      	cmp	r3, #42	; 0x2a
 8004254:	d015      	beq.n	8004282 <_svfiprintf_r+0xf6>
 8004256:	9a07      	ldr	r2, [sp, #28]
 8004258:	4654      	mov	r4, sl
 800425a:	2000      	movs	r0, #0
 800425c:	f04f 0c0a 	mov.w	ip, #10
 8004260:	4621      	mov	r1, r4
 8004262:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004266:	3b30      	subs	r3, #48	; 0x30
 8004268:	2b09      	cmp	r3, #9
 800426a:	d94e      	bls.n	800430a <_svfiprintf_r+0x17e>
 800426c:	b1b0      	cbz	r0, 800429c <_svfiprintf_r+0x110>
 800426e:	9207      	str	r2, [sp, #28]
 8004270:	e014      	b.n	800429c <_svfiprintf_r+0x110>
 8004272:	eba0 0308 	sub.w	r3, r0, r8
 8004276:	fa09 f303 	lsl.w	r3, r9, r3
 800427a:	4313      	orrs	r3, r2
 800427c:	9304      	str	r3, [sp, #16]
 800427e:	46a2      	mov	sl, r4
 8004280:	e7d2      	b.n	8004228 <_svfiprintf_r+0x9c>
 8004282:	9b03      	ldr	r3, [sp, #12]
 8004284:	1d19      	adds	r1, r3, #4
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	9103      	str	r1, [sp, #12]
 800428a:	2b00      	cmp	r3, #0
 800428c:	bfbb      	ittet	lt
 800428e:	425b      	neglt	r3, r3
 8004290:	f042 0202 	orrlt.w	r2, r2, #2
 8004294:	9307      	strge	r3, [sp, #28]
 8004296:	9307      	strlt	r3, [sp, #28]
 8004298:	bfb8      	it	lt
 800429a:	9204      	strlt	r2, [sp, #16]
 800429c:	7823      	ldrb	r3, [r4, #0]
 800429e:	2b2e      	cmp	r3, #46	; 0x2e
 80042a0:	d10c      	bne.n	80042bc <_svfiprintf_r+0x130>
 80042a2:	7863      	ldrb	r3, [r4, #1]
 80042a4:	2b2a      	cmp	r3, #42	; 0x2a
 80042a6:	d135      	bne.n	8004314 <_svfiprintf_r+0x188>
 80042a8:	9b03      	ldr	r3, [sp, #12]
 80042aa:	1d1a      	adds	r2, r3, #4
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	9203      	str	r2, [sp, #12]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	bfb8      	it	lt
 80042b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80042b8:	3402      	adds	r4, #2
 80042ba:	9305      	str	r3, [sp, #20]
 80042bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004388 <_svfiprintf_r+0x1fc>
 80042c0:	7821      	ldrb	r1, [r4, #0]
 80042c2:	2203      	movs	r2, #3
 80042c4:	4650      	mov	r0, sl
 80042c6:	f7fc ff93 	bl	80011f0 <memchr>
 80042ca:	b140      	cbz	r0, 80042de <_svfiprintf_r+0x152>
 80042cc:	2340      	movs	r3, #64	; 0x40
 80042ce:	eba0 000a 	sub.w	r0, r0, sl
 80042d2:	fa03 f000 	lsl.w	r0, r3, r0
 80042d6:	9b04      	ldr	r3, [sp, #16]
 80042d8:	4303      	orrs	r3, r0
 80042da:	3401      	adds	r4, #1
 80042dc:	9304      	str	r3, [sp, #16]
 80042de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042e2:	4826      	ldr	r0, [pc, #152]	; (800437c <_svfiprintf_r+0x1f0>)
 80042e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80042e8:	2206      	movs	r2, #6
 80042ea:	f7fc ff81 	bl	80011f0 <memchr>
 80042ee:	2800      	cmp	r0, #0
 80042f0:	d038      	beq.n	8004364 <_svfiprintf_r+0x1d8>
 80042f2:	4b23      	ldr	r3, [pc, #140]	; (8004380 <_svfiprintf_r+0x1f4>)
 80042f4:	bb1b      	cbnz	r3, 800433e <_svfiprintf_r+0x1b2>
 80042f6:	9b03      	ldr	r3, [sp, #12]
 80042f8:	3307      	adds	r3, #7
 80042fa:	f023 0307 	bic.w	r3, r3, #7
 80042fe:	3308      	adds	r3, #8
 8004300:	9303      	str	r3, [sp, #12]
 8004302:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004304:	4433      	add	r3, r6
 8004306:	9309      	str	r3, [sp, #36]	; 0x24
 8004308:	e767      	b.n	80041da <_svfiprintf_r+0x4e>
 800430a:	fb0c 3202 	mla	r2, ip, r2, r3
 800430e:	460c      	mov	r4, r1
 8004310:	2001      	movs	r0, #1
 8004312:	e7a5      	b.n	8004260 <_svfiprintf_r+0xd4>
 8004314:	2300      	movs	r3, #0
 8004316:	3401      	adds	r4, #1
 8004318:	9305      	str	r3, [sp, #20]
 800431a:	4619      	mov	r1, r3
 800431c:	f04f 0c0a 	mov.w	ip, #10
 8004320:	4620      	mov	r0, r4
 8004322:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004326:	3a30      	subs	r2, #48	; 0x30
 8004328:	2a09      	cmp	r2, #9
 800432a:	d903      	bls.n	8004334 <_svfiprintf_r+0x1a8>
 800432c:	2b00      	cmp	r3, #0
 800432e:	d0c5      	beq.n	80042bc <_svfiprintf_r+0x130>
 8004330:	9105      	str	r1, [sp, #20]
 8004332:	e7c3      	b.n	80042bc <_svfiprintf_r+0x130>
 8004334:	fb0c 2101 	mla	r1, ip, r1, r2
 8004338:	4604      	mov	r4, r0
 800433a:	2301      	movs	r3, #1
 800433c:	e7f0      	b.n	8004320 <_svfiprintf_r+0x194>
 800433e:	ab03      	add	r3, sp, #12
 8004340:	9300      	str	r3, [sp, #0]
 8004342:	462a      	mov	r2, r5
 8004344:	4b0f      	ldr	r3, [pc, #60]	; (8004384 <_svfiprintf_r+0x1f8>)
 8004346:	a904      	add	r1, sp, #16
 8004348:	4638      	mov	r0, r7
 800434a:	f3af 8000 	nop.w
 800434e:	1c42      	adds	r2, r0, #1
 8004350:	4606      	mov	r6, r0
 8004352:	d1d6      	bne.n	8004302 <_svfiprintf_r+0x176>
 8004354:	89ab      	ldrh	r3, [r5, #12]
 8004356:	065b      	lsls	r3, r3, #25
 8004358:	f53f af2c 	bmi.w	80041b4 <_svfiprintf_r+0x28>
 800435c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800435e:	b01d      	add	sp, #116	; 0x74
 8004360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004364:	ab03      	add	r3, sp, #12
 8004366:	9300      	str	r3, [sp, #0]
 8004368:	462a      	mov	r2, r5
 800436a:	4b06      	ldr	r3, [pc, #24]	; (8004384 <_svfiprintf_r+0x1f8>)
 800436c:	a904      	add	r1, sp, #16
 800436e:	4638      	mov	r0, r7
 8004370:	f000 f87a 	bl	8004468 <_printf_i>
 8004374:	e7eb      	b.n	800434e <_svfiprintf_r+0x1c2>
 8004376:	bf00      	nop
 8004378:	08004ad0 	.word	0x08004ad0
 800437c:	08004ada 	.word	0x08004ada
 8004380:	00000000 	.word	0x00000000
 8004384:	080040d5 	.word	0x080040d5
 8004388:	08004ad6 	.word	0x08004ad6

0800438c <_printf_common>:
 800438c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004390:	4616      	mov	r6, r2
 8004392:	4699      	mov	r9, r3
 8004394:	688a      	ldr	r2, [r1, #8]
 8004396:	690b      	ldr	r3, [r1, #16]
 8004398:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800439c:	4293      	cmp	r3, r2
 800439e:	bfb8      	it	lt
 80043a0:	4613      	movlt	r3, r2
 80043a2:	6033      	str	r3, [r6, #0]
 80043a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043a8:	4607      	mov	r7, r0
 80043aa:	460c      	mov	r4, r1
 80043ac:	b10a      	cbz	r2, 80043b2 <_printf_common+0x26>
 80043ae:	3301      	adds	r3, #1
 80043b0:	6033      	str	r3, [r6, #0]
 80043b2:	6823      	ldr	r3, [r4, #0]
 80043b4:	0699      	lsls	r1, r3, #26
 80043b6:	bf42      	ittt	mi
 80043b8:	6833      	ldrmi	r3, [r6, #0]
 80043ba:	3302      	addmi	r3, #2
 80043bc:	6033      	strmi	r3, [r6, #0]
 80043be:	6825      	ldr	r5, [r4, #0]
 80043c0:	f015 0506 	ands.w	r5, r5, #6
 80043c4:	d106      	bne.n	80043d4 <_printf_common+0x48>
 80043c6:	f104 0a19 	add.w	sl, r4, #25
 80043ca:	68e3      	ldr	r3, [r4, #12]
 80043cc:	6832      	ldr	r2, [r6, #0]
 80043ce:	1a9b      	subs	r3, r3, r2
 80043d0:	42ab      	cmp	r3, r5
 80043d2:	dc26      	bgt.n	8004422 <_printf_common+0x96>
 80043d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80043d8:	1e13      	subs	r3, r2, #0
 80043da:	6822      	ldr	r2, [r4, #0]
 80043dc:	bf18      	it	ne
 80043de:	2301      	movne	r3, #1
 80043e0:	0692      	lsls	r2, r2, #26
 80043e2:	d42b      	bmi.n	800443c <_printf_common+0xb0>
 80043e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043e8:	4649      	mov	r1, r9
 80043ea:	4638      	mov	r0, r7
 80043ec:	47c0      	blx	r8
 80043ee:	3001      	adds	r0, #1
 80043f0:	d01e      	beq.n	8004430 <_printf_common+0xa4>
 80043f2:	6823      	ldr	r3, [r4, #0]
 80043f4:	68e5      	ldr	r5, [r4, #12]
 80043f6:	6832      	ldr	r2, [r6, #0]
 80043f8:	f003 0306 	and.w	r3, r3, #6
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	bf08      	it	eq
 8004400:	1aad      	subeq	r5, r5, r2
 8004402:	68a3      	ldr	r3, [r4, #8]
 8004404:	6922      	ldr	r2, [r4, #16]
 8004406:	bf0c      	ite	eq
 8004408:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800440c:	2500      	movne	r5, #0
 800440e:	4293      	cmp	r3, r2
 8004410:	bfc4      	itt	gt
 8004412:	1a9b      	subgt	r3, r3, r2
 8004414:	18ed      	addgt	r5, r5, r3
 8004416:	2600      	movs	r6, #0
 8004418:	341a      	adds	r4, #26
 800441a:	42b5      	cmp	r5, r6
 800441c:	d11a      	bne.n	8004454 <_printf_common+0xc8>
 800441e:	2000      	movs	r0, #0
 8004420:	e008      	b.n	8004434 <_printf_common+0xa8>
 8004422:	2301      	movs	r3, #1
 8004424:	4652      	mov	r2, sl
 8004426:	4649      	mov	r1, r9
 8004428:	4638      	mov	r0, r7
 800442a:	47c0      	blx	r8
 800442c:	3001      	adds	r0, #1
 800442e:	d103      	bne.n	8004438 <_printf_common+0xac>
 8004430:	f04f 30ff 	mov.w	r0, #4294967295
 8004434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004438:	3501      	adds	r5, #1
 800443a:	e7c6      	b.n	80043ca <_printf_common+0x3e>
 800443c:	18e1      	adds	r1, r4, r3
 800443e:	1c5a      	adds	r2, r3, #1
 8004440:	2030      	movs	r0, #48	; 0x30
 8004442:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004446:	4422      	add	r2, r4
 8004448:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800444c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004450:	3302      	adds	r3, #2
 8004452:	e7c7      	b.n	80043e4 <_printf_common+0x58>
 8004454:	2301      	movs	r3, #1
 8004456:	4622      	mov	r2, r4
 8004458:	4649      	mov	r1, r9
 800445a:	4638      	mov	r0, r7
 800445c:	47c0      	blx	r8
 800445e:	3001      	adds	r0, #1
 8004460:	d0e6      	beq.n	8004430 <_printf_common+0xa4>
 8004462:	3601      	adds	r6, #1
 8004464:	e7d9      	b.n	800441a <_printf_common+0x8e>
	...

08004468 <_printf_i>:
 8004468:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800446c:	460c      	mov	r4, r1
 800446e:	4691      	mov	r9, r2
 8004470:	7e27      	ldrb	r7, [r4, #24]
 8004472:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004474:	2f78      	cmp	r7, #120	; 0x78
 8004476:	4680      	mov	r8, r0
 8004478:	469a      	mov	sl, r3
 800447a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800447e:	d807      	bhi.n	8004490 <_printf_i+0x28>
 8004480:	2f62      	cmp	r7, #98	; 0x62
 8004482:	d80a      	bhi.n	800449a <_printf_i+0x32>
 8004484:	2f00      	cmp	r7, #0
 8004486:	f000 80d8 	beq.w	800463a <_printf_i+0x1d2>
 800448a:	2f58      	cmp	r7, #88	; 0x58
 800448c:	f000 80a3 	beq.w	80045d6 <_printf_i+0x16e>
 8004490:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004494:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004498:	e03a      	b.n	8004510 <_printf_i+0xa8>
 800449a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800449e:	2b15      	cmp	r3, #21
 80044a0:	d8f6      	bhi.n	8004490 <_printf_i+0x28>
 80044a2:	a001      	add	r0, pc, #4	; (adr r0, 80044a8 <_printf_i+0x40>)
 80044a4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80044a8:	08004501 	.word	0x08004501
 80044ac:	08004515 	.word	0x08004515
 80044b0:	08004491 	.word	0x08004491
 80044b4:	08004491 	.word	0x08004491
 80044b8:	08004491 	.word	0x08004491
 80044bc:	08004491 	.word	0x08004491
 80044c0:	08004515 	.word	0x08004515
 80044c4:	08004491 	.word	0x08004491
 80044c8:	08004491 	.word	0x08004491
 80044cc:	08004491 	.word	0x08004491
 80044d0:	08004491 	.word	0x08004491
 80044d4:	08004621 	.word	0x08004621
 80044d8:	08004545 	.word	0x08004545
 80044dc:	08004603 	.word	0x08004603
 80044e0:	08004491 	.word	0x08004491
 80044e4:	08004491 	.word	0x08004491
 80044e8:	08004643 	.word	0x08004643
 80044ec:	08004491 	.word	0x08004491
 80044f0:	08004545 	.word	0x08004545
 80044f4:	08004491 	.word	0x08004491
 80044f8:	08004491 	.word	0x08004491
 80044fc:	0800460b 	.word	0x0800460b
 8004500:	680b      	ldr	r3, [r1, #0]
 8004502:	1d1a      	adds	r2, r3, #4
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	600a      	str	r2, [r1, #0]
 8004508:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800450c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004510:	2301      	movs	r3, #1
 8004512:	e0a3      	b.n	800465c <_printf_i+0x1f4>
 8004514:	6825      	ldr	r5, [r4, #0]
 8004516:	6808      	ldr	r0, [r1, #0]
 8004518:	062e      	lsls	r6, r5, #24
 800451a:	f100 0304 	add.w	r3, r0, #4
 800451e:	d50a      	bpl.n	8004536 <_printf_i+0xce>
 8004520:	6805      	ldr	r5, [r0, #0]
 8004522:	600b      	str	r3, [r1, #0]
 8004524:	2d00      	cmp	r5, #0
 8004526:	da03      	bge.n	8004530 <_printf_i+0xc8>
 8004528:	232d      	movs	r3, #45	; 0x2d
 800452a:	426d      	negs	r5, r5
 800452c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004530:	485e      	ldr	r0, [pc, #376]	; (80046ac <_printf_i+0x244>)
 8004532:	230a      	movs	r3, #10
 8004534:	e019      	b.n	800456a <_printf_i+0x102>
 8004536:	f015 0f40 	tst.w	r5, #64	; 0x40
 800453a:	6805      	ldr	r5, [r0, #0]
 800453c:	600b      	str	r3, [r1, #0]
 800453e:	bf18      	it	ne
 8004540:	b22d      	sxthne	r5, r5
 8004542:	e7ef      	b.n	8004524 <_printf_i+0xbc>
 8004544:	680b      	ldr	r3, [r1, #0]
 8004546:	6825      	ldr	r5, [r4, #0]
 8004548:	1d18      	adds	r0, r3, #4
 800454a:	6008      	str	r0, [r1, #0]
 800454c:	0628      	lsls	r0, r5, #24
 800454e:	d501      	bpl.n	8004554 <_printf_i+0xec>
 8004550:	681d      	ldr	r5, [r3, #0]
 8004552:	e002      	b.n	800455a <_printf_i+0xf2>
 8004554:	0669      	lsls	r1, r5, #25
 8004556:	d5fb      	bpl.n	8004550 <_printf_i+0xe8>
 8004558:	881d      	ldrh	r5, [r3, #0]
 800455a:	4854      	ldr	r0, [pc, #336]	; (80046ac <_printf_i+0x244>)
 800455c:	2f6f      	cmp	r7, #111	; 0x6f
 800455e:	bf0c      	ite	eq
 8004560:	2308      	moveq	r3, #8
 8004562:	230a      	movne	r3, #10
 8004564:	2100      	movs	r1, #0
 8004566:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800456a:	6866      	ldr	r6, [r4, #4]
 800456c:	60a6      	str	r6, [r4, #8]
 800456e:	2e00      	cmp	r6, #0
 8004570:	bfa2      	ittt	ge
 8004572:	6821      	ldrge	r1, [r4, #0]
 8004574:	f021 0104 	bicge.w	r1, r1, #4
 8004578:	6021      	strge	r1, [r4, #0]
 800457a:	b90d      	cbnz	r5, 8004580 <_printf_i+0x118>
 800457c:	2e00      	cmp	r6, #0
 800457e:	d04d      	beq.n	800461c <_printf_i+0x1b4>
 8004580:	4616      	mov	r6, r2
 8004582:	fbb5 f1f3 	udiv	r1, r5, r3
 8004586:	fb03 5711 	mls	r7, r3, r1, r5
 800458a:	5dc7      	ldrb	r7, [r0, r7]
 800458c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004590:	462f      	mov	r7, r5
 8004592:	42bb      	cmp	r3, r7
 8004594:	460d      	mov	r5, r1
 8004596:	d9f4      	bls.n	8004582 <_printf_i+0x11a>
 8004598:	2b08      	cmp	r3, #8
 800459a:	d10b      	bne.n	80045b4 <_printf_i+0x14c>
 800459c:	6823      	ldr	r3, [r4, #0]
 800459e:	07df      	lsls	r7, r3, #31
 80045a0:	d508      	bpl.n	80045b4 <_printf_i+0x14c>
 80045a2:	6923      	ldr	r3, [r4, #16]
 80045a4:	6861      	ldr	r1, [r4, #4]
 80045a6:	4299      	cmp	r1, r3
 80045a8:	bfde      	ittt	le
 80045aa:	2330      	movle	r3, #48	; 0x30
 80045ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045b4:	1b92      	subs	r2, r2, r6
 80045b6:	6122      	str	r2, [r4, #16]
 80045b8:	f8cd a000 	str.w	sl, [sp]
 80045bc:	464b      	mov	r3, r9
 80045be:	aa03      	add	r2, sp, #12
 80045c0:	4621      	mov	r1, r4
 80045c2:	4640      	mov	r0, r8
 80045c4:	f7ff fee2 	bl	800438c <_printf_common>
 80045c8:	3001      	adds	r0, #1
 80045ca:	d14c      	bne.n	8004666 <_printf_i+0x1fe>
 80045cc:	f04f 30ff 	mov.w	r0, #4294967295
 80045d0:	b004      	add	sp, #16
 80045d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045d6:	4835      	ldr	r0, [pc, #212]	; (80046ac <_printf_i+0x244>)
 80045d8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80045dc:	6823      	ldr	r3, [r4, #0]
 80045de:	680e      	ldr	r6, [r1, #0]
 80045e0:	061f      	lsls	r7, r3, #24
 80045e2:	f856 5b04 	ldr.w	r5, [r6], #4
 80045e6:	600e      	str	r6, [r1, #0]
 80045e8:	d514      	bpl.n	8004614 <_printf_i+0x1ac>
 80045ea:	07d9      	lsls	r1, r3, #31
 80045ec:	bf44      	itt	mi
 80045ee:	f043 0320 	orrmi.w	r3, r3, #32
 80045f2:	6023      	strmi	r3, [r4, #0]
 80045f4:	b91d      	cbnz	r5, 80045fe <_printf_i+0x196>
 80045f6:	6823      	ldr	r3, [r4, #0]
 80045f8:	f023 0320 	bic.w	r3, r3, #32
 80045fc:	6023      	str	r3, [r4, #0]
 80045fe:	2310      	movs	r3, #16
 8004600:	e7b0      	b.n	8004564 <_printf_i+0xfc>
 8004602:	6823      	ldr	r3, [r4, #0]
 8004604:	f043 0320 	orr.w	r3, r3, #32
 8004608:	6023      	str	r3, [r4, #0]
 800460a:	2378      	movs	r3, #120	; 0x78
 800460c:	4828      	ldr	r0, [pc, #160]	; (80046b0 <_printf_i+0x248>)
 800460e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004612:	e7e3      	b.n	80045dc <_printf_i+0x174>
 8004614:	065e      	lsls	r6, r3, #25
 8004616:	bf48      	it	mi
 8004618:	b2ad      	uxthmi	r5, r5
 800461a:	e7e6      	b.n	80045ea <_printf_i+0x182>
 800461c:	4616      	mov	r6, r2
 800461e:	e7bb      	b.n	8004598 <_printf_i+0x130>
 8004620:	680b      	ldr	r3, [r1, #0]
 8004622:	6826      	ldr	r6, [r4, #0]
 8004624:	6960      	ldr	r0, [r4, #20]
 8004626:	1d1d      	adds	r5, r3, #4
 8004628:	600d      	str	r5, [r1, #0]
 800462a:	0635      	lsls	r5, r6, #24
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	d501      	bpl.n	8004634 <_printf_i+0x1cc>
 8004630:	6018      	str	r0, [r3, #0]
 8004632:	e002      	b.n	800463a <_printf_i+0x1d2>
 8004634:	0671      	lsls	r1, r6, #25
 8004636:	d5fb      	bpl.n	8004630 <_printf_i+0x1c8>
 8004638:	8018      	strh	r0, [r3, #0]
 800463a:	2300      	movs	r3, #0
 800463c:	6123      	str	r3, [r4, #16]
 800463e:	4616      	mov	r6, r2
 8004640:	e7ba      	b.n	80045b8 <_printf_i+0x150>
 8004642:	680b      	ldr	r3, [r1, #0]
 8004644:	1d1a      	adds	r2, r3, #4
 8004646:	600a      	str	r2, [r1, #0]
 8004648:	681e      	ldr	r6, [r3, #0]
 800464a:	6862      	ldr	r2, [r4, #4]
 800464c:	2100      	movs	r1, #0
 800464e:	4630      	mov	r0, r6
 8004650:	f7fc fdce 	bl	80011f0 <memchr>
 8004654:	b108      	cbz	r0, 800465a <_printf_i+0x1f2>
 8004656:	1b80      	subs	r0, r0, r6
 8004658:	6060      	str	r0, [r4, #4]
 800465a:	6863      	ldr	r3, [r4, #4]
 800465c:	6123      	str	r3, [r4, #16]
 800465e:	2300      	movs	r3, #0
 8004660:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004664:	e7a8      	b.n	80045b8 <_printf_i+0x150>
 8004666:	6923      	ldr	r3, [r4, #16]
 8004668:	4632      	mov	r2, r6
 800466a:	4649      	mov	r1, r9
 800466c:	4640      	mov	r0, r8
 800466e:	47d0      	blx	sl
 8004670:	3001      	adds	r0, #1
 8004672:	d0ab      	beq.n	80045cc <_printf_i+0x164>
 8004674:	6823      	ldr	r3, [r4, #0]
 8004676:	079b      	lsls	r3, r3, #30
 8004678:	d413      	bmi.n	80046a2 <_printf_i+0x23a>
 800467a:	68e0      	ldr	r0, [r4, #12]
 800467c:	9b03      	ldr	r3, [sp, #12]
 800467e:	4298      	cmp	r0, r3
 8004680:	bfb8      	it	lt
 8004682:	4618      	movlt	r0, r3
 8004684:	e7a4      	b.n	80045d0 <_printf_i+0x168>
 8004686:	2301      	movs	r3, #1
 8004688:	4632      	mov	r2, r6
 800468a:	4649      	mov	r1, r9
 800468c:	4640      	mov	r0, r8
 800468e:	47d0      	blx	sl
 8004690:	3001      	adds	r0, #1
 8004692:	d09b      	beq.n	80045cc <_printf_i+0x164>
 8004694:	3501      	adds	r5, #1
 8004696:	68e3      	ldr	r3, [r4, #12]
 8004698:	9903      	ldr	r1, [sp, #12]
 800469a:	1a5b      	subs	r3, r3, r1
 800469c:	42ab      	cmp	r3, r5
 800469e:	dcf2      	bgt.n	8004686 <_printf_i+0x21e>
 80046a0:	e7eb      	b.n	800467a <_printf_i+0x212>
 80046a2:	2500      	movs	r5, #0
 80046a4:	f104 0619 	add.w	r6, r4, #25
 80046a8:	e7f5      	b.n	8004696 <_printf_i+0x22e>
 80046aa:	bf00      	nop
 80046ac:	08004ae1 	.word	0x08004ae1
 80046b0:	08004af2 	.word	0x08004af2

080046b4 <memmove>:
 80046b4:	4288      	cmp	r0, r1
 80046b6:	b510      	push	{r4, lr}
 80046b8:	eb01 0402 	add.w	r4, r1, r2
 80046bc:	d902      	bls.n	80046c4 <memmove+0x10>
 80046be:	4284      	cmp	r4, r0
 80046c0:	4623      	mov	r3, r4
 80046c2:	d807      	bhi.n	80046d4 <memmove+0x20>
 80046c4:	1e43      	subs	r3, r0, #1
 80046c6:	42a1      	cmp	r1, r4
 80046c8:	d008      	beq.n	80046dc <memmove+0x28>
 80046ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80046d2:	e7f8      	b.n	80046c6 <memmove+0x12>
 80046d4:	4402      	add	r2, r0
 80046d6:	4601      	mov	r1, r0
 80046d8:	428a      	cmp	r2, r1
 80046da:	d100      	bne.n	80046de <memmove+0x2a>
 80046dc:	bd10      	pop	{r4, pc}
 80046de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80046e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80046e6:	e7f7      	b.n	80046d8 <memmove+0x24>

080046e8 <_free_r>:
 80046e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80046ea:	2900      	cmp	r1, #0
 80046ec:	d048      	beq.n	8004780 <_free_r+0x98>
 80046ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046f2:	9001      	str	r0, [sp, #4]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f1a1 0404 	sub.w	r4, r1, #4
 80046fa:	bfb8      	it	lt
 80046fc:	18e4      	addlt	r4, r4, r3
 80046fe:	f000 f8d3 	bl	80048a8 <__malloc_lock>
 8004702:	4a20      	ldr	r2, [pc, #128]	; (8004784 <_free_r+0x9c>)
 8004704:	9801      	ldr	r0, [sp, #4]
 8004706:	6813      	ldr	r3, [r2, #0]
 8004708:	4615      	mov	r5, r2
 800470a:	b933      	cbnz	r3, 800471a <_free_r+0x32>
 800470c:	6063      	str	r3, [r4, #4]
 800470e:	6014      	str	r4, [r2, #0]
 8004710:	b003      	add	sp, #12
 8004712:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004716:	f000 b8cd 	b.w	80048b4 <__malloc_unlock>
 800471a:	42a3      	cmp	r3, r4
 800471c:	d90b      	bls.n	8004736 <_free_r+0x4e>
 800471e:	6821      	ldr	r1, [r4, #0]
 8004720:	1862      	adds	r2, r4, r1
 8004722:	4293      	cmp	r3, r2
 8004724:	bf04      	itt	eq
 8004726:	681a      	ldreq	r2, [r3, #0]
 8004728:	685b      	ldreq	r3, [r3, #4]
 800472a:	6063      	str	r3, [r4, #4]
 800472c:	bf04      	itt	eq
 800472e:	1852      	addeq	r2, r2, r1
 8004730:	6022      	streq	r2, [r4, #0]
 8004732:	602c      	str	r4, [r5, #0]
 8004734:	e7ec      	b.n	8004710 <_free_r+0x28>
 8004736:	461a      	mov	r2, r3
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	b10b      	cbz	r3, 8004740 <_free_r+0x58>
 800473c:	42a3      	cmp	r3, r4
 800473e:	d9fa      	bls.n	8004736 <_free_r+0x4e>
 8004740:	6811      	ldr	r1, [r2, #0]
 8004742:	1855      	adds	r5, r2, r1
 8004744:	42a5      	cmp	r5, r4
 8004746:	d10b      	bne.n	8004760 <_free_r+0x78>
 8004748:	6824      	ldr	r4, [r4, #0]
 800474a:	4421      	add	r1, r4
 800474c:	1854      	adds	r4, r2, r1
 800474e:	42a3      	cmp	r3, r4
 8004750:	6011      	str	r1, [r2, #0]
 8004752:	d1dd      	bne.n	8004710 <_free_r+0x28>
 8004754:	681c      	ldr	r4, [r3, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	6053      	str	r3, [r2, #4]
 800475a:	4421      	add	r1, r4
 800475c:	6011      	str	r1, [r2, #0]
 800475e:	e7d7      	b.n	8004710 <_free_r+0x28>
 8004760:	d902      	bls.n	8004768 <_free_r+0x80>
 8004762:	230c      	movs	r3, #12
 8004764:	6003      	str	r3, [r0, #0]
 8004766:	e7d3      	b.n	8004710 <_free_r+0x28>
 8004768:	6825      	ldr	r5, [r4, #0]
 800476a:	1961      	adds	r1, r4, r5
 800476c:	428b      	cmp	r3, r1
 800476e:	bf04      	itt	eq
 8004770:	6819      	ldreq	r1, [r3, #0]
 8004772:	685b      	ldreq	r3, [r3, #4]
 8004774:	6063      	str	r3, [r4, #4]
 8004776:	bf04      	itt	eq
 8004778:	1949      	addeq	r1, r1, r5
 800477a:	6021      	streq	r1, [r4, #0]
 800477c:	6054      	str	r4, [r2, #4]
 800477e:	e7c7      	b.n	8004710 <_free_r+0x28>
 8004780:	b003      	add	sp, #12
 8004782:	bd30      	pop	{r4, r5, pc}
 8004784:	2000049c 	.word	0x2000049c

08004788 <_malloc_r>:
 8004788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800478a:	1ccd      	adds	r5, r1, #3
 800478c:	f025 0503 	bic.w	r5, r5, #3
 8004790:	3508      	adds	r5, #8
 8004792:	2d0c      	cmp	r5, #12
 8004794:	bf38      	it	cc
 8004796:	250c      	movcc	r5, #12
 8004798:	2d00      	cmp	r5, #0
 800479a:	4606      	mov	r6, r0
 800479c:	db01      	blt.n	80047a2 <_malloc_r+0x1a>
 800479e:	42a9      	cmp	r1, r5
 80047a0:	d903      	bls.n	80047aa <_malloc_r+0x22>
 80047a2:	230c      	movs	r3, #12
 80047a4:	6033      	str	r3, [r6, #0]
 80047a6:	2000      	movs	r0, #0
 80047a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047aa:	f000 f87d 	bl	80048a8 <__malloc_lock>
 80047ae:	4921      	ldr	r1, [pc, #132]	; (8004834 <_malloc_r+0xac>)
 80047b0:	680a      	ldr	r2, [r1, #0]
 80047b2:	4614      	mov	r4, r2
 80047b4:	b99c      	cbnz	r4, 80047de <_malloc_r+0x56>
 80047b6:	4f20      	ldr	r7, [pc, #128]	; (8004838 <_malloc_r+0xb0>)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	b923      	cbnz	r3, 80047c6 <_malloc_r+0x3e>
 80047bc:	4621      	mov	r1, r4
 80047be:	4630      	mov	r0, r6
 80047c0:	f000 f862 	bl	8004888 <_sbrk_r>
 80047c4:	6038      	str	r0, [r7, #0]
 80047c6:	4629      	mov	r1, r5
 80047c8:	4630      	mov	r0, r6
 80047ca:	f000 f85d 	bl	8004888 <_sbrk_r>
 80047ce:	1c43      	adds	r3, r0, #1
 80047d0:	d123      	bne.n	800481a <_malloc_r+0x92>
 80047d2:	230c      	movs	r3, #12
 80047d4:	6033      	str	r3, [r6, #0]
 80047d6:	4630      	mov	r0, r6
 80047d8:	f000 f86c 	bl	80048b4 <__malloc_unlock>
 80047dc:	e7e3      	b.n	80047a6 <_malloc_r+0x1e>
 80047de:	6823      	ldr	r3, [r4, #0]
 80047e0:	1b5b      	subs	r3, r3, r5
 80047e2:	d417      	bmi.n	8004814 <_malloc_r+0x8c>
 80047e4:	2b0b      	cmp	r3, #11
 80047e6:	d903      	bls.n	80047f0 <_malloc_r+0x68>
 80047e8:	6023      	str	r3, [r4, #0]
 80047ea:	441c      	add	r4, r3
 80047ec:	6025      	str	r5, [r4, #0]
 80047ee:	e004      	b.n	80047fa <_malloc_r+0x72>
 80047f0:	6863      	ldr	r3, [r4, #4]
 80047f2:	42a2      	cmp	r2, r4
 80047f4:	bf0c      	ite	eq
 80047f6:	600b      	streq	r3, [r1, #0]
 80047f8:	6053      	strne	r3, [r2, #4]
 80047fa:	4630      	mov	r0, r6
 80047fc:	f000 f85a 	bl	80048b4 <__malloc_unlock>
 8004800:	f104 000b 	add.w	r0, r4, #11
 8004804:	1d23      	adds	r3, r4, #4
 8004806:	f020 0007 	bic.w	r0, r0, #7
 800480a:	1ac2      	subs	r2, r0, r3
 800480c:	d0cc      	beq.n	80047a8 <_malloc_r+0x20>
 800480e:	1a1b      	subs	r3, r3, r0
 8004810:	50a3      	str	r3, [r4, r2]
 8004812:	e7c9      	b.n	80047a8 <_malloc_r+0x20>
 8004814:	4622      	mov	r2, r4
 8004816:	6864      	ldr	r4, [r4, #4]
 8004818:	e7cc      	b.n	80047b4 <_malloc_r+0x2c>
 800481a:	1cc4      	adds	r4, r0, #3
 800481c:	f024 0403 	bic.w	r4, r4, #3
 8004820:	42a0      	cmp	r0, r4
 8004822:	d0e3      	beq.n	80047ec <_malloc_r+0x64>
 8004824:	1a21      	subs	r1, r4, r0
 8004826:	4630      	mov	r0, r6
 8004828:	f000 f82e 	bl	8004888 <_sbrk_r>
 800482c:	3001      	adds	r0, #1
 800482e:	d1dd      	bne.n	80047ec <_malloc_r+0x64>
 8004830:	e7cf      	b.n	80047d2 <_malloc_r+0x4a>
 8004832:	bf00      	nop
 8004834:	2000049c 	.word	0x2000049c
 8004838:	200004a0 	.word	0x200004a0

0800483c <_realloc_r>:
 800483c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800483e:	4607      	mov	r7, r0
 8004840:	4614      	mov	r4, r2
 8004842:	460e      	mov	r6, r1
 8004844:	b921      	cbnz	r1, 8004850 <_realloc_r+0x14>
 8004846:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800484a:	4611      	mov	r1, r2
 800484c:	f7ff bf9c 	b.w	8004788 <_malloc_r>
 8004850:	b922      	cbnz	r2, 800485c <_realloc_r+0x20>
 8004852:	f7ff ff49 	bl	80046e8 <_free_r>
 8004856:	4625      	mov	r5, r4
 8004858:	4628      	mov	r0, r5
 800485a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800485c:	f000 f830 	bl	80048c0 <_malloc_usable_size_r>
 8004860:	42a0      	cmp	r0, r4
 8004862:	d20f      	bcs.n	8004884 <_realloc_r+0x48>
 8004864:	4621      	mov	r1, r4
 8004866:	4638      	mov	r0, r7
 8004868:	f7ff ff8e 	bl	8004788 <_malloc_r>
 800486c:	4605      	mov	r5, r0
 800486e:	2800      	cmp	r0, #0
 8004870:	d0f2      	beq.n	8004858 <_realloc_r+0x1c>
 8004872:	4631      	mov	r1, r6
 8004874:	4622      	mov	r2, r4
 8004876:	f7ff fbc3 	bl	8004000 <memcpy>
 800487a:	4631      	mov	r1, r6
 800487c:	4638      	mov	r0, r7
 800487e:	f7ff ff33 	bl	80046e8 <_free_r>
 8004882:	e7e9      	b.n	8004858 <_realloc_r+0x1c>
 8004884:	4635      	mov	r5, r6
 8004886:	e7e7      	b.n	8004858 <_realloc_r+0x1c>

08004888 <_sbrk_r>:
 8004888:	b538      	push	{r3, r4, r5, lr}
 800488a:	4d06      	ldr	r5, [pc, #24]	; (80048a4 <_sbrk_r+0x1c>)
 800488c:	2300      	movs	r3, #0
 800488e:	4604      	mov	r4, r0
 8004890:	4608      	mov	r0, r1
 8004892:	602b      	str	r3, [r5, #0]
 8004894:	f7fd fa4e 	bl	8001d34 <_sbrk>
 8004898:	1c43      	adds	r3, r0, #1
 800489a:	d102      	bne.n	80048a2 <_sbrk_r+0x1a>
 800489c:	682b      	ldr	r3, [r5, #0]
 800489e:	b103      	cbz	r3, 80048a2 <_sbrk_r+0x1a>
 80048a0:	6023      	str	r3, [r4, #0]
 80048a2:	bd38      	pop	{r3, r4, r5, pc}
 80048a4:	20000518 	.word	0x20000518

080048a8 <__malloc_lock>:
 80048a8:	4801      	ldr	r0, [pc, #4]	; (80048b0 <__malloc_lock+0x8>)
 80048aa:	f000 b811 	b.w	80048d0 <__retarget_lock_acquire_recursive>
 80048ae:	bf00      	nop
 80048b0:	20000520 	.word	0x20000520

080048b4 <__malloc_unlock>:
 80048b4:	4801      	ldr	r0, [pc, #4]	; (80048bc <__malloc_unlock+0x8>)
 80048b6:	f000 b80c 	b.w	80048d2 <__retarget_lock_release_recursive>
 80048ba:	bf00      	nop
 80048bc:	20000520 	.word	0x20000520

080048c0 <_malloc_usable_size_r>:
 80048c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048c4:	1f18      	subs	r0, r3, #4
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	bfbc      	itt	lt
 80048ca:	580b      	ldrlt	r3, [r1, r0]
 80048cc:	18c0      	addlt	r0, r0, r3
 80048ce:	4770      	bx	lr

080048d0 <__retarget_lock_acquire_recursive>:
 80048d0:	4770      	bx	lr

080048d2 <__retarget_lock_release_recursive>:
 80048d2:	4770      	bx	lr

080048d4 <_init>:
 80048d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d6:	bf00      	nop
 80048d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048da:	bc08      	pop	{r3}
 80048dc:	469e      	mov	lr, r3
 80048de:	4770      	bx	lr

080048e0 <_fini>:
 80048e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048e2:	bf00      	nop
 80048e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048e6:	bc08      	pop	{r3}
 80048e8:	469e      	mov	lr, r3
 80048ea:	4770      	bx	lr
