// Seed: 560384766
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  inout id_7;
  input id_6;
  input id_5;
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  type_10(
      id_7, 1
  ); type_11(
      id_6 !== id_2 >= id_4 && 1, id_2
  );
  logic id_8 = 1;
  type_13 id_9 (
      .id_0(id_5),
      .id_1(1 == id_6),
      .id_2(1),
      .id_3(1)
  );
endmodule
