<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Sun Mar 10 20:01:00 2019


Command Line:  synthesis -f UART_impl1_lattice.synproj -gui -msgset C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/promote.xml 

Synthesis options:
The -a option is MachXO3L.
The -s option is 5.
The -t option is CABGA256.
The -d option is LCMXO3L-6900C.
Using package CABGA256.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO3L

### Device  : LCMXO3L-6900C

### Package : CABGA256

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.10_x64/ispfpga/xo3c00a/data (searchpath added)
-p C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/impl1 (searchpath added)
-p C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/Main.vhd
VHDL design file = C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/Uart.vhd
VHDL design file = C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/Clock.vhd
VHDL design file = C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/DataSelect.vhd
VHDL design file = C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/CLKPLL.vhd
VHDL design file = C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/UART_TX.vhd
NGD file = UART_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/impl1". VHDL-1504
Analyzing VHDL file c:/users/daniel/desktop/projects/fpga/lattice/rs232/main.vhd. VHDL-1481
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/main.vhd(4): analyzing entity main. VHDL-1012
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/main.vhd(11): analyzing architecture behav. VHDL-1010
unit Main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/daniel/desktop/projects/fpga/lattice/rs232/uart.vhd. VHDL-1481
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/uart.vhd(4): analyzing entity uart. VHDL-1012
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/uart.vhd(15): analyzing architecture behav. VHDL-1010
unit Main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/daniel/desktop/projects/fpga/lattice/rs232/clock.vhd. VHDL-1481
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/clock.vhd(10): analyzing entity clock. VHDL-1012
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/clock.vhd(18): analyzing architecture clock_behav. VHDL-1010
unit Main is not yet analyzed. VHDL-1485
unit Main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/daniel/desktop/projects/fpga/lattice/rs232/dataselect.vhd. VHDL-1481
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/dataselect.vhd(6): analyzing entity dataselect. VHDL-1012
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/dataselect.vhd(17): analyzing architecture behav. VHDL-1010
unit Main is not yet analyzed. VHDL-1485
unit Main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/daniel/desktop/projects/fpga/lattice/rs232/clkpll.vhd. VHDL-1481
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/clkpll.vhd(14): analyzing entity clkpll. VHDL-1012
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/clkpll.vhd(23): analyzing architecture structure. VHDL-1010
unit Main is not yet analyzed. VHDL-1485
unit Main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/daniel/desktop/projects/fpga/lattice/rs232/uart_tx.vhd. VHDL-1481
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/uart_tx.vhd(15): analyzing entity uart_tx. VHDL-1012
INFO - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/uart_tx.vhd(30): analyzing architecture rtl. VHDL-1010
unit Main is not yet analyzed. VHDL-1485
unit Main is not yet analyzed. VHDL-1485
unit Main is not yet analyzed. VHDL-1485
c:/users/daniel/desktop/projects/fpga/lattice/rs232/main.vhd(4): executing Main(behav)

WARNING - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/main.vhd(14): using initial value "1010101101111100" for s_tx_data since it is never assigned. VHDL-1303
WARNING - synthesis: c:/users/daniel/desktop/projects/fpga/lattice/rs232/main.vhd(9): replacing existing netlist Main(behav). VHDL-1205
Top module name (VHDL): Main
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = Main.
WARNING - synthesis: Initial value found on net T_test will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net r_TX_DV will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net o_SendData will be ignored due to unrecognized driver type



GSR instance connected to net \CompUART/CompDataSelect/i_reset_N_87.
WARNING - synthesis: Initial value found on instance \CompUART/CompDataSelect/s_counter_i1 will be ignored.
WARNING - synthesis: Initial value found on instance \CompUART/CompDataSelect/s_counter_i0 will be ignored.
WARNING - synthesis: Initial value found on instance \CompUART/CompDataSelect/s_counter_2__N_84_I_0_reset will be ignored.
WARNING - synthesis: Initial value found on instance \CompUART/CompDataSelect/s_counter_i2_reset will be ignored.
WARNING - synthesis: mRegister \CompUART/CompDataSelect/s_counter_2__N_84_I_0_reset is stuck at Zero
Duplicate register/latch removal. \CompUART/CompRS232/r_TX_Data_i4 is a one-to-one match with \CompUART/CompRS232/r_TX_Data_i6.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: Port 'CLKOS' has no signal connected to it. Property 'FREQUENCY_PIN_CLKOS' is ignored for instance 'PLLInst_0'.
All blocks are expanded and NGD expansion is successful.
Writing NGD file UART_impl1.ngd.

################### Begin Area Report (Main)######################
Number of register bits => 36 of 7485 (0 % )
CCU2D => 4
EHXPLLJ => 1
FD1P3AX => 6
FD1P3IX => 13
FD1S1A => 2
FD1S1B => 2
FD1S3AX => 1
FD1S3DX => 3
FD1S3IX => 9
GSR => 1
L6MUX21 => 1
LUT4 => 38
OB => 2
PFUMX => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : CompClock/CompPll/T_test_c, loads : 31
  Net : CompUART/CompRS232/w_TX_DONE, loads : 5
  Net : CompUART/CompDataSelect/s_counter_2__N_84, loads : 3
  Net : CompClock/S_InternalClock, loads : 1
Clock Enable Nets
Number of Clock Enables: 4
Top 4 highest fanout Clock Enables:
  Net : CompUART/CompRS232/T_test_c_enable_19, loads : 8
  Net : CompUART/CompRS232/T_test_c_enable_12, loads : 3
  Net : CompUART/CompRS232/T_test_c_enable_4, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CompUART/CompRS232/r_SM_Main_2, loads : 14
  Net : CompUART/CompRS232/r_SM_Main_1, loads : 13
  Net : CompUART/CompRS232/r_SM_Main_0, loads : 11
  Net : CompUART/CompRS232/r_SM_Main_2_N_61_1, loads : 8
  Net : CompUART/CompRS232/T_test_c_enable_19, loads : 8
  Net : CompUART/CompDataSelect/s_counter_0, loads : 8
  Net : CompUART/CompDataSelect/n764, loads : 8
  Net : CompUART/CompRS232/r_Bit_Index_0, loads : 7
  Net : CompUART/CompRS232/n445, loads : 7
  Net : CompUART/CompDataSelect/s_counter_1, loads : 7
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets                          |             |             |
\CompUART/CompDataSelect/s_counter_2__N_|             |             |
84]                                     |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \CompUART/w_TX_DONE]     |  200.000 MHz|  208.986 MHz|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets T_test_c]                |  200.000 MHz|  121.507 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 75.305  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.266  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
