Library IEEE;
    use IEEE.std_logic_1164.all;
    entity mux_1 is
        port(a1,a2,a3,a4:in real;
            s:in std_logic_vector(1 downto 0);
            y:out real);
        end mux_1;
        architecture behavioral of mux_1 is
            begin
                mux_blk : process(s)
                begin
                    case s is
                        when "00" => y<= a1;
                        when "01" => y <= a2;
                        when "10" => y <= a3;
                        when others => y <= a4;
                        end case;
                    end process mux_blk;
                end behavioral;

--Here I write a code for 2-bit Multiplexer.
--A Multiplexer is a combinational Logic circuit in Digital electronics.
--Multiplexer has 2^n inputs and 1 output.
--The output of the multiplexer is generated by the selected lines.
