-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MatchCalculator_L3PHIB is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bx_V : IN STD_LOGIC_VECTOR (2 downto 0);
    match_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match_0_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match_1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match_1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match_1_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match_2_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match_2_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match_2_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match_3_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match_3_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match_3_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match_4_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match_4_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match_4_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match_5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match_5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match_5_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match_6_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match_6_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match_6_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match_7_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match_7_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match_7_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match_0_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_0_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_1_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_1_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_2_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_2_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_3_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_3_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_4_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_4_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_5_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_5_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_6_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_6_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_7_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    match_7_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    allstub_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    allstub_dataarray_data_V_ce0 : OUT STD_LOGIC;
    allstub_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
    allproj_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    allproj_dataarray_data_V_ce0 : OUT STD_LOGIC;
    allproj_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
    bx_o_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    bx_o_V_ap_vld : OUT STD_LOGIC;
    fullmatch_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch_0_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch_0_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (51 downto 0) );
end;


architecture behav of MatchCalculator_L3PHIB is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "MatchCalculator_L3PHIB,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.505500,HLS_SYN_LAT=114,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=1686,HLS_SYN_LUT=6125,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv16_20 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln453_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal bx_o_V_1_ack_in : STD_LOGIC;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bx_o_V_1_data_reg : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal bx_o_V_1_vld_reg : STD_LOGIC := '0';
    signal bx_o_V_1_vld_in : STD_LOGIC;
    signal LUT_matchcut_phi1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal LUT_matchcut_phi1_ce0 : STD_LOGIC;
    signal LUT_matchcut_phi1_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal LUT_matchcut_z2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal LUT_matchcut_z2_ce0 : STD_LOGIC;
    signal LUT_matchcut_z2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal do_init_reg_500 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_rewind_reg_516 : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V92_rewind_reg_530 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V43_reg_544 : STD_LOGIC_VECTOR (6 downto 0);
    signal read_0_016_reg_558 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_1_015_reg_572 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_2_014_reg_586 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_3_013_reg_600 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_4_012_reg_614 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_5_011_reg_628 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_6_010_reg_642 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_7_09_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_V_0_08_reg_670 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_V_1_07_reg_684 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_V_2_06_reg_698 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_V_3_05_reg_712 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_V_4_04_reg_726 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_V_5_03_reg_740 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_V_6_02_reg_754 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_V_7_01_reg_768 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_phi_reg_782 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_782_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_782_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_782_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_782_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_782_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_782_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V92_phi_reg_794 : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V92_phi_reg_794_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V92_phi_reg_794_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V92_phi_reg_794_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V92_phi_reg_794_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V92_phi_reg_794_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal inread_assign69_reg_808 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_168_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_267_reg_836 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_366_reg_850 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_next65_reg_864 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_next64_reg_879 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_next63_reg_894 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_next62_reg_909 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_1_next_361_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_2_next_360_reg_939 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_3_next_359_reg_954 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_4_next_358_reg_969 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_next_157_reg_984 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_next_156_reg_999 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_next_155_reg_1014 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_next_154_reg_1029 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_353_reg_1044 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_352_reg_1059 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_351_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_350_reg_1089 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_1_next_349_reg_1104 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_2_next_348_reg_1119 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_3_next_347_reg_1134 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_4_next_346_reg_1149 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_2_next_380_reg_1164 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_1_next_379_reg_1178 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_378_reg_1192 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_377_reg_1206 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_next_176_reg_1220 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_next_175_reg_1234 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L2_2_next_174_reg_1248 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L2_1_next_173_reg_1262 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_next72_reg_1276 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_next71_reg_1290 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_570_reg_1304 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_445_reg_1318 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_1_next_data_V39_reg_1332 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_next_data_V38_reg_1346 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_next_data_V37_reg_1360 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_next_data_V36_reg_1374 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_335_reg_1388 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_834_reg_1402 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1433_reg_1416 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2032_reg_1430 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_next_data_V_231_reg_1444 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_next_data_V_230_reg_1458 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_next_data_V_229_reg_1472 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_next_data_V_228_reg_1486 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_next_data_V27_reg_1500 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_next_data_V26_reg_1514 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2625_reg_1528 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3024_reg_1542 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_next_data_V_223_reg_1556 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_next_data_V_222_reg_1570 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L3_next_385_reg_1584 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_384_reg_1598 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_next_183_reg_1612 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L3_next_182_reg_1626 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_next81_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3421_reg_1654 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L3_next_data_V_220_reg_1668 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L3_next_data_V18_reg_1682 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_0155_0_i42_reg_1696 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_0997_0_i41_reg_1710 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln554_fu_1829_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_reg_7120 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_1_fu_1843_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_1_reg_7125 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_2_fu_1857_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_2_reg_7130 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_3_fu_1871_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_3_reg_7135 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_4_fu_1885_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_4_reg_7140 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_5_fu_1899_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_5_reg_7145 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_6_fu_1913_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_6_reg_7150 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_7_fu_1927_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln554_7_reg_7155 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln887_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_reg_7200 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_7206 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_1_fu_2051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_1_reg_7212 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_7218 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_2_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_2_reg_7224 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_7230 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_3_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_3_reg_7236 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_7242 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_4_fu_2087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_4_reg_7248 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_fu_2093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_7254 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_5_fu_2099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_5_reg_7260 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_5_fu_2105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_5_reg_7266 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_6_fu_2111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_6_reg_7272 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_fu_2117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_7278 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_7_fu_2123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_7_reg_7284 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_fu_2129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_7290 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_2135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_7296 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_7296_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_7296_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_fu_2141_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_reg_7301 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln453_reg_7306 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln453_reg_7306_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln453_reg_7306_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln453_reg_7306_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln453_reg_7306_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln453_reg_7306_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln453_reg_7306_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valid1_fu_2153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid1_reg_7310 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid2_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid2_reg_7318 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid3_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid3_reg_7326 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid4_fu_2165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid4_reg_7334 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid5_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid5_reg_7342 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid6_fu_2173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid6_reg_7350 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid7_fu_2177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid7_reg_7358 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid8_fu_2181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid8_reg_7366 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_1_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_1_reg_7374 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_0_fu_2215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal xor_ln55_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_reg_7384 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_1_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_fu_2357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_reg_7394 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_1_fu_2377_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln60_1_reg_7401 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln88_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln88_reg_7409 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_fu_2399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_reg_7415 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_3_fu_2423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_3_reg_7421 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_2_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_1_fu_2447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_1_reg_7431 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_3_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_1_fu_2577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_1_reg_7441 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_3_fu_2597_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln60_3_reg_7448 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln88_1_fu_2609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln88_1_reg_7456 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_1_fu_2619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_1_reg_7462 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_5_fu_2643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_5_reg_7468 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_4_fu_2655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_2_fu_2667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_2_reg_7478 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_5_fu_2679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_2_fu_2797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_2_reg_7488 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_5_fu_2817_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln60_5_reg_7495 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln88_2_fu_2829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln88_2_reg_7503 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_2_fu_2839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_2_reg_7509 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_7_fu_2863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_7_reg_7515 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_6_fu_2875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_3_fu_2887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_3_reg_7525 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_7_fu_2899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_3_fu_3017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_3_reg_7535 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_7_fu_3037_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln60_7_reg_7542 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln88_3_fu_3049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln88_3_reg_7550 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_3_fu_3059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_3_reg_7556 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpB_L1_1_data_V_fu_3277_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpB_L1_1_data_V_reg_7562 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal tmpA_L1_1_data_V_fu_3309_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L1_1_data_V_reg_7567 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_next_data_V_fu_3340_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_next_data_V_reg_7572 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_1_fu_3370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_fu_3400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_1_fu_3428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_1_fu_3456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_4_fu_3488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpB_L1_2_data_V_fu_3708_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpB_L1_2_data_V_reg_7602 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L1_2_data_V_fu_3740_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L1_2_data_V_reg_7607 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_next_data_V_fu_3771_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_next_data_V_reg_7612 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_2_fu_3801_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_fu_3831_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_2_fu_3859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_2_fu_3887_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_4_fu_3919_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpB_L1_3_data_V_fu_4139_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpB_L1_3_data_V_reg_7642 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L1_3_data_V_fu_4171_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L1_3_data_V_reg_7647 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_next_data_V_fu_4202_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_next_data_V_reg_7652 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_3_fu_4232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_fu_4262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_3_fu_4290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_3_fu_4318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_4_fu_4350_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpB_L1_4_data_V_fu_4570_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpB_L1_4_data_V_reg_7682 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L1_4_data_V_fu_4602_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L1_4_data_V_reg_7687 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_next_data_V_fu_4633_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_next_data_V_reg_7692 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_4_fu_4663_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_fu_4693_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_4_fu_4721_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_4_fu_4749_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_4_fu_4781_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_1_fu_4819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_2_fu_4843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpB_L2_1_data_V_fu_5209_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpB_L2_1_data_V_reg_7732 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L2_1_data_V_fu_5241_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L2_1_data_V_reg_7737 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_next_data_V_fu_5273_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_next_data_V_reg_7742 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L2_1_fu_5309_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_1_reg_7749 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_fu_5339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_reg_7754 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L2_1_fu_5369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L2_1_reg_7759 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L2_1_fu_5399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L2_1_reg_7764 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_4_fu_5433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_4_reg_7769 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_3_fu_5471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_4_fu_5495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpB_L2_2_data_V_fu_5861_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpB_L2_2_data_V_reg_7791 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L2_2_data_V_fu_5893_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L2_2_data_V_reg_7796 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_next_data_V_fu_5925_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_next_data_V_reg_7801 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L2_2_fu_5961_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_2_reg_7808 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_fu_5991_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_reg_7813 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L2_2_fu_6021_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L2_2_reg_7818 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L2_2_fu_6051_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L2_2_reg_7823 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_4_fu_6085_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_4_reg_7828 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i24_reg_7840 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i27_reg_7848 : STD_LOGIC_VECTOR (6 downto 0);
    signal read_L2_1_fu_6128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal read_L2_2_fu_6145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpB_L3_data_V_fu_6400_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpB_L3_data_V_reg_7866 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L3_data_V_fu_6431_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmpA_L3_data_V_reg_7871 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L3_next_data_V_fu_6462_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L3_next_data_V_reg_7876 : STD_LOGIC_VECTOR (13 downto 0);
    signal vB_L3_fu_6490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L3_reg_7881 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L3_fu_6519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L3_reg_7886 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_fu_6552_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_reg_7891 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_reg_7891_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_reg_7891_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_reg_7891_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_fu_6588_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_reg_7897 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_fu_6618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_reg_7902 : STD_LOGIC_VECTOR (0 downto 0);
    signal stubid_V_fu_6636_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal stubid_V_reg_7907 : STD_LOGIC_VECTOR (6 downto 0);
    signal stubid_V_reg_7907_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal stubid_V_reg_7907_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal stubid_V_reg_7907_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal newtracklet_fu_6672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newtracklet_reg_7922 : STD_LOGIC_VECTOR (0 downto 0);
    signal newtracklet_reg_7922_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal newtracklet_reg_7922_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal newtracklet_reg_7922_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal proj_data_V_reg_7928 : STD_LOGIC_VECTOR (59 downto 0);
    signal proj_data_V_reg_7928_pp0_iter6_reg : STD_LOGIC_VECTOR (59 downto 0);
    signal stub_r_V_fu_6682_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal stub_r_V_reg_7933 : STD_LOGIC_VECTOR (6 downto 0);
    signal stub_r_V_reg_7933_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal projseed_next_V_fu_6692_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal projseed_next_V_reg_7938 : STD_LOGIC_VECTOR (2 downto 0);
    signal projseed_next_V_reg_7938_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal proj_phi_V_reg_7943 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln2_reg_7948 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln_reg_7953 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln3_reg_7958 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1354_2_reg_7963 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_reg_7968 : STD_LOGIC_VECTOR (13 downto 0);
    signal delta_z_V_fu_6810_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal delta_z_V_reg_7983 : STD_LOGIC_VECTOR (9 downto 0);
    signal delta_phi_V_fu_6835_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal delta_phi_V_reg_7988 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_reg_7994 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln214_fu_6849_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln214_reg_7999 : STD_LOGIC_VECTOR (16 downto 0);
    signal LUT_matchcut_phi1_load_reg_8004 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln887_8_fu_6859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_8_reg_8009 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_6879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_8017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_phi_mux_do_init_phi_fu_504_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_p_rewind_phi_fu_520_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bx_V92_rewind_phi_fu_534_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_t_V43_phi_fu_548_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_read_0_016_phi_fu_562_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read_1_015_phi_fu_576_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read_2_014_phi_fu_590_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read_3_013_phi_fu_604_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read_4_012_phi_fu_618_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read_5_011_phi_fu_632_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read_6_010_phi_fu_646_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read_7_09_phi_fu_660_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_addr_V_0_08_phi_fu_674_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_addr_V_1_07_phi_fu_688_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_addr_V_2_06_phi_fu_702_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_addr_V_3_05_phi_fu_716_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_addr_V_4_04_phi_fu_730_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_addr_V_5_03_phi_fu_744_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_addr_V_6_02_phi_fu_758_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_addr_V_7_01_phi_fu_772_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_phi_phi_fu_786_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_fu_1754_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_phi_reg_782 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_bx_V92_phi_reg_794 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_inread_assign69_phi_fu_812_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_168_phi_fu_826_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_267_phi_fu_840_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_366_phi_fu_854_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_570_phi_fu_1308_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_445_phi_fu_1322_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_335_phi_fu_1392_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_834_phi_fu_1406_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L3_next81_phi_fu_1644_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_0155_2_i_phi_fu_1743_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_0997_2_i_phi_fu_1728_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_p_0997_2_i_reg_1724 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln835_fu_7014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln837_fu_7035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln758_fu_6894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nmcout1_V_fu_7078_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter7_p_0155_2_i_reg_1739 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln57_fu_1943_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_1_fu_1956_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_2_fu_1969_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_3_fu_1982_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_4_fu_1995_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_5_fu_2008_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_6_fu_2021_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_7_fu_2034_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_8_fu_6648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_9_fu_6661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_6797_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_1_fu_7073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal best_delta_phi_V_017_fu_206 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_fu_6982_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bestmatch_next_01819_fu_210 : STD_LOGIC_VECTOR (51 downto 0);
    signal select_ln887_1_fu_6989_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal id_V_fu_214 : STD_LOGIC_VECTOR (6 downto 0);
    signal projid_V_fu_6626_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_0990_01516_i44_fu_218 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln887_2_fu_6997_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal addr_0_V_fu_1823_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_1_V_fu_1837_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_2_V_fu_1851_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_3_V_fu_1865_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_4_V_fu_1879_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_5_V_fu_1893_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_6_V_fu_1907_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_7_V_fu_1921_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_1935_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1948_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1961_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_1974_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_1987_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_2000_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_2013_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2026_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ncm_0_V_fu_1759_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm_1_V_fu_1767_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm_2_V_fu_1775_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm_3_V_fu_1783_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm_4_V_fu_1791_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm_5_V_fu_1799_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm_6_V_fu_1807_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm_7_V_fu_1815_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln54_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_1_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_1_fu_2251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_fu_2257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln60_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_fu_2293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_1_fu_2287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_1_fu_2317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_fu_2305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_2_fu_2323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_3_fu_2329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_1_fu_2299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_2_fu_2343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_fu_2335_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln60_6_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_fu_2363_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln61_1_fu_2349_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln88_fu_2385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_2_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_2_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_2_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_3_fu_2429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_2_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_1_fu_2453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_3_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_1_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_2_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln60_1_fu_2489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_2_fu_2513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_3_fu_2501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_1_fu_2483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_1_fu_2495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_4_fu_2507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_5_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_1_fu_2525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_6_fu_2543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_4_fu_2531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_7_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_3_fu_2519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_5_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_2_fu_2555_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln60_7_fu_2591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_2_fu_2583_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln61_3_fu_2569_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln88_2_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_2_fu_2615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_4_fu_2625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_4_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_4_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_5_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_4_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_2_fu_2673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_5_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_2_fu_2697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_4_fu_2685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln60_2_fu_2709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_4_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_6_fu_2721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_2_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_2_fu_2715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_7_fu_2727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_9_fu_2757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_2_fu_2745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_10_fu_2763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_8_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_11_fu_2769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_5_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_8_fu_2783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_4_fu_2775_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln60_8_fu_2811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_4_fu_2803_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln61_5_fu_2789_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln88_4_fu_2825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_4_fu_2835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_6_fu_2845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_6_fu_2851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_6_fu_2857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_7_fu_2869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_6_fu_2881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_3_fu_2893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_7_fu_2911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_3_fu_2917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_6_fu_2905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln60_3_fu_2929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_6_fu_2953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_9_fu_2941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_3_fu_2923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_3_fu_2935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_10_fu_2947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_13_fu_2977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_3_fu_2965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_14_fu_2983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_12_fu_2971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_15_fu_2989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_7_fu_2959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_11_fu_3003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_6_fu_2995_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln60_9_fu_3031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_6_fu_3023_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln61_7_fu_3009_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln88_6_fu_3045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_6_fu_3055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i1_fu_3075_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i_fu_3065_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln87_fu_3085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln87_fu_3091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln87_fu_3097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_3107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln88_fu_3113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i3_fu_3134_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i2_fu_3124_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln97_fu_3144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_7_fu_3150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_fu_3156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_fu_3167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_fu_3173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_fu_3183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_fu_3189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_fu_3195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_2_fu_3205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_fu_3211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_2_fu_3231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_fu_3226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_fu_3221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_fu_3244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_fu_3236_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_1_fu_3249_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln78_1_fu_3257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_2_fu_3271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_2_fu_3263_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_4_fu_3285_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_5_fu_3293_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_6_fu_3301_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_8_fu_3317_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_9_fu_3325_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_10_fu_3333_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_1_next_fu_3118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_1_next_1_fu_3178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_1_next_2_fu_3216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_1_next_4_fu_3348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_12_fu_3354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_13_fu_3362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_fu_3102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_1_fu_3161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_2_fu_3200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_4_fu_3378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_15_fu_3384_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_16_fu_3392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_1_next_1_fu_3408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_18_fu_3414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_19_fu_3421_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_1_next_2_fu_3436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_21_fu_3442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_22_fu_3449_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_3_fu_3464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_fu_3469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_1_fu_3475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_24_fu_3481_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i7_fu_3506_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i6_fu_3496_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln87_1_fu_3516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln87_1_fu_3522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln87_1_fu_3528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_3_fu_3538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln88_1_fu_3544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i9_fu_3565_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i8_fu_3555_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln97_1_fu_3575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_8_fu_3581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_1_fu_3587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_4_fu_3598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_1_fu_3604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_fu_3614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_1_fu_3620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_1_fu_3626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_5_fu_3636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_1_fu_3642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_6_fu_3662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_5_fu_3657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_4_fu_3652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_3_fu_3675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_26_fu_3667_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_27_fu_3680_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln78_4_fu_3688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_5_fu_3702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_28_fu_3694_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_30_fu_3716_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_31_fu_3724_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_32_fu_3732_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_34_fu_3748_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_35_fu_3756_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_36_fu_3764_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_2_next_fu_3549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_2_next_1_fu_3609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_2_next_2_fu_3647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_2_next_4_fu_3779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_38_fu_3785_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_39_fu_3793_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_fu_3533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_1_fu_3592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_2_fu_3631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_4_fu_3809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_41_fu_3815_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_42_fu_3823_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_2_next_1_fu_3839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_44_fu_3845_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_45_fu_3852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_2_next_2_fu_3867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_47_fu_3873_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_48_fu_3880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_7_fu_3895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_6_fu_3900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_7_fu_3906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_50_fu_3912_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i5_fu_3937_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i4_fu_3927_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln87_2_fu_3947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln87_2_fu_3953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln87_2_fu_3959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_6_fu_3969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln88_2_fu_3975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i11_fu_3996_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i10_fu_3986_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln97_2_fu_4006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_9_fu_4012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_2_fu_4018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_7_fu_4029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_2_fu_4035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_2_fu_4045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_2_fu_4051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_2_fu_4057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_8_fu_4067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_2_fu_4073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_10_fu_4093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_9_fu_4088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_8_fu_4083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_6_fu_4106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_52_fu_4098_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_53_fu_4111_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln78_7_fu_4119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_8_fu_4133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_54_fu_4125_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_56_fu_4147_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_57_fu_4155_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_58_fu_4163_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_60_fu_4179_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_61_fu_4187_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_62_fu_4195_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_3_next_fu_3980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_3_next_1_fu_4040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_3_next_2_fu_4078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_3_next_4_fu_4210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_64_fu_4216_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_65_fu_4224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_fu_3964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_1_fu_4023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_2_fu_4062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_4_fu_4240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_67_fu_4246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_68_fu_4254_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_3_next_1_fu_4270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_70_fu_4276_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_71_fu_4283_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_3_next_2_fu_4298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_73_fu_4304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_74_fu_4311_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_11_fu_4326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_12_fu_4331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_13_fu_4337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_76_fu_4343_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i13_fu_4368_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i12_fu_4358_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln87_3_fu_4378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln87_3_fu_4384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln87_3_fu_4390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_9_fu_4400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln88_3_fu_4406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i15_fu_4427_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i14_fu_4417_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln97_3_fu_4437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_10_fu_4443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_3_fu_4449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_10_fu_4460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_3_fu_4466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_3_fu_4476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_3_fu_4482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_3_fu_4488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_11_fu_4498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_3_fu_4504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_14_fu_4524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_13_fu_4519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_12_fu_4514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_9_fu_4537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_78_fu_4529_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_79_fu_4542_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln78_10_fu_4550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_11_fu_4564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_80_fu_4556_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_82_fu_4578_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_83_fu_4586_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_84_fu_4594_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_86_fu_4610_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_87_fu_4618_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_88_fu_4626_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_4_next_fu_4411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_4_next_1_fu_4471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_4_next_2_fu_4509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_4_next_4_fu_4641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_90_fu_4647_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_91_fu_4655_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_fu_4395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_1_fu_4454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_2_fu_4493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_4_fu_4671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_93_fu_4677_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_94_fu_4685_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_4_next_1_fu_4701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_96_fu_4707_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_97_fu_4714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_4_next_2_fu_4729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_99_fu_4735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_100_fu_4742_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_15_fu_4757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_18_fu_4762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_19_fu_4768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_102_fu_4774_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_8_fu_4789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_8_fu_4795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_8_fu_4801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_9_fu_4807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_9_fu_4813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_8_fu_4825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_4_fu_4831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_4_fu_4837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_9_fu_4855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_4_fu_4861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_8_fu_4849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln60_4_fu_4873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_8_fu_4897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_12_fu_4885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_4_fu_4867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_4_fu_4879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_13_fu_4891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_17_fu_4921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_4_fu_4909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_18_fu_4927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_16_fu_4915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_19_fu_4933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_9_fu_4903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_14_fu_4947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_8_fu_4939_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln60_4_fu_4961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_10_fu_4975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_8_fu_4967_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln61_9_fu_4953_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_i17_fu_4999_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i16_fu_4989_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln87_4_fu_5009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln87_4_fu_5015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln87_4_fu_5021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_12_fu_5033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln88_4_fu_5039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln88_4_fu_5045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i19_fu_5067_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i18_fu_5057_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln97_4_fu_5077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_11_fu_5083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_4_fu_5089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_4_fu_5095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_13_fu_5107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_4_fu_5113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_4_fu_5125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_4_fu_5131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_4_fu_5137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_14_fu_5149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_4_fu_5155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_9_fu_4981_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln78_16_fu_5167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_17_fu_5181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_2_data_V_fu_5173_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_data_V_1_fu_5187_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln78_18_fu_5203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_2_data_V_2_fu_5195_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_fu_5217_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_1_fu_5225_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_2_fu_5233_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_112_fu_5249_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_113_fu_5257_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_114_fu_5265_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L2_1_next_fu_5051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_1_next_1_fu_5119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_1_next_2_fu_5161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_1_next_4_fu_5281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_12_fu_5295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_116_fu_5287_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_117_fu_5301_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_fu_5027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_1_fu_5101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_2_fu_5143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_4_fu_5317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_119_fu_5323_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_120_fu_5331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_fu_5347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_1_fu_5353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_2_fu_5361_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_fu_5377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_1_fu_5383_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_2_fu_5391_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_19_fu_5407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_24_fu_5413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_25_fu_5419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_128_fu_5425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_10_fu_5441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_10_fu_5447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_10_fu_5453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_11_fu_5459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_11_fu_5465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_10_fu_5477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_5_fu_5483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_5_fu_5489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_11_fu_5507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_5_fu_5513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_10_fu_5501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln60_5_fu_5525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_10_fu_5549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_15_fu_5537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_5_fu_5519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_5_fu_5531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_16_fu_5543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_21_fu_5573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_5_fu_5561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_22_fu_5579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_20_fu_5567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_23_fu_5585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_11_fu_5555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_17_fu_5599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_10_fu_5591_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln60_5_fu_5613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_11_fu_5627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_10_fu_5619_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln61_11_fu_5605_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_i21_fu_5651_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i20_fu_5641_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln87_5_fu_5661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln87_5_fu_5667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln87_5_fu_5673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_15_fu_5685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln88_5_fu_5691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln88_5_fu_5697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i23_fu_5719_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i22_fu_5709_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln97_5_fu_5729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_12_fu_5735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_5_fu_5741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_5_fu_5747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_16_fu_5759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_5_fu_5765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_5_fu_5777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_5_fu_5783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_5_fu_5789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_17_fu_5801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_5_fu_5807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_11_fu_5633_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln78_20_fu_5819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_21_fu_5833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_4_data_V_fu_5825_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_data_V_1_fu_5839_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln78_22_fu_5855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_4_data_V_2_fu_5847_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_fu_5869_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_1_fu_5877_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_2_fu_5885_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_138_fu_5901_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_139_fu_5909_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_140_fu_5917_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L2_2_next_fu_5703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_2_next_1_fu_5771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_2_next_2_fu_5813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_2_next_4_fu_5933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_13_fu_5947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_142_fu_5939_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_143_fu_5953_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_fu_5679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_1_fu_5753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_2_fu_5795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_4_fu_5969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_145_fu_5975_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_146_fu_5983_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_fu_5999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_1_fu_6005_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_2_fu_6013_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_fu_6029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_1_fu_6035_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_2_fu_6043_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_23_fu_6059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_30_fu_6065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_31_fu_6071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_154_fu_6077_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_12_fu_6116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_12_fu_6122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_6_fu_6133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_6_fu_6139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_18_fu_6164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_6_fu_6168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_6_fu_6150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_19_fu_6174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_12_fu_6188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_24_fu_6194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln62_fu_6180_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln59_fu_6156_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln61_12_fu_6200_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_i25_fu_6216_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln87_6_fu_6226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln87_6_fu_6231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln87_6_fu_6237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_18_fu_6248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln88_6_fu_6253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln88_6_fu_6258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i26_fu_6270_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln97_6_fu_6280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_13_fu_6285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_6_fu_6291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_6_fu_6296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_19_fu_6308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_6_fu_6313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_6_fu_6324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_6_fu_6328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_6_fu_6334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_20_fu_6345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_6_fu_6349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln59_1_fu_6208_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln78_24_fu_6360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_25_fu_6374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L2_2_data_V_fu_6366_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln78_26_fu_6387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L2_2_data_V_1_fu_6380_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_data_V_2_fu_6393_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_data_V_fu_6408_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_data_V_1_fu_6416_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_data_V_2_fu_6423_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_164_fu_6438_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_165_fu_6446_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln78_166_fu_6454_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal valid_L2_2_fu_6470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_1_fu_6476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_2_fu_6483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_fu_6498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_1_fu_6504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_2_fu_6511_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_27_fu_6526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_34_fu_6532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_35_fu_6538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_174_fu_6544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_fu_6243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_1_fu_6302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_2_fu_6340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_4_fu_6560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_14_fu_6574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_176_fu_6566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_177_fu_6580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_next_fu_6264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_next_1_fu_6319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_next_2_fu_6355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_next_4_fu_6596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_179_fu_6602_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_180_fu_6610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_6640_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_6653_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln883_fu_6666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal proj_phid_V_fu_6712_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_fu_6734_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_fu_6734_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal proj_zd_V_fu_6722_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_fu_6734_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_7087_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1354_fu_6806_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln68_fu_6803_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1503_fu_6822_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_6815_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln1503_1_fu_6827_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln887_fu_6855_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln215_fu_6865_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_2_fu_6869_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln891_fu_6875_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_6911_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal fm_phi_V_fu_6905_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal fm_z_V_fu_6908_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_fu_6934_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln321_fu_6937_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal absval_V_fu_6900_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal best_delta_phi_V_fu_6941_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln899_21_fu_6948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln824_fu_6954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bestmatch_next_data_V_fu_6920_p7 : STD_LOGIC_VECTOR (51 downto 0);
    signal select_ln824_fu_6959_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln824_1_fu_6967_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal select_ln824_2_fu_6975_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln835_fu_7004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln835_fu_7008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln214_fu_7045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln214_fu_7051_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln214_fu_7059_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_13_fu_7065_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln214_fu_7041_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_7087_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to6 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_770 : BOOLEAN;
    signal ap_condition_51 : BOOLEAN;

    component MatchCalculator_L3PHIB_mac_muladd_7s_10s_7ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component MatchCalculator_L3PHIB_LUT_matchcut_phi1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component MatchCalculator_L3PHIB_LUT_matchcut_z2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    LUT_matchcut_phi1_U : component MatchCalculator_L3PHIB_LUT_matchcut_phi1
    generic map (
        DataWidth => 7,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_matchcut_phi1_address0,
        ce0 => LUT_matchcut_phi1_ce0,
        q0 => LUT_matchcut_phi1_q0);

    LUT_matchcut_z2_U : component MatchCalculator_L3PHIB_LUT_matchcut_z2
    generic map (
        DataWidth => 8,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_matchcut_z2_address0,
        ce0 => LUT_matchcut_z2_ce0,
        q0 => LUT_matchcut_z2_q0);

    MatchCalculator_L3PHIB_mac_muladd_7s_10s_7ns_16_1_1_U1 : component MatchCalculator_L3PHIB_mac_muladd_7s_10s_7ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 10,
        din2_WIDTH => 7,
        dout_WIDTH => 16)
    port map (
        din0 => stub_r_V_fu_6682_p4,
        din1 => proj_zd_V_fu_6722_p1,
        din2 => grp_fu_7087_p2,
        dout => grp_fu_7087_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    addr_V_0_08_reg_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                addr_V_0_08_reg_670 <= select_ln554_reg_7120;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                addr_V_0_08_reg_670 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    addr_V_1_07_reg_684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                addr_V_1_07_reg_684 <= select_ln554_1_reg_7125;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                addr_V_1_07_reg_684 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    addr_V_2_06_reg_698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                addr_V_2_06_reg_698 <= select_ln554_2_reg_7130;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                addr_V_2_06_reg_698 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    addr_V_3_05_reg_712_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                addr_V_3_05_reg_712 <= select_ln554_3_reg_7135;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                addr_V_3_05_reg_712 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    addr_V_4_04_reg_726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                addr_V_4_04_reg_726 <= select_ln554_4_reg_7140;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                addr_V_4_04_reg_726 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    addr_V_5_03_reg_740_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                addr_V_5_03_reg_740 <= select_ln554_5_reg_7145;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                addr_V_5_03_reg_740 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    addr_V_6_02_reg_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                addr_V_6_02_reg_754 <= select_ln554_6_reg_7150;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                addr_V_6_02_reg_754 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    addr_V_7_01_reg_768_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                addr_V_7_01_reg_768 <= select_ln554_7_reg_7155;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                addr_V_7_01_reg_768 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    bx_V92_phi_reg_794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_51)) then
                if ((ap_phi_mux_do_init_phi_fu_504_p6 = ap_const_lv1_0)) then 
                    bx_V92_phi_reg_794 <= ap_phi_mux_bx_V92_rewind_phi_fu_534_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_504_p6 = ap_const_lv1_1)) then 
                    bx_V92_phi_reg_794 <= bx_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    bx_V92_phi_reg_794 <= ap_phi_reg_pp0_iter0_bx_V92_phi_reg_794;
                end if;
            end if; 
        end if;
    end process;

    bx_o_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_1;
            elsif (((bx_o_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    cm_L1_1_next_data_V39_reg_1332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_1_next_data_V39_reg_1332 <= cm_L1_1_next_data_V_reg_7572;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L1_1_next_data_V39_reg_1332 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_1_next_data_V_231_reg_1444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_1_next_data_V_231_reg_1444 <= tmpB_L1_1_data_V_reg_7562;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L1_1_next_data_V_231_reg_1444 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_2_next_data_V38_reg_1346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_2_next_data_V38_reg_1346 <= cm_L1_2_next_data_V_reg_7612;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L1_2_next_data_V38_reg_1346 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_2_next_data_V_230_reg_1458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_2_next_data_V_230_reg_1458 <= tmpB_L1_2_data_V_reg_7602;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L1_2_next_data_V_230_reg_1458 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_3_next_data_V37_reg_1360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_3_next_data_V37_reg_1360 <= cm_L1_3_next_data_V_reg_7652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L1_3_next_data_V37_reg_1360 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_3_next_data_V_229_reg_1472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_3_next_data_V_229_reg_1472 <= tmpB_L1_3_data_V_reg_7642;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L1_3_next_data_V_229_reg_1472 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_4_next_data_V36_reg_1374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_4_next_data_V36_reg_1374 <= cm_L1_4_next_data_V_reg_7692;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L1_4_next_data_V36_reg_1374 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_4_next_data_V_228_reg_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_4_next_data_V_228_reg_1486 <= tmpB_L1_4_data_V_reg_7682;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L1_4_next_data_V_228_reg_1486 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L2_1_next_data_V27_reg_1500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L2_1_next_data_V27_reg_1500 <= cm_L2_1_next_data_V_reg_7742;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L2_1_next_data_V27_reg_1500 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L2_1_next_data_V_223_reg_1556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L2_1_next_data_V_223_reg_1556 <= tmpB_L2_1_data_V_reg_7732;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L2_1_next_data_V_223_reg_1556 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L2_2_next_data_V26_reg_1514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L2_2_next_data_V26_reg_1514 <= cm_L2_2_next_data_V_reg_7801;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L2_2_next_data_V26_reg_1514 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L2_2_next_data_V_222_reg_1570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L2_2_next_data_V_222_reg_1570 <= tmpB_L2_2_data_V_reg_7791;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L2_2_next_data_V_222_reg_1570 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L3_next_data_V18_reg_1682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                cm_L3_next_data_V18_reg_1682 <= cm_L3_next_data_V_reg_7876;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L3_next_data_V18_reg_1682 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L3_next_data_V_220_reg_1668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                cm_L3_next_data_V_220_reg_1668 <= tmpB_L3_data_V_reg_7866;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cm_L3_next_data_V_220_reg_1668 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    do_init_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_500 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_500 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    inread_assign69_reg_808_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign69_reg_808 <= read_L1_1_fu_4819_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                inread_assign69_reg_808 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_168_reg_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign_168_reg_822 <= read_L1_2_fu_4843_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                inread_assign_168_reg_822 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_267_reg_836_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign_267_reg_836 <= read_L1_3_fu_5471_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                inread_assign_267_reg_836 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_366_reg_850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign_366_reg_850 <= read_L1_4_fu_5495_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                inread_assign_366_reg_850 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_445_reg_1318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                inread_assign_445_reg_1318 <= read_L2_1_fu_6128_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                inread_assign_445_reg_1318 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_570_reg_1304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                inread_assign_570_reg_1304 <= read_L2_2_fu_6145_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                inread_assign_570_reg_1304 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    p_0155_0_i42_reg_1696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                p_0155_0_i42_reg_1696 <= ap_phi_mux_p_0155_2_i_phi_fu_1743_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_0155_0_i42_reg_1696 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_0997_0_i41_reg_1710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                p_0997_0_i41_reg_1710 <= ap_phi_mux_p_0997_2_i_phi_fu_1728_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_0997_0_i41_reg_1710 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    p_Val2_1433_reg_1416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_1433_reg_1416 <= tmpA_L1_3_data_V_reg_7647;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_1433_reg_1416 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_2032_reg_1430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_2032_reg_1430 <= tmpA_L1_4_data_V_reg_7687;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_2032_reg_1430 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_2625_reg_1528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_2625_reg_1528 <= tmpA_L2_1_data_V_reg_7737;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_2625_reg_1528 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_3024_reg_1542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_3024_reg_1542 <= tmpA_L2_2_data_V_reg_7796;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_3024_reg_1542 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_335_reg_1388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_335_reg_1388 <= tmpA_L1_1_data_V_reg_7567;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_335_reg_1388 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_3421_reg_1654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                p_Val2_3421_reg_1654 <= tmpA_L3_data_V_reg_7871;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_3421_reg_1654 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_834_reg_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_834_reg_1402 <= tmpA_L1_2_data_V_reg_7607;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_834_reg_1402 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_phi_reg_782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_51)) then
                if ((ap_phi_mux_do_init_phi_fu_504_p6 = ap_const_lv1_0)) then 
                    p_phi_reg_782 <= ap_phi_mux_p_rewind_phi_fu_520_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_504_p6 = ap_const_lv1_1)) then 
                    p_phi_reg_782 <= trunc_ln209_fu_1754_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_phi_reg_782 <= ap_phi_reg_pp0_iter0_p_phi_reg_782;
                end if;
            end if; 
        end if;
    end process;

    read_0_016_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_0_016_reg_558 <= read_0_fu_2215_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                read_0_016_reg_558 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read_1_015_reg_572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_1_015_reg_572 <= read_1_fu_2239_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                read_1_015_reg_572 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read_2_014_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_2_014_reg_586 <= read_2_fu_2435_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                read_2_014_reg_586 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read_3_013_reg_600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_3_013_reg_600 <= read_3_fu_2459_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                read_3_013_reg_600 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read_4_012_reg_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_4_012_reg_614 <= read_4_fu_2655_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                read_4_012_reg_614 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read_5_011_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_5_011_reg_628 <= read_5_fu_2679_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                read_5_011_reg_628 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read_6_010_reg_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_6_010_reg_642 <= read_6_fu_2875_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                read_6_010_reg_642 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read_7_09_reg_656_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_7_09_reg_656 <= read_7_fu_2899_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                read_7_09_reg_656 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L1_1_next_353_reg_1044_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L1_1_next_353_reg_1044 <= sA_L1_1_fu_3400_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sA_L1_1_next_353_reg_1044 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L1_2_next_352_reg_1059_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L1_2_next_352_reg_1059 <= sA_L1_2_fu_3831_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sA_L1_2_next_352_reg_1059 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L1_3_next_351_reg_1074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L1_3_next_351_reg_1074 <= sA_L1_3_fu_4262_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sA_L1_3_next_351_reg_1074 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L1_4_next_350_reg_1089_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L1_4_next_350_reg_1089 <= sA_L1_4_fu_4693_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sA_L1_4_next_350_reg_1089 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L2_1_next_377_reg_1206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                sA_L2_1_next_377_reg_1206 <= sA_L2_1_reg_7754;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sA_L2_1_next_377_reg_1206 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L2_2_next_378_reg_1192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                sA_L2_2_next_378_reg_1192 <= sA_L2_2_reg_7813;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sA_L2_2_next_378_reg_1192 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L3_next_384_reg_1598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sA_L3_next_384_reg_1598 <= sA_L3_reg_7897;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sA_L3_next_384_reg_1598 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L1_1_next_349_reg_1104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L1_1_next_349_reg_1104 <= sB_L1_1_fu_3370_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sB_L1_1_next_349_reg_1104 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L1_2_next_348_reg_1119_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L1_2_next_348_reg_1119 <= sB_L1_2_fu_3801_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sB_L1_2_next_348_reg_1119 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L1_3_next_347_reg_1134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L1_3_next_347_reg_1134 <= sB_L1_3_fu_4232_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sB_L1_3_next_347_reg_1134 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L1_4_next_346_reg_1149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L1_4_next_346_reg_1149 <= sB_L1_4_fu_4663_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sB_L1_4_next_346_reg_1149 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L2_1_next_379_reg_1178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                sB_L2_1_next_379_reg_1178 <= sB_L2_1_reg_7749;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sB_L2_1_next_379_reg_1178 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L2_2_next_380_reg_1164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                sB_L2_2_next_380_reg_1164 <= sB_L2_2_reg_7808;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sB_L2_2_next_380_reg_1164 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L3_next_385_reg_1584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sB_L3_next_385_reg_1584 <= sB_L3_reg_7902;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                sB_L3_next_385_reg_1584 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    t_V43_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V43_reg_544 <= t_V_reg_7301;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V43_reg_544 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    vA_L1_1_next_361_reg_924_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L1_1_next_361_reg_924 <= vA_L1_1_fu_3456_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                vA_L1_1_next_361_reg_924 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L1_2_next_360_reg_939_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L1_2_next_360_reg_939 <= vA_L1_2_fu_3887_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                vA_L1_2_next_360_reg_939 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L1_3_next_359_reg_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L1_3_next_359_reg_954 <= vA_L1_3_fu_4318_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                vA_L1_3_next_359_reg_954 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L1_4_next_358_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L1_4_next_358_reg_969 <= vA_L1_4_fu_4749_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                vA_L1_4_next_358_reg_969 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L2_1_next_173_reg_1262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                vA_L2_1_next_173_reg_1262 <= vA_L2_1_reg_7764;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                vA_L2_1_next_173_reg_1262 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L2_2_next_174_reg_1248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                vA_L2_2_next_174_reg_1248 <= vA_L2_2_reg_7823;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                vA_L2_2_next_174_reg_1248 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L3_next_182_reg_1626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                vA_L3_next_182_reg_1626 <= vA_L3_reg_7886;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                vA_L3_next_182_reg_1626 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_1_next65_reg_864_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_1_next65_reg_864 <= valid_L1_1_4_fu_3488_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L1_1_next65_reg_864 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_1_next_157_reg_984_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_1_next_157_reg_984 <= vB_L1_1_fu_3428_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L1_1_next_157_reg_984 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_2_next64_reg_879_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_2_next64_reg_879 <= valid_L1_2_4_fu_3919_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L1_2_next64_reg_879 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_2_next_156_reg_999_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_2_next_156_reg_999 <= vB_L1_2_fu_3859_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L1_2_next_156_reg_999 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_3_next63_reg_894_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_3_next63_reg_894 <= valid_L1_3_4_fu_4350_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L1_3_next63_reg_894 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_3_next_155_reg_1014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_3_next_155_reg_1014 <= vB_L1_3_fu_4290_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L1_3_next_155_reg_1014 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_4_next62_reg_909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_4_next62_reg_909 <= valid_L1_4_4_fu_4781_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L1_4_next62_reg_909 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_4_next_154_reg_1029_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_4_next_154_reg_1029 <= vB_L1_4_fu_4721_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L1_4_next_154_reg_1029 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L2_1_next71_reg_1290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                valid_L2_1_next71_reg_1290 <= valid_L2_1_4_reg_7769;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L2_1_next71_reg_1290 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L2_1_next_175_reg_1234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                valid_L2_1_next_175_reg_1234 <= vB_L2_1_reg_7759;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L2_1_next_175_reg_1234 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L2_2_next72_reg_1276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                valid_L2_2_next72_reg_1276 <= valid_L2_2_4_reg_7828;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L2_2_next72_reg_1276 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L2_2_next_176_reg_1220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                valid_L2_2_next_176_reg_1220 <= vB_L2_2_reg_7818;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L2_2_next_176_reg_1220 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L3_next81_reg_1640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                valid_L3_next81_reg_1640 <= valid_L3_reg_7891;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L3_next81_reg_1640 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L3_next_183_reg_1612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                valid_L3_next_183_reg_1612 <= vB_L3_reg_7881;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                valid_L3_next_183_reg_1612 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (newtracklet_reg_7922_pp0_iter5_reg = ap_const_lv1_1))) then
                LUT_matchcut_phi1_load_reg_8004 <= LUT_matchcut_phi1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln60_1_reg_7441 <= and_ln60_1_fu_2577_p2;
                and_ln60_2_reg_7488 <= and_ln60_2_fu_2797_p2;
                and_ln60_3_reg_7535 <= and_ln60_3_fu_3017_p2;
                and_ln60_reg_7394 <= and_ln60_fu_2357_p2;
                bx_V92_phi_reg_794_pp0_iter1_reg <= bx_V92_phi_reg_794;
                icmp_ln453_reg_7306 <= icmp_ln453_fu_2147_p2;
                icmp_ln453_reg_7306_pp0_iter1_reg <= icmp_ln453_reg_7306;
                icmp_ln879_reg_7296 <= icmp_ln879_fu_2135_p2;
                icmp_ln879_reg_7296_pp0_iter1_reg <= icmp_ln879_reg_7296;
                icmp_ln887_1_reg_7212 <= icmp_ln887_1_fu_2051_p2;
                icmp_ln887_2_reg_7224 <= icmp_ln887_2_fu_2063_p2;
                icmp_ln887_3_reg_7236 <= icmp_ln887_3_fu_2075_p2;
                icmp_ln887_4_reg_7248 <= icmp_ln887_4_fu_2087_p2;
                icmp_ln887_5_reg_7260 <= icmp_ln887_5_fu_2099_p2;
                icmp_ln887_6_reg_7272 <= icmp_ln887_6_fu_2111_p2;
                icmp_ln887_7_reg_7284 <= icmp_ln887_7_fu_2123_p2;
                icmp_ln887_reg_7200 <= icmp_ln887_fu_2039_p2;
                icmp_ln895_1_reg_7218 <= icmp_ln895_1_fu_2057_p2;
                icmp_ln895_2_reg_7230 <= icmp_ln895_2_fu_2069_p2;
                icmp_ln895_3_reg_7242 <= icmp_ln895_3_fu_2081_p2;
                icmp_ln895_4_reg_7254 <= icmp_ln895_4_fu_2093_p2;
                icmp_ln895_5_reg_7266 <= icmp_ln895_5_fu_2105_p2;
                icmp_ln895_6_reg_7278 <= icmp_ln895_6_fu_2117_p2;
                icmp_ln895_7_reg_7290 <= icmp_ln895_7_fu_2129_p2;
                icmp_ln895_reg_7206 <= icmp_ln895_fu_2045_p2;
                p_phi_reg_782_pp0_iter1_reg <= p_phi_reg_782;
                select_ln60_1_reg_7401 <= select_ln60_1_fu_2377_p3;
                select_ln60_3_reg_7448 <= select_ln60_3_fu_2597_p3;
                select_ln60_5_reg_7495 <= select_ln60_5_fu_2817_p3;
                select_ln60_7_reg_7542 <= select_ln60_7_fu_3037_p3;
                valid1_reg_7310 <= valid1_fu_2153_p2;
                valid2_reg_7318 <= valid2_fu_2157_p2;
                valid3_reg_7326 <= valid3_fu_2161_p2;
                valid4_reg_7334 <= valid4_fu_2165_p2;
                valid5_reg_7342 <= valid5_fu_2169_p2;
                valid6_reg_7350 <= valid6_fu_2173_p2;
                valid7_reg_7358 <= valid7_fu_2177_p2;
                valid8_reg_7366 <= valid8_fu_2181_p2;
                xor_ln54_1_reg_7374 <= xor_ln54_1_fu_2203_p2;
                xor_ln54_3_reg_7421 <= xor_ln54_3_fu_2423_p2;
                xor_ln54_5_reg_7468 <= xor_ln54_5_fu_2643_p2;
                xor_ln54_7_reg_7515 <= xor_ln54_7_fu_2863_p2;
                xor_ln55_1_reg_7431 <= xor_ln55_1_fu_2447_p2;
                xor_ln55_2_reg_7478 <= xor_ln55_2_fu_2667_p2;
                xor_ln55_3_reg_7525 <= xor_ln55_3_fu_2887_p2;
                xor_ln55_reg_7384 <= xor_ln55_fu_2227_p2;
                xor_ln88_1_reg_7456 <= xor_ln88_1_fu_2609_p2;
                xor_ln88_2_reg_7503 <= xor_ln88_2_fu_2829_p2;
                xor_ln88_3_reg_7550 <= xor_ln88_3_fu_3049_p2;
                xor_ln88_reg_7409 <= xor_ln88_fu_2389_p2;
                xor_ln97_1_reg_7462 <= xor_ln97_1_fu_2619_p2;
                xor_ln97_2_reg_7509 <= xor_ln97_2_fu_2839_p2;
                xor_ln97_3_reg_7556 <= xor_ln97_3_fu_3059_p2;
                xor_ln97_reg_7415 <= xor_ln97_fu_2399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                best_delta_phi_V_017_fu_206 <= select_ln887_fu_6982_p3;
                bestmatch_next_01819_fu_210 <= select_ln887_1_fu_6989_p3;
                p_0990_01516_i44_fu_218 <= select_ln887_2_fu_6997_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                bx_V92_phi_reg_794_pp0_iter2_reg <= bx_V92_phi_reg_794_pp0_iter1_reg;
                bx_V92_phi_reg_794_pp0_iter3_reg <= bx_V92_phi_reg_794_pp0_iter2_reg;
                bx_V92_phi_reg_794_pp0_iter4_reg <= bx_V92_phi_reg_794_pp0_iter3_reg;
                bx_V92_phi_reg_794_pp0_iter5_reg <= bx_V92_phi_reg_794_pp0_iter4_reg;
                    delta_phi_V_reg_7988(16 downto 3) <= delta_phi_V_fu_6835_p2(16 downto 3);
                delta_z_V_reg_7983 <= delta_z_V_fu_6810_p2;
                icmp_ln453_reg_7306_pp0_iter2_reg <= icmp_ln453_reg_7306_pp0_iter1_reg;
                icmp_ln453_reg_7306_pp0_iter3_reg <= icmp_ln453_reg_7306_pp0_iter2_reg;
                icmp_ln453_reg_7306_pp0_iter4_reg <= icmp_ln453_reg_7306_pp0_iter3_reg;
                icmp_ln453_reg_7306_pp0_iter5_reg <= icmp_ln453_reg_7306_pp0_iter4_reg;
                icmp_ln453_reg_7306_pp0_iter6_reg <= icmp_ln453_reg_7306_pp0_iter5_reg;
                icmp_ln879_reg_7296_pp0_iter2_reg <= icmp_ln879_reg_7296_pp0_iter1_reg;
                icmp_ln887_8_reg_8009 <= icmp_ln887_8_fu_6859_p2;
                icmp_ln891_reg_8017 <= icmp_ln891_fu_6879_p2;
                newtracklet_reg_7922 <= newtracklet_fu_6672_p2;
                newtracklet_reg_7922_pp0_iter4_reg <= newtracklet_reg_7922;
                newtracklet_reg_7922_pp0_iter5_reg <= newtracklet_reg_7922_pp0_iter4_reg;
                newtracklet_reg_7922_pp0_iter6_reg <= newtracklet_reg_7922_pp0_iter5_reg;
                p_Result_i24_reg_7840 <= cm_L2_1_next_data_V_fu_5273_p3(13 downto 7);
                p_Result_i27_reg_7848 <= cm_L2_2_next_data_V_fu_5925_p3(13 downto 7);
                p_phi_reg_782_pp0_iter2_reg <= p_phi_reg_782_pp0_iter1_reg;
                p_phi_reg_782_pp0_iter3_reg <= p_phi_reg_782_pp0_iter2_reg;
                p_phi_reg_782_pp0_iter4_reg <= p_phi_reg_782_pp0_iter3_reg;
                p_phi_reg_782_pp0_iter5_reg <= p_phi_reg_782_pp0_iter4_reg;
                p_phi_reg_782_pp0_iter6_reg <= p_phi_reg_782_pp0_iter5_reg;
                proj_data_V_reg_7928 <= allproj_dataarray_data_V_q0;
                proj_data_V_reg_7928_pp0_iter6_reg <= proj_data_V_reg_7928;
                proj_phi_V_reg_7943 <= allproj_dataarray_data_V_q0(45 downto 32);
                projseed_next_V_reg_7938 <= allproj_dataarray_data_V_q0(59 downto 57);
                projseed_next_V_reg_7938_pp0_iter6_reg <= projseed_next_V_reg_7938;
                stub_r_V_reg_7933 <= allstub_dataarray_data_V_q0(35 downto 29);
                stub_r_V_reg_7933_pp0_iter6_reg <= stub_r_V_reg_7933;
                stubid_V_reg_7907 <= stubid_V_fu_6636_p1;
                stubid_V_reg_7907_pp0_iter4_reg <= stubid_V_reg_7907;
                stubid_V_reg_7907_pp0_iter5_reg <= stubid_V_reg_7907_pp0_iter4_reg;
                stubid_V_reg_7907_pp0_iter6_reg <= stubid_V_reg_7907_pp0_iter5_reg;
                    sub_ln214_reg_7999(16 downto 3) <= sub_ln214_fu_6849_p2(16 downto 3);
                tmp_11_reg_7968 <= allstub_dataarray_data_V_q0(16 downto 3);
                tmp_12_reg_7994 <= delta_phi_V_fu_6835_p2(16 downto 16);
                trunc_ln1354_2_reg_7963 <= allstub_dataarray_data_V_q0(26 downto 17);
                trunc_ln2_reg_7948 <= ret_V_fu_6734_p2(16 downto 7);
                trunc_ln3_reg_7958 <= grp_fu_7087_p3(15 downto 6);
                trunc_ln_reg_7953 <= allproj_dataarray_data_V_q0(29 downto 20);
                valid_L3_reg_7891_pp0_iter4_reg <= valid_L3_reg_7891;
                valid_L3_reg_7891_pp0_iter5_reg <= valid_L3_reg_7891_pp0_iter4_reg;
                valid_L3_reg_7891_pp0_iter6_reg <= valid_L3_reg_7891_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bx_V92_rewind_reg_530 <= bx_V92_phi_reg_794;
                p_rewind_reg_516 <= p_phi_reg_782;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_in = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then
                bx_o_V_1_data_reg <= bx_V92_phi_reg_794_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                cm_L1_1_next_data_V_reg_7572 <= cm_L1_1_next_data_V_fu_3340_p3;
                cm_L1_2_next_data_V_reg_7612 <= cm_L1_2_next_data_V_fu_3771_p3;
                cm_L1_3_next_data_V_reg_7652 <= cm_L1_3_next_data_V_fu_4202_p3;
                cm_L1_4_next_data_V_reg_7692 <= cm_L1_4_next_data_V_fu_4633_p3;
                cm_L2_1_next_data_V_reg_7742 <= cm_L2_1_next_data_V_fu_5273_p3;
                cm_L2_2_next_data_V_reg_7801 <= cm_L2_2_next_data_V_fu_5925_p3;
                sA_L2_1_reg_7754 <= sA_L2_1_fu_5339_p3;
                sA_L2_2_reg_7813 <= sA_L2_2_fu_5991_p3;
                sB_L2_1_reg_7749 <= sB_L2_1_fu_5309_p3;
                sB_L2_2_reg_7808 <= sB_L2_2_fu_5961_p3;
                tmpA_L1_1_data_V_reg_7567 <= tmpA_L1_1_data_V_fu_3309_p3;
                tmpA_L1_2_data_V_reg_7607 <= tmpA_L1_2_data_V_fu_3740_p3;
                tmpA_L1_3_data_V_reg_7647 <= tmpA_L1_3_data_V_fu_4171_p3;
                tmpA_L1_4_data_V_reg_7687 <= tmpA_L1_4_data_V_fu_4602_p3;
                tmpA_L2_1_data_V_reg_7737 <= tmpA_L2_1_data_V_fu_5241_p3;
                tmpA_L2_2_data_V_reg_7796 <= tmpA_L2_2_data_V_fu_5893_p3;
                tmpB_L1_1_data_V_reg_7562 <= tmpB_L1_1_data_V_fu_3277_p3;
                tmpB_L1_2_data_V_reg_7602 <= tmpB_L1_2_data_V_fu_3708_p3;
                tmpB_L1_3_data_V_reg_7642 <= tmpB_L1_3_data_V_fu_4139_p3;
                tmpB_L1_4_data_V_reg_7682 <= tmpB_L1_4_data_V_fu_4570_p3;
                tmpB_L2_1_data_V_reg_7732 <= tmpB_L2_1_data_V_fu_5209_p3;
                tmpB_L2_2_data_V_reg_7791 <= tmpB_L2_2_data_V_fu_5861_p3;
                vA_L2_1_reg_7764 <= vA_L2_1_fu_5399_p3;
                vA_L2_2_reg_7823 <= vA_L2_2_fu_6051_p3;
                vB_L2_1_reg_7759 <= vB_L2_1_fu_5369_p3;
                vB_L2_2_reg_7818 <= vB_L2_2_fu_6021_p3;
                valid_L2_1_4_reg_7769 <= valid_L2_1_4_fu_5433_p3;
                valid_L2_2_4_reg_7828 <= valid_L2_2_4_fu_6085_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                cm_L3_next_data_V_reg_7876 <= cm_L3_next_data_V_fu_6462_p3;
                id_V_fu_214 <= cm_L3_next_data_V_fu_6462_p3(13 downto 7);
                sA_L3_reg_7897 <= sA_L3_fu_6588_p3;
                sB_L3_reg_7902 <= sB_L3_fu_6618_p3;
                tmpA_L3_data_V_reg_7871 <= tmpA_L3_data_V_fu_6431_p3;
                tmpB_L3_data_V_reg_7866 <= tmpB_L3_data_V_fu_6400_p3;
                vA_L3_reg_7886 <= vA_L3_fu_6519_p3;
                vB_L3_reg_7881 <= vB_L3_fu_6490_p3;
                valid_L3_reg_7891 <= valid_L3_fu_6552_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln554_1_reg_7125 <= select_ln554_1_fu_1843_p3;
                select_ln554_2_reg_7130 <= select_ln554_2_fu_1857_p3;
                select_ln554_3_reg_7135 <= select_ln554_3_fu_1871_p3;
                select_ln554_4_reg_7140 <= select_ln554_4_fu_1885_p3;
                select_ln554_5_reg_7145 <= select_ln554_5_fu_1899_p3;
                select_ln554_6_reg_7150 <= select_ln554_6_fu_1913_p3;
                select_ln554_7_reg_7155 <= select_ln554_7_fu_1927_p3;
                select_ln554_reg_7120 <= select_ln554_fu_1829_p3;
                t_V_reg_7301 <= t_V_fu_2141_p2;
            end if;
        end if;
    end process;
    delta_phi_V_reg_7988(2 downto 0) <= "000";
    sub_ln214_reg_7999(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    LUT_matchcut_phi1_address0 <= zext_ln544_fu_6797_p1(4 - 1 downto 0);

    LUT_matchcut_phi1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            LUT_matchcut_phi1_ce0 <= ap_const_logic_1;
        else 
            LUT_matchcut_phi1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    LUT_matchcut_z2_address0 <= zext_ln544_fu_6797_p1(4 - 1 downto 0);

    LUT_matchcut_z2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            LUT_matchcut_z2_ce0 <= ap_const_logic_1;
        else 
            LUT_matchcut_z2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    absval_V_fu_6900_p3 <= 
        sub_ln214_reg_7999 when (tmp_12_reg_7994(0) = '1') else 
        delta_phi_V_reg_7988;
    add_ln1354_fu_6806_p2 <= std_logic_vector(unsigned(trunc_ln3_reg_7958) + unsigned(trunc_ln_reg_7953));
    add_ln1503_fu_6822_p2 <= std_logic_vector(signed(sext_ln68_fu_6803_p1) + signed(proj_phi_V_reg_7943));
    add_ln214_fu_7059_p2 <= std_logic_vector(unsigned(select_ln214_fu_7051_p3) + unsigned(p_0155_0_i42_reg_1696));
    addr_0_V_fu_1823_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_addr_V_0_08_phi_fu_674_p6));
    addr_1_V_fu_1837_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_addr_V_1_07_phi_fu_688_p6));
    addr_2_V_fu_1851_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_addr_V_2_06_phi_fu_702_p6));
    addr_3_V_fu_1865_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_addr_V_3_05_phi_fu_716_p6));
    addr_4_V_fu_1879_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_addr_V_4_04_phi_fu_730_p6));
    addr_5_V_fu_1893_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_addr_V_5_03_phi_fu_744_p6));
    addr_6_V_fu_1907_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_addr_V_6_02_phi_fu_758_p6));
    addr_7_V_fu_1921_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_addr_V_7_01_phi_fu_772_p6));
    allproj_dataarray_data_V_address0 <= zext_ln57_8_fu_6648_p1(10 - 1 downto 0);

    allproj_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            allproj_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            allproj_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    allstub_dataarray_data_V_address0 <= zext_ln57_9_fu_6661_p1(10 - 1 downto 0);

    allstub_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            allstub_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            allstub_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    and_ln54_10_fu_5453_p2 <= (or_ln54_10_fu_5447_p2 and ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6);
    and_ln54_2_fu_2417_p2 <= (or_ln54_2_fu_2411_p2 and ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6);
    and_ln54_4_fu_2637_p2 <= (or_ln54_4_fu_2631_p2 and ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6);
    and_ln54_6_fu_2857_p2 <= (or_ln54_6_fu_2851_p2 and ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6);
    and_ln54_8_fu_4801_p2 <= (or_ln54_8_fu_4795_p2 and ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6);
    and_ln54_fu_2197_p2 <= (or_ln54_fu_2191_p2 and ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6);
    and_ln55_10_fu_5477_p2 <= (or_ln54_10_fu_5447_p2 and ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6);
    and_ln55_2_fu_2441_p2 <= (or_ln54_2_fu_2411_p2 and ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6);
    and_ln55_4_fu_2661_p2 <= (or_ln54_4_fu_2631_p2 and ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6);
    and_ln55_6_fu_2881_p2 <= (or_ln54_6_fu_2851_p2 and ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6);
    and_ln55_8_fu_4825_p2 <= (or_ln54_8_fu_4795_p2 and ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6);
    and_ln55_fu_2221_p2 <= (or_ln54_fu_2191_p2 and ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6);
    and_ln59_1_fu_2477_p2 <= (xor_ln59_3_fu_2471_p2 and ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6);
    and_ln59_2_fu_2697_p2 <= (xor_ln59_5_fu_2691_p2 and ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6);
    and_ln59_3_fu_2917_p2 <= (xor_ln59_7_fu_2911_p2 and ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6);
    and_ln59_4_fu_4861_p2 <= (xor_ln59_9_fu_4855_p2 and ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6);
    and_ln59_5_fu_5513_p2 <= (xor_ln59_11_fu_5507_p2 and ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6);
    and_ln59_fu_2257_p2 <= (xor_ln59_1_fu_2251_p2 and ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6);
    and_ln60_1_fu_2577_p2 <= (or_ln59_1_fu_2483_p2 and and_ln55_2_fu_2441_p2);
    and_ln60_2_fu_2797_p2 <= (or_ln59_2_fu_2703_p2 and and_ln55_4_fu_2661_p2);
    and_ln60_3_fu_3017_p2 <= (or_ln59_3_fu_2923_p2 and and_ln55_6_fu_2881_p2);
    and_ln60_4_fu_4961_p2 <= (or_ln59_4_fu_4867_p2 and and_ln55_8_fu_4825_p2);
    and_ln60_5_fu_5613_p2 <= (or_ln59_5_fu_5519_p2 and and_ln55_10_fu_5477_p2);
    and_ln60_fu_2357_p2 <= (or_ln59_fu_2263_p2 and and_ln55_fu_2221_p2);
    and_ln61_10_fu_2763_p2 <= (xor_ln61_2_fu_2745_p2 and and_ln61_9_fu_2757_p2);
    and_ln61_11_fu_2769_p2 <= (and_ln61_8_fu_2751_p2 and and_ln61_10_fu_2763_p2);
    and_ln61_12_fu_2971_p2 <= (or_ln60_3_fu_2935_p2 and or_ln59_3_fu_2923_p2);
    and_ln61_13_fu_2977_p2 <= (xor_ln54_6_fu_2845_p2 and or_ln61_10_fu_2947_p2);
    and_ln61_14_fu_2983_p2 <= (xor_ln61_3_fu_2965_p2 and and_ln61_13_fu_2977_p2);
    and_ln61_15_fu_2989_p2 <= (and_ln61_14_fu_2983_p2 and and_ln61_12_fu_2971_p2);
    and_ln61_16_fu_4915_p2 <= (or_ln60_4_fu_4879_p2 and or_ln59_4_fu_4867_p2);
    and_ln61_17_fu_4921_p2 <= (xor_ln54_8_fu_4789_p2 and or_ln61_13_fu_4891_p2);
    and_ln61_18_fu_4927_p2 <= (xor_ln61_4_fu_4909_p2 and and_ln61_17_fu_4921_p2);
    and_ln61_19_fu_4933_p2 <= (and_ln61_18_fu_4927_p2 and and_ln61_16_fu_4915_p2);
    and_ln61_1_fu_2317_p2 <= (xor_ln54_fu_2185_p2 and or_ln61_1_fu_2287_p2);
    and_ln61_20_fu_5567_p2 <= (or_ln60_5_fu_5531_p2 and or_ln59_5_fu_5519_p2);
    and_ln61_21_fu_5573_p2 <= (xor_ln54_10_fu_5441_p2 and or_ln61_16_fu_5543_p2);
    and_ln61_22_fu_5579_p2 <= (xor_ln61_5_fu_5561_p2 and and_ln61_21_fu_5573_p2);
    and_ln61_23_fu_5585_p2 <= (and_ln61_22_fu_5579_p2 and and_ln61_20_fu_5567_p2);
    and_ln61_24_fu_6194_p2 <= (xor_ln59_12_fu_6188_p2 and or_ln61_19_fu_6174_p2);
    and_ln61_2_fu_2323_p2 <= (xor_ln61_fu_2305_p2 and and_ln61_1_fu_2317_p2);
    and_ln61_3_fu_2329_p2 <= (and_ln61_fu_2311_p2 and and_ln61_2_fu_2323_p2);
    and_ln61_4_fu_2531_p2 <= (or_ln60_1_fu_2495_p2 and or_ln59_1_fu_2483_p2);
    and_ln61_5_fu_2537_p2 <= (xor_ln54_2_fu_2405_p2 and or_ln61_4_fu_2507_p2);
    and_ln61_6_fu_2543_p2 <= (xor_ln61_1_fu_2525_p2 and and_ln61_5_fu_2537_p2);
    and_ln61_7_fu_2549_p2 <= (and_ln61_6_fu_2543_p2 and and_ln61_4_fu_2531_p2);
    and_ln61_8_fu_2751_p2 <= (or_ln60_2_fu_2715_p2 and or_ln59_2_fu_2703_p2);
    and_ln61_9_fu_2757_p2 <= (xor_ln54_4_fu_2625_p2 and or_ln61_7_fu_2727_p2);
    and_ln61_fu_2311_p2 <= (or_ln60_fu_2275_p2 and or_ln59_fu_2263_p2);
    and_ln78_12_fu_4331_p2 <= (valid_L1_3_next63_reg_894 and icmp_ln78_11_fu_4326_p2);
    and_ln78_13_fu_4337_p2 <= (icmp_ln78_8_fu_4083_p2 and and_ln78_12_fu_4331_p2);
    and_ln78_18_fu_4762_p2 <= (valid_L1_4_next62_reg_909 and icmp_ln78_15_fu_4757_p2);
    and_ln78_19_fu_4768_p2 <= (icmp_ln78_12_fu_4514_p2 and and_ln78_18_fu_4762_p2);
    and_ln78_1_fu_3475_p2 <= (icmp_ln78_fu_3221_p2 and and_ln78_fu_3469_p2);
    and_ln78_24_fu_5413_p2 <= (icmp_ln78_19_fu_5407_p2 and ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6);
    and_ln78_25_fu_5419_p2 <= (icmp_ln78_16_fu_5167_p2 and and_ln78_24_fu_5413_p2);
    and_ln78_30_fu_6065_p2 <= (icmp_ln78_23_fu_6059_p2 and ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6);
    and_ln78_31_fu_6071_p2 <= (icmp_ln78_20_fu_5819_p2 and and_ln78_30_fu_6065_p2);
    and_ln78_34_fu_6532_p2 <= (icmp_ln78_27_fu_6526_p2 and ap_phi_mux_valid_L3_next81_phi_fu_1644_p6);
    and_ln78_35_fu_6538_p2 <= (icmp_ln78_24_fu_6360_p2 and and_ln78_34_fu_6532_p2);
    and_ln78_6_fu_3900_p2 <= (valid_L1_2_next64_reg_879 and icmp_ln78_7_fu_3895_p2);
    and_ln78_7_fu_3906_p2 <= (icmp_ln78_4_fu_3652_p2 and and_ln78_6_fu_3900_p2);
    and_ln78_fu_3469_p2 <= (valid_L1_1_next65_reg_864 and icmp_ln78_3_fu_3464_p2);
    and_ln835_fu_7004_p2 <= (valid_L3_reg_7891_pp0_iter6_reg and icmp_ln887_8_reg_8009);
    and_ln88_2_fu_2605_p2 <= (icmp_ln895_2_reg_7230 and icmp_ln887_2_reg_7224);
    and_ln88_4_fu_2825_p2 <= (icmp_ln895_4_reg_7254 and icmp_ln887_4_reg_7248);
    and_ln88_6_fu_3045_p2 <= (icmp_ln895_6_reg_7278 and icmp_ln887_6_reg_7272);
    and_ln88_fu_2385_p2 <= (icmp_ln895_reg_7206 and icmp_ln887_reg_7200);
    and_ln97_2_fu_2615_p2 <= (icmp_ln895_3_reg_7242 and icmp_ln887_3_reg_7236);
    and_ln97_4_fu_2835_p2 <= (icmp_ln895_5_reg_7266 and icmp_ln887_5_reg_7260);
    and_ln97_6_fu_3055_p2 <= (icmp_ln895_7_reg_7290 and icmp_ln887_7_reg_7284);
    and_ln97_fu_2395_p2 <= (icmp_ln895_1_reg_7218 and icmp_ln887_1_reg_7212);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter7)
    begin
                ap_block_pp0_stage0_01001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter7)
    begin
                ap_block_pp0_stage0_11001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter7)
    begin
                ap_block_pp0_stage0_subdone <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter7_assign_proc : process(bx_o_V_1_ack_in)
    begin
                ap_block_state9_pp0_stage0_iter7 <= (bx_o_V_1_ack_in = ap_const_logic_0);
    end process;


    ap_condition_51_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_51 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_770_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_770 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, icmp_ln453_reg_7306_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_addr_V_0_08_phi_fu_674_p6_assign_proc : process(addr_V_0_08_reg_670, select_ln554_reg_7120, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_addr_V_0_08_phi_fu_674_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_addr_V_0_08_phi_fu_674_p6 <= select_ln554_reg_7120;
            else 
                ap_phi_mux_addr_V_0_08_phi_fu_674_p6 <= addr_V_0_08_reg_670;
            end if;
        else 
            ap_phi_mux_addr_V_0_08_phi_fu_674_p6 <= addr_V_0_08_reg_670;
        end if; 
    end process;


    ap_phi_mux_addr_V_1_07_phi_fu_688_p6_assign_proc : process(addr_V_1_07_reg_684, select_ln554_1_reg_7125, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_addr_V_1_07_phi_fu_688_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_addr_V_1_07_phi_fu_688_p6 <= select_ln554_1_reg_7125;
            else 
                ap_phi_mux_addr_V_1_07_phi_fu_688_p6 <= addr_V_1_07_reg_684;
            end if;
        else 
            ap_phi_mux_addr_V_1_07_phi_fu_688_p6 <= addr_V_1_07_reg_684;
        end if; 
    end process;


    ap_phi_mux_addr_V_2_06_phi_fu_702_p6_assign_proc : process(addr_V_2_06_reg_698, select_ln554_2_reg_7130, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_addr_V_2_06_phi_fu_702_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_addr_V_2_06_phi_fu_702_p6 <= select_ln554_2_reg_7130;
            else 
                ap_phi_mux_addr_V_2_06_phi_fu_702_p6 <= addr_V_2_06_reg_698;
            end if;
        else 
            ap_phi_mux_addr_V_2_06_phi_fu_702_p6 <= addr_V_2_06_reg_698;
        end if; 
    end process;


    ap_phi_mux_addr_V_3_05_phi_fu_716_p6_assign_proc : process(addr_V_3_05_reg_712, select_ln554_3_reg_7135, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_addr_V_3_05_phi_fu_716_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_addr_V_3_05_phi_fu_716_p6 <= select_ln554_3_reg_7135;
            else 
                ap_phi_mux_addr_V_3_05_phi_fu_716_p6 <= addr_V_3_05_reg_712;
            end if;
        else 
            ap_phi_mux_addr_V_3_05_phi_fu_716_p6 <= addr_V_3_05_reg_712;
        end if; 
    end process;


    ap_phi_mux_addr_V_4_04_phi_fu_730_p6_assign_proc : process(addr_V_4_04_reg_726, select_ln554_4_reg_7140, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_addr_V_4_04_phi_fu_730_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_addr_V_4_04_phi_fu_730_p6 <= select_ln554_4_reg_7140;
            else 
                ap_phi_mux_addr_V_4_04_phi_fu_730_p6 <= addr_V_4_04_reg_726;
            end if;
        else 
            ap_phi_mux_addr_V_4_04_phi_fu_730_p6 <= addr_V_4_04_reg_726;
        end if; 
    end process;


    ap_phi_mux_addr_V_5_03_phi_fu_744_p6_assign_proc : process(addr_V_5_03_reg_740, select_ln554_5_reg_7145, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_addr_V_5_03_phi_fu_744_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_addr_V_5_03_phi_fu_744_p6 <= select_ln554_5_reg_7145;
            else 
                ap_phi_mux_addr_V_5_03_phi_fu_744_p6 <= addr_V_5_03_reg_740;
            end if;
        else 
            ap_phi_mux_addr_V_5_03_phi_fu_744_p6 <= addr_V_5_03_reg_740;
        end if; 
    end process;


    ap_phi_mux_addr_V_6_02_phi_fu_758_p6_assign_proc : process(addr_V_6_02_reg_754, select_ln554_6_reg_7150, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_addr_V_6_02_phi_fu_758_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_addr_V_6_02_phi_fu_758_p6 <= select_ln554_6_reg_7150;
            else 
                ap_phi_mux_addr_V_6_02_phi_fu_758_p6 <= addr_V_6_02_reg_754;
            end if;
        else 
            ap_phi_mux_addr_V_6_02_phi_fu_758_p6 <= addr_V_6_02_reg_754;
        end if; 
    end process;


    ap_phi_mux_addr_V_7_01_phi_fu_772_p6_assign_proc : process(addr_V_7_01_reg_768, select_ln554_7_reg_7155, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_addr_V_7_01_phi_fu_772_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_addr_V_7_01_phi_fu_772_p6 <= select_ln554_7_reg_7155;
            else 
                ap_phi_mux_addr_V_7_01_phi_fu_772_p6 <= addr_V_7_01_reg_768;
            end if;
        else 
            ap_phi_mux_addr_V_7_01_phi_fu_772_p6 <= addr_V_7_01_reg_768;
        end if; 
    end process;


    ap_phi_mux_bx_V92_rewind_phi_fu_534_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, bx_V92_rewind_reg_530, bx_V92_phi_reg_794, icmp_ln453_reg_7306, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_bx_V92_rewind_phi_fu_534_p6 <= bx_V92_phi_reg_794;
        else 
            ap_phi_mux_bx_V92_rewind_phi_fu_534_p6 <= bx_V92_rewind_reg_530;
        end if; 
    end process;


    ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6_assign_proc : process(cm_L1_1_next_data_V39_reg_1332, icmp_ln453_reg_7306_pp0_iter2_reg, cm_L1_1_next_data_V_reg_7572, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 <= cm_L1_1_next_data_V_reg_7572;
            else 
                ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 <= cm_L1_1_next_data_V39_reg_1332;
            end if;
        else 
            ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 <= cm_L1_1_next_data_V39_reg_1332;
        end if; 
    end process;


    ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6_assign_proc : process(cm_L1_1_next_data_V_231_reg_1444, icmp_ln453_reg_7306_pp0_iter2_reg, tmpB_L1_1_data_V_reg_7562, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 <= tmpB_L1_1_data_V_reg_7562;
            else 
                ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 <= cm_L1_1_next_data_V_231_reg_1444;
            end if;
        else 
            ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 <= cm_L1_1_next_data_V_231_reg_1444;
        end if; 
    end process;


    ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6_assign_proc : process(cm_L1_2_next_data_V38_reg_1346, icmp_ln453_reg_7306_pp0_iter2_reg, cm_L1_2_next_data_V_reg_7612, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 <= cm_L1_2_next_data_V_reg_7612;
            else 
                ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 <= cm_L1_2_next_data_V38_reg_1346;
            end if;
        else 
            ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 <= cm_L1_2_next_data_V38_reg_1346;
        end if; 
    end process;


    ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6_assign_proc : process(cm_L1_2_next_data_V_230_reg_1458, icmp_ln453_reg_7306_pp0_iter2_reg, tmpB_L1_2_data_V_reg_7602, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 <= tmpB_L1_2_data_V_reg_7602;
            else 
                ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 <= cm_L1_2_next_data_V_230_reg_1458;
            end if;
        else 
            ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 <= cm_L1_2_next_data_V_230_reg_1458;
        end if; 
    end process;


    ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6_assign_proc : process(cm_L1_3_next_data_V37_reg_1360, icmp_ln453_reg_7306_pp0_iter2_reg, cm_L1_3_next_data_V_reg_7652, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 <= cm_L1_3_next_data_V_reg_7652;
            else 
                ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 <= cm_L1_3_next_data_V37_reg_1360;
            end if;
        else 
            ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 <= cm_L1_3_next_data_V37_reg_1360;
        end if; 
    end process;


    ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6_assign_proc : process(cm_L1_3_next_data_V_229_reg_1472, icmp_ln453_reg_7306_pp0_iter2_reg, tmpB_L1_3_data_V_reg_7642, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 <= tmpB_L1_3_data_V_reg_7642;
            else 
                ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 <= cm_L1_3_next_data_V_229_reg_1472;
            end if;
        else 
            ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 <= cm_L1_3_next_data_V_229_reg_1472;
        end if; 
    end process;


    ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6_assign_proc : process(cm_L1_4_next_data_V36_reg_1374, icmp_ln453_reg_7306_pp0_iter2_reg, cm_L1_4_next_data_V_reg_7692, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 <= cm_L1_4_next_data_V_reg_7692;
            else 
                ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 <= cm_L1_4_next_data_V36_reg_1374;
            end if;
        else 
            ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 <= cm_L1_4_next_data_V36_reg_1374;
        end if; 
    end process;


    ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6_assign_proc : process(cm_L1_4_next_data_V_228_reg_1486, icmp_ln453_reg_7306_pp0_iter2_reg, tmpB_L1_4_data_V_reg_7682, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 <= tmpB_L1_4_data_V_reg_7682;
            else 
                ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 <= cm_L1_4_next_data_V_228_reg_1486;
            end if;
        else 
            ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 <= cm_L1_4_next_data_V_228_reg_1486;
        end if; 
    end process;


    ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6_assign_proc : process(cm_L2_1_next_data_V27_reg_1500, icmp_ln453_reg_7306_pp0_iter2_reg, cm_L2_1_next_data_V_reg_7742, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 <= cm_L2_1_next_data_V_reg_7742;
            else 
                ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 <= cm_L2_1_next_data_V27_reg_1500;
            end if;
        else 
            ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 <= cm_L2_1_next_data_V27_reg_1500;
        end if; 
    end process;


    ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6_assign_proc : process(cm_L2_1_next_data_V_223_reg_1556, icmp_ln453_reg_7306_pp0_iter2_reg, tmpB_L2_1_data_V_reg_7732, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 <= tmpB_L2_1_data_V_reg_7732;
            else 
                ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 <= cm_L2_1_next_data_V_223_reg_1556;
            end if;
        else 
            ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 <= cm_L2_1_next_data_V_223_reg_1556;
        end if; 
    end process;


    ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6_assign_proc : process(cm_L2_2_next_data_V26_reg_1514, icmp_ln453_reg_7306_pp0_iter2_reg, cm_L2_2_next_data_V_reg_7801, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 <= cm_L2_2_next_data_V_reg_7801;
            else 
                ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 <= cm_L2_2_next_data_V26_reg_1514;
            end if;
        else 
            ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 <= cm_L2_2_next_data_V26_reg_1514;
        end if; 
    end process;


    ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6_assign_proc : process(cm_L2_2_next_data_V_222_reg_1570, icmp_ln453_reg_7306_pp0_iter2_reg, tmpB_L2_2_data_V_reg_7791, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 <= tmpB_L2_2_data_V_reg_7791;
            else 
                ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 <= cm_L2_2_next_data_V_222_reg_1570;
            end if;
        else 
            ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 <= cm_L2_2_next_data_V_222_reg_1570;
        end if; 
    end process;


    ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6_assign_proc : process(cm_L3_next_data_V18_reg_1682, icmp_ln453_reg_7306_pp0_iter3_reg, cm_L3_next_data_V_reg_7876, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 <= cm_L3_next_data_V_reg_7876;
            else 
                ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 <= cm_L3_next_data_V18_reg_1682;
            end if;
        else 
            ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 <= cm_L3_next_data_V18_reg_1682;
        end if; 
    end process;


    ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6_assign_proc : process(cm_L3_next_data_V_220_reg_1668, icmp_ln453_reg_7306_pp0_iter3_reg, tmpB_L3_data_V_reg_7866, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1)) then 
                ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0)) then 
                ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 <= tmpB_L3_data_V_reg_7866;
            else 
                ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 <= cm_L3_next_data_V_220_reg_1668;
            end if;
        else 
            ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 <= cm_L3_next_data_V_220_reg_1668;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_504_p6_assign_proc : process(do_init_reg_500, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_504_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_504_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_504_p6 <= do_init_reg_500;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_504_p6 <= do_init_reg_500;
        end if; 
    end process;


    ap_phi_mux_inread_assign69_phi_fu_812_p6_assign_proc : process(inread_assign69_reg_808, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, read_L1_1_fu_4819_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_inread_assign69_phi_fu_812_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_inread_assign69_phi_fu_812_p6 <= read_L1_1_fu_4819_p2;
            else 
                ap_phi_mux_inread_assign69_phi_fu_812_p6 <= inread_assign69_reg_808;
            end if;
        else 
            ap_phi_mux_inread_assign69_phi_fu_812_p6 <= inread_assign69_reg_808;
        end if; 
    end process;


    ap_phi_mux_inread_assign_168_phi_fu_826_p6_assign_proc : process(inread_assign_168_reg_822, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, read_L1_2_fu_4843_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_inread_assign_168_phi_fu_826_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_inread_assign_168_phi_fu_826_p6 <= read_L1_2_fu_4843_p2;
            else 
                ap_phi_mux_inread_assign_168_phi_fu_826_p6 <= inread_assign_168_reg_822;
            end if;
        else 
            ap_phi_mux_inread_assign_168_phi_fu_826_p6 <= inread_assign_168_reg_822;
        end if; 
    end process;


    ap_phi_mux_inread_assign_267_phi_fu_840_p6_assign_proc : process(inread_assign_267_reg_836, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, read_L1_3_fu_5471_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_inread_assign_267_phi_fu_840_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_inread_assign_267_phi_fu_840_p6 <= read_L1_3_fu_5471_p2;
            else 
                ap_phi_mux_inread_assign_267_phi_fu_840_p6 <= inread_assign_267_reg_836;
            end if;
        else 
            ap_phi_mux_inread_assign_267_phi_fu_840_p6 <= inread_assign_267_reg_836;
        end if; 
    end process;


    ap_phi_mux_inread_assign_366_phi_fu_854_p6_assign_proc : process(inread_assign_366_reg_850, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, read_L1_4_fu_5495_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_inread_assign_366_phi_fu_854_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_inread_assign_366_phi_fu_854_p6 <= read_L1_4_fu_5495_p2;
            else 
                ap_phi_mux_inread_assign_366_phi_fu_854_p6 <= inread_assign_366_reg_850;
            end if;
        else 
            ap_phi_mux_inread_assign_366_phi_fu_854_p6 <= inread_assign_366_reg_850;
        end if; 
    end process;


    ap_phi_mux_inread_assign_445_phi_fu_1322_p6_assign_proc : process(inread_assign_445_reg_1318, icmp_ln453_reg_7306_pp0_iter2_reg, read_L2_1_fu_6128_p2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_inread_assign_445_phi_fu_1322_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_inread_assign_445_phi_fu_1322_p6 <= read_L2_1_fu_6128_p2;
            else 
                ap_phi_mux_inread_assign_445_phi_fu_1322_p6 <= inread_assign_445_reg_1318;
            end if;
        else 
            ap_phi_mux_inread_assign_445_phi_fu_1322_p6 <= inread_assign_445_reg_1318;
        end if; 
    end process;


    ap_phi_mux_inread_assign_570_phi_fu_1308_p6_assign_proc : process(inread_assign_570_reg_1304, icmp_ln453_reg_7306_pp0_iter2_reg, ap_enable_reg_pp0_iter3, read_L2_2_fu_6145_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_inread_assign_570_phi_fu_1308_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_inread_assign_570_phi_fu_1308_p6 <= read_L2_2_fu_6145_p2;
            else 
                ap_phi_mux_inread_assign_570_phi_fu_1308_p6 <= inread_assign_570_reg_1304;
            end if;
        else 
            ap_phi_mux_inread_assign_570_phi_fu_1308_p6 <= inread_assign_570_reg_1304;
        end if; 
    end process;


    ap_phi_mux_p_0155_2_i_phi_fu_1743_p6_assign_proc : process(p_0155_0_i42_reg_1696, or_ln835_fu_7014_p2, icmp_ln837_fu_7035_p2, nmcout1_V_fu_7078_p2, ap_phi_reg_pp0_iter7_p_0155_2_i_reg_1739)
    begin
        if (((or_ln835_fu_7014_p2 = ap_const_lv1_1) or ((icmp_ln837_fu_7035_p2 = ap_const_lv1_0) and (or_ln835_fu_7014_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_p_0155_2_i_phi_fu_1743_p6 <= p_0155_0_i42_reg_1696;
        elsif (((or_ln835_fu_7014_p2 = ap_const_lv1_0) and (icmp_ln837_fu_7035_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_0155_2_i_phi_fu_1743_p6 <= nmcout1_V_fu_7078_p2;
        else 
            ap_phi_mux_p_0155_2_i_phi_fu_1743_p6 <= ap_phi_reg_pp0_iter7_p_0155_2_i_reg_1739;
        end if; 
    end process;


    ap_phi_mux_p_0997_2_i_phi_fu_1728_p6_assign_proc : process(ap_phi_reg_pp0_iter7_p_0997_2_i_reg_1724, or_ln835_fu_7014_p2, icmp_ln837_fu_7035_p2, or_ln758_fu_6894_p2)
    begin
        if ((or_ln835_fu_7014_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_p_0997_2_i_phi_fu_1728_p6 <= or_ln758_fu_6894_p2;
        elsif ((((icmp_ln837_fu_7035_p2 = ap_const_lv1_0) and (or_ln835_fu_7014_p2 = ap_const_lv1_0)) or ((or_ln835_fu_7014_p2 = ap_const_lv1_0) and (icmp_ln837_fu_7035_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_0997_2_i_phi_fu_1728_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_0997_2_i_phi_fu_1728_p6 <= ap_phi_reg_pp0_iter7_p_0997_2_i_reg_1724;
        end if; 
    end process;


    ap_phi_mux_p_Val2_1433_phi_fu_1420_p6_assign_proc : process(p_Val2_1433_reg_1416, icmp_ln453_reg_7306_pp0_iter2_reg, tmpA_L1_3_data_V_reg_7647, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 <= tmpA_L1_3_data_V_reg_7647;
            else 
                ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 <= p_Val2_1433_reg_1416;
            end if;
        else 
            ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 <= p_Val2_1433_reg_1416;
        end if; 
    end process;


    ap_phi_mux_p_Val2_2032_phi_fu_1434_p6_assign_proc : process(p_Val2_2032_reg_1430, icmp_ln453_reg_7306_pp0_iter2_reg, tmpA_L1_4_data_V_reg_7687, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 <= tmpA_L1_4_data_V_reg_7687;
            else 
                ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 <= p_Val2_2032_reg_1430;
            end if;
        else 
            ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 <= p_Val2_2032_reg_1430;
        end if; 
    end process;


    ap_phi_mux_p_Val2_2625_phi_fu_1532_p6_assign_proc : process(p_Val2_2625_reg_1528, icmp_ln453_reg_7306_pp0_iter2_reg, tmpA_L2_1_data_V_reg_7737, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 <= tmpA_L2_1_data_V_reg_7737;
            else 
                ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 <= p_Val2_2625_reg_1528;
            end if;
        else 
            ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 <= p_Val2_2625_reg_1528;
        end if; 
    end process;


    ap_phi_mux_p_Val2_3024_phi_fu_1546_p6_assign_proc : process(p_Val2_3024_reg_1542, icmp_ln453_reg_7306_pp0_iter2_reg, tmpA_L2_2_data_V_reg_7796, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 <= tmpA_L2_2_data_V_reg_7796;
            else 
                ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 <= p_Val2_3024_reg_1542;
            end if;
        else 
            ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 <= p_Val2_3024_reg_1542;
        end if; 
    end process;


    ap_phi_mux_p_Val2_335_phi_fu_1392_p6_assign_proc : process(p_Val2_335_reg_1388, icmp_ln453_reg_7306_pp0_iter2_reg, tmpA_L1_1_data_V_reg_7567, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_Val2_335_phi_fu_1392_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_Val2_335_phi_fu_1392_p6 <= tmpA_L1_1_data_V_reg_7567;
            else 
                ap_phi_mux_p_Val2_335_phi_fu_1392_p6 <= p_Val2_335_reg_1388;
            end if;
        else 
            ap_phi_mux_p_Val2_335_phi_fu_1392_p6 <= p_Val2_335_reg_1388;
        end if; 
    end process;


    ap_phi_mux_p_Val2_3421_phi_fu_1658_p6_assign_proc : process(p_Val2_3421_reg_1654, icmp_ln453_reg_7306_pp0_iter3_reg, tmpA_L3_data_V_reg_7871, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 <= tmpA_L3_data_V_reg_7871;
            else 
                ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 <= p_Val2_3421_reg_1654;
            end if;
        else 
            ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 <= p_Val2_3421_reg_1654;
        end if; 
    end process;


    ap_phi_mux_p_Val2_834_phi_fu_1406_p6_assign_proc : process(p_Val2_834_reg_1402, icmp_ln453_reg_7306_pp0_iter2_reg, tmpA_L1_2_data_V_reg_7607, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_Val2_834_phi_fu_1406_p6 <= ap_const_lv14_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_Val2_834_phi_fu_1406_p6 <= tmpA_L1_2_data_V_reg_7607;
            else 
                ap_phi_mux_p_Val2_834_phi_fu_1406_p6 <= p_Val2_834_reg_1402;
            end if;
        else 
            ap_phi_mux_p_Val2_834_phi_fu_1406_p6 <= p_Val2_834_reg_1402;
        end if; 
    end process;


    ap_phi_mux_p_phi_phi_fu_786_p4_assign_proc : process(ap_phi_mux_do_init_phi_fu_504_p6, ap_phi_mux_p_rewind_phi_fu_520_p6, trunc_ln209_fu_1754_p1, ap_phi_reg_pp0_iter0_p_phi_reg_782)
    begin
        if ((ap_phi_mux_do_init_phi_fu_504_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_phi_phi_fu_786_p4 <= ap_phi_mux_p_rewind_phi_fu_520_p6;
        elsif ((ap_phi_mux_do_init_phi_fu_504_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_phi_phi_fu_786_p4 <= trunc_ln209_fu_1754_p1;
        else 
            ap_phi_mux_p_phi_phi_fu_786_p4 <= ap_phi_reg_pp0_iter0_p_phi_reg_782;
        end if; 
    end process;


    ap_phi_mux_p_rewind_phi_fu_520_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, p_rewind_reg_516, p_phi_reg_782, icmp_ln453_reg_7306, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln453_reg_7306 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_rewind_phi_fu_520_p6 <= p_phi_reg_782;
        else 
            ap_phi_mux_p_rewind_phi_fu_520_p6 <= p_rewind_reg_516;
        end if; 
    end process;


    ap_phi_mux_read_0_016_phi_fu_562_p6_assign_proc : process(read_0_016_reg_558, icmp_ln453_reg_7306, read_0_fu_2215_p2, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_read_0_016_phi_fu_562_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_read_0_016_phi_fu_562_p6 <= read_0_fu_2215_p2;
            else 
                ap_phi_mux_read_0_016_phi_fu_562_p6 <= read_0_016_reg_558;
            end if;
        else 
            ap_phi_mux_read_0_016_phi_fu_562_p6 <= read_0_016_reg_558;
        end if; 
    end process;


    ap_phi_mux_read_1_015_phi_fu_576_p6_assign_proc : process(read_1_015_reg_572, icmp_ln453_reg_7306, read_1_fu_2239_p2, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_read_1_015_phi_fu_576_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_read_1_015_phi_fu_576_p6 <= read_1_fu_2239_p2;
            else 
                ap_phi_mux_read_1_015_phi_fu_576_p6 <= read_1_015_reg_572;
            end if;
        else 
            ap_phi_mux_read_1_015_phi_fu_576_p6 <= read_1_015_reg_572;
        end if; 
    end process;


    ap_phi_mux_read_2_014_phi_fu_590_p6_assign_proc : process(read_2_014_reg_586, icmp_ln453_reg_7306, read_2_fu_2435_p2, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_read_2_014_phi_fu_590_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_read_2_014_phi_fu_590_p6 <= read_2_fu_2435_p2;
            else 
                ap_phi_mux_read_2_014_phi_fu_590_p6 <= read_2_014_reg_586;
            end if;
        else 
            ap_phi_mux_read_2_014_phi_fu_590_p6 <= read_2_014_reg_586;
        end if; 
    end process;


    ap_phi_mux_read_3_013_phi_fu_604_p6_assign_proc : process(read_3_013_reg_600, icmp_ln453_reg_7306, read_3_fu_2459_p2, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_read_3_013_phi_fu_604_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_read_3_013_phi_fu_604_p6 <= read_3_fu_2459_p2;
            else 
                ap_phi_mux_read_3_013_phi_fu_604_p6 <= read_3_013_reg_600;
            end if;
        else 
            ap_phi_mux_read_3_013_phi_fu_604_p6 <= read_3_013_reg_600;
        end if; 
    end process;


    ap_phi_mux_read_4_012_phi_fu_618_p6_assign_proc : process(read_4_012_reg_614, icmp_ln453_reg_7306, read_4_fu_2655_p2, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_read_4_012_phi_fu_618_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_read_4_012_phi_fu_618_p6 <= read_4_fu_2655_p2;
            else 
                ap_phi_mux_read_4_012_phi_fu_618_p6 <= read_4_012_reg_614;
            end if;
        else 
            ap_phi_mux_read_4_012_phi_fu_618_p6 <= read_4_012_reg_614;
        end if; 
    end process;


    ap_phi_mux_read_5_011_phi_fu_632_p6_assign_proc : process(read_5_011_reg_628, icmp_ln453_reg_7306, read_5_fu_2679_p2, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_read_5_011_phi_fu_632_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_read_5_011_phi_fu_632_p6 <= read_5_fu_2679_p2;
            else 
                ap_phi_mux_read_5_011_phi_fu_632_p6 <= read_5_011_reg_628;
            end if;
        else 
            ap_phi_mux_read_5_011_phi_fu_632_p6 <= read_5_011_reg_628;
        end if; 
    end process;


    ap_phi_mux_read_6_010_phi_fu_646_p6_assign_proc : process(read_6_010_reg_642, icmp_ln453_reg_7306, read_6_fu_2875_p2, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_read_6_010_phi_fu_646_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_read_6_010_phi_fu_646_p6 <= read_6_fu_2875_p2;
            else 
                ap_phi_mux_read_6_010_phi_fu_646_p6 <= read_6_010_reg_642;
            end if;
        else 
            ap_phi_mux_read_6_010_phi_fu_646_p6 <= read_6_010_reg_642;
        end if; 
    end process;


    ap_phi_mux_read_7_09_phi_fu_660_p6_assign_proc : process(read_7_09_reg_656, icmp_ln453_reg_7306, read_7_fu_2899_p2, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_read_7_09_phi_fu_660_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_read_7_09_phi_fu_660_p6 <= read_7_fu_2899_p2;
            else 
                ap_phi_mux_read_7_09_phi_fu_660_p6 <= read_7_09_reg_656;
            end if;
        else 
            ap_phi_mux_read_7_09_phi_fu_660_p6 <= read_7_09_reg_656;
        end if; 
    end process;


    ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6_assign_proc : process(sA_L1_1_next_353_reg_1044, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L1_1_fu_3400_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 <= sA_L1_1_fu_3400_p3;
            else 
                ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 <= sA_L1_1_next_353_reg_1044;
            end if;
        else 
            ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 <= sA_L1_1_next_353_reg_1044;
        end if; 
    end process;


    ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6_assign_proc : process(sA_L1_2_next_352_reg_1059, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L1_2_fu_3831_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 <= sA_L1_2_fu_3831_p3;
            else 
                ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 <= sA_L1_2_next_352_reg_1059;
            end if;
        else 
            ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 <= sA_L1_2_next_352_reg_1059;
        end if; 
    end process;


    ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6_assign_proc : process(sA_L1_3_next_351_reg_1074, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L1_3_fu_4262_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 <= sA_L1_3_fu_4262_p3;
            else 
                ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 <= sA_L1_3_next_351_reg_1074;
            end if;
        else 
            ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 <= sA_L1_3_next_351_reg_1074;
        end if; 
    end process;


    ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6_assign_proc : process(sA_L1_4_next_350_reg_1089, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L1_4_fu_4693_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 <= sA_L1_4_fu_4693_p3;
            else 
                ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 <= sA_L1_4_next_350_reg_1089;
            end if;
        else 
            ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 <= sA_L1_4_next_350_reg_1089;
        end if; 
    end process;


    ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6_assign_proc : process(sA_L2_1_next_377_reg_1206, icmp_ln453_reg_7306_pp0_iter2_reg, sA_L2_1_reg_7754, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 <= sA_L2_1_reg_7754;
            else 
                ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 <= sA_L2_1_next_377_reg_1206;
            end if;
        else 
            ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 <= sA_L2_1_next_377_reg_1206;
        end if; 
    end process;


    ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6_assign_proc : process(sA_L2_2_next_378_reg_1192, icmp_ln453_reg_7306_pp0_iter2_reg, sA_L2_2_reg_7813, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 <= sA_L2_2_reg_7813;
            else 
                ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 <= sA_L2_2_next_378_reg_1192;
            end if;
        else 
            ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 <= sA_L2_2_next_378_reg_1192;
        end if; 
    end process;


    ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6_assign_proc : process(sA_L3_next_384_reg_1598, icmp_ln453_reg_7306_pp0_iter3_reg, sA_L3_reg_7897, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6 <= sA_L3_reg_7897;
            else 
                ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6 <= sA_L3_next_384_reg_1598;
            end if;
        else 
            ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6 <= sA_L3_next_384_reg_1598;
        end if; 
    end process;


    ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6_assign_proc : process(sB_L1_1_next_349_reg_1104, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L1_1_fu_3370_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 <= sB_L1_1_fu_3370_p3;
            else 
                ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 <= sB_L1_1_next_349_reg_1104;
            end if;
        else 
            ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 <= sB_L1_1_next_349_reg_1104;
        end if; 
    end process;


    ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6_assign_proc : process(sB_L1_2_next_348_reg_1119, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L1_2_fu_3801_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 <= sB_L1_2_fu_3801_p3;
            else 
                ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 <= sB_L1_2_next_348_reg_1119;
            end if;
        else 
            ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 <= sB_L1_2_next_348_reg_1119;
        end if; 
    end process;


    ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6_assign_proc : process(sB_L1_3_next_347_reg_1134, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L1_3_fu_4232_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 <= sB_L1_3_fu_4232_p3;
            else 
                ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 <= sB_L1_3_next_347_reg_1134;
            end if;
        else 
            ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 <= sB_L1_3_next_347_reg_1134;
        end if; 
    end process;


    ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6_assign_proc : process(sB_L1_4_next_346_reg_1149, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L1_4_fu_4663_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 <= sB_L1_4_fu_4663_p3;
            else 
                ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 <= sB_L1_4_next_346_reg_1149;
            end if;
        else 
            ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 <= sB_L1_4_next_346_reg_1149;
        end if; 
    end process;


    ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6_assign_proc : process(sB_L2_1_next_379_reg_1178, icmp_ln453_reg_7306_pp0_iter2_reg, sB_L2_1_reg_7749, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 <= sB_L2_1_reg_7749;
            else 
                ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 <= sB_L2_1_next_379_reg_1178;
            end if;
        else 
            ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 <= sB_L2_1_next_379_reg_1178;
        end if; 
    end process;


    ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6_assign_proc : process(sB_L2_2_next_380_reg_1164, icmp_ln453_reg_7306_pp0_iter2_reg, sB_L2_2_reg_7808, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 <= sB_L2_2_reg_7808;
            else 
                ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 <= sB_L2_2_next_380_reg_1164;
            end if;
        else 
            ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 <= sB_L2_2_next_380_reg_1164;
        end if; 
    end process;


    ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6_assign_proc : process(sB_L3_next_385_reg_1584, icmp_ln453_reg_7306_pp0_iter3_reg, sB_L3_reg_7902, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1)) then 
                ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0)) then 
                ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 <= sB_L3_reg_7902;
            else 
                ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 <= sB_L3_next_385_reg_1584;
            end if;
        else 
            ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 <= sB_L3_next_385_reg_1584;
        end if; 
    end process;


    ap_phi_mux_t_V43_phi_fu_548_p6_assign_proc : process(t_V43_reg_544, t_V_reg_7301, icmp_ln453_reg_7306, ap_condition_770)
    begin
        if ((ap_const_boolean_1 = ap_condition_770)) then
            if ((icmp_ln453_reg_7306 = ap_const_lv1_1)) then 
                ap_phi_mux_t_V43_phi_fu_548_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln453_reg_7306 = ap_const_lv1_0)) then 
                ap_phi_mux_t_V43_phi_fu_548_p6 <= t_V_reg_7301;
            else 
                ap_phi_mux_t_V43_phi_fu_548_p6 <= t_V43_reg_544;
            end if;
        else 
            ap_phi_mux_t_V43_phi_fu_548_p6 <= t_V43_reg_544;
        end if; 
    end process;


    ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6_assign_proc : process(vA_L1_1_next_361_reg_924, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, vA_L1_1_fu_3456_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 <= vA_L1_1_fu_3456_p3;
            else 
                ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 <= vA_L1_1_next_361_reg_924;
            end if;
        else 
            ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 <= vA_L1_1_next_361_reg_924;
        end if; 
    end process;


    ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6_assign_proc : process(vA_L1_2_next_360_reg_939, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, vA_L1_2_fu_3887_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 <= vA_L1_2_fu_3887_p3;
            else 
                ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 <= vA_L1_2_next_360_reg_939;
            end if;
        else 
            ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 <= vA_L1_2_next_360_reg_939;
        end if; 
    end process;


    ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6_assign_proc : process(vA_L1_3_next_359_reg_954, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, vA_L1_3_fu_4318_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 <= vA_L1_3_fu_4318_p3;
            else 
                ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 <= vA_L1_3_next_359_reg_954;
            end if;
        else 
            ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 <= vA_L1_3_next_359_reg_954;
        end if; 
    end process;


    ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6_assign_proc : process(vA_L1_4_next_358_reg_969, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, vA_L1_4_fu_4749_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 <= vA_L1_4_fu_4749_p3;
            else 
                ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 <= vA_L1_4_next_358_reg_969;
            end if;
        else 
            ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 <= vA_L1_4_next_358_reg_969;
        end if; 
    end process;


    ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6_assign_proc : process(vA_L2_1_next_173_reg_1262, icmp_ln453_reg_7306_pp0_iter2_reg, vA_L2_1_reg_7764, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 <= vA_L2_1_reg_7764;
            else 
                ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 <= vA_L2_1_next_173_reg_1262;
            end if;
        else 
            ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 <= vA_L2_1_next_173_reg_1262;
        end if; 
    end process;


    ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6_assign_proc : process(vA_L2_2_next_174_reg_1248, icmp_ln453_reg_7306_pp0_iter2_reg, vA_L2_2_reg_7823, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 <= vA_L2_2_reg_7823;
            else 
                ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 <= vA_L2_2_next_174_reg_1248;
            end if;
        else 
            ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 <= vA_L2_2_next_174_reg_1248;
        end if; 
    end process;


    ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6_assign_proc : process(vA_L3_next_182_reg_1626, icmp_ln453_reg_7306_pp0_iter3_reg, vA_L3_reg_7886, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1)) then 
                ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0)) then 
                ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 <= vA_L3_reg_7886;
            else 
                ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 <= vA_L3_next_182_reg_1626;
            end if;
        else 
            ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 <= vA_L3_next_182_reg_1626;
        end if; 
    end process;


    ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6_assign_proc : process(valid_L1_1_next65_reg_864, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L1_1_4_fu_3488_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 <= valid_L1_1_4_fu_3488_p3;
            else 
                ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 <= valid_L1_1_next65_reg_864;
            end if;
        else 
            ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 <= valid_L1_1_next65_reg_864;
        end if; 
    end process;


    ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6_assign_proc : process(valid_L1_1_next_157_reg_984, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, vB_L1_1_fu_3428_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 <= vB_L1_1_fu_3428_p3;
            else 
                ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 <= valid_L1_1_next_157_reg_984;
            end if;
        else 
            ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 <= valid_L1_1_next_157_reg_984;
        end if; 
    end process;


    ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6_assign_proc : process(valid_L1_2_next64_reg_879, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L1_2_4_fu_3919_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 <= valid_L1_2_4_fu_3919_p3;
            else 
                ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 <= valid_L1_2_next64_reg_879;
            end if;
        else 
            ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 <= valid_L1_2_next64_reg_879;
        end if; 
    end process;


    ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6_assign_proc : process(valid_L1_2_next_156_reg_999, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, vB_L1_2_fu_3859_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 <= vB_L1_2_fu_3859_p3;
            else 
                ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 <= valid_L1_2_next_156_reg_999;
            end if;
        else 
            ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 <= valid_L1_2_next_156_reg_999;
        end if; 
    end process;


    ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6_assign_proc : process(valid_L1_3_next63_reg_894, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L1_3_4_fu_4350_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 <= valid_L1_3_4_fu_4350_p3;
            else 
                ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 <= valid_L1_3_next63_reg_894;
            end if;
        else 
            ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 <= valid_L1_3_next63_reg_894;
        end if; 
    end process;


    ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6_assign_proc : process(valid_L1_3_next_155_reg_1014, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, vB_L1_3_fu_4290_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 <= vB_L1_3_fu_4290_p3;
            else 
                ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 <= valid_L1_3_next_155_reg_1014;
            end if;
        else 
            ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 <= valid_L1_3_next_155_reg_1014;
        end if; 
    end process;


    ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6_assign_proc : process(valid_L1_4_next62_reg_909, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L1_4_4_fu_4781_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 <= valid_L1_4_4_fu_4781_p3;
            else 
                ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 <= valid_L1_4_next62_reg_909;
            end if;
        else 
            ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 <= valid_L1_4_next62_reg_909;
        end if; 
    end process;


    ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6_assign_proc : process(valid_L1_4_next_154_reg_1029, icmp_ln453_reg_7306_pp0_iter1_reg, ap_enable_reg_pp0_iter2, vB_L1_4_fu_4721_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 <= vB_L1_4_fu_4721_p3;
            else 
                ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 <= valid_L1_4_next_154_reg_1029;
            end if;
        else 
            ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 <= valid_L1_4_next_154_reg_1029;
        end if; 
    end process;


    ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6_assign_proc : process(valid_L2_1_next71_reg_1290, icmp_ln453_reg_7306_pp0_iter2_reg, valid_L2_1_4_reg_7769, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 <= valid_L2_1_4_reg_7769;
            else 
                ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 <= valid_L2_1_next71_reg_1290;
            end if;
        else 
            ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 <= valid_L2_1_next71_reg_1290;
        end if; 
    end process;


    ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6_assign_proc : process(valid_L2_1_next_175_reg_1234, icmp_ln453_reg_7306_pp0_iter2_reg, vB_L2_1_reg_7759, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 <= vB_L2_1_reg_7759;
            else 
                ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 <= valid_L2_1_next_175_reg_1234;
            end if;
        else 
            ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 <= valid_L2_1_next_175_reg_1234;
        end if; 
    end process;


    ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6_assign_proc : process(valid_L2_2_next72_reg_1276, icmp_ln453_reg_7306_pp0_iter2_reg, valid_L2_2_4_reg_7828, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 <= valid_L2_2_4_reg_7828;
            else 
                ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 <= valid_L2_2_next72_reg_1276;
            end if;
        else 
            ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 <= valid_L2_2_next72_reg_1276;
        end if; 
    end process;


    ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6_assign_proc : process(valid_L2_2_next_176_reg_1220, icmp_ln453_reg_7306_pp0_iter2_reg, vB_L2_2_reg_7818, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 <= vB_L2_2_reg_7818;
            else 
                ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 <= valid_L2_2_next_176_reg_1220;
            end if;
        else 
            ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 <= valid_L2_2_next_176_reg_1220;
        end if; 
    end process;


    ap_phi_mux_valid_L3_next81_phi_fu_1644_p6_assign_proc : process(valid_L3_next81_reg_1640, icmp_ln453_reg_7306_pp0_iter3_reg, valid_L3_reg_7891, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L3_next81_phi_fu_1644_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L3_next81_phi_fu_1644_p6 <= valid_L3_reg_7891;
            else 
                ap_phi_mux_valid_L3_next81_phi_fu_1644_p6 <= valid_L3_next81_reg_1640;
            end if;
        else 
            ap_phi_mux_valid_L3_next81_phi_fu_1644_p6 <= valid_L3_next81_reg_1640;
        end if; 
    end process;


    ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6_assign_proc : process(valid_L3_next_183_reg_1612, icmp_ln453_reg_7306_pp0_iter3_reg, vB_L3_reg_7881, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_1)) then 
                ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln453_reg_7306_pp0_iter3_reg = ap_const_lv1_0)) then 
                ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 <= vB_L3_reg_7881;
            else 
                ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 <= valid_L3_next_183_reg_1612;
            end if;
        else 
            ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 <= valid_L3_next_183_reg_1612;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_bx_V92_phi_reg_794 <= "XXX";
    ap_phi_reg_pp0_iter0_p_phi_reg_782 <= "X";
    ap_phi_reg_pp0_iter7_p_0155_2_i_reg_1739 <= "XXXXXXX";
    ap_phi_reg_pp0_iter7_p_0997_2_i_reg_1724 <= "X";

    ap_ready_assign_proc : process(icmp_ln453_fu_2147_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_fu_2147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to6)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    best_delta_phi_V_fu_6941_p3 <= 
        zext_ln321_fu_6937_p1 when (newtracklet_reg_7922_pp0_iter6_reg(0) = '1') else 
        best_delta_phi_V_017_fu_206;
    bestmatch_next_data_V_fu_6920_p7 <= (((((tmp_1_fu_6911_p4 & ap_const_lv3_1) & stubid_V_reg_7907_pp0_iter6_reg) & stub_r_V_reg_7933_pp0_iter6_reg) & fm_phi_V_fu_6905_p1) & fm_z_V_fu_6908_p1);
    bx_o_V <= bx_o_V_1_data_reg;

    bx_o_V_1_ack_in_assign_proc : process(bx_o_V_1_vld_reg)
    begin
        if (((bx_o_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then 
            bx_o_V_1_ack_in <= ap_const_logic_1;
        else 
            bx_o_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    bx_o_V_1_vld_in_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln453_reg_7306_pp0_iter5_reg, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln453_reg_7306_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            bx_o_V_1_vld_in <= ap_const_logic_1;
        else 
            bx_o_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V_ap_vld <= bx_o_V_1_vld_reg;
    cm_L1_1_data_V_1_fu_5225_p3 <= 
        cm_L1_1_next_data_V_fu_3340_p3 when (icmp_ln78_17_fu_5181_p2(0) = '1') else 
        cm_L1_1_data_V_fu_5217_p3;
    cm_L1_1_data_V_2_fu_5233_p3 <= 
        ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 when (and_ln60_4_fu_4961_p2(0) = '1') else 
        cm_L1_1_data_V_1_fu_5225_p3;
    cm_L1_1_data_V_fu_5217_p3 <= 
        ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 when (icmp_ln78_16_fu_5167_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L1_1_next_data_V_fu_3340_p3 <= 
        ap_phi_mux_p_Val2_335_phi_fu_1392_p6 when (icmp_ln78_2_fu_3231_p2(0) = '1') else 
        select_ln78_10_fu_3333_p3;
    cm_L1_2_data_V_1_fu_5187_p3 <= 
        cm_L1_2_next_data_V_fu_3771_p3 when (icmp_ln78_17_fu_5181_p2(0) = '1') else 
        cm_L1_2_data_V_fu_5173_p3;
    cm_L1_2_data_V_2_fu_5195_p3 <= 
        cm_L1_2_next_data_V_fu_3771_p3 when (and_ln60_4_fu_4961_p2(0) = '1') else 
        cm_L1_2_data_V_1_fu_5187_p3;
    cm_L1_2_data_V_fu_5173_p3 <= 
        ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 when (icmp_ln78_16_fu_5167_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L1_2_next_data_V_fu_3771_p3 <= 
        ap_phi_mux_p_Val2_834_phi_fu_1406_p6 when (icmp_ln78_6_fu_3662_p2(0) = '1') else 
        select_ln78_36_fu_3764_p3;
    cm_L1_3_data_V_1_fu_5877_p3 <= 
        cm_L1_3_next_data_V_fu_4202_p3 when (icmp_ln78_21_fu_5833_p2(0) = '1') else 
        cm_L1_3_data_V_fu_5869_p3;
    cm_L1_3_data_V_2_fu_5885_p3 <= 
        ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 when (and_ln60_5_fu_5613_p2(0) = '1') else 
        cm_L1_3_data_V_1_fu_5877_p3;
    cm_L1_3_data_V_fu_5869_p3 <= 
        ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 when (icmp_ln78_20_fu_5819_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L1_3_next_data_V_fu_4202_p3 <= 
        ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 when (icmp_ln78_10_fu_4093_p2(0) = '1') else 
        select_ln78_62_fu_4195_p3;
    cm_L1_4_data_V_1_fu_5839_p3 <= 
        cm_L1_4_next_data_V_fu_4633_p3 when (icmp_ln78_21_fu_5833_p2(0) = '1') else 
        cm_L1_4_data_V_fu_5825_p3;
    cm_L1_4_data_V_2_fu_5847_p3 <= 
        cm_L1_4_next_data_V_fu_4633_p3 when (and_ln60_5_fu_5613_p2(0) = '1') else 
        cm_L1_4_data_V_1_fu_5839_p3;
    cm_L1_4_data_V_fu_5825_p3 <= 
        ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 when (icmp_ln78_20_fu_5819_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L1_4_next_data_V_fu_4633_p3 <= 
        ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 when (icmp_ln78_14_fu_4524_p2(0) = '1') else 
        select_ln78_88_fu_4626_p3;
    cm_L2_1_data_V_1_fu_6416_p3 <= 
        cm_L2_1_next_data_V_reg_7742 when (icmp_ln78_25_fu_6374_p2(0) = '1') else 
        cm_L2_1_data_V_fu_6408_p3;
    cm_L2_1_data_V_2_fu_6423_p3 <= 
        ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 when (icmp_ln78_26_fu_6387_p2(0) = '1') else 
        cm_L2_1_data_V_1_fu_6416_p3;
    cm_L2_1_data_V_fu_6408_p3 <= 
        ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 when (icmp_ln78_24_fu_6360_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L2_1_next_data_V_fu_5273_p3 <= 
        ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 when (icmp_ln78_18_fu_5203_p2(0) = '1') else 
        select_ln78_114_fu_5265_p3;
    cm_L2_2_data_V_1_fu_6380_p3 <= 
        cm_L2_2_next_data_V_reg_7801 when (icmp_ln78_25_fu_6374_p2(0) = '1') else 
        cm_L2_2_data_V_fu_6366_p3;
    cm_L2_2_data_V_2_fu_6393_p3 <= 
        cm_L2_2_next_data_V_reg_7801 when (icmp_ln78_26_fu_6387_p2(0) = '1') else 
        cm_L2_2_data_V_1_fu_6380_p3;
    cm_L2_2_data_V_fu_6366_p3 <= 
        ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 when (icmp_ln78_24_fu_6360_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L2_2_next_data_V_fu_5925_p3 <= 
        ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 when (icmp_ln78_22_fu_5855_p2(0) = '1') else 
        select_ln78_140_fu_5917_p3;
    cm_L3_next_data_V_fu_6462_p3 <= 
        ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 when (ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6(0) = '1') else 
        select_ln78_166_fu_6454_p3;
    delta_phi_V_fu_6835_p2 <= std_logic_vector(unsigned(shl_ln_fu_6815_p3) - unsigned(shl_ln1503_1_fu_6827_p3));
    delta_z_V_fu_6810_p2 <= std_logic_vector(unsigned(trunc_ln1354_2_reg_7963) - unsigned(add_ln1354_fu_6806_p2));
    fm_phi_V_fu_6905_p1 <= delta_phi_V_reg_7988(12 - 1 downto 0);
    fm_z_V_fu_6908_p1 <= delta_z_V_reg_7983(9 - 1 downto 0);
    fullmatch_0_dataarray_data_V_address0 <= zext_ln321_1_fu_7073_p1(8 - 1 downto 0);

    fullmatch_0_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            fullmatch_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch_0_dataarray_data_V_d0 <= 
        select_ln824_1_fu_6967_p3 when (icmp_ln887_8_reg_8009(0) = '1') else 
        bestmatch_next_01819_fu_210;

    fullmatch_0_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, or_ln835_fu_7014_p2, icmp_ln837_fu_7035_p2)
    begin
        if (((or_ln835_fu_7014_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln837_fu_7035_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch_0_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            fullmatch_0_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7087_p2 <= ap_const_lv16_20(7 - 1 downto 0);
    icmp_ln107_1_fu_3614_p2 <= "1" when (unsigned(p_Result_i9_fu_3565_p4) < unsigned(p_Result_i6_fu_3496_p4)) else "0";
    icmp_ln107_2_fu_4045_p2 <= "1" when (unsigned(p_Result_i11_fu_3996_p4) < unsigned(p_Result_i4_fu_3927_p4)) else "0";
    icmp_ln107_3_fu_4476_p2 <= "1" when (unsigned(p_Result_i15_fu_4427_p4) < unsigned(p_Result_i12_fu_4358_p4)) else "0";
    icmp_ln107_4_fu_5125_p2 <= "1" when (unsigned(p_Result_i19_fu_5067_p4) < unsigned(p_Result_i16_fu_4989_p4)) else "0";
    icmp_ln107_5_fu_5777_p2 <= "1" when (unsigned(p_Result_i23_fu_5719_p4) < unsigned(p_Result_i20_fu_5641_p4)) else "0";
    icmp_ln107_6_fu_6324_p2 <= "1" when (unsigned(p_Result_i27_reg_7848) < unsigned(p_Result_i24_reg_7840)) else "0";
    icmp_ln107_fu_3183_p2 <= "1" when (unsigned(p_Result_i3_fu_3134_p4) < unsigned(p_Result_i_fu_3065_p4)) else "0";
    icmp_ln453_fu_2147_p2 <= "1" when (ap_phi_mux_t_V43_phi_fu_548_p6 = ap_const_lv7_6B) else "0";
    icmp_ln78_10_fu_4093_p2 <= "1" when (select_ln60_5_reg_7495 = ap_const_lv3_1) else "0";
    icmp_ln78_11_fu_4326_p2 <= "0" when (select_ln60_5_reg_7495 = ap_const_lv3_3) else "1";
    icmp_ln78_12_fu_4514_p2 <= "1" when (select_ln60_7_reg_7542 = ap_const_lv3_0) else "0";
    icmp_ln78_13_fu_4519_p2 <= "1" when (select_ln60_7_reg_7542 = ap_const_lv3_3) else "0";
    icmp_ln78_14_fu_4524_p2 <= "1" when (select_ln60_7_reg_7542 = ap_const_lv3_1) else "0";
    icmp_ln78_15_fu_4757_p2 <= "0" when (select_ln60_7_reg_7542 = ap_const_lv3_3) else "1";
    icmp_ln78_16_fu_5167_p2 <= "1" when (select_ln60_9_fu_4981_p3 = ap_const_lv3_0) else "0";
    icmp_ln78_17_fu_5181_p2 <= "1" when (select_ln60_9_fu_4981_p3 = ap_const_lv3_3) else "0";
    icmp_ln78_18_fu_5203_p2 <= "1" when (select_ln60_9_fu_4981_p3 = ap_const_lv3_1) else "0";
    icmp_ln78_19_fu_5407_p2 <= "0" when (select_ln60_9_fu_4981_p3 = ap_const_lv3_3) else "1";
    icmp_ln78_1_fu_3226_p2 <= "1" when (select_ln60_1_reg_7401 = ap_const_lv3_3) else "0";
    icmp_ln78_20_fu_5819_p2 <= "1" when (select_ln60_11_fu_5633_p3 = ap_const_lv3_0) else "0";
    icmp_ln78_21_fu_5833_p2 <= "1" when (select_ln60_11_fu_5633_p3 = ap_const_lv3_3) else "0";
    icmp_ln78_22_fu_5855_p2 <= "1" when (select_ln60_11_fu_5633_p3 = ap_const_lv3_1) else "0";
    icmp_ln78_23_fu_6059_p2 <= "0" when (select_ln60_11_fu_5633_p3 = ap_const_lv3_3) else "1";
    icmp_ln78_24_fu_6360_p2 <= "1" when (select_ln59_1_fu_6208_p3 = ap_const_lv3_0) else "0";
    icmp_ln78_25_fu_6374_p2 <= "1" when (select_ln59_1_fu_6208_p3 = ap_const_lv3_3) else "0";
    icmp_ln78_26_fu_6387_p2 <= "1" when (select_ln59_1_fu_6208_p3 = ap_const_lv3_2) else "0";
    icmp_ln78_27_fu_6526_p2 <= "0" when (select_ln59_1_fu_6208_p3 = ap_const_lv3_3) else "1";
    icmp_ln78_2_fu_3231_p2 <= "1" when (select_ln60_1_reg_7401 = ap_const_lv3_1) else "0";
    icmp_ln78_3_fu_3464_p2 <= "0" when (select_ln60_1_reg_7401 = ap_const_lv3_3) else "1";
    icmp_ln78_4_fu_3652_p2 <= "1" when (select_ln60_3_reg_7448 = ap_const_lv3_0) else "0";
    icmp_ln78_5_fu_3657_p2 <= "1" when (select_ln60_3_reg_7448 = ap_const_lv3_3) else "0";
    icmp_ln78_6_fu_3662_p2 <= "1" when (select_ln60_3_reg_7448 = ap_const_lv3_1) else "0";
    icmp_ln78_7_fu_3895_p2 <= "0" when (select_ln60_3_reg_7448 = ap_const_lv3_3) else "1";
    icmp_ln78_8_fu_4083_p2 <= "1" when (select_ln60_5_reg_7495 = ap_const_lv3_0) else "0";
    icmp_ln78_9_fu_4088_p2 <= "1" when (select_ln60_5_reg_7495 = ap_const_lv3_3) else "0";
    icmp_ln78_fu_3221_p2 <= "1" when (select_ln60_1_reg_7401 = ap_const_lv3_0) else "0";
    icmp_ln837_fu_7035_p2 <= "1" when (select_ln887_2_fu_6997_p3 = ap_const_lv3_0) else "0";
    icmp_ln879_fu_2135_p2 <= "1" when (ap_phi_mux_t_V43_phi_fu_548_p6 = ap_const_lv7_0) else "0";
    icmp_ln87_1_fu_3516_p2 <= "1" when (unsigned(p_Result_i7_fu_3506_p4) < unsigned(p_Result_i6_fu_3496_p4)) else "0";
    icmp_ln87_2_fu_3947_p2 <= "1" when (unsigned(p_Result_i5_fu_3937_p4) < unsigned(p_Result_i4_fu_3927_p4)) else "0";
    icmp_ln87_3_fu_4378_p2 <= "1" when (unsigned(p_Result_i13_fu_4368_p4) < unsigned(p_Result_i12_fu_4358_p4)) else "0";
    icmp_ln87_4_fu_5009_p2 <= "1" when (unsigned(p_Result_i17_fu_4999_p4) < unsigned(p_Result_i16_fu_4989_p4)) else "0";
    icmp_ln87_5_fu_5661_p2 <= "1" when (unsigned(p_Result_i21_fu_5651_p4) < unsigned(p_Result_i20_fu_5641_p4)) else "0";
    icmp_ln87_6_fu_6226_p2 <= "1" when (unsigned(p_Result_i25_fu_6216_p4) < unsigned(p_Result_i24_reg_7840)) else "0";
    icmp_ln87_fu_3085_p2 <= "1" when (unsigned(p_Result_i1_fu_3075_p4) < unsigned(p_Result_i_fu_3065_p4)) else "0";
    icmp_ln883_fu_6666_p2 <= "0" when (projid_V_fu_6626_p4 = id_V_fu_214) else "1";
    icmp_ln887_1_fu_2051_p2 <= "1" when (unsigned(select_ln554_1_fu_1843_p3) < unsigned(ncm_1_V_fu_1767_p3)) else "0";
    icmp_ln887_2_fu_2063_p2 <= "1" when (unsigned(select_ln554_2_fu_1857_p3) < unsigned(ncm_2_V_fu_1775_p3)) else "0";
    icmp_ln887_3_fu_2075_p2 <= "1" when (unsigned(select_ln554_3_fu_1871_p3) < unsigned(ncm_3_V_fu_1783_p3)) else "0";
    icmp_ln887_4_fu_2087_p2 <= "1" when (unsigned(select_ln554_4_fu_1885_p3) < unsigned(ncm_4_V_fu_1791_p3)) else "0";
    icmp_ln887_5_fu_2099_p2 <= "1" when (unsigned(select_ln554_5_fu_1899_p3) < unsigned(ncm_5_V_fu_1799_p3)) else "0";
    icmp_ln887_6_fu_2111_p2 <= "1" when (unsigned(select_ln554_6_fu_1913_p3) < unsigned(ncm_6_V_fu_1807_p3)) else "0";
    icmp_ln887_7_fu_2123_p2 <= "1" when (unsigned(select_ln554_7_fu_1927_p3) < unsigned(ncm_7_V_fu_1815_p3)) else "0";
    icmp_ln887_8_fu_6859_p2 <= "1" when (signed(delta_z_V_fu_6810_p2) < signed(zext_ln887_fu_6855_p1)) else "0";
    icmp_ln887_fu_2039_p2 <= "1" when (unsigned(select_ln554_fu_1829_p3) < unsigned(ncm_0_V_fu_1759_p3)) else "0";
    icmp_ln891_fu_6879_p2 <= "1" when (signed(delta_z_V_fu_6810_p2) < signed(sext_ln891_fu_6875_p1)) else "0";
    icmp_ln895_1_fu_2057_p2 <= "0" when (ncm_1_V_fu_1767_p3 = ap_const_lv7_0) else "1";
    icmp_ln895_2_fu_2069_p2 <= "0" when (ncm_2_V_fu_1775_p3 = ap_const_lv7_0) else "1";
    icmp_ln895_3_fu_2081_p2 <= "0" when (ncm_3_V_fu_1783_p3 = ap_const_lv7_0) else "1";
    icmp_ln895_4_fu_2093_p2 <= "0" when (ncm_4_V_fu_1791_p3 = ap_const_lv7_0) else "1";
    icmp_ln895_5_fu_2105_p2 <= "0" when (ncm_5_V_fu_1799_p3 = ap_const_lv7_0) else "1";
    icmp_ln895_6_fu_2117_p2 <= "0" when (ncm_6_V_fu_1807_p3 = ap_const_lv7_0) else "1";
    icmp_ln895_7_fu_2129_p2 <= "0" when (ncm_7_V_fu_1815_p3 = ap_const_lv7_0) else "1";
    icmp_ln895_fu_2045_p2 <= "0" when (ncm_0_V_fu_1759_p3 = ap_const_lv7_0) else "1";
    icmp_ln899_10_fu_4460_p2 <= "1" when (unsigned(p_Result_i14_fu_4417_p4) > unsigned(p_Result_i15_fu_4427_p4)) else "0";
    icmp_ln899_11_fu_4498_p2 <= "1" when (unsigned(p_Result_i12_fu_4358_p4) > unsigned(p_Result_i15_fu_4427_p4)) else "0";
    icmp_ln899_12_fu_5033_p2 <= "1" when (unsigned(p_Result_i16_fu_4989_p4) > unsigned(p_Result_i17_fu_4999_p4)) else "0";
    icmp_ln899_13_fu_5107_p2 <= "1" when (unsigned(p_Result_i18_fu_5057_p4) > unsigned(p_Result_i19_fu_5067_p4)) else "0";
    icmp_ln899_14_fu_5149_p2 <= "1" when (unsigned(p_Result_i16_fu_4989_p4) > unsigned(p_Result_i19_fu_5067_p4)) else "0";
    icmp_ln899_15_fu_5685_p2 <= "1" when (unsigned(p_Result_i20_fu_5641_p4) > unsigned(p_Result_i21_fu_5651_p4)) else "0";
    icmp_ln899_16_fu_5759_p2 <= "1" when (unsigned(p_Result_i22_fu_5709_p4) > unsigned(p_Result_i23_fu_5719_p4)) else "0";
    icmp_ln899_17_fu_5801_p2 <= "1" when (unsigned(p_Result_i20_fu_5641_p4) > unsigned(p_Result_i23_fu_5719_p4)) else "0";
    icmp_ln899_18_fu_6248_p2 <= "1" when (unsigned(p_Result_i24_reg_7840) > unsigned(p_Result_i25_fu_6216_p4)) else "0";
    icmp_ln899_19_fu_6308_p2 <= "1" when (unsigned(p_Result_i26_fu_6270_p4) > unsigned(p_Result_i27_reg_7848)) else "0";
    icmp_ln899_1_fu_3167_p2 <= "1" when (unsigned(p_Result_i2_fu_3124_p4) > unsigned(p_Result_i3_fu_3134_p4)) else "0";
    icmp_ln899_20_fu_6345_p2 <= "1" when (unsigned(p_Result_i24_reg_7840) > unsigned(p_Result_i27_reg_7848)) else "0";
    icmp_ln899_21_fu_6948_p2 <= "1" when (unsigned(absval_V_fu_6900_p3) > unsigned(best_delta_phi_V_fu_6941_p3)) else "0";
    icmp_ln899_2_fu_3205_p2 <= "1" when (unsigned(p_Result_i_fu_3065_p4) > unsigned(p_Result_i3_fu_3134_p4)) else "0";
    icmp_ln899_3_fu_3538_p2 <= "1" when (unsigned(p_Result_i6_fu_3496_p4) > unsigned(p_Result_i7_fu_3506_p4)) else "0";
    icmp_ln899_4_fu_3598_p2 <= "1" when (unsigned(p_Result_i8_fu_3555_p4) > unsigned(p_Result_i9_fu_3565_p4)) else "0";
    icmp_ln899_5_fu_3636_p2 <= "1" when (unsigned(p_Result_i6_fu_3496_p4) > unsigned(p_Result_i9_fu_3565_p4)) else "0";
    icmp_ln899_6_fu_3969_p2 <= "1" when (unsigned(p_Result_i4_fu_3927_p4) > unsigned(p_Result_i5_fu_3937_p4)) else "0";
    icmp_ln899_7_fu_4029_p2 <= "1" when (unsigned(p_Result_i10_fu_3986_p4) > unsigned(p_Result_i11_fu_3996_p4)) else "0";
    icmp_ln899_8_fu_4067_p2 <= "1" when (unsigned(p_Result_i4_fu_3927_p4) > unsigned(p_Result_i11_fu_3996_p4)) else "0";
    icmp_ln899_9_fu_4400_p2 <= "1" when (unsigned(p_Result_i12_fu_4358_p4) > unsigned(p_Result_i13_fu_4368_p4)) else "0";
    icmp_ln899_fu_3107_p2 <= "1" when (unsigned(p_Result_i_fu_3065_p4) > unsigned(p_Result_i1_fu_3075_p4)) else "0";
    icmp_ln97_1_fu_3575_p2 <= "1" when (unsigned(p_Result_i9_fu_3565_p4) < unsigned(p_Result_i8_fu_3555_p4)) else "0";
    icmp_ln97_2_fu_4006_p2 <= "1" when (unsigned(p_Result_i11_fu_3996_p4) < unsigned(p_Result_i10_fu_3986_p4)) else "0";
    icmp_ln97_3_fu_4437_p2 <= "1" when (unsigned(p_Result_i15_fu_4427_p4) < unsigned(p_Result_i14_fu_4417_p4)) else "0";
    icmp_ln97_4_fu_5077_p2 <= "1" when (unsigned(p_Result_i19_fu_5067_p4) < unsigned(p_Result_i18_fu_5057_p4)) else "0";
    icmp_ln97_5_fu_5729_p2 <= "1" when (unsigned(p_Result_i23_fu_5719_p4) < unsigned(p_Result_i22_fu_5709_p4)) else "0";
    icmp_ln97_6_fu_6280_p2 <= "1" when (unsigned(p_Result_i27_reg_7848) < unsigned(p_Result_i26_fu_6270_p4)) else "0";
    icmp_ln97_fu_3144_p2 <= "1" when (unsigned(p_Result_i3_fu_3134_p4) < unsigned(p_Result_i2_fu_3124_p4)) else "0";
    match_0_dataarray_data_V_address0 <= zext_ln57_fu_1943_p1(8 - 1 downto 0);

    match_0_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match_1_dataarray_data_V_address0 <= zext_ln57_1_fu_1956_p1(8 - 1 downto 0);

    match_1_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match_1_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match_1_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match_2_dataarray_data_V_address0 <= zext_ln57_2_fu_1969_p1(8 - 1 downto 0);

    match_2_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match_2_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match_2_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match_3_dataarray_data_V_address0 <= zext_ln57_3_fu_1982_p1(8 - 1 downto 0);

    match_3_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match_3_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match_3_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match_4_dataarray_data_V_address0 <= zext_ln57_4_fu_1995_p1(8 - 1 downto 0);

    match_4_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match_4_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match_4_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match_5_dataarray_data_V_address0 <= zext_ln57_5_fu_2008_p1(8 - 1 downto 0);

    match_5_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match_5_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match_5_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match_6_dataarray_data_V_address0 <= zext_ln57_6_fu_2021_p1(8 - 1 downto 0);

    match_6_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match_6_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match_6_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match_7_dataarray_data_V_address0 <= zext_ln57_7_fu_2034_p1(8 - 1 downto 0);

    match_7_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match_7_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match_7_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ncm_0_V_fu_1759_p3 <= 
        match_0_nentries_1_V when (ap_phi_mux_p_phi_phi_fu_786_p4(0) = '1') else 
        match_0_nentries_0_V;
    ncm_1_V_fu_1767_p3 <= 
        match_1_nentries_1_V when (ap_phi_mux_p_phi_phi_fu_786_p4(0) = '1') else 
        match_1_nentries_0_V;
    ncm_2_V_fu_1775_p3 <= 
        match_2_nentries_1_V when (ap_phi_mux_p_phi_phi_fu_786_p4(0) = '1') else 
        match_2_nentries_0_V;
    ncm_3_V_fu_1783_p3 <= 
        match_3_nentries_1_V when (ap_phi_mux_p_phi_phi_fu_786_p4(0) = '1') else 
        match_3_nentries_0_V;
    ncm_4_V_fu_1791_p3 <= 
        match_4_nentries_1_V when (ap_phi_mux_p_phi_phi_fu_786_p4(0) = '1') else 
        match_4_nentries_0_V;
    ncm_5_V_fu_1799_p3 <= 
        match_5_nentries_1_V when (ap_phi_mux_p_phi_phi_fu_786_p4(0) = '1') else 
        match_5_nentries_0_V;
    ncm_6_V_fu_1807_p3 <= 
        match_6_nentries_1_V when (ap_phi_mux_p_phi_phi_fu_786_p4(0) = '1') else 
        match_6_nentries_0_V;
    ncm_7_V_fu_1815_p3 <= 
        match_7_nentries_1_V when (ap_phi_mux_p_phi_phi_fu_786_p4(0) = '1') else 
        match_7_nentries_0_V;
    newtracklet_fu_6672_p2 <= (icmp_ln883_fu_6666_p2 or icmp_ln879_reg_7296_pp0_iter2_reg);
    nmcout1_V_fu_7078_p2 <= std_logic_vector(unsigned(p_0155_0_i42_reg_1696) + unsigned(zext_ln214_fu_7041_p1));
    or_ln107_1_fu_3626_p2 <= (xor_ln97_1_reg_7462 or xor_ln107_1_fu_3620_p2);
    or_ln107_2_fu_4057_p2 <= (xor_ln97_2_reg_7509 or xor_ln107_2_fu_4051_p2);
    or_ln107_3_fu_4488_p2 <= (xor_ln97_3_reg_7556 or xor_ln107_3_fu_4482_p2);
    or_ln107_4_fu_5137_p2 <= (xor_ln97_4_fu_5089_p2 or xor_ln107_4_fu_5131_p2);
    or_ln107_5_fu_5789_p2 <= (xor_ln97_5_fu_5741_p2 or xor_ln107_5_fu_5783_p2);
    or_ln107_6_fu_6334_p2 <= (xor_ln97_6_fu_6291_p2 or xor_ln107_6_fu_6328_p2);
    or_ln107_fu_3195_p2 <= (xor_ln97_reg_7415 or xor_ln107_fu_3189_p2);
    or_ln108_1_fu_3642_p2 <= (xor_ln88_1_reg_7456 or icmp_ln899_5_fu_3636_p2);
    or_ln108_2_fu_4073_p2 <= (xor_ln88_2_reg_7503 or icmp_ln899_8_fu_4067_p2);
    or_ln108_3_fu_4504_p2 <= (xor_ln88_3_reg_7550 or icmp_ln899_11_fu_4498_p2);
    or_ln108_4_fu_5155_p2 <= (xor_ln88_4_fu_5039_p2 or icmp_ln899_14_fu_5149_p2);
    or_ln108_5_fu_5807_p2 <= (xor_ln88_5_fu_5691_p2 or icmp_ln899_17_fu_5801_p2);
    or_ln108_6_fu_6349_p2 <= (xor_ln88_6_fu_6253_p2 or icmp_ln899_20_fu_6345_p2);
    or_ln108_fu_3211_p2 <= (xor_ln88_reg_7409 or icmp_ln899_2_fu_3205_p2);
    or_ln54_10_fu_5447_p2 <= (xor_ln54_10_fu_5441_p2 or ap_phi_mux_inread_assign_570_phi_fu_1308_p6);
    or_ln54_11_fu_5465_p2 <= (xor_ln54_11_fu_5459_p2 or and_ln54_10_fu_5453_p2);
    or_ln54_12_fu_6122_p2 <= (xor_ln54_12_fu_6116_p2 or ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6);
    or_ln54_1_fu_2209_p2 <= (xor_ln54_1_fu_2203_p2 or and_ln54_fu_2197_p2);
    or_ln54_2_fu_2411_p2 <= (xor_ln54_2_fu_2405_p2 or ap_phi_mux_inread_assign_168_phi_fu_826_p6);
    or_ln54_3_fu_2429_p2 <= (xor_ln54_3_fu_2423_p2 or and_ln54_2_fu_2417_p2);
    or_ln54_4_fu_2631_p2 <= (xor_ln54_4_fu_2625_p2 or ap_phi_mux_inread_assign_267_phi_fu_840_p6);
    or_ln54_5_fu_2649_p2 <= (xor_ln54_5_fu_2643_p2 or and_ln54_4_fu_2637_p2);
    or_ln54_6_fu_2851_p2 <= (xor_ln54_6_fu_2845_p2 or ap_phi_mux_inread_assign_366_phi_fu_854_p6);
    or_ln54_7_fu_2869_p2 <= (xor_ln54_7_fu_2863_p2 or and_ln54_6_fu_2857_p2);
    or_ln54_8_fu_4795_p2 <= (xor_ln54_8_fu_4789_p2 or ap_phi_mux_inread_assign_445_phi_fu_1322_p6);
    or_ln54_9_fu_4813_p2 <= (xor_ln54_9_fu_4807_p2 or and_ln54_8_fu_4801_p2);
    or_ln54_fu_2191_p2 <= (xor_ln54_fu_2185_p2 or ap_phi_mux_inread_assign69_phi_fu_812_p6);
    or_ln55_1_fu_2453_p2 <= (xor_ln55_1_fu_2447_p2 or and_ln55_2_fu_2441_p2);
    or_ln55_2_fu_2673_p2 <= (xor_ln55_2_fu_2667_p2 or and_ln55_4_fu_2661_p2);
    or_ln55_3_fu_2893_p2 <= (xor_ln55_3_fu_2887_p2 or and_ln55_6_fu_2881_p2);
    or_ln55_4_fu_4837_p2 <= (xor_ln55_4_fu_4831_p2 or and_ln55_8_fu_4825_p2);
    or_ln55_5_fu_5489_p2 <= (xor_ln55_5_fu_5483_p2 or and_ln55_10_fu_5477_p2);
    or_ln55_6_fu_6139_p2 <= (xor_ln55_6_fu_6133_p2 or ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6);
    or_ln55_fu_2233_p2 <= (xor_ln55_fu_2227_p2 or and_ln55_fu_2221_p2);
    or_ln59_1_fu_2483_p2 <= (xor_ln59_2_fu_2465_p2 or and_ln59_1_fu_2477_p2);
    or_ln59_2_fu_2703_p2 <= (xor_ln59_4_fu_2685_p2 or and_ln59_2_fu_2697_p2);
    or_ln59_3_fu_2923_p2 <= (xor_ln59_6_fu_2905_p2 or and_ln59_3_fu_2917_p2);
    or_ln59_4_fu_4867_p2 <= (xor_ln59_8_fu_4849_p2 or and_ln59_4_fu_4861_p2);
    or_ln59_5_fu_5519_p2 <= (xor_ln59_10_fu_5501_p2 or and_ln59_5_fu_5513_p2);
    or_ln59_6_fu_6150_p2 <= (ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 or ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6);
    or_ln59_fu_2263_p2 <= (xor_ln59_fu_2245_p2 or and_ln59_fu_2257_p2);
    or_ln60_10_fu_4975_p2 <= (and_ln60_4_fu_4961_p2 or and_ln54_8_fu_4801_p2);
    or_ln60_11_fu_5627_p2 <= (and_ln60_5_fu_5613_p2 or and_ln54_10_fu_5453_p2);
    or_ln60_1_fu_2495_p2 <= (xor_ln60_1_fu_2489_p2 or and_ln59_1_fu_2477_p2);
    or_ln60_2_fu_2715_p2 <= (xor_ln60_2_fu_2709_p2 or and_ln59_2_fu_2697_p2);
    or_ln60_3_fu_2935_p2 <= (xor_ln60_3_fu_2929_p2 or and_ln59_3_fu_2917_p2);
    or_ln60_4_fu_4879_p2 <= (xor_ln60_4_fu_4873_p2 or and_ln59_4_fu_4861_p2);
    or_ln60_5_fu_5531_p2 <= (xor_ln60_5_fu_5525_p2 or and_ln59_5_fu_5513_p2);
    or_ln60_6_fu_2371_p2 <= (and_ln60_fu_2357_p2 or and_ln54_fu_2197_p2);
    or_ln60_7_fu_2591_p2 <= (and_ln60_1_fu_2577_p2 or and_ln54_2_fu_2417_p2);
    or_ln60_8_fu_2811_p2 <= (and_ln60_2_fu_2797_p2 or and_ln54_4_fu_2637_p2);
    or_ln60_9_fu_3031_p2 <= (and_ln60_3_fu_3017_p2 or and_ln54_6_fu_2857_p2);
    or_ln60_fu_2275_p2 <= (xor_ln60_fu_2269_p2 or and_ln59_fu_2257_p2);
    or_ln61_10_fu_2947_p2 <= (valid8_fu_2181_p2 or valid7_fu_2177_p2);
    or_ln61_11_fu_3003_p2 <= (or_ln62_7_fu_2959_p2 or and_ln61_15_fu_2989_p2);
    or_ln61_12_fu_4885_p2 <= (ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 or ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6);
    or_ln61_13_fu_4891_p2 <= (valid_L1_2_4_fu_3919_p3 or valid_L1_1_4_fu_3488_p3);
    or_ln61_14_fu_4947_p2 <= (or_ln62_9_fu_4903_p2 or and_ln61_19_fu_4933_p2);
    or_ln61_15_fu_5537_p2 <= (ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 or ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6);
    or_ln61_16_fu_5543_p2 <= (valid_L1_4_4_fu_4781_p3 or valid_L1_3_4_fu_4350_p3);
    or_ln61_17_fu_5599_p2 <= (or_ln62_11_fu_5555_p2 or and_ln61_23_fu_5585_p2);
    or_ln61_18_fu_6164_p2 <= (valid_L2_2_4_reg_7828 or valid_L2_1_4_reg_7769);
    or_ln61_19_fu_6174_p2 <= (xor_ln61_6_fu_6168_p2 or ap_phi_mux_valid_L3_next81_phi_fu_1644_p6);
    or_ln61_1_fu_2287_p2 <= (valid2_fu_2157_p2 or valid1_fu_2153_p2);
    or_ln61_2_fu_2343_p2 <= (or_ln62_1_fu_2299_p2 or and_ln61_3_fu_2329_p2);
    or_ln61_3_fu_2501_p2 <= (ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 or ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6);
    or_ln61_4_fu_2507_p2 <= (valid4_fu_2165_p2 or valid3_fu_2161_p2);
    or_ln61_5_fu_2563_p2 <= (or_ln62_3_fu_2519_p2 or and_ln61_7_fu_2549_p2);
    or_ln61_6_fu_2721_p2 <= (ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 or ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6);
    or_ln61_7_fu_2727_p2 <= (valid6_fu_2173_p2 or valid5_fu_2169_p2);
    or_ln61_8_fu_2783_p2 <= (or_ln62_5_fu_2739_p2 or and_ln61_11_fu_2769_p2);
    or_ln61_9_fu_2941_p2 <= (ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 or ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6);
    or_ln61_fu_2281_p2 <= (ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 or ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6);
    or_ln62_10_fu_5549_p2 <= (xor_ln59_11_fu_5507_p2 or xor_ln54_10_fu_5441_p2);
    or_ln62_11_fu_5555_p2 <= (or_ln62_10_fu_5549_p2 or or_ln61_15_fu_5537_p2);
    or_ln62_1_fu_2299_p2 <= (or_ln62_fu_2293_p2 or or_ln61_fu_2281_p2);
    or_ln62_2_fu_2513_p2 <= (xor_ln59_3_fu_2471_p2 or xor_ln54_2_fu_2405_p2);
    or_ln62_3_fu_2519_p2 <= (or_ln62_2_fu_2513_p2 or or_ln61_3_fu_2501_p2);
    or_ln62_4_fu_2733_p2 <= (xor_ln59_5_fu_2691_p2 or xor_ln54_4_fu_2625_p2);
    or_ln62_5_fu_2739_p2 <= (or_ln62_4_fu_2733_p2 or or_ln61_6_fu_2721_p2);
    or_ln62_6_fu_2953_p2 <= (xor_ln59_7_fu_2911_p2 or xor_ln54_6_fu_2845_p2);
    or_ln62_7_fu_2959_p2 <= (or_ln62_6_fu_2953_p2 or or_ln61_9_fu_2941_p2);
    or_ln62_8_fu_4897_p2 <= (xor_ln59_9_fu_4855_p2 or xor_ln54_8_fu_4789_p2);
    or_ln62_9_fu_4903_p2 <= (or_ln62_8_fu_4897_p2 or or_ln61_12_fu_4885_p2);
    or_ln62_fu_2293_p2 <= (xor_ln59_1_fu_2251_p2 or xor_ln54_fu_2185_p2);
    or_ln758_fu_6894_p2 <= (p_0997_0_i41_reg_1710 or newtracklet_reg_7922_pp0_iter6_reg);
    or_ln78_10_fu_4550_p2 <= (icmp_ln78_13_fu_4519_p2 or icmp_ln78_12_fu_4514_p2);
    or_ln78_11_fu_4564_p2 <= (or_ln78_9_fu_4537_p2 or or_ln78_10_fu_4550_p2);
    or_ln78_12_fu_5295_p2 <= (icmp_ln78_18_fu_5203_p2 or and_ln60_4_fu_4961_p2);
    or_ln78_13_fu_5947_p2 <= (icmp_ln78_22_fu_5855_p2 or and_ln60_5_fu_5613_p2);
    or_ln78_14_fu_6574_p2 <= (icmp_ln78_26_fu_6387_p2 or ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6);
    or_ln78_1_fu_3257_p2 <= (icmp_ln78_fu_3221_p2 or icmp_ln78_1_fu_3226_p2);
    or_ln78_2_fu_3271_p2 <= (or_ln78_fu_3244_p2 or or_ln78_1_fu_3257_p2);
    or_ln78_3_fu_3675_p2 <= (icmp_ln78_6_fu_3662_p2 or and_ln60_1_reg_7441);
    or_ln78_4_fu_3688_p2 <= (icmp_ln78_5_fu_3657_p2 or icmp_ln78_4_fu_3652_p2);
    or_ln78_5_fu_3702_p2 <= (or_ln78_4_fu_3688_p2 or or_ln78_3_fu_3675_p2);
    or_ln78_6_fu_4106_p2 <= (icmp_ln78_10_fu_4093_p2 or and_ln60_2_reg_7488);
    or_ln78_7_fu_4119_p2 <= (icmp_ln78_9_fu_4088_p2 or icmp_ln78_8_fu_4083_p2);
    or_ln78_8_fu_4133_p2 <= (or_ln78_7_fu_4119_p2 or or_ln78_6_fu_4106_p2);
    or_ln78_9_fu_4537_p2 <= (icmp_ln78_14_fu_4524_p2 or and_ln60_3_reg_7535);
    or_ln78_fu_3244_p2 <= (icmp_ln78_2_fu_3231_p2 or and_ln60_reg_7394);
    or_ln824_fu_6954_p2 <= (icmp_ln899_21_fu_6948_p2 or icmp_ln891_reg_8017);
    or_ln835_fu_7014_p2 <= (xor_ln835_fu_7008_p2 or or_ln824_fu_6954_p2);
    or_ln87_1_fu_3528_p2 <= (xor_ln87_1_fu_3522_p2 or xor_ln55_1_reg_7431);
    or_ln87_2_fu_3959_p2 <= (xor_ln87_2_fu_3953_p2 or xor_ln55_2_reg_7478);
    or_ln87_3_fu_4390_p2 <= (xor_ln87_3_fu_4384_p2 or xor_ln55_3_reg_7525);
    or_ln87_4_fu_5021_p2 <= (xor_ln87_4_fu_5015_p2 or xor_ln55_4_fu_4831_p2);
    or_ln87_5_fu_5673_p2 <= (xor_ln87_5_fu_5667_p2 or xor_ln55_5_fu_5483_p2);
    or_ln87_6_fu_6237_p2 <= (xor_ln87_6_fu_6231_p2 or xor_ln55_6_fu_6133_p2);
    or_ln87_fu_3097_p2 <= (xor_ln87_fu_3091_p2 or xor_ln55_reg_7384);
    or_ln88_1_fu_3544_p2 <= (xor_ln88_1_reg_7456 or icmp_ln899_3_fu_3538_p2);
    or_ln88_2_fu_3975_p2 <= (xor_ln88_2_reg_7503 or icmp_ln899_6_fu_3969_p2);
    or_ln88_3_fu_4406_p2 <= (xor_ln88_3_reg_7550 or icmp_ln899_9_fu_4400_p2);
    or_ln88_4_fu_5045_p2 <= (xor_ln88_4_fu_5039_p2 or icmp_ln899_12_fu_5033_p2);
    or_ln88_5_fu_5697_p2 <= (xor_ln88_5_fu_5691_p2 or icmp_ln899_15_fu_5685_p2);
    or_ln88_6_fu_6258_p2 <= (xor_ln88_6_fu_6253_p2 or icmp_ln899_18_fu_6248_p2);
    or_ln88_fu_3113_p2 <= (xor_ln88_reg_7409 or icmp_ln899_fu_3107_p2);
    or_ln97_1_fu_3587_p2 <= (xor_ln97_8_fu_3581_p2 or xor_ln97_1_reg_7462);
    or_ln97_2_fu_4018_p2 <= (xor_ln97_9_fu_4012_p2 or xor_ln97_2_reg_7509);
    or_ln97_3_fu_4449_p2 <= (xor_ln97_3_reg_7556 or xor_ln97_10_fu_4443_p2);
    or_ln97_4_fu_5095_p2 <= (xor_ln97_4_fu_5089_p2 or xor_ln97_11_fu_5083_p2);
    or_ln97_5_fu_5747_p2 <= (xor_ln97_5_fu_5741_p2 or xor_ln97_12_fu_5735_p2);
    or_ln97_6_fu_6296_p2 <= (xor_ln97_6_fu_6291_p2 or xor_ln97_13_fu_6285_p2);
    or_ln97_fu_3156_p2 <= (xor_ln97_reg_7415 or xor_ln97_7_fu_3150_p2);
    or_ln98_1_fu_3604_p2 <= (xor_ln54_3_reg_7421 or icmp_ln899_4_fu_3598_p2);
    or_ln98_2_fu_4035_p2 <= (xor_ln54_5_reg_7468 or icmp_ln899_7_fu_4029_p2);
    or_ln98_3_fu_4466_p2 <= (xor_ln54_7_reg_7515 or icmp_ln899_10_fu_4460_p2);
    or_ln98_4_fu_5113_p2 <= (xor_ln54_9_fu_4807_p2 or icmp_ln899_13_fu_5107_p2);
    or_ln98_5_fu_5765_p2 <= (xor_ln54_11_fu_5459_p2 or icmp_ln899_16_fu_5759_p2);
    or_ln98_6_fu_6313_p2 <= (xor_ln54_12_fu_6116_p2 or icmp_ln899_19_fu_6308_p2);
    or_ln98_fu_3173_p2 <= (xor_ln54_1_reg_7374 or icmp_ln899_1_fu_3167_p2);
    p_Result_i10_fu_3986_p4 <= ap_phi_mux_p_Val2_1433_phi_fu_1420_p6(13 downto 7);
    p_Result_i11_fu_3996_p4 <= match_5_dataarray_data_V_q0(13 downto 7);
    p_Result_i12_fu_4358_p4 <= match_6_dataarray_data_V_q0(13 downto 7);
    p_Result_i13_fu_4368_p4 <= ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6(13 downto 7);
    p_Result_i14_fu_4417_p4 <= ap_phi_mux_p_Val2_2032_phi_fu_1434_p6(13 downto 7);
    p_Result_i15_fu_4427_p4 <= match_7_dataarray_data_V_q0(13 downto 7);
    p_Result_i16_fu_4989_p4 <= cm_L1_1_next_data_V_fu_3340_p3(13 downto 7);
    p_Result_i17_fu_4999_p4 <= ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6(13 downto 7);
    p_Result_i18_fu_5057_p4 <= ap_phi_mux_p_Val2_2625_phi_fu_1532_p6(13 downto 7);
    p_Result_i19_fu_5067_p4 <= cm_L1_2_next_data_V_fu_3771_p3(13 downto 7);
    p_Result_i1_fu_3075_p4 <= ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6(13 downto 7);
    p_Result_i20_fu_5641_p4 <= cm_L1_3_next_data_V_fu_4202_p3(13 downto 7);
    p_Result_i21_fu_5651_p4 <= ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6(13 downto 7);
    p_Result_i22_fu_5709_p4 <= ap_phi_mux_p_Val2_3024_phi_fu_1546_p6(13 downto 7);
    p_Result_i23_fu_5719_p4 <= cm_L1_4_next_data_V_fu_4633_p3(13 downto 7);
    p_Result_i25_fu_6216_p4 <= ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6(13 downto 7);
    p_Result_i26_fu_6270_p4 <= ap_phi_mux_p_Val2_3421_phi_fu_1658_p6(13 downto 7);
    p_Result_i2_fu_3124_p4 <= ap_phi_mux_p_Val2_335_phi_fu_1392_p6(13 downto 7);
    p_Result_i3_fu_3134_p4 <= match_1_dataarray_data_V_q0(13 downto 7);
    p_Result_i4_fu_3927_p4 <= match_4_dataarray_data_V_q0(13 downto 7);
    p_Result_i5_fu_3937_p4 <= ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6(13 downto 7);
    p_Result_i6_fu_3496_p4 <= match_2_dataarray_data_V_q0(13 downto 7);
    p_Result_i7_fu_3506_p4 <= ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6(13 downto 7);
    p_Result_i8_fu_3555_p4 <= ap_phi_mux_p_Val2_834_phi_fu_1406_p6(13 downto 7);
    p_Result_i9_fu_3565_p4 <= match_3_dataarray_data_V_q0(13 downto 7);
    p_Result_i_fu_3065_p4 <= match_0_dataarray_data_V_q0(13 downto 7);
    proj_phid_V_fu_6712_p4 <= allproj_dataarray_data_V_q0(19 downto 10);
    proj_zd_V_fu_6722_p1 <= allproj_dataarray_data_V_q0(10 - 1 downto 0);
    projid_V_fu_6626_p4 <= cm_L3_next_data_V_fu_6462_p3(13 downto 7);
    projseed_next_V_fu_6692_p4 <= allproj_dataarray_data_V_q0(59 downto 57);
    read_0_fu_2215_p2 <= (valid1_fu_2153_p2 and or_ln54_1_fu_2209_p2);
    read_1_fu_2239_p2 <= (valid2_fu_2157_p2 and or_ln55_fu_2233_p2);
    read_2_fu_2435_p2 <= (valid3_fu_2161_p2 and or_ln54_3_fu_2429_p2);
    read_3_fu_2459_p2 <= (valid4_fu_2165_p2 and or_ln55_1_fu_2453_p2);
    read_4_fu_2655_p2 <= (valid5_fu_2169_p2 and or_ln54_5_fu_2649_p2);
    read_5_fu_2679_p2 <= (valid6_fu_2173_p2 and or_ln55_2_fu_2673_p2);
    read_6_fu_2875_p2 <= (valid7_fu_2177_p2 and or_ln54_7_fu_2869_p2);
    read_7_fu_2899_p2 <= (valid8_fu_2181_p2 and or_ln55_3_fu_2893_p2);
    read_L1_1_fu_4819_p2 <= (valid_L1_1_4_fu_3488_p3 and or_ln54_9_fu_4813_p2);
    read_L1_2_fu_4843_p2 <= (valid_L1_2_4_fu_3919_p3 and or_ln55_4_fu_4837_p2);
    read_L1_3_fu_5471_p2 <= (valid_L1_3_4_fu_4350_p3 and or_ln54_11_fu_5465_p2);
    read_L1_4_fu_5495_p2 <= (valid_L1_4_4_fu_4781_p3 and or_ln55_5_fu_5489_p2);
    read_L2_1_fu_6128_p2 <= (valid_L2_1_4_reg_7769 and or_ln54_12_fu_6122_p2);
    read_L2_2_fu_6145_p2 <= (valid_L2_2_4_reg_7828 and or_ln55_6_fu_6139_p2);
    ret_V_2_fu_6869_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln215_fu_6865_p1));
    ret_V_fu_6734_p0 <= stub_r_V_fu_6682_p4;
    ret_V_fu_6734_p1 <= proj_phid_V_fu_6712_p4;
    ret_V_fu_6734_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_fu_6734_p0) * signed(ret_V_fu_6734_p1))), 17));
    sA_L1_1_fu_3400_p3 <= 
        select_ln78_15_fu_3384_p3 when (or_ln78_fu_3244_p2(0) = '1') else 
        select_ln78_16_fu_3392_p3;
    sA_L1_1_next_1_fu_3161_p2 <= (vA_L1_1_next_361_reg_924 and or_ln97_fu_3156_p2);
    sA_L1_1_next_2_fu_3200_p2 <= (valid1_reg_7310 and or_ln107_fu_3195_p2);
    sA_L1_1_next_4_fu_3378_p2 <= (sA_L1_1_next_353_reg_1044 and icmp_ln78_fu_3221_p2);
    sA_L1_1_next_fu_3102_p2 <= (valid1_reg_7310 and or_ln87_fu_3097_p2);
    sA_L1_2_fu_3831_p3 <= 
        select_ln78_41_fu_3815_p3 when (or_ln78_3_fu_3675_p2(0) = '1') else 
        select_ln78_42_fu_3823_p3;
    sA_L1_2_next_1_fu_3592_p2 <= (vA_L1_2_next_360_reg_939 and or_ln97_1_fu_3587_p2);
    sA_L1_2_next_2_fu_3631_p2 <= (valid3_reg_7326 and or_ln107_1_fu_3626_p2);
    sA_L1_2_next_4_fu_3809_p2 <= (sA_L1_2_next_352_reg_1059 and icmp_ln78_4_fu_3652_p2);
    sA_L1_2_next_fu_3533_p2 <= (valid3_reg_7326 and or_ln87_1_fu_3528_p2);
    sA_L1_3_fu_4262_p3 <= 
        select_ln78_67_fu_4246_p3 when (or_ln78_6_fu_4106_p2(0) = '1') else 
        select_ln78_68_fu_4254_p3;
    sA_L1_3_next_1_fu_4023_p2 <= (vA_L1_3_next_359_reg_954 and or_ln97_2_fu_4018_p2);
    sA_L1_3_next_2_fu_4062_p2 <= (valid5_reg_7342 and or_ln107_2_fu_4057_p2);
    sA_L1_3_next_4_fu_4240_p2 <= (sA_L1_3_next_351_reg_1074 and icmp_ln78_8_fu_4083_p2);
    sA_L1_3_next_fu_3964_p2 <= (valid5_reg_7342 and or_ln87_2_fu_3959_p2);
    sA_L1_4_fu_4693_p3 <= 
        select_ln78_93_fu_4677_p3 when (or_ln78_9_fu_4537_p2(0) = '1') else 
        select_ln78_94_fu_4685_p3;
    sA_L1_4_next_1_fu_4454_p2 <= (vA_L1_4_next_358_reg_969 and or_ln97_3_fu_4449_p2);
    sA_L1_4_next_2_fu_4493_p2 <= (valid7_reg_7358 and or_ln107_3_fu_4488_p2);
    sA_L1_4_next_4_fu_4671_p2 <= (sA_L1_4_next_350_reg_1089 and icmp_ln78_12_fu_4514_p2);
    sA_L1_4_next_fu_4395_p2 <= (valid7_reg_7358 and or_ln87_3_fu_4390_p2);
    sA_L2_1_fu_5339_p3 <= 
        select_ln78_119_fu_5323_p3 when (or_ln78_12_fu_5295_p2(0) = '1') else 
        select_ln78_120_fu_5331_p3;
    sA_L2_1_next_1_fu_5101_p2 <= (or_ln97_4_fu_5095_p2 and ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6);
    sA_L2_1_next_2_fu_5143_p2 <= (valid_L1_1_4_fu_3488_p3 and or_ln107_4_fu_5137_p2);
    sA_L2_1_next_4_fu_5317_p2 <= (icmp_ln78_16_fu_5167_p2 and ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6);
    sA_L2_1_next_fu_5027_p2 <= (valid_L1_1_4_fu_3488_p3 and or_ln87_4_fu_5021_p2);
    sA_L2_2_fu_5991_p3 <= 
        select_ln78_145_fu_5975_p3 when (or_ln78_13_fu_5947_p2(0) = '1') else 
        select_ln78_146_fu_5983_p3;
    sA_L2_2_next_1_fu_5753_p2 <= (or_ln97_5_fu_5747_p2 and ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6);
    sA_L2_2_next_2_fu_5795_p2 <= (valid_L1_3_4_fu_4350_p3 and or_ln107_5_fu_5789_p2);
    sA_L2_2_next_4_fu_5969_p2 <= (icmp_ln78_20_fu_5819_p2 and ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6);
    sA_L2_2_next_fu_5679_p2 <= (valid_L1_3_4_fu_4350_p3 and or_ln87_5_fu_5673_p2);
    sA_L3_fu_6588_p3 <= 
        select_ln78_176_fu_6566_p3 when (or_ln78_14_fu_6574_p2(0) = '1') else 
        select_ln78_177_fu_6580_p3;
    sA_L3_next_1_fu_6302_p2 <= (or_ln97_6_fu_6296_p2 and ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6);
    sA_L3_next_2_fu_6340_p2 <= (valid_L2_1_4_reg_7769 and or_ln107_6_fu_6334_p2);
    sA_L3_next_4_fu_6560_p2 <= (icmp_ln78_24_fu_6360_p2 and ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6);
    sA_L3_next_fu_6243_p2 <= (valid_L2_1_4_reg_7769 and or_ln87_6_fu_6237_p2);
    sB_L1_1_fu_3370_p3 <= 
        select_ln78_12_fu_3354_p3 when (or_ln78_fu_3244_p2(0) = '1') else 
        select_ln78_13_fu_3362_p3;
    sB_L1_1_next_1_fu_3178_p2 <= (valid2_reg_7318 and or_ln98_fu_3173_p2);
    sB_L1_1_next_2_fu_3216_p2 <= (valid2_reg_7318 and or_ln108_fu_3211_p2);
    sB_L1_1_next_4_fu_3348_p2 <= (sB_L1_1_next_349_reg_1104 and icmp_ln78_fu_3221_p2);
    sB_L1_1_next_fu_3118_p2 <= (valid_L1_1_next_157_reg_984 and or_ln88_fu_3113_p2);
    sB_L1_2_fu_3801_p3 <= 
        select_ln78_38_fu_3785_p3 when (or_ln78_3_fu_3675_p2(0) = '1') else 
        select_ln78_39_fu_3793_p3;
    sB_L1_2_next_1_fu_3609_p2 <= (valid4_reg_7334 and or_ln98_1_fu_3604_p2);
    sB_L1_2_next_2_fu_3647_p2 <= (valid4_reg_7334 and or_ln108_1_fu_3642_p2);
    sB_L1_2_next_4_fu_3779_p2 <= (sB_L1_2_next_348_reg_1119 and icmp_ln78_4_fu_3652_p2);
    sB_L1_2_next_fu_3549_p2 <= (valid_L1_2_next_156_reg_999 and or_ln88_1_fu_3544_p2);
    sB_L1_3_fu_4232_p3 <= 
        select_ln78_64_fu_4216_p3 when (or_ln78_6_fu_4106_p2(0) = '1') else 
        select_ln78_65_fu_4224_p3;
    sB_L1_3_next_1_fu_4040_p2 <= (valid6_reg_7350 and or_ln98_2_fu_4035_p2);
    sB_L1_3_next_2_fu_4078_p2 <= (valid6_reg_7350 and or_ln108_2_fu_4073_p2);
    sB_L1_3_next_4_fu_4210_p2 <= (sB_L1_3_next_347_reg_1134 and icmp_ln78_8_fu_4083_p2);
    sB_L1_3_next_fu_3980_p2 <= (valid_L1_3_next_155_reg_1014 and or_ln88_2_fu_3975_p2);
    sB_L1_4_fu_4663_p3 <= 
        select_ln78_90_fu_4647_p3 when (or_ln78_9_fu_4537_p2(0) = '1') else 
        select_ln78_91_fu_4655_p3;
    sB_L1_4_next_1_fu_4471_p2 <= (valid8_reg_7366 and or_ln98_3_fu_4466_p2);
    sB_L1_4_next_2_fu_4509_p2 <= (valid8_reg_7366 and or_ln108_3_fu_4504_p2);
    sB_L1_4_next_4_fu_4641_p2 <= (sB_L1_4_next_346_reg_1149 and icmp_ln78_12_fu_4514_p2);
    sB_L1_4_next_fu_4411_p2 <= (valid_L1_4_next_154_reg_1029 and or_ln88_3_fu_4406_p2);
    sB_L2_1_fu_5309_p3 <= 
        select_ln78_116_fu_5287_p3 when (or_ln78_12_fu_5295_p2(0) = '1') else 
        select_ln78_117_fu_5301_p3;
    sB_L2_1_next_1_fu_5119_p2 <= (valid_L1_2_4_fu_3919_p3 and or_ln98_4_fu_5113_p2);
    sB_L2_1_next_2_fu_5161_p2 <= (valid_L1_2_4_fu_3919_p3 and or_ln108_4_fu_5155_p2);
    sB_L2_1_next_4_fu_5281_p2 <= (icmp_ln78_16_fu_5167_p2 and ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6);
    sB_L2_1_next_fu_5051_p2 <= (or_ln88_4_fu_5045_p2 and ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6);
    sB_L2_2_fu_5961_p3 <= 
        select_ln78_142_fu_5939_p3 when (or_ln78_13_fu_5947_p2(0) = '1') else 
        select_ln78_143_fu_5953_p3;
    sB_L2_2_next_1_fu_5771_p2 <= (valid_L1_4_4_fu_4781_p3 and or_ln98_5_fu_5765_p2);
    sB_L2_2_next_2_fu_5813_p2 <= (valid_L1_4_4_fu_4781_p3 and or_ln108_5_fu_5807_p2);
    sB_L2_2_next_4_fu_5933_p2 <= (icmp_ln78_20_fu_5819_p2 and ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6);
    sB_L2_2_next_fu_5703_p2 <= (or_ln88_5_fu_5697_p2 and ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6);
    sB_L3_fu_6618_p3 <= 
        select_ln78_179_fu_6602_p3 when (or_ln78_14_fu_6574_p2(0) = '1') else 
        select_ln78_180_fu_6610_p3;
    sB_L3_next_1_fu_6319_p2 <= (valid_L2_2_4_reg_7828 and or_ln98_6_fu_6313_p2);
    sB_L3_next_2_fu_6355_p2 <= (valid_L2_2_4_reg_7828 and or_ln108_6_fu_6349_p2);
    sB_L3_next_4_fu_6596_p2 <= (icmp_ln78_24_fu_6360_p2 and ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6);
    sB_L3_next_fu_6264_p2 <= (or_ln88_6_fu_6258_p2 and ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6);
    select_ln214_fu_7051_p3 <= 
        ap_const_lv7_7F when (xor_ln214_fu_7045_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln554_1_fu_1843_p3 <= 
        addr_1_V_fu_1837_p2 when (ap_phi_mux_read_1_015_phi_fu_576_p6(0) = '1') else 
        ap_phi_mux_addr_V_1_07_phi_fu_688_p6;
    select_ln554_2_fu_1857_p3 <= 
        addr_2_V_fu_1851_p2 when (ap_phi_mux_read_2_014_phi_fu_590_p6(0) = '1') else 
        ap_phi_mux_addr_V_2_06_phi_fu_702_p6;
    select_ln554_3_fu_1871_p3 <= 
        addr_3_V_fu_1865_p2 when (ap_phi_mux_read_3_013_phi_fu_604_p6(0) = '1') else 
        ap_phi_mux_addr_V_3_05_phi_fu_716_p6;
    select_ln554_4_fu_1885_p3 <= 
        addr_4_V_fu_1879_p2 when (ap_phi_mux_read_4_012_phi_fu_618_p6(0) = '1') else 
        ap_phi_mux_addr_V_4_04_phi_fu_730_p6;
    select_ln554_5_fu_1899_p3 <= 
        addr_5_V_fu_1893_p2 when (ap_phi_mux_read_5_011_phi_fu_632_p6(0) = '1') else 
        ap_phi_mux_addr_V_5_03_phi_fu_744_p6;
    select_ln554_6_fu_1913_p3 <= 
        addr_6_V_fu_1907_p2 when (ap_phi_mux_read_6_010_phi_fu_646_p6(0) = '1') else 
        ap_phi_mux_addr_V_6_02_phi_fu_758_p6;
    select_ln554_7_fu_1927_p3 <= 
        addr_7_V_fu_1921_p2 when (ap_phi_mux_read_7_09_phi_fu_660_p6(0) = '1') else 
        ap_phi_mux_addr_V_7_01_phi_fu_772_p6;
    select_ln554_fu_1829_p3 <= 
        addr_0_V_fu_1823_p2 when (ap_phi_mux_read_0_016_phi_fu_562_p6(0) = '1') else 
        ap_phi_mux_addr_V_0_08_phi_fu_674_p6;
    select_ln59_1_fu_6208_p3 <= 
        select_ln59_fu_6156_p3 when (or_ln59_6_fu_6150_p2(0) = '1') else 
        select_ln61_12_fu_6200_p3;
    select_ln59_fu_6156_p3 <= 
        ap_const_lv3_1 when (ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6(0) = '1') else 
        ap_const_lv3_2;
    select_ln60_10_fu_5619_p3 <= 
        ap_const_lv3_2 when (and_ln60_5_fu_5613_p2(0) = '1') else 
        ap_const_lv3_1;
    select_ln60_11_fu_5633_p3 <= 
        select_ln60_10_fu_5619_p3 when (or_ln60_11_fu_5627_p2(0) = '1') else 
        select_ln61_11_fu_5605_p3;
    select_ln60_1_fu_2377_p3 <= 
        select_ln60_fu_2363_p3 when (or_ln60_6_fu_2371_p2(0) = '1') else 
        select_ln61_1_fu_2349_p3;
    select_ln60_2_fu_2583_p3 <= 
        ap_const_lv3_2 when (and_ln60_1_fu_2577_p2(0) = '1') else 
        ap_const_lv3_1;
    select_ln60_3_fu_2597_p3 <= 
        select_ln60_2_fu_2583_p3 when (or_ln60_7_fu_2591_p2(0) = '1') else 
        select_ln61_3_fu_2569_p3;
    select_ln60_4_fu_2803_p3 <= 
        ap_const_lv3_2 when (and_ln60_2_fu_2797_p2(0) = '1') else 
        ap_const_lv3_1;
    select_ln60_5_fu_2817_p3 <= 
        select_ln60_4_fu_2803_p3 when (or_ln60_8_fu_2811_p2(0) = '1') else 
        select_ln61_5_fu_2789_p3;
    select_ln60_6_fu_3023_p3 <= 
        ap_const_lv3_2 when (and_ln60_3_fu_3017_p2(0) = '1') else 
        ap_const_lv3_1;
    select_ln60_7_fu_3037_p3 <= 
        select_ln60_6_fu_3023_p3 when (or_ln60_9_fu_3031_p2(0) = '1') else 
        select_ln61_7_fu_3009_p3;
    select_ln60_8_fu_4967_p3 <= 
        ap_const_lv3_2 when (and_ln60_4_fu_4961_p2(0) = '1') else 
        ap_const_lv3_1;
    select_ln60_9_fu_4981_p3 <= 
        select_ln60_8_fu_4967_p3 when (or_ln60_10_fu_4975_p2(0) = '1') else 
        select_ln61_9_fu_4953_p3;
    select_ln60_fu_2363_p3 <= 
        ap_const_lv3_2 when (and_ln60_fu_2357_p2(0) = '1') else 
        ap_const_lv3_1;
    select_ln61_10_fu_5591_p3 <= 
        ap_const_lv3_3 when (and_ln61_23_fu_5585_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln61_11_fu_5605_p3 <= 
        select_ln61_10_fu_5591_p3 when (or_ln61_17_fu_5599_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln61_12_fu_6200_p3 <= 
        select_ln62_fu_6180_p3 when (and_ln61_24_fu_6194_p2(0) = '1') else 
        ap_const_lv3_3;
    select_ln61_1_fu_2349_p3 <= 
        select_ln61_fu_2335_p3 when (or_ln61_2_fu_2343_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln61_2_fu_2555_p3 <= 
        ap_const_lv3_3 when (and_ln61_7_fu_2549_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln61_3_fu_2569_p3 <= 
        select_ln61_2_fu_2555_p3 when (or_ln61_5_fu_2563_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln61_4_fu_2775_p3 <= 
        ap_const_lv3_3 when (and_ln61_11_fu_2769_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln61_5_fu_2789_p3 <= 
        select_ln61_4_fu_2775_p3 when (or_ln61_8_fu_2783_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln61_6_fu_2995_p3 <= 
        ap_const_lv3_3 when (and_ln61_15_fu_2989_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln61_7_fu_3009_p3 <= 
        select_ln61_6_fu_2995_p3 when (or_ln61_11_fu_3003_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln61_8_fu_4939_p3 <= 
        ap_const_lv3_3 when (and_ln61_19_fu_4933_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln61_9_fu_4953_p3 <= 
        select_ln61_8_fu_4939_p3 when (or_ln61_14_fu_4947_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln61_fu_2335_p3 <= 
        ap_const_lv3_3 when (and_ln61_3_fu_2329_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln62_fu_6180_p3 <= 
        ap_const_lv3_4 when (ap_phi_mux_valid_L3_next81_phi_fu_1644_p6(0) = '1') else 
        ap_const_lv3_0;
    select_ln78_100_fu_4742_p3 <= 
        valid7_reg_7358 when (icmp_ln78_13_fu_4519_p2(0) = '1') else 
        vA_L1_4_next_2_fu_4729_p2;
    select_ln78_102_fu_4774_p3 <= 
        valid_L1_4_next_154_reg_1029 when (and_ln60_3_reg_7535(0) = '1') else 
        and_ln78_19_fu_4768_p2;
    select_ln78_10_fu_3333_p3 <= 
        ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 when (and_ln60_reg_7394(0) = '1') else 
        select_ln78_9_fu_3325_p3;
    select_ln78_112_fu_5249_p3 <= 
        ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 when (icmp_ln78_16_fu_5167_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln78_113_fu_5257_p3 <= 
        ap_const_lv14_0 when (icmp_ln78_17_fu_5181_p2(0) = '1') else 
        select_ln78_112_fu_5249_p3;
    select_ln78_114_fu_5265_p3 <= 
        ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 when (and_ln60_4_fu_4961_p2(0) = '1') else 
        select_ln78_113_fu_5257_p3;
    select_ln78_116_fu_5287_p3 <= 
        sB_L2_1_next_fu_5051_p2 when (icmp_ln78_18_fu_5203_p2(0) = '1') else 
        sB_L2_1_next_1_fu_5119_p2;
    select_ln78_117_fu_5301_p3 <= 
        sB_L2_1_next_2_fu_5161_p2 when (icmp_ln78_17_fu_5181_p2(0) = '1') else 
        sB_L2_1_next_4_fu_5281_p2;
    select_ln78_119_fu_5323_p3 <= 
        sA_L2_1_next_fu_5027_p2 when (icmp_ln78_18_fu_5203_p2(0) = '1') else 
        sA_L2_1_next_1_fu_5101_p2;
    select_ln78_120_fu_5331_p3 <= 
        sA_L2_1_next_2_fu_5143_p2 when (icmp_ln78_17_fu_5181_p2(0) = '1') else 
        sA_L2_1_next_4_fu_5317_p2;
    select_ln78_128_fu_5425_p3 <= 
        ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 when (and_ln60_4_fu_4961_p2(0) = '1') else 
        and_ln78_25_fu_5419_p2;
    select_ln78_12_fu_3354_p3 <= 
        sB_L1_1_next_fu_3118_p2 when (icmp_ln78_2_fu_3231_p2(0) = '1') else 
        sB_L1_1_next_1_fu_3178_p2;
    select_ln78_138_fu_5901_p3 <= 
        ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 when (icmp_ln78_20_fu_5819_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln78_139_fu_5909_p3 <= 
        ap_const_lv14_0 when (icmp_ln78_21_fu_5833_p2(0) = '1') else 
        select_ln78_138_fu_5901_p3;
    select_ln78_13_fu_3362_p3 <= 
        sB_L1_1_next_2_fu_3216_p2 when (icmp_ln78_1_fu_3226_p2(0) = '1') else 
        sB_L1_1_next_4_fu_3348_p2;
    select_ln78_140_fu_5917_p3 <= 
        ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 when (and_ln60_5_fu_5613_p2(0) = '1') else 
        select_ln78_139_fu_5909_p3;
    select_ln78_142_fu_5939_p3 <= 
        sB_L2_2_next_fu_5703_p2 when (icmp_ln78_22_fu_5855_p2(0) = '1') else 
        sB_L2_2_next_1_fu_5771_p2;
    select_ln78_143_fu_5953_p3 <= 
        sB_L2_2_next_2_fu_5813_p2 when (icmp_ln78_21_fu_5833_p2(0) = '1') else 
        sB_L2_2_next_4_fu_5933_p2;
    select_ln78_145_fu_5975_p3 <= 
        sA_L2_2_next_fu_5679_p2 when (icmp_ln78_22_fu_5855_p2(0) = '1') else 
        sA_L2_2_next_1_fu_5753_p2;
    select_ln78_146_fu_5983_p3 <= 
        sA_L2_2_next_2_fu_5795_p2 when (icmp_ln78_21_fu_5833_p2(0) = '1') else 
        sA_L2_2_next_4_fu_5969_p2;
    select_ln78_154_fu_6077_p3 <= 
        ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 when (and_ln60_5_fu_5613_p2(0) = '1') else 
        and_ln78_31_fu_6071_p2;
    select_ln78_15_fu_3384_p3 <= 
        sA_L1_1_next_fu_3102_p2 when (icmp_ln78_2_fu_3231_p2(0) = '1') else 
        sA_L1_1_next_1_fu_3161_p2;
    select_ln78_164_fu_6438_p3 <= 
        ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 when (icmp_ln78_24_fu_6360_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln78_165_fu_6446_p3 <= 
        ap_const_lv14_0 when (icmp_ln78_25_fu_6374_p2(0) = '1') else 
        select_ln78_164_fu_6438_p3;
    select_ln78_166_fu_6454_p3 <= 
        ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 when (icmp_ln78_26_fu_6387_p2(0) = '1') else 
        select_ln78_165_fu_6446_p3;
    select_ln78_16_fu_3392_p3 <= 
        sA_L1_1_next_2_fu_3200_p2 when (icmp_ln78_1_fu_3226_p2(0) = '1') else 
        sA_L1_1_next_4_fu_3378_p2;
    select_ln78_174_fu_6544_p3 <= 
        ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 when (icmp_ln78_26_fu_6387_p2(0) = '1') else 
        and_ln78_35_fu_6538_p2;
    select_ln78_176_fu_6566_p3 <= 
        sA_L3_next_fu_6243_p2 when (ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6(0) = '1') else 
        sA_L3_next_1_fu_6302_p2;
    select_ln78_177_fu_6580_p3 <= 
        sA_L3_next_2_fu_6340_p2 when (icmp_ln78_25_fu_6374_p2(0) = '1') else 
        sA_L3_next_4_fu_6560_p2;
    select_ln78_179_fu_6602_p3 <= 
        sB_L3_next_fu_6264_p2 when (ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6(0) = '1') else 
        sB_L3_next_1_fu_6319_p2;
    select_ln78_180_fu_6610_p3 <= 
        sB_L3_next_2_fu_6355_p2 when (icmp_ln78_25_fu_6374_p2(0) = '1') else 
        sB_L3_next_4_fu_6596_p2;
    select_ln78_18_fu_3414_p3 <= 
        valid_L1_1_next_157_reg_984 when (icmp_ln78_2_fu_3231_p2(0) = '1') else 
        valid2_reg_7318;
    select_ln78_19_fu_3421_p3 <= 
        valid2_reg_7318 when (icmp_ln78_1_fu_3226_p2(0) = '1') else 
        vB_L1_1_next_1_fu_3408_p2;
    select_ln78_1_fu_3249_p3 <= 
        match_1_dataarray_data_V_q0 when (icmp_ln78_1_fu_3226_p2(0) = '1') else 
        ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6;
    select_ln78_21_fu_3442_p3 <= 
        valid1_reg_7310 when (icmp_ln78_2_fu_3231_p2(0) = '1') else 
        vA_L1_1_next_361_reg_924;
    select_ln78_22_fu_3449_p3 <= 
        valid1_reg_7310 when (icmp_ln78_1_fu_3226_p2(0) = '1') else 
        vA_L1_1_next_2_fu_3436_p2;
    select_ln78_24_fu_3481_p3 <= 
        valid_L1_1_next_157_reg_984 when (and_ln60_reg_7394(0) = '1') else 
        and_ln78_1_fu_3475_p2;
    select_ln78_26_fu_3667_p3 <= 
        ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 when (icmp_ln78_6_fu_3662_p2(0) = '1') else 
        match_3_dataarray_data_V_q0;
    select_ln78_27_fu_3680_p3 <= 
        match_3_dataarray_data_V_q0 when (icmp_ln78_5_fu_3657_p2(0) = '1') else 
        ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6;
    select_ln78_28_fu_3694_p3 <= 
        select_ln78_26_fu_3667_p3 when (or_ln78_3_fu_3675_p2(0) = '1') else 
        select_ln78_27_fu_3680_p3;
    select_ln78_2_fu_3263_p3 <= 
        select_ln78_fu_3236_p3 when (or_ln78_fu_3244_p2(0) = '1') else 
        select_ln78_1_fu_3249_p3;
    select_ln78_30_fu_3716_p3 <= 
        match_2_dataarray_data_V_q0 when (icmp_ln78_6_fu_3662_p2(0) = '1') else 
        ap_phi_mux_p_Val2_834_phi_fu_1406_p6;
    select_ln78_31_fu_3724_p3 <= 
        match_2_dataarray_data_V_q0 when (icmp_ln78_5_fu_3657_p2(0) = '1') else 
        ap_phi_mux_p_Val2_834_phi_fu_1406_p6;
    select_ln78_32_fu_3732_p3 <= 
        select_ln78_30_fu_3716_p3 when (or_ln78_3_fu_3675_p2(0) = '1') else 
        select_ln78_31_fu_3724_p3;
    select_ln78_34_fu_3748_p3 <= 
        ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 when (icmp_ln78_4_fu_3652_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln78_35_fu_3756_p3 <= 
        ap_const_lv14_0 when (icmp_ln78_5_fu_3657_p2(0) = '1') else 
        select_ln78_34_fu_3748_p3;
    select_ln78_36_fu_3764_p3 <= 
        ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 when (and_ln60_1_reg_7441(0) = '1') else 
        select_ln78_35_fu_3756_p3;
    select_ln78_38_fu_3785_p3 <= 
        sB_L1_2_next_fu_3549_p2 when (icmp_ln78_6_fu_3662_p2(0) = '1') else 
        sB_L1_2_next_1_fu_3609_p2;
    select_ln78_39_fu_3793_p3 <= 
        sB_L1_2_next_2_fu_3647_p2 when (icmp_ln78_5_fu_3657_p2(0) = '1') else 
        sB_L1_2_next_4_fu_3779_p2;
    select_ln78_41_fu_3815_p3 <= 
        sA_L1_2_next_fu_3533_p2 when (icmp_ln78_6_fu_3662_p2(0) = '1') else 
        sA_L1_2_next_1_fu_3592_p2;
    select_ln78_42_fu_3823_p3 <= 
        sA_L1_2_next_2_fu_3631_p2 when (icmp_ln78_5_fu_3657_p2(0) = '1') else 
        sA_L1_2_next_4_fu_3809_p2;
    select_ln78_44_fu_3845_p3 <= 
        valid_L1_2_next_156_reg_999 when (icmp_ln78_6_fu_3662_p2(0) = '1') else 
        valid4_reg_7334;
    select_ln78_45_fu_3852_p3 <= 
        valid4_reg_7334 when (icmp_ln78_5_fu_3657_p2(0) = '1') else 
        vB_L1_2_next_1_fu_3839_p2;
    select_ln78_47_fu_3873_p3 <= 
        valid3_reg_7326 when (icmp_ln78_6_fu_3662_p2(0) = '1') else 
        vA_L1_2_next_360_reg_939;
    select_ln78_48_fu_3880_p3 <= 
        valid3_reg_7326 when (icmp_ln78_5_fu_3657_p2(0) = '1') else 
        vA_L1_2_next_2_fu_3867_p2;
    select_ln78_4_fu_3285_p3 <= 
        match_0_dataarray_data_V_q0 when (icmp_ln78_2_fu_3231_p2(0) = '1') else 
        ap_phi_mux_p_Val2_335_phi_fu_1392_p6;
    select_ln78_50_fu_3912_p3 <= 
        valid_L1_2_next_156_reg_999 when (and_ln60_1_reg_7441(0) = '1') else 
        and_ln78_7_fu_3906_p2;
    select_ln78_52_fu_4098_p3 <= 
        ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 when (icmp_ln78_10_fu_4093_p2(0) = '1') else 
        match_5_dataarray_data_V_q0;
    select_ln78_53_fu_4111_p3 <= 
        match_5_dataarray_data_V_q0 when (icmp_ln78_9_fu_4088_p2(0) = '1') else 
        ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6;
    select_ln78_54_fu_4125_p3 <= 
        select_ln78_52_fu_4098_p3 when (or_ln78_6_fu_4106_p2(0) = '1') else 
        select_ln78_53_fu_4111_p3;
    select_ln78_56_fu_4147_p3 <= 
        match_4_dataarray_data_V_q0 when (icmp_ln78_10_fu_4093_p2(0) = '1') else 
        ap_phi_mux_p_Val2_1433_phi_fu_1420_p6;
    select_ln78_57_fu_4155_p3 <= 
        match_4_dataarray_data_V_q0 when (icmp_ln78_9_fu_4088_p2(0) = '1') else 
        ap_phi_mux_p_Val2_1433_phi_fu_1420_p6;
    select_ln78_58_fu_4163_p3 <= 
        select_ln78_56_fu_4147_p3 when (or_ln78_6_fu_4106_p2(0) = '1') else 
        select_ln78_57_fu_4155_p3;
    select_ln78_5_fu_3293_p3 <= 
        match_0_dataarray_data_V_q0 when (icmp_ln78_1_fu_3226_p2(0) = '1') else 
        ap_phi_mux_p_Val2_335_phi_fu_1392_p6;
    select_ln78_60_fu_4179_p3 <= 
        ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 when (icmp_ln78_8_fu_4083_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln78_61_fu_4187_p3 <= 
        ap_const_lv14_0 when (icmp_ln78_9_fu_4088_p2(0) = '1') else 
        select_ln78_60_fu_4179_p3;
    select_ln78_62_fu_4195_p3 <= 
        ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 when (and_ln60_2_reg_7488(0) = '1') else 
        select_ln78_61_fu_4187_p3;
    select_ln78_64_fu_4216_p3 <= 
        sB_L1_3_next_fu_3980_p2 when (icmp_ln78_10_fu_4093_p2(0) = '1') else 
        sB_L1_3_next_1_fu_4040_p2;
    select_ln78_65_fu_4224_p3 <= 
        sB_L1_3_next_2_fu_4078_p2 when (icmp_ln78_9_fu_4088_p2(0) = '1') else 
        sB_L1_3_next_4_fu_4210_p2;
    select_ln78_67_fu_4246_p3 <= 
        sA_L1_3_next_fu_3964_p2 when (icmp_ln78_10_fu_4093_p2(0) = '1') else 
        sA_L1_3_next_1_fu_4023_p2;
    select_ln78_68_fu_4254_p3 <= 
        sA_L1_3_next_2_fu_4062_p2 when (icmp_ln78_9_fu_4088_p2(0) = '1') else 
        sA_L1_3_next_4_fu_4240_p2;
    select_ln78_6_fu_3301_p3 <= 
        select_ln78_4_fu_3285_p3 when (or_ln78_fu_3244_p2(0) = '1') else 
        select_ln78_5_fu_3293_p3;
    select_ln78_70_fu_4276_p3 <= 
        valid_L1_3_next_155_reg_1014 when (icmp_ln78_10_fu_4093_p2(0) = '1') else 
        valid6_reg_7350;
    select_ln78_71_fu_4283_p3 <= 
        valid6_reg_7350 when (icmp_ln78_9_fu_4088_p2(0) = '1') else 
        vB_L1_3_next_1_fu_4270_p2;
    select_ln78_73_fu_4304_p3 <= 
        valid5_reg_7342 when (icmp_ln78_10_fu_4093_p2(0) = '1') else 
        vA_L1_3_next_359_reg_954;
    select_ln78_74_fu_4311_p3 <= 
        valid5_reg_7342 when (icmp_ln78_9_fu_4088_p2(0) = '1') else 
        vA_L1_3_next_2_fu_4298_p2;
    select_ln78_76_fu_4343_p3 <= 
        valid_L1_3_next_155_reg_1014 when (and_ln60_2_reg_7488(0) = '1') else 
        and_ln78_13_fu_4337_p2;
    select_ln78_78_fu_4529_p3 <= 
        ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 when (icmp_ln78_14_fu_4524_p2(0) = '1') else 
        match_7_dataarray_data_V_q0;
    select_ln78_79_fu_4542_p3 <= 
        match_7_dataarray_data_V_q0 when (icmp_ln78_13_fu_4519_p2(0) = '1') else 
        ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6;
    select_ln78_80_fu_4556_p3 <= 
        select_ln78_78_fu_4529_p3 when (or_ln78_9_fu_4537_p2(0) = '1') else 
        select_ln78_79_fu_4542_p3;
    select_ln78_82_fu_4578_p3 <= 
        match_6_dataarray_data_V_q0 when (icmp_ln78_14_fu_4524_p2(0) = '1') else 
        ap_phi_mux_p_Val2_2032_phi_fu_1434_p6;
    select_ln78_83_fu_4586_p3 <= 
        match_6_dataarray_data_V_q0 when (icmp_ln78_13_fu_4519_p2(0) = '1') else 
        ap_phi_mux_p_Val2_2032_phi_fu_1434_p6;
    select_ln78_84_fu_4594_p3 <= 
        select_ln78_82_fu_4578_p3 when (or_ln78_9_fu_4537_p2(0) = '1') else 
        select_ln78_83_fu_4586_p3;
    select_ln78_86_fu_4610_p3 <= 
        ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 when (icmp_ln78_12_fu_4514_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln78_87_fu_4618_p3 <= 
        ap_const_lv14_0 when (icmp_ln78_13_fu_4519_p2(0) = '1') else 
        select_ln78_86_fu_4610_p3;
    select_ln78_88_fu_4626_p3 <= 
        ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 when (and_ln60_3_reg_7535(0) = '1') else 
        select_ln78_87_fu_4618_p3;
    select_ln78_8_fu_3317_p3 <= 
        ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 when (icmp_ln78_fu_3221_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln78_90_fu_4647_p3 <= 
        sB_L1_4_next_fu_4411_p2 when (icmp_ln78_14_fu_4524_p2(0) = '1') else 
        sB_L1_4_next_1_fu_4471_p2;
    select_ln78_91_fu_4655_p3 <= 
        sB_L1_4_next_2_fu_4509_p2 when (icmp_ln78_13_fu_4519_p2(0) = '1') else 
        sB_L1_4_next_4_fu_4641_p2;
    select_ln78_93_fu_4677_p3 <= 
        sA_L1_4_next_fu_4395_p2 when (icmp_ln78_14_fu_4524_p2(0) = '1') else 
        sA_L1_4_next_1_fu_4454_p2;
    select_ln78_94_fu_4685_p3 <= 
        sA_L1_4_next_2_fu_4493_p2 when (icmp_ln78_13_fu_4519_p2(0) = '1') else 
        sA_L1_4_next_4_fu_4671_p2;
    select_ln78_96_fu_4707_p3 <= 
        valid_L1_4_next_154_reg_1029 when (icmp_ln78_14_fu_4524_p2(0) = '1') else 
        valid8_reg_7366;
    select_ln78_97_fu_4714_p3 <= 
        valid8_reg_7366 when (icmp_ln78_13_fu_4519_p2(0) = '1') else 
        vB_L1_4_next_1_fu_4701_p2;
    select_ln78_99_fu_4735_p3 <= 
        valid7_reg_7358 when (icmp_ln78_14_fu_4524_p2(0) = '1') else 
        vA_L1_4_next_358_reg_969;
    select_ln78_9_fu_3325_p3 <= 
        ap_const_lv14_0 when (icmp_ln78_1_fu_3226_p2(0) = '1') else 
        select_ln78_8_fu_3317_p3;
    select_ln78_fu_3236_p3 <= 
        ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 when (icmp_ln78_2_fu_3231_p2(0) = '1') else 
        match_1_dataarray_data_V_q0;
    select_ln824_1_fu_6967_p3 <= 
        bestmatch_next_01819_fu_210 when (or_ln824_fu_6954_p2(0) = '1') else 
        bestmatch_next_data_V_fu_6920_p7;
    select_ln824_2_fu_6975_p3 <= 
        p_0990_01516_i44_fu_218 when (or_ln824_fu_6954_p2(0) = '1') else 
        projseed_next_V_reg_7938_pp0_iter6_reg;
    select_ln824_fu_6959_p3 <= 
        best_delta_phi_V_fu_6941_p3 when (or_ln824_fu_6954_p2(0) = '1') else 
        absval_V_fu_6900_p3;
    select_ln887_1_fu_6989_p3 <= 
        select_ln824_1_fu_6967_p3 when (icmp_ln887_8_reg_8009(0) = '1') else 
        bestmatch_next_01819_fu_210;
    select_ln887_2_fu_6997_p3 <= 
        select_ln824_2_fu_6975_p3 when (icmp_ln887_8_reg_8009(0) = '1') else 
        p_0990_01516_i44_fu_218;
    select_ln887_fu_6982_p3 <= 
        select_ln824_fu_6959_p3 when (icmp_ln887_8_reg_8009(0) = '1') else 
        best_delta_phi_V_fu_6941_p3;
        sext_ln321_fu_6934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(LUT_matchcut_phi1_load_reg_8004),8));

        sext_ln68_fu_6803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_reg_7948),14));

        sext_ln891_fu_6875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_fu_6869_p2),10));

    shl_ln1503_1_fu_6827_p3 <= (add_ln1503_fu_6822_p2 & ap_const_lv3_0);
    shl_ln_fu_6815_p3 <= (tmp_11_reg_7968 & ap_const_lv3_0);
    stub_r_V_fu_6682_p4 <= allstub_dataarray_data_V_q0(35 downto 29);
    stubid_V_fu_6636_p1 <= cm_L3_next_data_V_fu_6462_p3(7 - 1 downto 0);
    sub_ln214_fu_6849_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(delta_phi_V_fu_6835_p2));
    t_V_fu_2141_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_t_V43_phi_fu_548_p6));
    tmpA_L1_1_data_V_fu_3309_p3 <= 
        select_ln78_6_fu_3301_p3 when (or_ln78_2_fu_3271_p2(0) = '1') else 
        ap_const_lv14_0;
    tmpA_L1_2_data_V_fu_3740_p3 <= 
        select_ln78_32_fu_3732_p3 when (or_ln78_5_fu_3702_p2(0) = '1') else 
        ap_const_lv14_0;
    tmpA_L1_3_data_V_fu_4171_p3 <= 
        select_ln78_58_fu_4163_p3 when (or_ln78_8_fu_4133_p2(0) = '1') else 
        ap_const_lv14_0;
    tmpA_L1_4_data_V_fu_4602_p3 <= 
        select_ln78_84_fu_4594_p3 when (or_ln78_11_fu_4564_p2(0) = '1') else 
        ap_const_lv14_0;
    tmpA_L2_1_data_V_fu_5241_p3 <= 
        cm_L1_1_next_data_V_fu_3340_p3 when (icmp_ln78_18_fu_5203_p2(0) = '1') else 
        cm_L1_1_data_V_2_fu_5233_p3;
    tmpA_L2_2_data_V_fu_5893_p3 <= 
        cm_L1_3_next_data_V_fu_4202_p3 when (icmp_ln78_22_fu_5855_p2(0) = '1') else 
        cm_L1_3_data_V_2_fu_5885_p3;
    tmpA_L3_data_V_fu_6431_p3 <= 
        cm_L2_1_next_data_V_reg_7742 when (ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6(0) = '1') else 
        cm_L2_1_data_V_2_fu_6423_p3;
    tmpB_L1_1_data_V_fu_3277_p3 <= 
        select_ln78_2_fu_3263_p3 when (or_ln78_2_fu_3271_p2(0) = '1') else 
        ap_const_lv14_0;
    tmpB_L1_2_data_V_fu_3708_p3 <= 
        select_ln78_28_fu_3694_p3 when (or_ln78_5_fu_3702_p2(0) = '1') else 
        ap_const_lv14_0;
    tmpB_L1_3_data_V_fu_4139_p3 <= 
        select_ln78_54_fu_4125_p3 when (or_ln78_8_fu_4133_p2(0) = '1') else 
        ap_const_lv14_0;
    tmpB_L1_4_data_V_fu_4570_p3 <= 
        select_ln78_80_fu_4556_p3 when (or_ln78_11_fu_4564_p2(0) = '1') else 
        ap_const_lv14_0;
    tmpB_L2_1_data_V_fu_5209_p3 <= 
        ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 when (icmp_ln78_18_fu_5203_p2(0) = '1') else 
        cm_L1_2_data_V_2_fu_5195_p3;
    tmpB_L2_2_data_V_fu_5861_p3 <= 
        ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 when (icmp_ln78_22_fu_5855_p2(0) = '1') else 
        cm_L1_4_data_V_2_fu_5847_p3;
    tmpB_L3_data_V_fu_6400_p3 <= 
        ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 when (ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6(0) = '1') else 
        cm_L2_2_data_V_2_fu_6393_p3;
    tmp_10_fu_6653_p3 <= (bx_V92_phi_reg_794_pp0_iter2_reg & stubid_V_fu_6636_p1);
    tmp_13_fu_7065_p3 <= (p_phi_reg_782_pp0_iter6_reg & add_ln214_fu_7059_p2);
    tmp_1_fu_6911_p4 <= proj_data_V_reg_7928_pp0_iter6_reg(59 downto 46);
    tmp_2_fu_6640_p3 <= (bx_V92_phi_reg_794_pp0_iter2_reg & projid_V_fu_6626_p4);
    tmp_3_fu_1935_p3 <= (ap_phi_mux_p_phi_phi_fu_786_p4 & select_ln554_fu_1829_p3);
    tmp_4_fu_1948_p3 <= (ap_phi_mux_p_phi_phi_fu_786_p4 & select_ln554_1_fu_1843_p3);
    tmp_5_fu_1961_p3 <= (ap_phi_mux_p_phi_phi_fu_786_p4 & select_ln554_2_fu_1857_p3);
    tmp_6_fu_1974_p3 <= (ap_phi_mux_p_phi_phi_fu_786_p4 & select_ln554_3_fu_1871_p3);
    tmp_7_fu_1987_p3 <= (ap_phi_mux_p_phi_phi_fu_786_p4 & select_ln554_4_fu_1885_p3);
    tmp_8_fu_2000_p3 <= (ap_phi_mux_p_phi_phi_fu_786_p4 & select_ln554_5_fu_1899_p3);
    tmp_9_fu_2013_p3 <= (ap_phi_mux_p_phi_phi_fu_786_p4 & select_ln554_6_fu_1913_p3);
    tmp_s_fu_2026_p3 <= (ap_phi_mux_p_phi_phi_fu_786_p4 & select_ln554_7_fu_1927_p3);
    trunc_ln209_fu_1754_p1 <= bx_V(1 - 1 downto 0);
    vA_L1_1_fu_3456_p3 <= 
        select_ln78_21_fu_3442_p3 when (or_ln78_fu_3244_p2(0) = '1') else 
        select_ln78_22_fu_3449_p3;
    vA_L1_1_next_2_fu_3436_p2 <= (vA_L1_1_next_361_reg_924 and icmp_ln78_fu_3221_p2);
    vA_L1_2_fu_3887_p3 <= 
        select_ln78_47_fu_3873_p3 when (or_ln78_3_fu_3675_p2(0) = '1') else 
        select_ln78_48_fu_3880_p3;
    vA_L1_2_next_2_fu_3867_p2 <= (vA_L1_2_next_360_reg_939 and icmp_ln78_4_fu_3652_p2);
    vA_L1_3_fu_4318_p3 <= 
        select_ln78_73_fu_4304_p3 when (or_ln78_6_fu_4106_p2(0) = '1') else 
        select_ln78_74_fu_4311_p3;
    vA_L1_3_next_2_fu_4298_p2 <= (vA_L1_3_next_359_reg_954 and icmp_ln78_8_fu_4083_p2);
    vA_L1_4_fu_4749_p3 <= 
        select_ln78_99_fu_4735_p3 when (or_ln78_9_fu_4537_p2(0) = '1') else 
        select_ln78_100_fu_4742_p3;
    vA_L1_4_next_2_fu_4729_p2 <= (vA_L1_4_next_358_reg_969 and icmp_ln78_12_fu_4514_p2);
    vA_L2_1_fu_5399_p3 <= 
        valid_L1_1_4_fu_3488_p3 when (icmp_ln78_18_fu_5203_p2(0) = '1') else 
        valid_L1_1_2_fu_5391_p3;
    vA_L2_2_fu_6051_p3 <= 
        valid_L1_3_4_fu_4350_p3 when (icmp_ln78_22_fu_5855_p2(0) = '1') else 
        valid_L1_3_2_fu_6043_p3;
    vA_L3_fu_6519_p3 <= 
        valid_L2_1_4_reg_7769 when (ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6(0) = '1') else 
        valid_L2_1_2_fu_6511_p3;
    vB_L1_1_fu_3428_p3 <= 
        select_ln78_18_fu_3414_p3 when (or_ln78_fu_3244_p2(0) = '1') else 
        select_ln78_19_fu_3421_p3;
    vB_L1_1_next_1_fu_3408_p2 <= (valid_L1_1_next_157_reg_984 and icmp_ln78_fu_3221_p2);
    vB_L1_2_fu_3859_p3 <= 
        select_ln78_44_fu_3845_p3 when (or_ln78_3_fu_3675_p2(0) = '1') else 
        select_ln78_45_fu_3852_p3;
    vB_L1_2_next_1_fu_3839_p2 <= (valid_L1_2_next_156_reg_999 and icmp_ln78_4_fu_3652_p2);
    vB_L1_3_fu_4290_p3 <= 
        select_ln78_70_fu_4276_p3 when (or_ln78_6_fu_4106_p2(0) = '1') else 
        select_ln78_71_fu_4283_p3;
    vB_L1_3_next_1_fu_4270_p2 <= (valid_L1_3_next_155_reg_1014 and icmp_ln78_8_fu_4083_p2);
    vB_L1_4_fu_4721_p3 <= 
        select_ln78_96_fu_4707_p3 when (or_ln78_9_fu_4537_p2(0) = '1') else 
        select_ln78_97_fu_4714_p3;
    vB_L1_4_next_1_fu_4701_p2 <= (valid_L1_4_next_154_reg_1029 and icmp_ln78_12_fu_4514_p2);
    vB_L2_1_fu_5369_p3 <= 
        ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 when (icmp_ln78_18_fu_5203_p2(0) = '1') else 
        valid_L1_2_2_fu_5361_p3;
    vB_L2_2_fu_6021_p3 <= 
        ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 when (icmp_ln78_22_fu_5855_p2(0) = '1') else 
        valid_L1_4_2_fu_6013_p3;
    vB_L3_fu_6490_p3 <= 
        ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 when (ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6(0) = '1') else 
        valid_L2_2_2_fu_6483_p3;
    valid1_fu_2153_p2 <= (icmp_ln895_reg_7206 and icmp_ln887_reg_7200);
    valid2_fu_2157_p2 <= (icmp_ln895_1_reg_7218 and icmp_ln887_1_reg_7212);
    valid3_fu_2161_p2 <= (icmp_ln895_2_reg_7230 and icmp_ln887_2_reg_7224);
    valid4_fu_2165_p2 <= (icmp_ln895_3_reg_7242 and icmp_ln887_3_reg_7236);
    valid5_fu_2169_p2 <= (icmp_ln895_4_reg_7254 and icmp_ln887_4_reg_7248);
    valid6_fu_2173_p2 <= (icmp_ln895_5_reg_7266 and icmp_ln887_5_reg_7260);
    valid7_fu_2177_p2 <= (icmp_ln895_6_reg_7278 and icmp_ln887_6_reg_7272);
    valid8_fu_2181_p2 <= (icmp_ln895_7_reg_7290 and icmp_ln887_7_reg_7284);
    valid_L1_1_1_fu_5383_p3 <= 
        valid_L1_1_4_fu_3488_p3 when (icmp_ln78_17_fu_5181_p2(0) = '1') else 
        valid_L1_1_fu_5377_p2;
    valid_L1_1_2_fu_5391_p3 <= 
        ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 when (and_ln60_4_fu_4961_p2(0) = '1') else 
        valid_L1_1_1_fu_5383_p3;
    valid_L1_1_4_fu_3488_p3 <= 
        vA_L1_1_next_361_reg_924 when (icmp_ln78_2_fu_3231_p2(0) = '1') else 
        select_ln78_24_fu_3481_p3;
    valid_L1_1_fu_5377_p2 <= (icmp_ln78_16_fu_5167_p2 and ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6);
    valid_L1_2_1_fu_5353_p3 <= 
        valid_L1_2_4_fu_3919_p3 when (icmp_ln78_17_fu_5181_p2(0) = '1') else 
        valid_L1_2_fu_5347_p2;
    valid_L1_2_2_fu_5361_p3 <= 
        valid_L1_2_4_fu_3919_p3 when (and_ln60_4_fu_4961_p2(0) = '1') else 
        valid_L1_2_1_fu_5353_p3;
    valid_L1_2_4_fu_3919_p3 <= 
        vA_L1_2_next_360_reg_939 when (icmp_ln78_6_fu_3662_p2(0) = '1') else 
        select_ln78_50_fu_3912_p3;
    valid_L1_2_fu_5347_p2 <= (icmp_ln78_16_fu_5167_p2 and ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6);
    valid_L1_3_1_fu_6035_p3 <= 
        valid_L1_3_4_fu_4350_p3 when (icmp_ln78_21_fu_5833_p2(0) = '1') else 
        valid_L1_3_fu_6029_p2;
    valid_L1_3_2_fu_6043_p3 <= 
        ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 when (and_ln60_5_fu_5613_p2(0) = '1') else 
        valid_L1_3_1_fu_6035_p3;
    valid_L1_3_4_fu_4350_p3 <= 
        vA_L1_3_next_359_reg_954 when (icmp_ln78_10_fu_4093_p2(0) = '1') else 
        select_ln78_76_fu_4343_p3;
    valid_L1_3_fu_6029_p2 <= (icmp_ln78_20_fu_5819_p2 and ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6);
    valid_L1_4_1_fu_6005_p3 <= 
        valid_L1_4_4_fu_4781_p3 when (icmp_ln78_21_fu_5833_p2(0) = '1') else 
        valid_L1_4_fu_5999_p2;
    valid_L1_4_2_fu_6013_p3 <= 
        valid_L1_4_4_fu_4781_p3 when (and_ln60_5_fu_5613_p2(0) = '1') else 
        valid_L1_4_1_fu_6005_p3;
    valid_L1_4_4_fu_4781_p3 <= 
        vA_L1_4_next_358_reg_969 when (icmp_ln78_14_fu_4524_p2(0) = '1') else 
        select_ln78_102_fu_4774_p3;
    valid_L1_4_fu_5999_p2 <= (icmp_ln78_20_fu_5819_p2 and ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6);
    valid_L2_1_1_fu_6504_p3 <= 
        valid_L2_1_4_reg_7769 when (icmp_ln78_25_fu_6374_p2(0) = '1') else 
        valid_L2_1_fu_6498_p2;
    valid_L2_1_2_fu_6511_p3 <= 
        ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 when (icmp_ln78_26_fu_6387_p2(0) = '1') else 
        valid_L2_1_1_fu_6504_p3;
    valid_L2_1_4_fu_5433_p3 <= 
        ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 when (icmp_ln78_18_fu_5203_p2(0) = '1') else 
        select_ln78_128_fu_5425_p3;
    valid_L2_1_fu_6498_p2 <= (icmp_ln78_24_fu_6360_p2 and ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6);
    valid_L2_2_1_fu_6476_p3 <= 
        valid_L2_2_4_reg_7828 when (icmp_ln78_25_fu_6374_p2(0) = '1') else 
        valid_L2_2_fu_6470_p2;
    valid_L2_2_2_fu_6483_p3 <= 
        valid_L2_2_4_reg_7828 when (icmp_ln78_26_fu_6387_p2(0) = '1') else 
        valid_L2_2_1_fu_6476_p3;
    valid_L2_2_4_fu_6085_p3 <= 
        ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 when (icmp_ln78_22_fu_5855_p2(0) = '1') else 
        select_ln78_154_fu_6077_p3;
    valid_L2_2_fu_6470_p2 <= (icmp_ln78_24_fu_6360_p2 and ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6);
    valid_L3_fu_6552_p3 <= 
        ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 when (ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6(0) = '1') else 
        select_ln78_174_fu_6544_p3;
    xor_ln107_1_fu_3620_p2 <= (icmp_ln107_1_fu_3614_p2 xor ap_const_lv1_1);
    xor_ln107_2_fu_4051_p2 <= (icmp_ln107_2_fu_4045_p2 xor ap_const_lv1_1);
    xor_ln107_3_fu_4482_p2 <= (icmp_ln107_3_fu_4476_p2 xor ap_const_lv1_1);
    xor_ln107_4_fu_5131_p2 <= (icmp_ln107_4_fu_5125_p2 xor ap_const_lv1_1);
    xor_ln107_5_fu_5783_p2 <= (icmp_ln107_5_fu_5777_p2 xor ap_const_lv1_1);
    xor_ln107_6_fu_6328_p2 <= (icmp_ln107_6_fu_6324_p2 xor ap_const_lv1_1);
    xor_ln107_fu_3189_p2 <= (icmp_ln107_fu_3183_p2 xor ap_const_lv1_1);
    xor_ln214_fu_7045_p2 <= (or_ln758_fu_6894_p2 xor ap_const_lv1_1);
    xor_ln54_10_fu_5441_p2 <= (ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 xor ap_const_lv1_1);
    xor_ln54_11_fu_5459_p2 <= (ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 xor ap_const_lv1_1);
    xor_ln54_12_fu_6116_p2 <= (ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 xor ap_const_lv1_1);
    xor_ln54_1_fu_2203_p2 <= (ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 xor ap_const_lv1_1);
    xor_ln54_2_fu_2405_p2 <= (ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 xor ap_const_lv1_1);
    xor_ln54_3_fu_2423_p2 <= (ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 xor ap_const_lv1_1);
    xor_ln54_4_fu_2625_p2 <= (ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 xor ap_const_lv1_1);
    xor_ln54_5_fu_2643_p2 <= (ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 xor ap_const_lv1_1);
    xor_ln54_6_fu_2845_p2 <= (ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 xor ap_const_lv1_1);
    xor_ln54_7_fu_2863_p2 <= (ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 xor ap_const_lv1_1);
    xor_ln54_8_fu_4789_p2 <= (ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 xor ap_const_lv1_1);
    xor_ln54_9_fu_4807_p2 <= (ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 xor ap_const_lv1_1);
    xor_ln54_fu_2185_p2 <= (ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 xor ap_const_lv1_1);
    xor_ln55_1_fu_2447_p2 <= (ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 xor ap_const_lv1_1);
    xor_ln55_2_fu_2667_p2 <= (ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 xor ap_const_lv1_1);
    xor_ln55_3_fu_2887_p2 <= (ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 xor ap_const_lv1_1);
    xor_ln55_4_fu_4831_p2 <= (ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 xor ap_const_lv1_1);
    xor_ln55_5_fu_5483_p2 <= (ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 xor ap_const_lv1_1);
    xor_ln55_6_fu_6133_p2 <= (ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 xor ap_const_lv1_1);
    xor_ln55_fu_2227_p2 <= (ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 xor ap_const_lv1_1);
    xor_ln59_10_fu_5501_p2 <= (ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 xor ap_const_lv1_1);
    xor_ln59_11_fu_5507_p2 <= (ap_phi_mux_inread_assign_570_phi_fu_1308_p6 xor ap_const_lv1_1);
    xor_ln59_12_fu_6188_p2 <= (or_ln59_6_fu_6150_p2 xor ap_const_lv1_1);
    xor_ln59_1_fu_2251_p2 <= (ap_phi_mux_inread_assign69_phi_fu_812_p6 xor ap_const_lv1_1);
    xor_ln59_2_fu_2465_p2 <= (ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 xor ap_const_lv1_1);
    xor_ln59_3_fu_2471_p2 <= (ap_phi_mux_inread_assign_168_phi_fu_826_p6 xor ap_const_lv1_1);
    xor_ln59_4_fu_2685_p2 <= (ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 xor ap_const_lv1_1);
    xor_ln59_5_fu_2691_p2 <= (ap_phi_mux_inread_assign_267_phi_fu_840_p6 xor ap_const_lv1_1);
    xor_ln59_6_fu_2905_p2 <= (ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 xor ap_const_lv1_1);
    xor_ln59_7_fu_2911_p2 <= (ap_phi_mux_inread_assign_366_phi_fu_854_p6 xor ap_const_lv1_1);
    xor_ln59_8_fu_4849_p2 <= (ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 xor ap_const_lv1_1);
    xor_ln59_9_fu_4855_p2 <= (ap_phi_mux_inread_assign_445_phi_fu_1322_p6 xor ap_const_lv1_1);
    xor_ln59_fu_2245_p2 <= (ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 xor ap_const_lv1_1);
    xor_ln60_1_fu_2489_p2 <= (ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 xor ap_const_lv1_1);
    xor_ln60_2_fu_2709_p2 <= (ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 xor ap_const_lv1_1);
    xor_ln60_3_fu_2929_p2 <= (ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 xor ap_const_lv1_1);
    xor_ln60_4_fu_4873_p2 <= (ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 xor ap_const_lv1_1);
    xor_ln60_5_fu_5525_p2 <= (ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 xor ap_const_lv1_1);
    xor_ln60_fu_2269_p2 <= (ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 xor ap_const_lv1_1);
    xor_ln61_1_fu_2525_p2 <= (or_ln61_3_fu_2501_p2 xor ap_const_lv1_1);
    xor_ln61_2_fu_2745_p2 <= (or_ln61_6_fu_2721_p2 xor ap_const_lv1_1);
    xor_ln61_3_fu_2965_p2 <= (or_ln61_9_fu_2941_p2 xor ap_const_lv1_1);
    xor_ln61_4_fu_4909_p2 <= (or_ln61_12_fu_4885_p2 xor ap_const_lv1_1);
    xor_ln61_5_fu_5561_p2 <= (or_ln61_15_fu_5537_p2 xor ap_const_lv1_1);
    xor_ln61_6_fu_6168_p2 <= (or_ln61_18_fu_6164_p2 xor ap_const_lv1_1);
    xor_ln61_fu_2305_p2 <= (or_ln61_fu_2281_p2 xor ap_const_lv1_1);
    xor_ln835_fu_7008_p2 <= (ap_const_lv1_1 xor and_ln835_fu_7004_p2);
    xor_ln87_1_fu_3522_p2 <= (icmp_ln87_1_fu_3516_p2 xor ap_const_lv1_1);
    xor_ln87_2_fu_3953_p2 <= (icmp_ln87_2_fu_3947_p2 xor ap_const_lv1_1);
    xor_ln87_3_fu_4384_p2 <= (icmp_ln87_3_fu_4378_p2 xor ap_const_lv1_1);
    xor_ln87_4_fu_5015_p2 <= (icmp_ln87_4_fu_5009_p2 xor ap_const_lv1_1);
    xor_ln87_5_fu_5667_p2 <= (icmp_ln87_5_fu_5661_p2 xor ap_const_lv1_1);
    xor_ln87_6_fu_6231_p2 <= (icmp_ln87_6_fu_6226_p2 xor ap_const_lv1_1);
    xor_ln87_fu_3091_p2 <= (icmp_ln87_fu_3085_p2 xor ap_const_lv1_1);
    xor_ln88_1_fu_2609_p2 <= (ap_const_lv1_1 xor and_ln88_2_fu_2605_p2);
    xor_ln88_2_fu_2829_p2 <= (ap_const_lv1_1 xor and_ln88_4_fu_2825_p2);
    xor_ln88_3_fu_3049_p2 <= (ap_const_lv1_1 xor and_ln88_6_fu_3045_p2);
    xor_ln88_4_fu_5039_p2 <= (valid_L1_1_4_fu_3488_p3 xor ap_const_lv1_1);
    xor_ln88_5_fu_5691_p2 <= (valid_L1_3_4_fu_4350_p3 xor ap_const_lv1_1);
    xor_ln88_6_fu_6253_p2 <= (valid_L2_1_4_reg_7769 xor ap_const_lv1_1);
    xor_ln88_fu_2389_p2 <= (ap_const_lv1_1 xor and_ln88_fu_2385_p2);
    xor_ln97_10_fu_4443_p2 <= (icmp_ln97_3_fu_4437_p2 xor ap_const_lv1_1);
    xor_ln97_11_fu_5083_p2 <= (icmp_ln97_4_fu_5077_p2 xor ap_const_lv1_1);
    xor_ln97_12_fu_5735_p2 <= (icmp_ln97_5_fu_5729_p2 xor ap_const_lv1_1);
    xor_ln97_13_fu_6285_p2 <= (icmp_ln97_6_fu_6280_p2 xor ap_const_lv1_1);
    xor_ln97_1_fu_2619_p2 <= (ap_const_lv1_1 xor and_ln97_2_fu_2615_p2);
    xor_ln97_2_fu_2839_p2 <= (ap_const_lv1_1 xor and_ln97_4_fu_2835_p2);
    xor_ln97_3_fu_3059_p2 <= (ap_const_lv1_1 xor and_ln97_6_fu_3055_p2);
    xor_ln97_4_fu_5089_p2 <= (valid_L1_2_4_fu_3919_p3 xor ap_const_lv1_1);
    xor_ln97_5_fu_5741_p2 <= (valid_L1_4_4_fu_4781_p3 xor ap_const_lv1_1);
    xor_ln97_6_fu_6291_p2 <= (valid_L2_2_4_reg_7828 xor ap_const_lv1_1);
    xor_ln97_7_fu_3150_p2 <= (icmp_ln97_fu_3144_p2 xor ap_const_lv1_1);
    xor_ln97_8_fu_3581_p2 <= (icmp_ln97_1_fu_3575_p2 xor ap_const_lv1_1);
    xor_ln97_9_fu_4012_p2 <= (icmp_ln97_2_fu_4006_p2 xor ap_const_lv1_1);
    xor_ln97_fu_2399_p2 <= (ap_const_lv1_1 xor and_ln97_fu_2395_p2);
    zext_ln214_fu_7041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln758_fu_6894_p2),7));
    zext_ln215_fu_6865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_matchcut_z2_q0),9));
    zext_ln321_1_fu_7073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_7065_p3),64));
    zext_ln321_fu_6937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln321_fu_6934_p1),17));
    zext_ln544_fu_6797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(projseed_next_V_fu_6692_p4),64));
    zext_ln57_1_fu_1956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1948_p3),64));
    zext_ln57_2_fu_1969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1961_p3),64));
    zext_ln57_3_fu_1982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1974_p3),64));
    zext_ln57_4_fu_1995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1987_p3),64));
    zext_ln57_5_fu_2008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_2000_p3),64));
    zext_ln57_6_fu_2021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_2013_p3),64));
    zext_ln57_7_fu_2034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_2026_p3),64));
    zext_ln57_8_fu_6648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_6640_p3),64));
    zext_ln57_9_fu_6661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_6653_p3),64));
    zext_ln57_fu_1943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1935_p3),64));
    zext_ln887_fu_6855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_matchcut_z2_q0),10));
end behav;
