$date
	Fri Aug 15 11:30:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$var reg 11 % stream [10:0] $end
$var integer 32 & detects [31:0] $end
$var integer 32 ' i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var parameter 2 ( S0 $end
$var parameter 2 ) S1 $end
$var parameter 2 * S11 $end
$var parameter 2 + S110 $end
$var reg 2 , next_state [1:0] $end
$var reg 2 - state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$scope task send $end
$var reg 1 . b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 +
b10 *
b1 )
b0 (
$end
#0
$dumpvars
x.
bx -
b0 ,
bx '
bx &
bx %
1$
0#
0"
x!
$end
#5000
0!
b0 -
1"
#10000
0"
#15000
1"
#20000
0"
#25000
1.
b0 '
b0 &
b10111011011 %
0$
1"
#30000
b1 ,
1#
0"
#35000
b10 ,
b1 -
b1 '
1"
#40000
0"
#45000
b10 -
0.
b10 '
1"
#50000
b11 ,
0#
0"
#55000
b0 ,
b11 -
1.
b11 '
1"
#60000
b1 ,
1#
0"
#65000
b10 ,
b1 -
1!
b100 '
1"
#70000
0"
#75000
b10 -
0!
0.
b101 '
b1 &
1"
#80000
b11 ,
0#
0"
#85000
b0 ,
b11 -
1.
b110 '
1"
#90000
b1 ,
1#
0"
#95000
b10 ,
b1 -
1!
b111 '
1"
#100000
0"
#105000
b10 -
0!
b1000 '
b10 &
1"
#110000
0"
#115000
0.
b1001 '
1"
#120000
b11 ,
0#
0"
#125000
b0 ,
b11 -
1.
b1010 '
1"
#130000
b1 ,
1#
0"
#135000
b10 ,
b1 -
1!
0.
b1011 '
1"
#140000
b0 ,
0#
0"
#145000
b0 -
0!
1.
b11 &
1"
#150000
b1 ,
1#
0"
#155000
b10 ,
b1 -
1"
#160000
0"
#165000
b10 -
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
0.
1"
#210000
b11 ,
0#
0"
#215000
b0 ,
b11 -
1.
1"
#220000
b1 ,
1#
0"
#225000
b10 ,
b1 -
1!
1"
#230000
0"
#235000
b10 -
0!
b100 &
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
