---
title: A4412 Datasheet 2015_05_20s
linkTitle: A4412 Datasheet 2015_05_20s
weight: 6
---

<!DOCTYPE html><html>
<head>
<title></title>
<style type="text/css">
<!--
.xflip {
    -moz-transform: scaleX(-1);
    -webkit-transform: scaleX(-1);
    -o-transform: scaleX(-1);
    transform: scaleX(-1);
    filter: fliph;
}
.yflip {
    -moz-transform: scaleY(-1);
    -webkit-transform: scaleY(-1);
    -o-transform: scaleY(-1);
    transform: scaleY(-1);
    filter: flipv;
}
.xyflip {
    -moz-transform: scaleX(-1) scaleY(-1);
    -webkit-transform: scaleX(-1) scaleY(-1);
    -o-transform: scaleX(-1) scaleY(-1);
    transform: scaleX(-1) scaleY(-1);
    filter: fliph + flipv;
}
-->
</style>
</head>
<body>
<a name=1></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-1_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-1_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-1_3.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-1_4.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-1_5.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-1_6.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-1_7.jpg"/><br/>
<b>&#160;</b><br/>
<b>&#160;</b><br/>
<b>A4412</b><br/>
&#160;<br/>
<i><b>Buck or Buck/Boost Pre-Regulator&#160;with a Synchronous Buck,</b></i><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width&#160;Watchdog Timer,&#160;and SPI</b></i><br/>
<b>FEATURES&#160;AND&#160;BENEFITS&#160;</b><br/>
<b>DESCRIPTION&#160;</b><br/>
&#160;&#160;A2-SILTM&#160;Product&#160;–&#160;device features for&#160;<br/>
The A4412 is power maanagement IC that uses a buck or&#160;<br/>
safety&#160;critical systems&#160;<br/>
buck/boost pre-regulator to efficiently&#160;convert&#160;automotive battery&#160;<br/>
&#160;Automotive AEC-Q100 qualified&#160;<br/>
voltages into a&#160;tightly&#160;regulated intermediate voltage&#160;complete&#160;with&#160;<br/>
&#160;Wide input voltage&#160;range, 3.8V<br/>
control, diagnostics and&#160;protections. &#160;The output of the pre-<br/>
IN&#160;to 40VIN&#160;operating range,&#160;<br/>
50V<br/>
regulator&#160;supplies a 5V/100mA protected linear regulator, a&#160;<br/>
IN&#160;maximum&#160;<br/>
&#160;Buck or buck/boost pre-regulator&#160;(VREG)&#160;<br/>
3.3V/90m<br/>
mA linear regulator, a 5V/200mA linear regulator, a&#160;<br/>
&#160;Adjustable&#160;1.3V&#160;to&#160;3.3V, 400mA&#160;synchronous&#160;buck.&#160;<br/>
5V/55mA&#160;linear&#160;regulator, a 5V/30mA&#160;linear regulator and an&#160;<br/>
&#160;Four internal linear regulators&#160;with fold back&#160;short circuit&#160;<br/>
adjustable&#160;400mA synchronous buck&#160;regulator. &#160;Designed to&#160;<br/>
protection, 3.3V (3V3) and three&#160;5V (V5CAN,&#160;V5A and V5B)&#160;<br/>
supply&#160;CAN transceiver,, sensor and&#160;microprocessor&#160;power&#160;<br/>
&#160;One&#160;internal 5V linear regulator&#160;(V5P) with&#160;fold&#160;back short&#160;<br/>
supplies in high&#160;temperature&#160;environments the A4412&#160;is ideal for&#160;<br/>
circcuit and short-to-battery&#160;protection&#160;<br/>
under hood applications.&#160;<br/>
&#160;Power-on reset&#160;signal indicating&#160;a fault on&#160;the&#160;synchronous&#160;<br/>
&#160;<br/>
buck, 3V3 or V5A&#160;regulator outputs (NPOR)&#160;<br/>
Enable inputs to the A4412 include a logic level (ENB) and a high-<br/>
<br/>
voltage (ENBAT). &#160;The&#160;A4412 also provides flexibility&#160;with&#160;disable&#160;<br/>
&#160;Window watchdog&#160;timer&#160;with&#160;fail&#160;safe features&#160;<br/>
function&#160;of the individual 5V rails through a serial peripheral&#160;<br/>
&#160;Dual&#160;band gaps&#160;for increased safety&#160;coverage&#160;and fault&#160;<br/>
interface&#160;(SPI).&#160;<br/>
detection, BGVREF, BGFAULT&#160;<br/>
&#160;<br/>
&#160;Control&#160;and&#160;diagnostic reporting&#160;through a serial peripheral&#160;<br/>
Diagnosticc outputs from&#160;the A4412 include&#160;a&#160;power-on-reset&#160;<br/>
interface (SPI)&#160;<br/>
output (NP<br/>
POR), an ENBAT&#160;status output, and a fault&#160;flag output to&#160;<br/>
&#160;Logic enable input&#160;(ENB) for microprocessor control&#160;<br/>
alert the&#160;microprocessor&#160;that a fault has occurred. The&#160;<br/>
&#160;Igniition&#160;enable input (ENBAT)&#160;with status indicator output&#160;<br/>
microprocessor can read&#160;fault&#160;status through&#160;SPI. Dual band gaps,&#160;<br/>
&#160;Frequency&#160;dithering and controlled slew&#160;rate helps reduce&#160;<br/>
one for regulation and oone for fault checking, improve&#160;safety&#160;<br/>
EMI/EMC&#160;<br/>
coverage&#160;and fault detection of&#160;the A4412.&#160;<br/>
&#160;OV&#160;<br/>
and UV protection for all output rails&#160;<br/>
&#160;<br/>
&#160;Pin-to-pin and&#160;pin-to-ground tolerant at every&#160;pin&#160;<br/>
The A4412 contains a&#160;Window&#160;Watchdog timer&#160;with&#160;a detect&#160;<br/>
&#160;<br/>
period of&#160;22ms. The&#160;watchdog timer&#160;is&#160;activated once&#160;it receives&#160;<br/>
<b>APPLICATIONS&#160;</b><br/>
valid 2mssec pulses from&#160;the processor. The watchdog can be put&#160;<br/>
&#160;EPS&#160;modules&#160;<br/>
&#160;&#160;CAN power supplies&#160;<br/>
into flash&#160;mode&#160;or be resset via secure&#160;SPI commands.&#160;<br/>
&#160;Automotive power&#160;trains&#160;<br/>
&#160;&#160;High temperature applications&#160;<br/>
&#160;<br/>Protection&#160;features include&#160;under and&#160;over voltage on all output&#160;<br/>
<b>PACKAGE (NOT&#160;TO&#160;SCALE)&#160;</b>38-pin&#160;eTSSOP (LV)<b>&#160;</b><br/>
rails. &#160;In&#160;case of&#160;a shorted output, all linear regulators&#160;feature fold&#160;<br/>back over&#160;current protection. In addition, the V5P output is&#160;<br/>protected&#160;from a&#160;short-to-battery&#160;event. Both switching regulators&#160;<br/>include pulse-by-pulse&#160;current&#160;limit, hiccup mode short circuit&#160;<br/>protection, LX&#160;short circuit protection,&#160;missing asynchronous diode&#160;<br/>
<b>&#160;</b><br/>
protection&#160;(VREG&#160;only)&#160;and thermal shutdown.&#160;<br/>
&#160;<br/>
&#160;<br/>The A4412 is supplied in&#160;a low&#160;profile&#160;(1.2mm&#160;maximum height)&#160;<br/>38-lead eTSSOP packagge (suffix “LV”)&#160;with&#160;exposed&#160;power&#160;pad.&#160;<br/>
3.3V&#160;Linear&#160;<br/>
5.0V&#160;Linear&#160;<br/>
5.0V&#160;Linear&#160;<br/>
Enable and&#160;<br/>
5.35V<br/>
Adjustable<br/>
Charge<br/>
Regulator&#160;with&#160;&#160;Regulator&#160;&#160;with&#160;&#160;Regulator&#160;with&#160;<br/>
Start Up&#160;<br/>
(VREG)<br/>
1.305V&#160;to&#160;3.3V<br/>
Pump<br/>
Foldback&#160;<br/>
Foldback&#160;<br/>
Foldback&#160;<br/>
Timing<br/>
Buck-Boost<br/>
Sync. Buck&#160;<br/>
Pre-regulator<br/>
Regulator<br/>
Protection<br/>
Protection<br/>
Protection<br/>
5.0V&#160;Linear&#160;<br/>
5.0V Protected&#160;Linear&#160;<br/>
Serial&#160;<br/>
OV/UV&#160;Detect&#160;<br/>
Clock&#160;Edge&#160;<br/>
Dual&#160;<br/>
Regulator with&#160;<br/>
Regulator&#160;with&#160;<br/>
TSD<br/>
Interface<br/>
with&#160;BIST<br/>
Window&#160;<br/>
Bandgaps<br/>
Foldback&#160;<br/>
Foldback&#160;and&#160;Short&#160;to&#160;<br/>
(SPI)<br/>
&amp; NPOR<br/>
Watchdog&#160;<br/>
Protection<br/>
VBAT&#160;Protection<br/>
&#160;<br/>
&#160;<br/>
<b>A4412&#160;SIMPLIFIED BLOCK&#160;DIAGRAM&#160;</b><br/>
&#160;<br/>
Preliminary Data Sheet&#160;<br/>
May 20th, 2015<br/>
Subject to Change Without&#160;Notice&#160;<br/>
&#160;<br/>
<hr/>
<a name=2></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-2_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-2_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-2_3.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-2_4.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>SELECTION GUIDE&#160;</b><br/>
<b>Part Number&#160;</b><br/>
<b>Temp. Range&#160;</b><br/>
<b>Package&#160;</b><br/>
<b>Packing&#160;</b><br/>
<b>Lead&#160;Frame &#160;</b><br/>
A4412KLVTR-T&#160;<br/>
–40 to 150°C&#160;38-pin eTSSOP&#160;w/&#160;thermal pad&#160;<br/>
TBD pieces&#160;per 7-in reel&#160;<br/>
100% Matte Tin&#160;<br/>
*Contact Allegro for&#160;additional packing&#160;options&#160;<br/>&#160;<br/><b>ABSOLUTE MAXIMUM&#160;RATINGS*</b>&#160;&#160;<br/>
<b>Characteristic</b>&#160;<br/>
<b>Symbol</b>&#160;<br/>
<b>Notes</b><br/>
<b>Rating</b>&#160;<br/>
<b>Units</b>&#160;<br/>
VIN&#160;<br/>
VVIN&#160;<br/>
&#160;<br/>
−0.3 to&#160;50&#160;<br/>
V&#160;<br/>
With&#160;current limiting&#160;resistor**&#160;<br/>
−13 to&#160;50&#160;<br/>
VENBAT&#160;<br/>
V&#160;<br/>
ENBAT&#160;<br/>
&#160;<br/>
−0.3 to&#160;8&#160;<br/>
IENBAT&#160;<br/>
&#160;<br/>
±75&#160;<br/>
mA&#160;<br/>
&#160;<br/>
−0.3 to&#160;VVIN+0.3&#160;<br/>
LX1&#160;<br/>
&#160;<br/>
t &lt; 250ns&#160;<br/>
−1.5&#160;<br/>
V&#160;<br/>
t &lt; 50ns&#160;<br/>
VVIN+3V&#160;<br/>
VCP, CP1, CP2&#160;<br/>
&#160;<br/>
&#160;<br/>
−0.3 to&#160;60&#160;<br/>
V&#160;<br/>
−1.0 to&#160;50*&#160;<br/>
V5P&#160;<br/>
VV5P&#160;<br/>
&#160;<br/>
V&#160;<br/>
*Independent of&#160;VVIN&#160;<br/>
All&#160;other pins&#160;<br/>
&#160;<br/>
&#160;<br/>
−0.3 to&#160;7&#160;<br/>
V&#160;<br/>
Ambient Temperature&#160;<br/>
TA&#160;Limited by&#160;power dissipation&#160;<br/>
−40 to&#160;140&#160;<br/>
ºC&#160;<br/>
Junction Temperature&#160;<br/>
TJ&#160;<br/>
&#160;<br/>
−40 to&#160;165&#160;<br/>
ºC&#160;<br/>
Storage Temperature&#160;Range&#160;<br/>
TS&#160;<br/>
&#160;<br/>
−40 to&#160;150&#160;<br/>
ºC&#160;<br/>
* Stresses beyond&#160;those listed in&#160;this table&#160;may&#160;cause permanent damage&#160;to&#160;the device.&#160;The absolute&#160;maximum ratings&#160;are stress&#160;<br/>ratings only, and functional operation of the device at these or&#160;any other conditions beyond&#160;those indicated in the Electrical&#160;<br/>Characteristics table is not implied. Exposure to&#160;absolute-maximum-rated conditions for exxtended periods&#160;may&#160;affect device&#160;<br/>reliability&#160;<br/>&#160;<br/>** The higher ENBAT&#160;ratings (-13V and 50V)&#160;are measured&#160;at&#160;node “A” in the following circuit configuration:&#160;<br/>&#160;<br/>
Node&#160;<br/>
“A<br/>
A”<br/>
≥450Ω&#160;<br/>
ENBAT<br/>
VENBAT<br/>
<b>4412</b><br/>
GND<br/>
&#160;<br/>
&#160;<br/><b>THERMAL CHARACTERISTICS&#160;</b><br/>
<b>Characteristic&#160;</b>&#160;<br/>
<b>Symbol&#160;</b>&#160;<br/>
<b>Test Conditions*</b>&#160;<br/>
<b>Value&#160;</b><br/>
<b>Units&#160;</b>&#160;<br/>
Junction to ambient thermal&#160;<br/>
Rθ<br/>
eTSSOP-38&#160;(LV) package&#160;<br/>
30&#160;<br/>
ºC/W&#160;&#160;<br/>
resistance &#160;<br/>
JA&#160;&#160;<br/>
*Additional thermal information available on&#160;the&#160;Allegro website&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
2<br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=3></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-3_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-3_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-3_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>FUNCTIONAL&#160;BLOCK DIAGRAM&#160;</b><br/>
P<br/>
1<br/>
2<br/>
<b>Bias&#160;LDO</b><br/>
VC<br/>
CP<br/>
CP<br/>
SU/SD<br/>
VCP<br/>
<b>BUCK-BOOST&#160;PRE-REGULATOR</b><br/>
VIN<br/>
LDO<br/>
VIN<br/>
VCC<br/>
VIN<br/>
BG<br/>
I<br/>
VRE&#160;F<br/>
SLE&#160;W<br/>
Charge<br/>
VIN<br/>
VCP<br/>
OK<br/>
VREG<br/>
Pump<br/>
CLK1MHz<br/>
VINOK<br/>
<b>B</b><br/>
BG<br/>
<b>UCK-BOOST</b><br/>
BG<br/>
VCP&#160;OV/UV&#160;<br/>
VRE&#160;F<br/>
BG<br/>
FA&#160;ULT<br/>
VCP&#160;OV<br/>
<b>Control</b><br/>
FA&#160;ULT<br/>
Detect<br/>
VREG&#160;ON<br/>
VCC<br/>
LDO<br/>
VDD<br/>
VCP&#160;UV<br/>
LX1<br/>
MPOR<br/>
COMP1 &amp;&#160;SS1&#160;Reset<br/>
<b>Charge&#160;Pump</b><br/>
LX1<br/>
<b>Oscillator</b><br/>
VCP UV<br/>
STOP&#160;PWM<br/>
LG<br/>
BG1_UV<br/>
CLK @&#160;&#160;fosc<br/>
1<br/>
COMP1<br/>
COMP1<br/>
VDD<br/>
VDD<br/>
BG1<br/>
Oscillator&#160;<br/>
CLK&#160;@&#160;fosc<br/>
FB<br/>
SS<br/>
BG<br/>
and&#160;<br/>
VRE&#160;F<br/>
CLK<br/>
Clocks<br/>
1MHz<br/>
BG<br/>
VSS1RST<br/>
SS1<br/>
DITH_DIS<br/>
FA&#160;ULT<br/>
WDOSC<br/>
BG2<br/>
BG2_UV<br/>
VREG<br/>
VREG<br/>
<b>BUCK REGULATOR</b><br/>
<b>ENABLE&#160;and&#160;START&#160;UP&#160;TIMING</b><br/>
VREG<br/>
ENBAT<br/>
DE-<br/>
FALLING<br/>
GLITCH<br/>
DELAY<br/>
650KΩ<br/>
SU/SD<br/>
LX2<br/>
tdFILT<br/>
tdLD&#160;O,OFF<br/>
VSS2RST<br/>
↑&#160;3.3VTYP<br/>
ENBATS<br/>
ON/OFF<br/>
↓&#160;2.6V<br/>
CLK&#160;@&#160;fosc<br/>
TY&#160;P<br/>
<b>SYNC.</b><br/>
<b>BUCK</b><br/>
BUCK_ON<br/>
<b>Controller</b><br/>
OV<br/>
ENB_EN<br/>
BG<br/>
(w/&#160;Hiccup&#160;Mode)<br/>
VRE&#160;F<br/>
FB<br/>
MPOR<br/>
MPOR<br/>
COMP2&#160;&amp;&#160;SS2&#160;Res<br/>
C<br/>
set<br/>
OMP2<br/>
ENB<br/>
BUCK_ON<br/>
Regulator&#160;<br/>
3V3_ON<br/>
SS2<br/>
60KΩ<br/>
SU/SD<br/>
Sequencer<br/>
LDOs_ON<br/>
<b>V5P&#160;Regulator</b><br/>
TSD<br/>
TSD<br/>
<b>OV/UV&#160;Detect</b><br/>
V5PDISC<br/>
Short&#160;to&#160;<br/>
VCORE_OK<br/>
FOLDBACK<br/>
VBAT&#160;<br/>
VC<br/>
CP<br/>
Protection<br/>
OV/UV&#160;<br/>
TSD<br/>
<b>MASTER&#160;IC&#160;POR&#160;</b><br/>
DETECT &amp;&#160;<br/>
VREG<br/>
NPOR<br/>
<b>(MPOR)</b><br/>
DELAYS<br/>
DE-<br/>
3V3<br/>
BG<br/>
5V&#160;Linear&#160;<br/>
VRE&#160;F<br/>
V5P<br/>
GLITCH<br/>
FB<br/>
BG1_UV<br/>
V5P_D<br/>
Regula<br/>
DIS<br/>
tor<br/>
td<br/>
BG2_UV<br/>
FI&#160;LT<br/>
V5A<br/>
VCC_UV&#160;LDOs_ON<br/>
RST<br/>
ON/OFF<br/>
VCP_UV<br/>
MPOR<br/>
CLK1MHz<br/>
*VREG_OV<br/>
<b>V5A Regulator</b><br/>
MASTER<br/>
REF<br/>
BGFAULT<br/>
*VCP_OV<br/>
MPOR<br/>
IC&#160;POR<br/>
FOLDBACK<br/>
VCC<br/>
*D1<br/>
VCP<br/>
(MPOR)<br/>
MISS&#160;ING<br/>
VCP<br/>
*FB_OV<br/>
DE-<br/>
VREG<br/>
FFn<br/>
VREG<br/>
*ILIM,LX2<br/>
GLITCH<br/>
BG<br/>
5V&#160;Linear&#160;<br/>
V5B<br/>
VSS1<br/>
VRE&#160;F<br/>
V5A<br/>
td<br/>
SS&#160;OK<br/>
RST<br/>
FI&#160;LT<br/>
Regulator<br/>
V5CAN<br/>
VSS2<br/>
V5A_DIS<br/>
RST<br/>
V5P<br/>
TSD<br/>
BUCK_ON<br/>
DIAG<br/>
*&#160;<br/>
V5P<br/>
indicates&#160;a&#160;latched&#160;fault<br/>
<b>V5B Regulator</b><br/>
DIS&#160;C<br/>
*D1MISSING<br/>
VDD<br/>
FOLDBACK<br/>
*ILIM,LX1<br/>
VCP<br/>
WD_F<br/>
<b>SPI</b><br/>
VREG<br/>
VREG_UV<br/>
5V&#160;Linear&#160;<br/>
V5A_DIS<br/>
BGVREF<br/>
V5A_UV<br/>
V5B<br/>
Regulator<br/>
V5B_DIS<br/>
V5B_DIS<br/>
V5B_UV<br/>
<b>WINDOW&#160;WATCHDOG</b><br/>
V5P_DIS<br/>
LDOs_ON<br/>
V5P_UV<br/>
V5CAN_DIS<br/>
VDD<br/>
V5CAN_UV<br/>
DITH_DIS<br/>
<b>V5CAN&#160;Regulator</b><br/>
3V3_UV<br/>
WD_STATE<br/>
MAX_TIMER<br/>
FB_UV<br/>
FOLDBACK<br/>
MAX_TIMER<br/>
MIN_TIMER<br/>
VCP<br/>
MIN_TIMER<br/>
VALID_COUNT<br/>
VREG_OV<br/>
WD_IN<br/>
WD&#160;Monitor<br/>
VALID_COUNT<br/>
WD_FLASH<br/>
V5A_OV<br/>
VREG<br/>
5V&#160;Linear&#160;<br/>
WD_FLASH<br/>
WD_RESTART<br/>
V5B_OV<br/>
BGVREF<br/>
V5CAN<br/>
V5P_OV<br/>
Regulator<br/>
nERROR<br/>
WD_RESTART<br/>
WD_F<br/>
V5CAN_DIS<br/>
V5CAN_OV<br/>
LDOs_ON<br/>
V5CAN_DIS<br/>
VCC_UV<br/>
3V3_OV<br/>
WD<br/>
<b>3V3&#160;Regulator</b><br/>
OS&#160;C<br/>
VCC_OV<br/>
FB_OV<br/>
FOLDBACK<br/>
POE<br/>
ENB_EN<br/>
VCP_UV<br/>
VREG_OCP<br/>
VCP<br/>
WD_F<br/>
*VCP_OV<br/>
V5A_OCP<br/>
*D1MISSING<br/>
VREG<br/>
VCORE_OK<br/>
V5B_OCP<br/>
*ILIM,LX1<br/>
V5P_OCP<br/>
BG<br/>
3.3V&#160;Linear&#160;<br/>
VRE&#160;F<br/>
*I<br/>
3V3<br/>
LIM,LX2<br/>
V5CAN_OCP<br/>
Regulator<br/>
3V3_ON<br/>
STRn<br/>
3V3_OCP<br/>
SDI<br/>
FB_OCP<br/>
SDO<br/>
TSD<br/>
SCK<br/>
ENBATS<br/>
D<br/>
D<br/>
ND<br/>
N<br/>
N<br/>
DG<br/>
AG<br/>
PG<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
3<br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=4></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-4_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-4_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-4_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>TYPICAL SCHEMATIC&#160;</b><br/>
<b>Buck-Boost Mode&#160;</b><br/>
<b>Using a Series Diode&#160;for&#160;Reverse&#160;Battery&#160;Protection&#160;(DIN)&#160;</b><br/>
<b>&#160;</b><br/>
1.0μF<br/>
0.22μF<br/>
VBAT<br/>
P<br/>
1<br/>
2<br/>
Din<br/>
VC<br/>
CP<br/>
CP<br/>
D2<br/>
SS3P4<br/>
VIN<br/>
<b>A4412</b><br/>
10μH<br/>
SS3P4<br/>
5.35VTYP<br/>
VIN<br/>
LX1<br/>
2x 4.7μF&#160;<br/>
LX1<br/>
D1<br/>
100μF&#160;<br/>
50V<br/>
0.1μF<br/>
SS3P4<br/>
50V/250mΩ<br/>
10μF<br/>
10μF<br/>
1210<br/>
0603<br/>
Q1<br/>
LG<br/>
FDS8449<br/>or&#160;Si4446DY<br/>
2k<br/>
VCC<br/>
CVCC<br/>
COMP1<br/>
VREG<br/>
1μF<br/>
10pF<br/>
SS1<br/>
8.25k<br/>
0.47μF<br/>
CSS1<br/>
2.2nF<br/>
10μH<br/>
KEY_SW<br/>
LX2<br/>
1.3V<br/>
180mA<br/>
3V3<br/>
10μF<br/>
OV<br/>
10k<br/>
FB<br/>
NPOR<br/>
COMP2<br/>
NPOR<br/>
SS2<br/>
10pF<br/>
3V3<br/>
2.74k<br/>
CSS2<br/>
10k<br/>
4.7nF<br/>
FAULT<br/>
FFn<br/>
5V&#160;<br/>
V5P<br/>
PROTECTED&#160;<br/>
3V3<br/>
3V3<br/>
D3<br/>
100mA<br/>
90mA<br/>
MSS1P5<br/>
2.2μF<br/>
2.2μF<br/>
V5A<br/>
V5A<br/>
55mA<br/>
3.3k<br/>
V_IGN<br/>
2.2μF<br/>
ENBAT<br/>
DIAG<br/>
V5B<br/>
V5B<br/>
30mA<br/>
µP&#160;<br/>
ENABLE<br/>
2.2μF<br/>
ENB<br/>
V5<br/>
V5<br/>
CAN<br/>
CAN<br/>
200mA<br/>
STRn<br/>
2.2μF<br/>
VCC<br/>
SCK<br/>
10k<br/>
SDI<br/>
ENBATS<br/>
ENBAT<br/>
STATUS<br/>
SDO<br/>
POE<br/>
WD_IN<br/>
<b>A4412</b><br/>
<b>Buck set&#160;up&#160;for&#160;3.3V&#160;output</b><br/>
nERROR<br/>
22μH<br/>
LX2<br/>
3.3V<br/>
D<br/>
D<br/>
100mA<br/>
N<br/>
ND<br/>
N<br/>
15.4k<br/>
15.4k<br/>
10μF<br/>
AG<br/>
DG<br/>
PG<br/>
OV<br/>
FB<br/>
COMP2<br/>
SS2<br/>
10pF<br/>
10k<br/>
10k<br/>
5.11k<br/>
CSS2<br/>
4.7nF<br/>
<b>&#160;</b><br/>
<b>&#160;</b><br/>
&#160;<br/><b>&#160;</b><br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
4<br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=5></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-5_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-5_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-5_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>TYPICAL SCHEMATIC&#160;</b><br/>
&#160;<br/>
<b>Modifications for Buck&#160;Only&#160;Mode&#160;</b><br/>
&#160;<br/>
1.0μF<br/>
0.22μF<br/>
VBAT<br/>
P<br/>
1<br/>
2<br/>
Din<br/>
VC<br/>
CP<br/>
CP<br/>
SS3P4<br/>
VIN<br/>
<b>A4412</b><br/>
5.35VTYP<br/>
VIN<br/>
LX1<br/>
2x 4.7μF&#160;<br/>
LX1<br/>
D1<br/>
100μF&#160;<br/>
50V<br/>
0.1μF<br/>
SS3P4<br/>
50V/250mΩ<br/>
1210<br/>
0603<br/>
LG<br/>
VCC<br/>
CVCC<br/>
COMP1<br/>
1μF<br/>
VREG<br/>
C<br/>
SS1<br/>
P1<br/>
R<br/>
0.47μF<br/>
Z1<br/>
CSS1<br/>
CZ1<br/>
&#160;<br/>
<b>Using a PMOS FET for Reverse Battery&#160;Protection Instead of&#160;a Seeries Schottky&#160;Diode (DIN)</b>&#160;<br/>
Body&#160;Diode<br/>
VBATT<br/>
MODULE<br/>
&#160;<br/>
<b>Using&#160;an&#160;NMOS&#160;FET for Reverse Battery&#160;Protection Instead of&#160;a&#160;Series Schotttky&#160;Diode (DIN)</b>&#160;<br/>
VBATT<br/>
MODULE<br/>
Body&#160;Diode<br/>
&#160;<br/>
<b>&#160;</b><br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
5<br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=6></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-6_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-6_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-6_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>PIN-OUT DIAGRAM:&#160;</b><br/>
38<br/>
37<br/>
36<br/>
35<br/>
34<br/>
33<br/>
32<br/>
31<br/>
30<br/>
29<br/>
28<br/>
27<br/>
26<br/>
25<br/>
24<br/>
23<br/>
22<br/>
21<br/>
20<br/>
1<br/>
2<br/>
3<br/>
4<br/>
5<br/>
6<br/>
7<br/>
8<br/>
9<br/>
10<br/>
11<br/>
12<br/>
13<br/>
14<br/>
15<br/>
16<br/>
17<br/>
18<br/>
19<br/>
<b>&#160;</b><br/>
<b>&#160;</b><br/>
&#160;<br/>
<b>Pin No.</b>&#160;<br/>
<b>Name</b>&#160;<br/>
<b>Description</b>&#160;<br/>
1&#160;<br/>
VCP&#160;<br/>
Charge pump reservoir&#160;capacitor&#160;<br/>
2,3&#160;<br/>
VIN&#160;<br/>
Input voltage pins&#160;<br/>
4&#160;<br/>
AGND&#160;<br/>
Analog ground pin&#160;<br/>
5&#160;<br/>
ENBAT&#160;<br/>
Ignition enable input from the key/switch via&#160;a series&#160;resistor&#160;<br/>
6&#160;<br/>
VCC&#160;<br/>
Internal&#160;voltage&#160;regulator bypass capacitor pin&#160;<br/>
7&#160;<br/>
ENBATS&#160;<br/>
Open drain ignition status output of ENBAT&#160;<br/>
8&#160;<br/>
SS1&#160;<br/>
Soft start&#160;programming&#160;pin for&#160;the bucck/boost pre-regulator&#160;<br/>
9&#160;<br/>
COMP1&#160;<br/>
Error amplifier compensation network&#160;pin for&#160;the buck/boost pre-regulator&#160;<br/>Diagnostic pin&#160;to aid de-bug. A pulse&#160;train&#160;whose&#160;frequency&#160;depends on&#160;the fault&#160;that&#160;<br/>
10&#160;<br/>
DIAG&#160;<br/>
occurred&#160;is sent to this&#160;pin. See fault table.&#160;<br/>
11&#160;<br/>
SDI&#160;<br/>
SPI data&#160;input from the&#160;microcontrollerr&#160;<br/>
12&#160;<br/>
SDO&#160;<br/>
SPI data&#160;output to the&#160;microcontroller<br/>
13&#160;<br/>
STRn&#160;<br/>
Chip select input from the microcontrooller&#160;<br/>
14&#160;<br/>
SCK&#160;<br/>
Clock input from the microcontroller&#160;<br/>
15&#160;<br/>
NPOR&#160;<br/>
Active LOW,&#160;open-drain&#160;regulator fault&#160;detection output&#160;<br/>
16&#160;<br/>
WD_IN&#160;<br/>
Watchdog&#160;pulse train input from&#160;a miccro-controller or&#160;DSP&#160;<br/>
17&#160;<br/>
ENB&#160;<br/>
Logic enable input from&#160;a micro-controller or&#160;DSP&#160;<br/>
18&#160;<br/>
DGND&#160;<br/>
Digital ground pin&#160;<br/>
19&#160;<br/>
POE&#160;<br/>
Gate drive enable signal,&#160;<i>goes low&#160;</i>if&#160;a&#160;watchdog&#160;fault is detected&#160;or nERROR is llow&#160;<br/>
20&#160;<br/>
nERROR&#160;<br/>
System&#160;fault input.&#160;This&#160;fault is ANDed&#160;with&#160;the&#160;watch dog fault to&#160;create the POE&#160;signal&#160;<br/>
21&#160;<br/>
FFn&#160;<br/>
Active low&#160;fault flag, alerts the microprocessor of a fault within&#160;the&#160;regulator&#160;<br/>
22&#160;<br/>
SS2&#160;<br/>
Soft start&#160;programming&#160;pin for&#160;the adjustable synchronous buck&#160;regulator&#160;<br/>
23&#160;<br/>
FB&#160;<br/>
Feedback&#160;pin with&#160;1.305V reference for &#160;synchronouus buck regulator&#160;<br/>
24&#160;<br/>
OV&#160;<br/>
Input to synchronous over voltage sense circuit&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
6<br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=7></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-7_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-7_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-7_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>Pin No.</b>&#160;<br/>
<b>Name</b>&#160;<br/>
<b>Description</b>&#160;<br/>
25&#160;<br/>
COMP2&#160;<br/>
Error amplifier compensation network&#160;pin for&#160;the adjustable synchronous buck&#160;regulator&#160;<br/>
26&#160;<br/>
V5P&#160;<br/>
5V protected regulator&#160;output&#160;<br/>
27&#160;<br/>
V5A&#160;<br/>
A 5V regulator output&#160;<br/>
28&#160;<br/>
V5B&#160;<br/>
A 5V regulator output&#160;<br/>
29&#160;<br/>
3V3&#160;<br/>
A 3.3V regulator output<br/>
30&#160;<br/>
5VCAN&#160;<br/>
A 5V regulator output&#160;for communications&#160;<br/>
31&#160;<br/>
VREG&#160;<br/>
Output of&#160;the pre-regulator and&#160;input too the linear regulators&#160;and synchronous buck&#160;<br/>
32&#160;<br/>
LX2&#160;<br/>
Switching&#160;node&#160;for the&#160;adjustable synchronous buck&#160;regulator&#160;<br/>
33&#160;<br/>
LG&#160;<br/>
Boost gate drive output&#160;for the buck/boost pre-regulator&#160;<br/>
34&#160;<br/>
PGND&#160;<br/>
Power ground for the adjustable synchronous&#160;regulator / gate driver&#160;<br/>
35,36&#160;<br/>
LX1&#160;<br/>
Switching&#160;node&#160;for the&#160;buck/boost pre-regulator&#160;<br/>
37&#160;<br/>
CP1&#160;<br/>
Charge pump capacitor&#160;connection&#160;<br/>
38&#160;<br/>
CP2&#160;<br/>
Charge pump capacitor&#160;connection&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
7<br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=8></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-8_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-8_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-8_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V<b>(4)</b>≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
&#160;<br/>
<b>GENERAL&#160;SPECIFICATIONS&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max Units&#160;</b><br/>
<b>General Specifications&#160;</b><br/>
After VVIN&#160;&gt;&#160;VINSTART,&#160;and VENB&#160;&gt; 2.0V&#160;<br/>
3.8&#160;<br/>
13.5&#160;40&#160;<br/>
or VENBAT&#160;&gt; 3.5V, Buck-Boost Mode<br/>
Operating Input&#160;Voltage&#160;<br/>
VVIN&#160;<br/>
V&#160;<br/>
After VVIN&#160;&gt;&#160;VINSTART,&#160;and VENB&#160;&gt; 2.0V&#160;<br/>
5.5&#160;<br/>
13.5&#160;40&#160;<br/>
or VENBAT&#160;&gt; 3.5V, Buck&#160;Mode&#160;<br/>
VIN&#160;UVLO START&#160;Voltage&#160;<br/>
VINSTART&#160;<br/>
VVIN&#160;rising&#160;<br/>
4.55&#160;<br/>
4.8&#160;5.05&#160;<br/>
V&#160;<br/>
VIN&#160;UVLO STOP&#160;Voltage&#160;<br/>
V<br/>
ing, V<br/>
.8V or<b>&#160;</b><br/>
VIN<br/>
VIN&#160;falli<br/>
ENBAT&#160;≥&#160;3<br/>
STOP&#160;<br/>
3.25&#160;<br/>
3.5&#160;3.75&#160;<br/>
V&#160;<br/>
VENB&#160;≥&#160;2.0V, VVREG&#160;=&#160;5.2V&#160;<br/>
VIN&#160;UVLO Hysteresis&#160;<br/>
VINHYS&#160;VINSTART&#160;‒&#160;VINSTOP&#160;<br/>
—&#160;<br/>
1.3&#160;<br/>
—&#160;<br/>
V&#160;<br/>
I<br/>
VVIN&#160;= 13.5V, VENBAT&#160;≥&#160;&#160;3.8V or<b>&#160;</b><br/>
Q&#160;<br/>
—&#160;<br/>
13&#160;<br/>
—&#160;mA&#160;<br/>
VENB&#160;≥&#160;2.0V, VVREG&#160;=&#160;5.6V (no PWM)&#160;<br/>
Supply&#160;Quiescent Current&#160;(1)&#160;<br/>
I<br/>
3.5V, VENBAT&#160;≤&#160;&#160;2.2V&#160;and<b>&#160;</b><br/>
Q,SLEEP&#160;<br/>
VVIN&#160;= 1<br/>
—&#160;<br/>
— 10&#160;µA&#160;<br/>
VENB&#160;≤&#160;0.8V&#160;<br/>
<b>PWM Switching Frequency&#160;and Dithering&#160;</b><br/>
Switching Frequency&#160;<br/>
fOSC&#160;<br/>
Dithering disabled 3.8V(4)≤VIN≤18V<br/>
2.0&#160;<br/>
2.2&#160;2.4&#160;MHz&#160;<br/>
Frequency&#160;Dithering&#160;<br/>
∆fOSC&#160;<br/>
As a percent of&#160;fOSC&#160;<br/>
—&#160;<br/>
±10&#160;<br/>
—&#160;%&#160;<br/>
VINDS,ON&#160;<br/>
VIN Rising&#160;<br/>
8.5&#160;<br/>
9.0&#160;9.55 V&#160;<br/>
Dither/Slew&#160;START Threshold&#160;<br/>
&#160;<br/>
VIN Falling&#160;<br/>
&#160;<br/>
17&#160;<br/>
V&#160;<br/>
VINDS,OFF&#160;<br/>
VIN Falling&#160;<br/>
7.8&#160;<br/>
8.3&#160;8.88 V&#160;<br/>
Dither/Slew&#160;STOP&#160;Threshold&#160;<br/>
&#160;<br/>
VIN Rising&#160;<br/>
&#160;<br/>
18&#160;<br/>
V&#160;<br/>
VIN&#160;Dithering/Sle<br/>
ew&#160;Hysteresis&#160;<br/>
&#160;<br/>
&#160;<br/>
—&#160;<br/>
700&#160;<br/>
—&#160;mV&#160;<br/>
<b>Charge&#160;Pump&#160;(VCP)</b>&#160;<br/>
VVCP&#160;–&#160;VVIN,&#160;VVIN&#160;≥&#160;5.5V, Buck Mode<br/>
4.1&#160;<br/>
6.6&#160;<br/>
—&#160;V&#160;<br/>
Output Voltage&#160;<br/>
VVCP&#160;<br/>
VVCP&#160;–&#160;VVIN,&#160;VVIN&#160;= 3.8V, VREG&#160;= 5.35&#160;<br/>
Buck Boost Mode&#160;<br/>
4.1&#160;<br/>
6.6&#160;<br/>
—&#160;V&#160;<br/>
Switching Frequency&#160;<br/>
fSW,CP&#160;<br/>
&#160;<br/>
—&#160;<br/>
65&#160;<br/>
—&#160;kHz&#160;<br/>
<b>VC</b><br/>
<b>CC Pin Voltage</b>&#160;<br/>
Output Voltage&#160;<br/>
VVCC&#160;<br/>
VVREG&#160;=&#160;5.35V&#160;<br/>
—&#160;<br/>
4.65&#160;<br/>
—&#160;V&#160;<br/>
<b>System Clock</b>&#160;<br/>
Internal Clock&#160;Frequency&#160;<br/>
fSYS&#160;<br/>
&#160;<br/>
—&#160;<br/>
1.00&#160;<br/>
—&#160;MHz&#160;<br/>
Internal Clock&#160;Tolerance&#160;<br/>
fSYS,TOL&#160;<br/>
&#160;<br/>
-4&#160;<br/>
—&#160;<br/>
4&#160;%&#160;<br/>
<b>Thermal Protection&#160;</b><br/>
Thermal Shutdown Threshold&#160;(2)&#160;<br/>
TTSD&#160;<br/>
TJ&#160;rising&#160;<br/>
165&#160;<br/>
—&#160;<br/>
—&#160;ºC&#160;<br/>
Thermal Shutdown Hysteresis&#160;(2)&#160;<br/>
THYS&#160;<br/>
&#160;<br/>
—&#160;<br/>
15&#160;<br/>
—&#160;ºC&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
8<br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=9></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-9_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-9_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-9_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
<b>BUCK&#160;AND&#160;BUCK-BOOST&#160;PRE-REGULATOR SPECIFICATIONS&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max Units&#160;</b><br/>
<b>Output Voltage&#160;Specifications&#160;<br/></b>Buck Output Voltage&#160;– Regulating&#160;VVREG&#160;<br/>
VVIN=13.5V, ENB=1, 00.1A&lt;IVREG&lt;1.2A&#160;<br/>
5.25&#160;<br/>
5.35&#160;5.45 V&#160;<br/>
<b>Pulse Width&#160;Modulation (PWM)</b>&#160;<br/>
PWM Ramp Offset&#160;<br/>
PWM1OFFS&#160;&#160;VCOMP1&#160;for 0%&#160;duty&#160;cycle&#160;<br/>
—&#160;<br/>
400&#160;<br/>
—&#160;mV&#160;<br/>
LX1 Rising Slew&#160;Rate Control&#160;(2)&#160;LX1RISE&#160;<br/>
VVIN&#160;= 13.5V, 10% to&#160;90%, IVREG=1A<br/>
—&#160;<br/>
1.4&#160;<br/>
—&#160;V/ns&#160;<br/>
LX1 Falling Slew&#160;Rate&#160;(2)&#160;<br/>
LX1FALL&#160;<br/>
VVIN&#160;= 13.5V, 90% to&#160;10%, IVREG=1A<br/>
—&#160;<br/>
1.5&#160;<br/>
—&#160;V/ns&#160;<br/>
Buck Minimum&#160;ON-time&#160;<br/>
tON,MIN,BUCK&#160;<br/>
&#160;<br/>
—&#160;<br/>
85&#160;160 ns&#160;<br/>
Buck Maximum&#160;Duty&#160;Cycle&#160;<br/>
DMAX,BUCK&#160;<br/>
VVIN&#160;&lt; 7.8V&#160;<br/>
—&#160;<br/>
100&#160;<br/>
—&#160;%&#160;<br/>
Boost Minimum&#160;OFF-time&#160;<br/>
tON,MIN,BST&#160;<br/>
&#160;<br/>
—&#160;<br/>
100&#160;130 ns&#160;<br/>
Boost Maximum&#160;Duty&#160;Cycle&#160;<br/>
DMAX,BST&#160;<br/>
After VVIN&gt;VINSTART,&#160;VVIN=3.8V&#160;<br/>
—&#160;<br/>
65&#160;<br/>
—&#160;%&#160;<br/>
COMP1 to LX1&#160;Current Gain&#160;<br/>
gmPOWER1&#160;<br/>
&#160;<br/>
—&#160;<br/>
4.57&#160;<br/>
—&#160;A/V&#160;<br/>
Slope&#160;Compensation&#160;(2)&#160;<br/>
SE1&#160;<br/>
&#160;<br/>
1.1&#160;<br/>
1.62&#160;<br/>
2.115<br/>
A/µs&#160;<br/>
<b>Internal MOSFET</b>&#160;<br/>
VVIN&#160;= 13.5V, TJ&#160;=&#160;‒40°C&#160;(2), IDS&#160;= 0.1A&#160;<br/>
—&#160;<br/>
60&#160;75<br/>
mΩ&#160;<br/>
MOSFET&#160;On&#160;Resistance&#160;<br/>
RDSon&#160;<br/>
VVIN&#160;= 13.5V, TJ&#160;=&#160;25°C&#160;(3), IDS&#160;=&#160;0.1A&#160;—&#160;<br/>
85&#160;1000<br/>
mΩ&#160;<br/>
VVIN&#160;= 13.5V, TJ&#160;=&#160;1500°C, IDS&#160;=&#160;0.1A<br/>
—&#160;<br/>
160&#160;1990<br/>
mΩ&#160;<br/>
VENBAT&#160;≤&#160;2.2V&#160;, VENB&#160;≤&#160;00.8V, VLX1&#160;= 0V,&#160;<br/>
—&#160;<br/>
— 10&#160;µA&#160;<br/>
VVIN&#160;= 16V,&#160;−40°C&lt;TJ&lt;85°C&#160;(3)&#160;<br/>
MOSFET&#160;Leakage&#160;<br/>
IFET,LKG&#160;<br/>
VENBAT&#160;≤&#160;2.2V,<b>&#160;</b>VENB&#160;≤&#160;0.8V, VLX1&#160;= 0V,&#160;<br/>
—&#160;<br/>
50&#160;150 µA&#160;<br/>
VVIN&#160;= 16V,&#160;−40°C&lt;TJ&lt;150°C<b>&#160;</b><br/>
<b>Error Amplifier</b>&#160;<br/>
Open Loop Voltage Gain&#160;<br/>
AVOL1 &#160;<br/>
—&#160;<br/>
60&#160;<br/>
—&#160;dB&#160;<br/>
VSS1&#160;=&#160;750mV&#160;<br/>
520&#160;<br/>
720&#160;920&#160;<br/>
Transconductance&#160;<br/>
gmEA1&#160;<br/>
µA/V&#160;<br/>
VSS1&#160;=&#160;500mV&#160;<br/>
260&#160;<br/>
360&#160;4660&#160;<br/>
Output Current&#160;<br/>
IEA1&#160;<br/>
&#160;<br/>
—&#160;<br/>
±75&#160;<br/>
—&#160;µA&#160;<br/>
VIN &lt; 8.5V&#160;<br/>
1.2&#160;<br/>
1.52&#160;2.1&#160;<br/>
Maximum Output&#160;Voltage&#160;<br/>
EA1VO(max)&#160;<br/>
V&#160;<br/>
VIN &gt; 9.5V&#160;<br/>
0.9&#160;<br/>
1.22&#160;1.7&#160;<br/>
Minimum Output&#160;Voltage&#160;<br/>
EA1VO(min)&#160;<br/>
&#160;<br/>
—&#160;<br/>
— 300 mV&#160;<br/>
HICCUP1 =&#160;1 or FAULT1&#160;= 1 or&#160;<br/>
COMP1 Pull Down Resistance&#160;<br/>
RCOMP1&#160;<br/>
VENBAT&#160;≤&#160;2.2V&#160;and VENB&#160;≤&#160;0.8V,&#160;<br/>
—&#160;<br/>
1&#160;<br/>
—&#160;<br/>
kΩ&#160;<br/>
latched&#160;until&#160;VSS1&#160;&lt; VSS1RST&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
9<br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=10></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-10_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-10_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-10_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
<b>BUCK&#160;AND BUCK-BOOST PRE-REGULATOR SPECIFICATIONS&#160;(cont’d)&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max Units&#160;</b><br/>
<b>Boost MOSFET&#160;(LG) Gate&#160;Driver&#160;</b><br/>
LG&#160;High Output&#160;Voltage&#160;<br/>
VLG,ON&#160;<br/>
VVIN=6V, VVREG=5.35V&#160;<br/>
4.6&#160;<br/>
— 5.5&#160;V&#160;<br/>
LG&#160;Low&#160;Output&#160;Voltage&#160;<br/>
VLG,OFF&#160;<br/>
VVIN=13.5V, VVREG=5.35V&#160;<br/>
—&#160;<br/>
0.2&#160;0.4&#160;V&#160;<br/>
LG&#160;Source Current&#160;(1)&#160;<br/>
ILG,ON&#160;<br/>
VVIN=6V, VVREG=5.35V, VLG=1V&#160;<br/>
—&#160;<br/>
−300&#160;<br/>
—&#160;mA&#160;<br/>
LG&#160;Sink Current&#160;(1)&#160;<br/>
ILG,OFF&#160;<br/>
VVIN=13.5V, VVREG=5.35V, VLG=1V&#160;<br/>
—&#160;<br/>
150&#160;<br/>
—&#160;mA&#160;<br/>
<b>Soft Start</b>&#160;<br/>SS1 Offset Voltage&#160;<br/>
VSS1OFFS&#160;<br/>
VSS1&#160;rising due&#160;to ISS1SU&#160;<br/>
—&#160;<br/>
400&#160;<br/>
—&#160;mV&#160;<br/>
VSS1&#160;falling due&#160;to HICCUP1 =&#160;1 or&#160;<br/>
SS1 Fault/Hiccup&#160;Reset Voltage&#160;<br/>
VSS1RST&#160;<br/>
FAULT1&#160;= 1 or VENBAT&#160;≤&#160;2.2V&#160;and<b>&#160;</b><br/>
140&#160;<br/>
200&#160;275 mV&#160;<br/>
VENB&#160;≤&#160;0.8V<b>&#160;</b><br/>
SS1 Startup (Source) Current&#160;<br/>
ISS1SU&#160;<br/>
VSS1&#160;=&#160;1V, HICCUP1&#160;=&#160;FAULT1&#160;= 0<br/>
−15&#160;<br/>
−20&#160;<br/>
−25 µA&#160;<br/>
SS1 Hiccup (Sink) Current&#160;<br/>
ISS1HIC&#160;<br/>
VSS1&#160;=&#160;0.5V, HICCUP11&#160;= 1&#160;<br/>
7.5&#160;<br/>
10&#160;12.5 µA&#160;<br/>
SS1&#160;Delay&#160;Time&#160;<br/>
tSS1,DLY&#160;<br/>
CSS1&#160;=&#160;22nF&#160;<br/>
—&#160;<br/>
440&#160;<br/>
—&#160;µs&#160;<br/>
SS1 Ramp Time&#160;<br/>
tSS1&#160;<br/>
CSS1&#160;=&#160;22nF&#160;<br/>
—&#160;<br/>
880&#160;<br/>
—&#160;µs&#160;<br/>
SS1 Pull Down&#160;Resistance&#160;<br/>
FAULT1=1&#160;or&#160;V<br/>
≤&#160;2.2V<br/>
RPD<br/>
ENBAT&#160;<br/>
&#160;and<b>&#160;</b><br/>
SS1&#160;<br/>
—&#160;<br/>
3&#160;<br/>
—&#160;<br/>
kΩ&#160;<br/>
VENB&#160;≤&#160;0.8V, latched unntil VSS1&lt;VSS1RST&#160;<br/>
0V&#160;≤&#160;VVREG&#160;&lt;&#160;1.34V typical&#160;and&#160;<br/>
—&#160;<br/>
f<br/>
—&#160;—&#160;<br/>
V<br/>
OSC/8&#160;<br/>
COMP1&#160;=&#160;EA1VO(max)&#160;<br/>
0V&#160;≤&#160;VVREG&#160;&lt;&#160;1.34V typical&#160;and&#160;<br/>
—&#160;<br/>
f<br/>
—&#160;—&#160;<br/>
V<br/>
OSC/4&#160;<br/>
COMP1&#160;&lt;&#160;EA1VO(max)&#160;<br/>
SS1 PWM Frequency&#160;Foldback&#160;<br/>
fSW1,SS&#160;<br/>
1.34V&#160;≤&#160;VVREG&#160;&lt;&#160;2.68V&#160;typical&#160;and&#160;&#160;<br/>
—&#160;<br/>
f<br/>
—&#160;—&#160;<br/>
V<br/>
OSC/2&#160;<br/>
COMP1&#160;&lt;&#160;EA1VO(max)&#160;<br/>
VVREG&#160;≥&#160;2.68V typical&#160;and &#160;<br/>
—&#160;<br/>
f<br/>
—&#160;—&#160;<br/>
V<br/>
OSC&#160;<br/>
COMP1&#160;&lt;&#160;EA1VO(max)&#160;<br/>
<b>Hiccup Mode</b>&#160;<br/>
Hiccup1 OCP Enable Threshold&#160;<br/>
VHIC1,EN&#160;<br/>
VSS1&#160;rising&#160;<br/>
—&#160;<br/>
2.3&#160;<br/>
—&#160;<br/>
V&#160;<br/>
VSS1&#160;&gt;&#160;VHIC1,EN, VVREG&#160;&lt;&#160;1.95VTY,&#160;<br/>
—&#160;<br/>
30&#160;<br/>
—&#160;<br/>
PWM&#160;<br/>
VCOMP&#160;=&#160;EA1VO(max)&#160;<br/>
cycles&#160;<br/>
Hiccup1 OCP PWM Counts&#160;<br/>
tHIC1,OCP&#160;<br/>
VSS1&#160;&gt;&#160;VHIC1,EN, VVREG&#160;&gt;&#160;1.95VTYP,&#160;<br/>
—&#160;<br/>
120&#160;<br/>
—&#160;<br/>
PWM&#160;<br/>
VCOMP&#160;=&#160;EA1VO(max)&#160;<br/>
cycles&#160;<br/>
<b>Current Protections</b>&#160;<br/>
VIN &lt; 8.5V&#160;<br/>
3.83&#160;<br/>
4.2&#160;<br/>
4.77&#160;<br/>
Pulse&#160;by&#160;pulse&#160;current limit&#160;<br/>
ILIM1,ton(min)&#160;<br/>
A&#160;<br/>
VIN &gt; 9.5V&#160;<br/>
2.49&#160;<br/>
2.8&#160;<br/>
3.11&#160;<br/>
LX1 Short Circuit&#160;Current Limit&#160;<br/>
ILIM,LX1&#160;Latched&#160;fault after 2nd&#160;detection&#160;<br/>
5.3&#160;<br/>
7.1&#160;<br/>
—&#160;A&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
10<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=11></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-11_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-11_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-11_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
<b>ADJUSTABLE SYNCHRONOUS&#160;BUCK REGULATOR&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ&#160;</b><br/>
<b>Max&#160;Units</b><br/>
<b>Missing Asynchronous Diode (D1)&#160;Protection&#160;</b><br/>
Detection Level<b>&#160;</b><br/>
VD,OPEN<b>&#160;</b><br/>
<b>&#160;</b><br/>
−1.72<b>&#160;</b><br/>
−1.4<b>&#160;</b><br/>
−1.0<b>&#160;</b><br/>
V<b>&#160;</b><br/>
Time Filtering&#160;(2)<b>&#160;</b><br/>
tD,OPEN<b>&#160;</b><br/>
<b>&#160;</b><br/>
50<b>&#160;</b><br/>
—<b>&#160;</b><br/>
250<b>&#160;</b><br/>
ns<b>&#160;</b><br/>
<b>Feedback Reference Voltage&#160;</b><br/>
Reference Voltage&#160;<br/>
VFB&#160;<br/>
&#160;<br/>
1.28&#160;<br/>
1.305&#160;1.33&#160;<br/>
V&#160;<br/>
<b>Pulse Width&#160;Modulation (PWM)</b>&#160;<br/>
PWM Ramp Offset&#160;<br/>
PWM2OFF<br/>
VCOMP2&#160;for&#160;0% duty&#160;cycle<br/>
−&#160;<br/>
440&#160;<br/>
−&#160;mV&#160;<br/>
High-Side&#160;MOSFET&#160;Minimum&#160;<br/>
t<br/>
&#160;<br/>
−&#160;<br/>
65&#160;105&#160;ns&#160;<br/>
ON-Time &#160;<br/>
ON(MIN)&#160;<br/>
High-Side&#160;MOSFET&#160;Minimum&#160;<br/>
Does not include total gate driver&#160;<br/>
t<br/>
−&#160;<br/>
100&#160;130&#160;ns&#160;<br/>
OFF-Time&#160;<br/>
OFF(MIN)&#160;<br/>
non-overlap time, tNO&#160;<br/>
Gate Driver Non-Overlap Time&#160;(2)&#160;<br/>
tNO&#160;<br/>
&#160;<br/>
−&#160;<br/>
15&#160;<br/>
−&#160;ns&#160;<br/>
COMP2 to LX2&#160;Current gain&#160;<br/>
gmPOWER2&#160;<br/>
&#160;<br/>
−&#160;<br/>
1.0&#160;<br/>
−&#160;A/V&#160;<br/>
Slope&#160;Compensation&#160;(2)&#160;<br/>
SE2&#160;<br/>
&#160;<br/>
0.19&#160;<br/>
0.26&#160;0.33 A/μs&#160;<br/>
<b>Internal MOSFETs&#160;</b><br/>
(3)<br/>
High-Side&#160;MOSFET&#160;<br/>
TA&#160;= 25°C&#160;&#160;, IDS&#160;=&#160;100mA&#160;<br/>
−&#160;<br/>
450&#160;<br/>
540<br/>
mΩ&#160;<br/>
RDS<br/>
ON&#160;Resistance&#160;<br/>
ON (HS)&#160;<br/>
IDS&#160;=&#160;100mA&#160;<br/>
−&#160;<br/>
−&#160;<br/>
780&#160;mΩ&#160;<br/>
LX2 Node Rise/Fall Time&#160;(2)&#160;<br/>
t&#160;R/F,LX2&#160;<br/>
VVREG&#160;= 5.5V&#160;<br/>
−&#160;<br/>
12&#160;<br/>
−&#160;ns&#160;<br/>
VENBAT&#160;≤&#160;2.2V,&#160;VENB &#160;≤&#160;0.8V, VLX2&#160;= 0V,&#160;<br/>
−&#160;<br/>
−&#160;<br/>
2&#160;<br/>
μA&#160;<br/>
VVREG&#160;= 5.5V,&#160;‒40˚C &lt; TJ&#160;&lt; 85˚C&#160;(3)&#160;<br/>
High-Side&#160;MOSFET&#160;Leakage&#160;(1)&#160;<br/>
IDSS (HS)&#160;<br/>
VENBAT&#160;≤&#160;2.2V,&#160;VENB&#160;≤&#160;0.8V, VLX2=0V,&#160;<br/>
−&#160;<br/>
3&#160;<br/>
15&#160;<br/>
μA&#160;<br/>
VVREG&#160;= 5.5V,&#160;−40°C &lt;&#160;TJ&#160;&lt;&#160;150°C&#160;<br/>
(3)<br/>
Low-Side MOSFET&#160;<br/>
TA&#160;= 25°C&#160;&#160;, IDS&#160;=&#160;100mA&#160;<br/>
−&#160;<br/>
165&#160;195&#160;mΩ&#160;<br/>
RDS<br/>
ON&#160;Resistance&#160;<br/>
ON (LS)&#160;<br/>
IDS&#160;=&#160;100mA&#160;<br/>
−&#160;<br/>
−&#160;<br/>
280&#160;mΩ&#160;<br/>
VENBAT&#160;≤&#160;2.2V,&#160;VENB&#160;≤&#160;0.8V,&#160;<br/>
−&#160;<br/>
−&#160;<br/>
1&#160;<br/>
μA&#160;<br/>
VLX2=5.5V,&#160;&#160;‒40˚C &lt;&#160;TJ&#160;&lt;&#160;&#160;85˚C&#160;(3)&#160;<br/>
Low-Side MOSFET&#160;Leakage&#160;(1)&#160;<br/>
IDSS (LS)&#160;<br/>
VENBAT≤2.2V&#160;and<b>&#160;</b>VENB≤0.8V,&#160;<br/>
−&#160;<br/>
4&#160;<br/>
10&#160;<br/>
μA&#160;<br/>
VLX2=5.5V,&#160;−40°C &lt;TJ&#160;&lt;&#160;150°C&#160;<br/>
<b>Current Protections&#160;</b><br/>
ILIM2,5%&#160;<br/>
Duty&#160;Cycle&#160;= 5%&#160;<br/>
720<br/>
840&#160;<br/>
960<br/>
mA&#160;<br/>
Pulse-by-Pulse&#160;Current Limit &#160;<br/>
ILIM2,90%&#160;<br/>
Duty&#160;Cycle&#160;= 90%&#160;<br/>
480<br/>
640&#160;<br/>
800<br/>
mA&#160;<br/>
V<br/>
low&#160;for more than 60ns,&#160;<br/>
LX2 Short Circuit&#160;Protection&#160;<br/>
V<br/>
LX2&#160;stuck&#160;<br/>
LIM,LX2&#160;<br/>
— V<br/>
—&#160;V&#160;<br/>
Hiccup mode after 2x detection&#160;<br/>
VREG&#160;- 1.2V&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
11<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=12></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-12_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-12_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-12_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
<b>ADJUSTABLE&#160;SYNCHRONOUS BUCK&#160;REGULATOR (cont’d)&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol Test&#160;</b><br/>
<b>Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max&#160;Units&#160;</b><br/>
<b>Error Amplifier&#160;</b><br/>
V<br/>
=&#160;0.8V,&#160;<br/>
Feeedback Input&#160;Bias Current&#160;(1)&#160;<br/>
I<br/>
COMP2&#160;<br/>
FB,ADJ&#160;<br/>
–&#160;<br/>
–150&#160;–350 nA&#160;<br/>
VFB,ADJ&#160;regulated&#160;so thaat ICOMP2&#160;= 0A<br/>
Open Loop Voltage Gain&#160;(2)&#160;<br/>
AVOL2 &#160;<br/>
−&#160;<br/>
60&#160;<br/>
−&#160;dB&#160;<br/>
ICOMP2&#160;=&#160;0μA, VSS2&#160;&gt; 500mV&#160;<br/>
520&#160;<br/>
720&#160;920&#160;<br/>
μA/V&#160;<br/>
Transconductance &#160;<br/>
gmEA2&#160;<br/>
0V &lt;&#160;VSS2&#160;&lt; 500mV&#160;<br/>
–&#160;<br/>
250&#160;<br/>
–&#160;<br/>
μA/V&#160;<br/>
Source &amp; Sink&#160;Current &#160;<br/>
IEA2&#160;<br/>
VCOMP2&#160;=&#160;1.5V&#160;<br/>
−&#160;<br/>
±50&#160;<br/>
−&#160;<br/>
μA&#160;<br/>
Maximum Output&#160;Voltage&#160;<br/>
EA2VO(max)&#160;<br/>
&#160;<br/>
1.04&#160;<br/>
1.3&#160;1.56 V&#160;<br/>
Minimum Output&#160;Voltage&#160;<br/>
EA2VO(min)&#160;<br/>
&#160;<br/>
–&#160;<br/>
– 150 mV&#160;<br/>
HICCUP2 =&#160;1 or FAULT2&#160;= 1 or&#160;<br/>
COMP2 Pull Down Resistance&#160;<br/>
RCOMP2&#160;<br/>
VENBAT&#160;≤&#160;2.2V&#160;and<b>&#160;</b>VENB&#160;≤&#160;0.8V,&#160;<br/>
−&#160;<br/>
1.3&#160;<br/>
−&#160;<br/>
kΩ&#160;<br/>
latched&#160;until&#160;VSS2&#160;&lt; VSS2RST&#160;<br/>
<b>Soft Start&#160;</b><br/>
SS2 Offset Voltage&#160;<br/>
VSS2OFFS&#160;<br/>
VSS2&#160;rising due&#160;to ISS2SU&#160;<br/>
120&#160;<br/>
200&#160;2770 mV&#160;<br/>
VSS2&#160;falling due&#160;to HICCUP2 =&#160;1 or&#160;<br/>
SS2 Fault/Hiccup&#160;Reset Voltage&#160;VSS2RST&#160;<br/>
FAULT2&#160;= 1 or VENBAT&#160;≤&#160;2.2V&#160;<br/>
−&#160;<br/>
100&#160;120 mV&#160;<br/>
and<b>&#160;</b>VENB&#160;≤&#160;0.8V&#160;<br/>
SS2 Startup (Source) Current&#160;<br/>
ISS2SU&#160;<br/>
VSS2&#160;=&#160;1V, HICCUP2&#160;=&#160;FAULT2&#160;= 0<br/>
−15&#160;<br/>
–20&#160;<br/>
−25&#160;<br/>
μA&#160;<br/>
SS2 Hiccup (Sink) Current&#160;<br/>
ISS2HIC&#160;<br/>
VSS2&#160;=&#160;0.5V, HICCUP2&#160;= 1&#160;<br/>
5&#160;<br/>
10&#160;15&#160;<br/>
μA&#160;<br/>
SS2 to Synchronous Buck Output&#160;<br/>
t<br/>
10nF&#160;<br/>
−&#160;<br/>
100&#160;<br/>
−&#160;<br/>
μs&#160;<br/>
Delay Time&#160;<br/>
SS2,DLY&#160;<br/>
CSS2&#160;=&#160;1<br/>
Synchronous Buck Soft Start&#160;<br/>
t<br/>
C<br/>
10nF&#160;<br/>
−&#160;<br/>
400&#160;<br/>
−&#160;<br/>
μs&#160;<br/>
Ramp Time&#160;<br/>
SS2&#160;<br/>
SS2&#160;=&#160;1<br/>
FAULT2=1&#160;or&#160;V<br/>
2.2V<br/>
SS2 Pull Down&#160;Resistance&#160;<br/>
RPD<br/>
ENBAT≤2<br/>
&#160;and<b>&#160;</b><br/>
SS2&#160;<br/>
−&#160;<br/>
2&#160;<br/>
−&#160;<br/>
kΩ&#160;<br/>
VENB≤0.8V, latched until VSS2&lt;VSS2RST&#160;<br/>
VFB&#160;&lt; 470mV typical&#160;<br/>
−&#160;<br/>
fOSC/4&#160;<br/>
−&#160;<br/>
−&#160;<br/>
SS2 PWM Frequency&#160;Foldback&#160;<br/>
fSW2,SS&#160;<br/>
470mV&#160;&lt; VFB&#160;&lt; 780mV&#160;typical&#160;<br/>
&#160;<br/>
fOSC/2&#160;<br/>
&#160;<br/>
VFB&#160;&gt; 780mV&#160;typical<b>&#160;</b><br/>
−&#160;<br/>
fOSC&#160;<br/>
−&#160;<br/>
−&#160;<br/>
<b>Hiccup Mode&#160;</b><br/>
Hiccup2 OCP Enable Threshold&#160;<br/>
VHIC2,EN&#160;<br/>
VSS2&#160;rising&#160;<br/>
—&#160;<br/>
1.2&#160;<br/>
—&#160;<br/>
V&#160;<br/>
VSS2&gt;VHIC2,EN, VFB&lt;470mVTYP&#160;<br/>
—&#160;<br/>
30&#160;<br/>
—&#160;<br/>
PWM&#160;<br/>
cycles&#160;<br/>
Hiccup2 OCP Counts&#160;<br/>
tHIC2,OCP&#160;<br/>
VSS2&gt;VHIC2,EN, VFB&gt;470mVTYP&#160;<br/>
—&#160;<br/>
120&#160;<br/>
—&#160;<br/>
PWM&#160;<br/>
cycles&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive&#160;current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
12<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=13></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-13_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-13_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-13_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
&#160;<br/>
<b>LINEAR REGULATOR&#160;SPECIFICATIONS&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ&#160;</b><br/>
<b>Max&#160;Units</b><br/>
<b>V55CAN,&#160;V5A,&#160;V5B and V5P&#160;Linear Regulators&#160;<br/></b>V5CAN Accuracy&#160;&amp; Load Regulation VV5CAN&#160;10mA&#160;<br/>
&lt; IV5CAN&#160;&lt;&#160;200mA, VVREG&#160;= 5.25V 4.9&#160;&#160;5.0&#160;<br/>
5.1 V&#160;<br/>
V5CAN Output&#160;Capacitance Range&#160;<br/>
COUT,V5CAN&#160;<br/>
&#160;<br/>
1.0&#160;<br/>
—&#160;<br/>
15&#160;µF&#160;<br/>
(2)<br/>V5A Accuracy&#160;&amp;&#160;Load Regulation VV5A&#160;5mA&#160;<br/>
&lt;&#160;IV5A&#160;&lt;&#160;55mA,&#160;VVREG&#160;=&#160;5.25V<br/>
4.9&#160;<br/>
5.0&#160;<br/>
5.1 V&#160;<br/>
V5A Output Capacitance Range&#160;(2)&#160;<br/>
COUT,V5A&#160;<br/>
&#160;<br/>
1.0&#160;<br/>
—&#160;<br/>
15&#160;µF&#160;<br/>
V5B Accuracy&#160;&amp;&#160;Load Regulation VV5B&#160;5mA&#160;<br/>
&lt;&#160;IV5B&#160;&lt;&#160;30mA,&#160;VVREG&#160;=&#160;5.25V<br/>
4.9&#160;<br/>
5.0&#160;<br/>
5.1 V&#160;<br/>
V5B Output Capacitance Range&#160;(2)&#160;<br/>
COUT,V5B&#160;<br/>
&#160;<br/>
1.0&#160;<br/>
—&#160;<br/>
15&#160;µF&#160;<br/>
V5P Accuracy&#160;&amp;&#160;Load Regulation VV5P&#160;5mA&#160;<br/>
&lt;&#160;IV5P&#160;&lt;&#160;100mA, VVREG&#160;= 5.25V&#160;4.9&#160;<br/>
5.0&#160;<br/>
5.1 V&#160;<br/>
V5P Output Capacitance Range&#160;(2)&#160;<br/>
COUT,V5P&#160;<br/>
&#160;<br/>
1.0&#160;<br/>
—&#160;<br/>
15&#160;µF&#160;<br/>
<b>V55CAN Over&#160;Current&#160;Protection</b>&#160;<br/>
V5CAN Current&#160;Limit&#160;(1)&#160;<br/>
V5CANILIM&#160;<br/>
VV5CAN&#160;= 5V&#160;<br/>
−220&#160;<br/>
−310&#160;<br/>
— mA&#160;<br/>
V5CAN Foldback&#160;Current&#160;(1)&#160;<br/>
V5CANIFBK&#160;&#160;VV5CAN&#160;= 0V&#160;<br/>
−40&#160;<br/>
−80&#160;<br/>
−120&#160;mA&#160;<br/>
<b>V55A Over Current Protection&#160;</b><br/>
V5A Current Limit&#160;(1)&#160;<br/>
V5AILIM&#160;<br/>
VV5A&#160;=&#160;5V&#160;<br/>
−60&#160;<br/>
−100&#160;<br/>
— mA&#160;<br/>
V5A Foldback Current&#160;(1)&#160;<br/>
V5AIFBK&#160;<br/>
VV5A&#160;=&#160;0V&#160;<br/>
−15&#160;<br/>
−30&#160;<br/>
−45 mA&#160;<br/>
<b>V55B Over Current Protection&#160;</b><br/>
V5B Current Limit&#160;(1)&#160;<br/>
V5BILIM&#160;<br/>
VV5B&#160;=&#160;5V&#160;<br/>
−40&#160;<br/>
−90&#160;<br/>
— mA&#160;<br/>
V5B Foldback Current&#160;(1)&#160;<br/>
V5BIFBK&#160;<br/>
VV5B&#160;=&#160;0V&#160;<br/>
−5&#160;<br/>
−20&#160;<br/>
−35 mA&#160;<br/>
<b>V55P Over Current Protection&#160;</b><br/>
V5P Current Limit&#160;(1)&#160;<br/>
V5PILIM&#160;<br/>
VV5P&#160;=&#160;5V&#160;<br/>
−110&#160;<br/>
−155&#160;<br/>
— mA&#160;<br/>
V5P Foldback Current&#160;(1)&#160;<br/>
V5PIFBK&#160;<br/>
VV5P&#160;=&#160;0V&#160;<br/>
−20&#160;<br/>
−40&#160;<br/>
−60 mA&#160;<br/>
<b>V55A,&#160;V5B and&#160;V5P Startup&#160;Timing</b>&#160;<br/>
V5CAN Startup&#160;Time&#160;(2)&#160;<br/>
t<br/>
N&#160;≤&#160;2.9µF,&#160;Load&#160;=&#160;200Ω±5%&#160;<br/>
V5CAN,START&#160;<br/>
CV5CAN<br/>
—&#160;<br/>
0.4&#160;<br/>
1.0 ms&#160;<br/>
(25mA)&#160;<br/>
V5A Startup Time&#160;(2)&#160;<br/>
tV5A,START&#160;<br/>
CV5A&#160;≤&#160;2.9µF,&#160;Load&#160;=&#160;200Ω±5% (25mA)&#160;—&#160;&#160;0.6&#160;<br/>
1.0 ms&#160;<br/>
V5B Startup Time&#160;(2)&#160;<br/>
tV5B,START&#160;<br/>
CV5B&#160;≤&#160;2.9µF,&#160;Load&#160;=&#160;333Ω±5% (15mA)&#160;—&#160;&#160;0.8&#160;<br/>
1.0 ms&#160;<br/>
V5P Startup Time&#160;(2)&#160;<br/>
tV5C,START&#160;<br/>
CV5P&#160;≤&#160;2.9µF,&#160;Load&#160;=&#160;100Ω±5% (50mA)&#160;—&#160;&#160;0.5&#160;<br/>
1.0 ms&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive&#160;current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
&#160;<br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
13<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=14></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-14_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-14_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-14_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
&#160;<br/>
<b>LINEAR&#160;REGULATOR SPECIFICATIONS (cont’d)&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max Units&#160;</b><br/>
<b>3V3 Linear Regulator</b>&#160;<br/>3V3 Accuracy&#160;&amp;&#160;Load Regulation V3V3&#160;<br/>
5mA &lt;&#160;I3V3&#160;&lt; 90mA, VVREG&#160;=&#160;5.25V&#160;<br/>
3.23&#160;<br/>
3.30&#160;3.37 V&#160;<br/>
3V3 Output Capacitance Range&#160;(2)&#160;<br/>
COUT,3V3&#160;<br/>
&#160;<br/>
1.0&#160;<br/>
— 15&#160;µF&#160;<br/>
<b>3V3 Over Current Protection&#160;</b><br/>
3V3 Current Limit&#160;(1)&#160;<br/>
3V3ILIM&#160;<br/>
V3V3&#160;=&#160;3.3V&#160;<br/>
−110&#160;<br/>
−155&#160;<br/>
—&#160;mA&#160;<br/>
3V3 Foldback&#160;Current&#160;(1)&#160;<br/>
3V3IFBK&#160;<br/>
V3V3&#160;=&#160;0V&#160;<br/>
−20&#160;<br/>
−50&#160;<br/>
−80 mA&#160;<br/>
<b>3V3 Startup&#160;Timing&#160;</b><br/>
3V3 Startup Time&#160;(2)&#160;<br/>
t3V3,START&#160;<br/>
C3V3&#160;≤&#160;2.9µF, Load =&#160;66Ω±5%&#160;(50mA) —&#160;0.5&#160;0.8&#160;ms&#160;<br/>
3V3 to Synchronous Buck Start&#160;Up t<br/>
om when&#160;3V3&#160;=&#160;V3V3,UV,H&#160;to&#160;when&#160;<br/>
3V3,BUCK&#160;<br/>
Time fro<br/>
V<br/>
TBD&#160;<br/>
— 1.0&#160;ms&#160;<br/>
FB&#160;= VFB,UV,H&#160;<br/>
<b>CONTROL INPUTS&#160;</b><br/>
<b>Ignition Enable&#160;(ENBAT)&#160;Input&#160;</b><br/>
VENBAT,H&#160;<br/>
VENBAT&#160;rising&#160;<br/>
2.9&#160;<br/>
3.1&#160;3.5&#160;V&#160;<br/>
ENBAT&#160;Thresholds&#160;<br/>
VENBAT,L&#160;<br/>
VENBAT&#160;falling&#160;<br/>
2.2&#160;<br/>
2.6&#160;2.9&#160;V&#160;<br/>
ENBAT&#160;Hysteresis&#160;<br/>
VENBAT,HYS&#160;<br/>
VENBAT,H&#160;- VENBAT,L&#160;<br/>
—&#160;<br/>
500&#160;<br/>
—&#160;mV&#160;<br/>
VENBAT&#160;=&#160;5.5V via a 1kΩ&#160;series&#160;resistoor —&#160;50&#160;100&#160;<br/>
ENBAT&#160;Bias Current&#160;(1)&#160;<br/>
IENBAT,BIAS&#160;<br/>
µA&#160;<br/>
VENBAT&#160;=&#160;0.8V via a 1kΩ&#160;series&#160;resistoor 0.5&#160;—&#160;<br/>
5&#160;<br/>
ENBAT&#160;Pulldown&#160;Resistance&#160;<br/>
RENBAT&#160;When&#160;<br/>
VENBAT&#160;&lt;&#160;1.2V&#160;<br/>
—&#160;<br/>
600&#160;<br/>
—&#160;<br/>
kΩ&#160;<br/>
<b>Logic Enable&#160;(ENB) Input&#160;</b><br/>
VENB,H&#160;<br/>
VENB&#160;rising&#160;<br/>
—&#160;<br/>
— 2.0&#160;V&#160;<br/>
ENB Thresholds&#160;<br/>
VENB,L&#160;<br/>
VENB&#160;falling&#160;<br/>
0.8&#160;<br/>
—&#160;<br/>
—&#160;V&#160;<br/>
ENB Bias Current&#160;(1)&#160;<br/>
IENB,IN&#160;<br/>
VENB&#160;=&#160;3.3V&#160;<br/>
—&#160;<br/>
— 175 µA&#160;<br/>
ENB Resistance&#160;<br/>
RENB&#160;<br/>
&#160;<br/>
—&#160;<br/>
60&#160;<br/>
—&#160;<br/>
kΩ&#160;<br/>
<b>ENB/ENBAT Filter/Deglitch&#160;</b><br/>
Enable Filter/Deglitch&#160;Time&#160;<br/>
EN&#160;td,FILT&#160;<br/>
&#160;<br/>
10&#160;<br/>
15&#160;20&#160;<br/>
µs&#160;<br/>
<b>nERROR&#160;Input&#160;</b><br/>
VnERROR,H&#160;<br/>
VnERROR&#160;rising&#160;<br/>
—&#160;<br/>
— 2.0&#160;V&#160;<br/>
nERROR Thresholds&#160;<br/>
VnERROR,L&#160;<br/>
VnERROR&#160;falling&#160;<br/>
0.8&#160;<br/>
—&#160;<br/>
—&#160;V&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive&#160;current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
14<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=15></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-15_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-15_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-15_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
&#160;<br/>
<b>DIAGNOSTIC&#160;OUTP</b><br/>
<b>PUTS&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max Units&#160;</b><br/>
<b>3V3 and Synchronous Buck OV/UV Protection Thresholds&#160;</b><br/>
V3V3,OV,H&#160;<br/>
V3V3&#160;rising&#160;<br/>
3.41&#160;<br/>
3.51&#160;<br/>
<b>3.60&#160;</b><br/>
3V3 OV&#160;Thresholds&#160;<br/>
V&#160;<br/>
V3V3,OV,L&#160;<br/>
V3V3&#160;falling&#160;<br/>
—&#160;<br/>
3.49&#160;<br/>
—&#160;<br/>
3V3 OV&#160;Hysteresis&#160;<br/>
V3V3,OV,HYS&#160;<br/>
V3V3,OV,H&#160;– V3V3,OV,L&#160;<br/>
10&#160;<br/>
20&#160;40&#160;mV&#160;<br/>
V3V3,UV,H&#160;<br/>
V3V3&#160;rising&#160;<br/>
—&#160;<br/>
3.12&#160;<br/>
—&#160;<br/>
3V3 UV Thresholds&#160;<br/>
V&#160;<br/>
V3V3,UV,L&#160;<br/>
V3V3&#160;falling&#160;<br/>
<b>3.00&#160;</b><br/>
3.10&#160;3.19&#160;<br/>
3V3 UV Hysteresis&#160;<br/>
V3V3,UV,HYS&#160;<br/>
V3V3,UV,H&#160;– V3V3,UV,L&#160;<br/>
10&#160;<br/>
20&#160;40&#160;mV&#160;<br/>
Synchronous Buck FB OV&#160;<br/>
Thresholds &#160;<br/>
VFB,OV,H&#160;&#160;<br/>
VFB&#160;rising &#160;<br/>
1.35&#160;<br/>
1.385&#160;1.42 &#160;<br/>
Synchronous Buck FB UV&#160;<br/>
VFB,UV,H&#160;<br/>
VFB&#160;rising&#160;<br/>
—&#160;<br/>
1.245&#160;<br/>
—&#160;<br/>
Thresholds&#160;<br/>
V&#160;<br/>
VFB,UV,L&#160;<br/>
VFB&#160;falling&#160;<br/>
—&#160;<br/>
1.235&#160;<br/>
—&#160;<br/>
Synchronous Buck FB UV&#160;<br/>
Hysteresis&#160;<br/>
VFBUV,HYS&#160;<br/>
VFB,UV,H&#160;– VFB,UV,L&#160;<br/>
5&#160;<br/>
15&#160;25&#160;mV&#160;<br/>
<b>V55CAN,&#160;V5A,&#160;V5B and V5P&#160;OV/UV Protection Thresholds&#160;</b><br/>
V5CAN, V5A, V5B and V5P OV&#160;<br/>
VV5,OV,H&#160;<br/>
VV5&#160;rising&#160;<br/>
5.15&#160;<br/>
5.33&#160;5.50&#160;<br/>
V&#160;<br/>
Thresholds&#160;<br/>
VV5,OV,L&#160;<br/>
VV5&#160;falling&#160;<br/>
—&#160;<br/>
5.30&#160;<br/>
—&#160;<br/>
V5CAN, V5A, V5B and V5P OV&#160;<br/>
V<br/>
– V<br/>
15&#160;<br/>
30&#160;50&#160;mV&#160;<br/>
Hysteresis&#160;<br/>
V5,OV,HYS&#160;<br/>
VV5,OV,H<br/>
V5,OV,L&#160;<br/>
V5CAN, V5A, V5B and V5P UV&#160;<br/>
VV5,UV,H&#160;<br/>
VV5&#160;rising&#160;<br/>
—&#160;<br/>
4.71&#160;<br/>
—&#160;<br/>
V&#160;<br/>
Thresholds&#160;<br/>
VV5,UV,L&#160;<br/>
VV5&#160;falling&#160;<br/>
4.50&#160;<br/>
4.68&#160;4.85&#160;<br/>
V5CAN, V5A, V5B and V5P UV&#160;<br/>
V<br/>
– V<br/>
15&#160;<br/>
30&#160;50&#160;mV&#160;<br/>
Hysteresis&#160;<br/>
V5,UV,HYS&#160;<br/>
VV5,UV,H<br/>
V5,UV,L&#160;<br/>
V5P Output Disconnect Threshold VV5P,DISC&#160;<br/>
VV5P&#160;rising&#160;<br/>
—&#160;<br/>
7.2&#160;<br/>
—&#160;V&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive&#160;current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
&#160;<br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
15<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=16></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-16_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-16_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-16_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
<b>DIAGNOSTIC OUTPUTS&#160;(cont’d)&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max Units&#160;</b><br/>
<b>VR</b><br/>
<b>REG, VCP, and BG Thresholds&#160;</b><br/>
VREGOV1,H&#160;&#160;VVREG&#160;rising, LX1 PWM&#160;disabled&#160;<br/>
5.50&#160;<br/>
5.62&#160;5.75&#160;<br/>
VREG&#160;Non-Latching OV&#160;Threshold&#160;<br/>
V&#160;<br/>
VREGOV1,L&#160;<br/>
VVREG&#160;falling, LX1 PWM&#160;enabled&#160;<br/>
—&#160;<br/>
5.53&#160;<br/>
—&#160;<br/>
VREG&#160;Non-Latching OV&#160;<br/>
Hysteresis&#160;<br/>
VREGOV1,HYS&#160;VREGOV1,H&#160;– VREGOV1,L&#160;<br/>
—&#160;<br/>
100&#160;<br/>
—&#160;mV&#160;<br/>
VREG&#160;Latching&#160;OV Threshold&#160;<br/>
VREGOV2,H&#160;&#160;VVREG&#160;rising, all&#160;regulators latched off —&#160;<br/>
6.55&#160;<br/>
—&#160;V&#160;<br/>
VREG<br/>
sing, triggers riise of 3V3 linear&#160;<br/>
UV,H&#160;<br/>
VVREG&#160;ris<br/>
4.14&#160;<br/>
4.38&#160;4.62&#160;<br/>
VREG UV&#160;Thresholds&#160;<br/>
regulator&#160;<br/>
V&#160;<br/>
VREGUV,L&#160;<br/>
VVREG&#160;falling&#160;<br/>
—&#160;<br/>
4.28&#160;<br/>
—&#160;<br/>
VREG UV Hysteresis&#160;<br/>
VREGUV,HYS&#160;VREGUV,H&#160;– VREGUV,L&#160;<br/>
—&#160;<br/>
100&#160;<br/>
—&#160;mV&#160;<br/>
VCP OV&#160;Thresholds&#160;<br/>
VCPOV,H&#160;<br/>
VVCP&#160;rising, latches all&#160;regulators off<br/>
11.0&#160;<br/>
12.5&#160;14.0 V&#160;<br/>
VCPUV,H&#160;<br/>
VVCP&#160;rising, PWM enabled&#160;<br/>
3.0&#160;<br/>
3.2&#160;3.4&#160;<br/>
VCP UV Thresholds&#160;<br/>
V&#160;<br/>
VCPUV,L&#160;<br/>
VVCP&#160;falling, PWM disabled&#160;<br/>
—&#160;<br/>
2.8&#160;<br/>
—&#160;<br/>
VCP UV Hysteresis&#160;<br/>
VCPUV,HYS&#160;VCPUV,H&#160;– VCPUV,L&#160;<br/>
—&#160;<br/>
400&#160;<br/>
—&#160;mV&#160;<br/>
BGREF&#160;&amp; BGFAULT&#160;UV Thresholds&#160;(2)&#160;BGxUV&#160;BGVREF&#160;or BGFAULT&#160;rising&#160;<br/>
1.00&#160;<br/>
1.05&#160;1.10 V&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
<b>&#160;</b><br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
16<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=17></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-17_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-17_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-17_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)&lt;VIN&lt;40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
<b>DIAGNOSTIC OUTPUTS&#160;(cont’d)&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max Units&#160;</b><br/>
<b>NPOR Turn-on&#160;and Turn-off Delays</b>&#160;<br/>
Time from when&#160;3V3,&#160;Synchronous&#160;<br/>
NPOR Turn-on&#160;Delay&#160;<br/>
tdNPOR,ON&#160;<br/>
Buck output and V5A&#160;are all in&#160;<br/>
15&#160;<br/>
20&#160;25&#160;ms&#160;<br/>
regulation to NPOR being asserted&#160;high&#160;<br/>
<b>NPOR Output&#160;Voltages&#160;</b><br/>
NPOR&#160;Output Low&#160;Voltage&#160;<br/>
V<br/>
ENBAT&#160;high,<br/>
NPOR,L&#160;<br/>
ENB or&#160;<br/>
—&#160;<br/>
150&#160;400 mV&#160;<br/>
VIN&#160;≥&#160;2.5V, INPOR&#160;= 2mA&#160;<br/>
NPOR&#160;Leakage&#160;Current&#160;(1)&#160;<br/>
INPOR,LKG&#160;<br/>
VNPOR&#160;=&#160;3.3V&#160;<br/>
—&#160;<br/>
—&#160;<br/>
2&#160;µA&#160;<br/>
<b>Fault Flag Output Voltages&#160;(FFn)&#160;</b><br/>
FFn Output Voltage&#160;<br/>
V<br/>
or ENBAT=1&#160;and FFn&#160;is tripped&#160;<br/>
FF,L&#160;<br/>
ENB=1&#160;<br/>
—&#160;<br/>
150&#160;400 mV&#160;<br/>
VVIN&#160;≥&#160;2.5V, IFF&#160;= 2mA<br/>
FFn Leakage&#160;Current&#160;<br/>
IFF,LKG&#160;<br/>
VFF= 3.3V&#160;<br/>
—&#160;<br/>
—&#160;<br/>
2&#160;µA&#160;<br/>
<b>Ignition Status&#160;(ENBATS)&#160;</b><br/>
ENBATS Output&#160;Voltage&#160;<br/>
VOENBATS,LO&#160;&#160;IENBATS&#160;=&#160;2mA,&#160;VENBAT&#160;&lt; VENBAT,L&#160;<br/>
—&#160;<br/>
— 400 mV&#160;<br/>
ENBATS Leakage Current&#160;(1)&#160;<br/>
IENBATS&#160;<br/>
VENBATS&#160;= 3.3V&#160;<br/>
—&#160;<br/>
—&#160;<br/>
2&#160;µA&#160;<br/>
<b>OV&#160;Filtering/Deglitch Time</b>&#160;<br/>
Over Voltage&#160;Detection&#160;Delay&#160;<br/>
OV&#160;td,FILT&#160;<br/>
Over&#160;voltage detection&#160;delay&#160;time&#160;<br/>
10&#160;<br/>
15&#160;20&#160;µs&#160;<br/>
<b>UV&#160;Filtering/Deglitch Time&#160;</b><br/>
UV&#160;Filter/Deglitch&#160;Times&#160;<br/>
UV&#160;td,FILT&#160;Under&#160;<br/>
voltage&#160;detection delay time&#160;<br/>
10&#160;<br/>
15&#160;20&#160;<br/>
µs&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
&#160;<br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
17<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=18></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-18_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-18_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-18_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
<b>WINDOW WATCHDOG TIMER&#160;(WWDT)</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max Units&#160;</b><br/>
<b>WD_IN&#160;Voltage&#160;Thresholds&#160;&amp; Current&#160;</b><br/>
WDIN,LO&#160;<br/>
VWD_IN&#160;falling&#160;<br/>
0.8&#160;<br/>
—&#160;<br/>
—&#160;V&#160;<br/>
WDIN&#160;Input Voltage Thresholds&#160;<br/>
WDIN,HI&#160;<br/>
VWD_IN&#160;rising&#160;<br/>
—&#160;<br/>
— 2.0&#160;V&#160;<br/>
WDIN&#160;Input Current&#160;(1)&#160;<br/>
IWD_IN&#160;<br/>
VWD_IN&#160;=&#160;5V&#160;<br/>
−10&#160;<br/>
±1&#160;10&#160;µA&#160;<br/>
<b>WD_IN Timing&#160;Specifications&#160;</b><br/>
WDIN&#160;Frequency&#160;<br/>
WDIN,FREQ&#160;<br/>
&#160;<br/>
—&#160;<br/>
500&#160;<br/>
—&#160;Hz&#160;<br/>
WDIN&#160;Pulse High&#160;time&#160;<br/>
tWDIN, HI&#160;<br/>
&#160;<br/>
50&#160;<br/>
—&#160;<br/>
—&#160;us&#160;<br/>
WDIN&#160;Pulse Low&#160;time&#160;<br/>
tWDIN, LO&#160;<br/>
&#160;<br/>
50&#160;<br/>
—&#160;<br/>
—&#160;us&#160;<br/>
<b>Gate Drive&#160;Enable (POE)&#160;</b><br/>
POE Output Voltage&#160;<br/>
VPOE,L&#160;<br/>
IPOE&#160;= 4mA&#160;<br/>
—&#160;<br/>
150&#160;400&#160;mV&#160;<br/>
POE Output Voltage&#160;<br/>
VPOE,H&#160;<br/>
IPOE&#160;= -4mA&#160;<br/>
3.0&#160;<br/>
—&#160;<br/>
—&#160;V&#160;<br/>
Power Supply&#160;Disable Delay&#160;<br/>
t<br/>
Time from POE going&#160;low&#160;due&#160;to watcch&#160;<br/>
PS_DISABLE&#160;<br/>
—&#160;<br/>
250&#160;<br/>
—&#160;ms&#160;<br/>
dog fault&#160;to V5CAN starts to decay&#160;<br/>
Time form POE going&#160;low&#160;due&#160;to&#160;<br/>
Anti-Latch up Timeout&#160;<br/>
tANTI_LATCHUP&#160;<br/>
watchdog fault to&#160;when&#160;enable&#160;control is&#160;<br/>
—&#160;<br/>
10&#160;<br/>
—&#160;s&#160;<br/>
removed&#160;from the ENB&#160;pin&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
<b>&#160;</b><br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
18<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=19></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-19_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-19_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-19_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>ELECTRICAL CHARACTERISTICS(1)&#160;</b>Unless otherwise&#160;noted, specifications are valid&#160;at 3.8V(4)≤VIN≤40V,&#160;−40ºC≤TA=TJ≤150ºC<br/>
<b>COMMUNICATIONS&#160;INTERFACE&#160;</b><br/>
<b>Characteristic&#160;</b><br/>
<b>Symbol&#160;</b><br/>
<b>Test Conditions&#160;</b><br/>
<b>Min&#160;</b><br/>
<b>Typ Max Units</b><br/>
<b>Serial Interface&#160;(STRn, SDI, SDO, SCK)&#160;</b><br/>
Input low&#160;voltage&#160;<br/>
VIL&#160;<br/>
&#160;&#160;<br/>
—&#160;<br/>
— 0.8 V&#160;<br/>
Input high&#160;voltage&#160;<br/>
VIH&#160;<br/>
All logic&#160;inputs&#160;<br/>
2.0&#160;<br/>
—&#160;<br/>
—&#160;V&#160;<br/>
Input hysteresis&#160;<br/>
VIhys&#160;All&#160;<br/>
logic&#160;<br/>
inputs&#160;<br/>
250&#160;<br/>
550&#160;<br/>
—&#160;mV&#160;<br/>
Input pull-down&#160;&#160;SDI, SCK&#160;<br/>
RPDS&#160;0&lt;VIN&lt;5V&#160;<br/>
—&#160;<br/>
50&#160;<br/>
—&#160;<br/>
k&#160;<br/>
Input pull-up&#160;to VCC&#160;<br/>
IPU&#160;<br/>
STRn&#160;<br/>
—&#160;<br/>
50&#160;<br/>
—&#160;<br/>
k&#160;<br/>
Output low&#160;voltage&#160;<br/>
VOL&#160;<br/>
IOL=1mA1&#160;<br/>
—&#160;<br/>
0.2&#160;0.4 V&#160;<br/>
Output high&#160;voltage&#160;<br/>
VOH&#160;<br/>
IOL=-1mA1&#160;<br/>
2.8&#160;<br/>
VDD-0.2&#160;<br/>
—&#160;V&#160;<br/>
Output leakage1&#160;<br/>
ILK,SDO&#160;<br/>
0V &lt;&#160;VSDO&#160;&lt;&#160;5.5V, STRn=1&#160;<br/>
-1&#160;<br/>
— 1&#160;µA&#160;<br/>
Clock high time&#160;<br/>
tSCKH&#160;<br/>
A in figure 4&#160;<br/>
50&#160;<br/>
—&#160;<br/>
—&#160;<br/>
ns&#160;<br/>
Clock low&#160;time&#160;<br/>
tSCKL&#160;<br/>
B in figure 4&#160;<br/>
50&#160;<br/>
—&#160;<br/>
—&#160;<br/>
ns&#160;<br/>
Strobe lead time&#160;<br/>
tSTLD&#160;<br/>
C in figure&#160;4&#160;<br/>
30&#160;<br/>
—&#160;<br/>
—&#160;<br/>
ns&#160;<br/>
Strobe lag time&#160;<br/>
tSTLG&#160;<br/>
D in figure&#160;4&#160;<br/>
30&#160;<br/>
—&#160;<br/>
—&#160;<br/>
ns&#160;<br/>
Strobe high time&#160;<br/>
tSTRH&#160;<br/>
E in figure 4&#160;<br/>
TBD&#160;<br/>
—&#160;<br/>
—&#160;<br/>
ns&#160;<br/>
Data out enable&#160;time&#160;<br/>
tSDOE&#160;<br/>
F&#160;in figure 4&#160;<br/>
—&#160;<br/>
—&#160;<br/>
40&#160;ns&#160;<br/>
Data out disable&#160;time&#160;<br/>
tSDOD&#160;<br/>
G&#160;in figure 4&#160;<br/>
—&#160;<br/>
—&#160;<br/>
30&#160;ns&#160;<br/>
Data out valid time from clock&#160;<br/>
t<br/>
ure&#160;4&#160;<br/>
—<br/>
—<br/>
0&#160;ns&#160;<br/>
fallling&#160;<br/>
SDOV&#160;<br/>
H in figu<br/>
&#160;<br/>
&#160;<br/>
4<br/>
Data out hold time from clock&#160;<br/>
t<br/>
re 4&#160;<br/>
5&#160;<br/>
—<br/>
—<br/>
fallling&#160;<br/>
SDOH&#160;<br/>
J in figu<br/>
&#160;<br/>
&#160;<br/>
ns&#160;<br/>
Data in set-up time to clock rising tSDIS&#160;<br/>
K in figure 4&#160;<br/>
15&#160;<br/>
—&#160;<br/>
—&#160;<br/>
ns&#160;<br/>
Data in hold time&#160;from clock rising&#160;tSDIH&#160;<br/>
L in figure&#160;4&#160;<br/>
10&#160;<br/>
—&#160;<br/>
—&#160;<br/>
ns&#160;<br/>
Wake up from sleep&#160;<br/>
tEN&#160;<br/>
&#160;&#160;<br/>
—&#160;<br/>
—&#160;<br/>
2&#160;ms&#160;<br/>
<b>Notes:</b>&#160;<br/>
<b>1)</b>&#160;For&#160;input and&#160;output current specifications, negative&#160;current is defined&#160;as&#160;coming out of&#160;the&#160;node or&#160;pin&#160;(sourcing), positive&#160;current is&#160;defined&#160;as&#160;going into the node or&#160;<br/>
pin (sinking).&#160;<br/>
<b>2)</b>&#160;Ensured&#160;by&#160;design&#160;and&#160;characterization, not production&#160;tested.&#160;<br/><b>3)</b>&#160;Specifications at&#160;25°C or&#160;85°C are&#160;guaranteed by&#160;design and&#160;characterization, not&#160;production&#160;tested.&#160;<br/><b>4)</b>&#160;The lowest operating&#160;voltage is&#160;only&#160;valid if&#160;the&#160;conditions VVIN&#160;&gt; VVIN,START&#160;and VVCP&#160;– VVIN&#160;&gt;&#160;VCPUV,H&#160;and&#160;VVREG&#160;&gt;&#160;VREGUV,H&#160;are&#160;satisfied before&#160;VIN&#160;is&#160;reduced.&#160;<br/>
&#160;<br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
19<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=20></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-20_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-20_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-20_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
STRn<br/>
C<br/>
A<br/>
B<br/>
D<br/>
E<br/>
SCK<br/>
K<br/>
L<br/>
SDI<br/>
X<br/>
D15<br/>
X<br/>
D14<br/>
X<br/>
X<br/>
D0<br/>
X<br/>
F<br/>
J<br/>
G<br/>
SDO<br/>
Z<br/>
D15'<br/>
D14'<br/>
D0'<br/>
Z<br/>
H<br/>
<b>&#160;</b><br/>
<b>Figure 1: Serial Interfacce Timing</b>&#160;<br/>
<b>(X = don’t care. Z&#160;=&#160;high impedance&#160;(tri-state)&#160;</b><br/>
<b>&#160;</b><br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
20<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=21></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-21_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-21_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-21_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>TABLE 1: &#160;STARTUP and SHUTDOWN&#160;LOGIC (signal names&#160;consistent with&#160;block diagram):&#160;</b><br/>
<b>Startup&#160;sequence to be&#160;finalized&#160;</b><br/>
<b>&#160;</b><br/>
<b>Regulator Control&#160;Bits&#160;</b><br/>
<b>A4412&#160;Status Signals&#160;&#160;</b><br/>
<b>(0=OFF,&#160;1=ON)&#160;</b><br/>
<b>A4412&#160;</b><br/>
<b>SYNC&#160;</b><br/>
<b>V5B,&#160;</b><br/>
<b>SYNC&#160;</b><br/>
<b>V5B,&#160;</b><br/>
<b>MODE&#160;</b><br/>
<b>VREG&#160;</b><br/>
<b>3V3&#160;</b><br/>
<b>BUCK&#160;</b><br/>
<b>V5P &amp;&#160;</b><br/>
<b>VREG&#160;</b><br/>
<b>3V3&#160;</b><br/>
<b>BUCK&#160;</b><br/>
<b>V5P &amp;&#160;</b><br/>
<b>EN MPOR</b><br/>
<b>N</b><br/>
<b>NPOR&#160;</b><br/>
<b>ON&#160;</b><br/>
<b>ON&#160;</b><br/>
<b>&amp; V5A</b><br/>
<b>V5CAN&#160;</b><br/>
<b>UV&#160;</b><br/>
<b>UV&#160;</b><br/>
<b>&amp; V5A&#160;</b><br/>
<b>V5CAN&#160;</b><br/>
<b>TIME &#160;</b><br/>
<b>ON&#160;</b><br/>
<b>ON&#160;</b><br/>
<b>UV&#160;</b><br/>
<b>UV&#160;</b><br/>
<b>&#160;</b><br/>
<b>RESET&#160;</b><br/>
<b>0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0 1&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0&#160;</b><br/>
<b>OFF&#160;</b><br/>
<b>0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;1&#160;</b><br/>
<b>1 1&#160;&#160;1&#160;</b><br/>
<b>0&#160;</b><br/>
<b>STARTUP&#160;</b><br/>
<b>1&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>1 0&#160;&#160;1&#160;</b><br/>
<b>1 1&#160;&#160;1&#160;</b><br/>
<b>0&#160;</b><br/>
<b>↓&#160;</b><br/>
<b>1&#160;</b><br/>
<b>1 0&#160;&#160;0&#160;</b><br/>
<b>1 0&#160;&#160;0&#160;</b><br/>
<b>1 1&#160;&#160;1&#160;</b><br/>
<b>0&#160;</b><br/>
<b>↓&#160;</b><br/>
<b>1&#160;</b><br/>
<b>1 1&#160;&#160;0&#160;</b><br/>
<b>1 0&#160;&#160;0&#160;</b><br/>
<b>0 1&#160;&#160;1&#160;</b><br/>
<b>0&#160;</b><br/>
<b>↓&#160;</b><br/>
<b>1&#160;</b><br/>
<b>1 1&#160;&#160;1&#160;</b><br/>
<b>1 0&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;1&#160;</b><br/>
<b>1&#160;</b><br/>
<b>RUN&#160;</b><br/>
<b>1&#160;</b><br/>
<b>1 1&#160;&#160;1&#160;</b><br/>
<b>1 0&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>1&#160;</b><br/>
<b>15us&#160;</b><br/>
<b>1&#160;</b><br/>
<b>1 1&#160;&#160;1&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0&#160;</b><br/>
<b>DEGLITCH&#160;</b><br/>
<b>SHUTTING&#160;</b><br/>
<b>1&#160;</b><br/>
<b>1 0&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0&#160;</b><br/>
<b>DOWN&#160;</b><br/>
<b>&#160;</b><br/>
<b>↓&#160;</b><br/>
<b>1&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0 1&#160;&#160;1&#160;</b><br/>
<b>0&#160;</b><br/>
<b>↓&#160;</b><br/>
<b>0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>1 1&#160;&#160;1&#160;</b><br/>
<b>0&#160;</b><br/>
<b>OFF&#160;</b><br/>
<b>0&#160;</b><br/>
<b>0 0&#160;&#160;0&#160;</b><br/>
<b>0 0&#160;&#160;1&#160;</b><br/>
<b>1 1&#160;&#160;1&#160;</b><br/>
<b>0&#160;</b><br/>
<b>&#160;</b><br/>
<b>X</b>&#160;= DON’T CARE&#160;<br/>
<b>EN</b>&#160;=&#160;ENBAT&#160;+ ENB&#160;<br/>
<b>MPOR</b>&#160;= VCC_UV +&#160;VCP_UV + BG1_U<br/>
UV +&#160;BG2_UV&#160;+ TSD + VCP_OV (latcheed) +&#160;D1MISSING&#160;<br/>
(latched) + ILIM,LX1&#160;(latched)&#160;<br/>
<b>&#160;</b><br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
21<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=22></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-22_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-22_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-22_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>Startup Timing&#160;Diagram&#160;</b><br/>
13.5V<br/>
VIN<br/>
EN<br/>
ENB OR&#160;ENBAT&#160;=&#160;HIGH<br/>
SS<br/>
VSSOFFS<br/>
COMP<br/>
fOSC/4<br/>
fOSC/2<br/>
LX1<br/>
fOSC<br/>
tSS1<br/>
t<br/>
V<br/>
SS1,DLY<br/>
VREG,UV,H<br/>
VREG<br/>
V3V3,UV,H<br/>
3V3<br/>
1.3V<br/>
fOSC/4<br/>
fOSC/2<br/>
LX2<br/>
fOSC<br/>
tSS2<br/>
Buck&#160;<br/>
VFB,UV,H<br/>
Output<br/>
VV5A,UV,H<br/>
V5A<br/>
3V3&#160;OK*<br/>
Buck OK*<br/>
t3V3,BUCK<br/>
V5A&#160;OK*<br/>
t3V3,V5A<br/>
NPOR&#160;ON*<br/>
td&#160;NPOR,ON<br/>
NPOR<br/>
&#160;<br/>
&#160;<br/>
* =&#160;internal signal<br/>
<b>Figure 2: Start Up Timing&#160;Diagram</b><br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
22<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=23></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-23_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-23_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-23_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>Shutdown Timing Diagram&#160;<br/>&#160;</b><br/>
VIN<br/>
ENtd,FILT<br/>
ENB<br/>
AND<br/>
ENBAT<br/>
3V3,&#160;Sync Buck&#160;<br/>
tOUT,FALL<br/>
or&#160;V5A UV<br/>
All&#160;Outputs<br/>
UVtd,FILT<br/>
NPOR<br/>
<b>&#160;</b><br/>
<b>&#160;</b><br/>
&#160;<br/>
<i>All outputs&#160;start to decay ENtd,FILT&#160;seconds after&#160;ENB and EBAT are low.<br/>Time for&#160;outputs to drop to zero, tOUT,FALL, various for each output and depends&#160;on&#160;load&#160;current and&#160;capacitance.<br/>NPOR falls when 3V3, Sync Buck&#160;or V5A reaches&#160;its&#160;UV&#160;point</i>&#160;<br/>
&#160;<br/>
<b>Figure 3: Shutdown Timing Diagram</b><br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
23<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=24></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-24_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-24_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-24_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre-Regulator&#160;with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators,&#160;Pulse Width&#160;Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/><b>TABLE&#160;2: SUMMARY OF&#160;FAULT MODE&#160;OPERATION&#160;</b><br/>
<b>FAULT TYPE&#160;</b><br/>
<b>LATCH&#160;</b><br/>
<b>SYNC&#160;</b><br/>
<b>RESET&#160;</b><br/>
<b>and&#160;</b><br/>
<b>A4412 RESPONSE&#160;TO&#160;FAULT&#160;</b><br/>
<b>VCC&#160;</b><br/>
<b>VCP&#160;</b><br/>
<b>VREG&#160;</b><br/>
<b>3V3&#160;</b><br/>
<b>V5CAN&#160;</b><br/>
<b>V55A&#160;</b><br/>
<b>V5B&#160;</b><br/>
<b>V5P&#160;</b><br/>
<b>NPOR&#160;</b><br/>
<b>FFn&#160;</b><br/>
<b>POE&#160;</b><br/>
<b>DIAG&#160;</b><br/>
<b>SPI&#160;</b><br/>
<b>WD&#160;</b><br/>
<b>FAULT?&#160;</b><br/>
<b>BUCK O/P</b><br/>
<b>METHOD&#160;</b><br/>
<b>CONDITION&#160;</b><br/>
<b>Latching Faults</b>&#160;<br/>
Results in&#160;an MPOR&#160;after&#160;1&#160;<br/>
CPUMP&#160;OV&#160;<br/>
detection,&#160;so&#160;all&#160;regulators&#160;are&#160;<br/>
Yes&#160;<br/>
No&#160;effect&#160;<br/>
?&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
100khz&#160;<br/>
On&#160;<br/>
On&#160;<br/>
None&#160;<br/>
shut&#160;off&#160;<br/>
VREG over&#160;<br/>
Check&#160;the&#160;<br/>
Results in&#160;an MPOR&#160;after&#160;1&#160;<br/>
voltage&#160;<br/>
short/&#160;Cycle&#160;<br/>
detection,&#160;so&#160;all&#160;regulators&#160;are&#160;<br/>
Yes&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
Low&#160;&#160;<br/>
200khz&#160;<br/>
On&#160;<br/>
On&#160;<br/>
VREGOV2,H&#160;&lt;&#160;<br/>
EN&#160;or&#160;Vin&#160;/&#160;<br/>
shut&#160;off&#160;<br/>
VVREG&#160;<br/>
replace&#160;4412 &#160;<br/>
VREG&#160;<br/>
Results in&#160;an MPOR&#160;after&#160;1&#160;<br/>
Place D1&#160;then&#160;<br/>
asynchronous&#160;<br/>
detection,&#160;so&#160;all&#160;regulators&#160;are&#160;<br/>
Yes&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
300kHz&#160;<br/>
xx&#160;<br/>
xx&#160;<br/>
cycle&#160;EN or&#160;<br/>
diode&#160;(D1)&#160;<br/>
shut&#160;off&#160;<br/>
VIN&#160;<br/>
missing&#160;<br/>
Asynchronous&#160;<br/>
Results in&#160;an MPOR&#160;after&#160;the high&#160;<br/>
Remove&#160;the&#160;<br/>
diode&#160;(D1)&#160;short&#160;<br/>
side MOSFET&#160;current exceeds&#160;<br/>
short then&#160;<br/>
circuited or&#160;LX1&#160;<br/>
Yes&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
400kHz&#160;<br/>
xx&#160;<br/>
xx&#160;<br/>
ILIM,LX1&#160;so&#160;all regulators&#160;are shut&#160;<br/>
cycle&#160;EN or&#160;<br/>
shorted&#160;to&#160;<br/>
off&#160;<br/>
VIN&#160;<br/>
ground&#160;<br/>
Check&#160;for&#160;<br/>
If OV condition&#160;persists for more&#160;<br/>
1V25&#160;over&#160;<br/>
short circuits&#160;<br/>
than&#160;tdOV&#160;then&#160;set NPOR&#160;Low&#160;<br/>
Yes&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
500kHz&#160;<br/>
xx&#160;<br/>
xx&#160;<br/>
voltage&#160;<br/>
then&#160;cycle&#160;EN&#160;<br/>
and shut&#160;off all&#160;regulators&#160;<br/>
or&#160;VIN&#160;<br/>
&#160;FB pin&#160;will be&#160;pulled&#160;high, LX2&#160;will&#160;<br/>
Connect the&#160;<br/>
FB pin is&#160;open&#160;&#160;<br/>
Yes&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
Low&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
off&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
600kHz&#160;<br/>
xx&#160;<br/>
xx&#160;<br/>
stop switching&#160;&#160;<br/>
FB&#160;pin&#160;<br/>
<b>Non&#160;Latching&#160;Faults&#160;</b><br/>
Vin UVLO&#160;<br/>
4412 is&#160;in&#160;reset state&#160;<br/>
No&#160;<br/>
Ramping&#160;Vin&#160;<br/>
off off&#160;off off off off&#160;&#160;off&#160;&#160;Low&#160;Low&#160;Low&#160;Low&#160;xx xx&#160;&#160;None&#160;<br/>
BG1 UVLO&#160;<br/>
4412 is&#160;in&#160;reset state&#160;<br/>
No&#160;<br/>
Ramping&#160;Vin&#160;<br/>
off off&#160;off off off off&#160;&#160;off&#160;&#160;Low&#160;Low&#160;Low&#160;Low&#160;xx xx&#160;&#160;None&#160;<br/>
BG2 UVLO&#160;<br/>
4412 is&#160;in&#160;reset state&#160;<br/>
No&#160;<br/>
Ramping&#160;Vin&#160;<br/>
off off&#160;off off off off&#160;&#160;off&#160;&#160;Low&#160;Low&#160;Low&#160;Low&#160;xx xx&#160;&#160;None&#160;<br/>
VCC UVLO&#160;<br/>
4412 is&#160;in&#160;reset state&#160;<br/>
No&#160;<br/>
ON Vin&#160;&#160;off off&#160;off off off off&#160;&#160;off&#160;&#160;Low&#160;Low&#160;Low&#160;Low&#160;xx xx&#160;&#160;None&#160;<br/>
VCC&#160;short Ilimit&#160;<br/>
4412 is&#160;in&#160;reset state&#160;<br/>
No&#160;<br/>
UVLO&#160;Vin&#160;&#160;off off&#160;off off off off&#160;&#160;off&#160;&#160;Low&#160;Low&#160;Low&#160;Low&#160;xx xx&#160;&#160;None&#160;<br/>
CPUMP&#160;UVLO&#160;<br/>
4412 is&#160;in&#160;reset state&#160;<br/>
No&#160;<br/>
ON Ramping&#160;&#160;off off&#160;off off off off&#160;&#160;off&#160;&#160;Low&#160;Low&#160;Low&#160;Low&#160;xx xx&#160;&#160;None&#160;<br/>
VREG over&#160;<br/>
Low&#160;if&#160;3V3,&#160;&#160;Low&#160;if&#160;V5&#160;<br/>
voltage&#160;<br/>
Stop&#160;PWM&#160;switching&#160;of&#160;LX1&#160;<br/>
No&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;&#160;No effect&#160;No&#160;<br/>
effect&#160;No&#160;<br/>
effect&#160;&#160;No&#160;effect&#160;<br/>
No&#160;effecct&#160;&#160;1V25&#160;or&#160;V5A&#160;or&#160;V5P&#160;are&#160;Low&#160;<br/>
Low&#160;No&#160;effect&#160;No&#160;effect&#160;<br/>
None&#160;<br/>
VREGOV1,H&#160;&lt;&#160;<br/>
are too Low<br/>
too Low<br/>
VVREG&#160;<br/>
VREG will decay&#160;to&#160;0V, LX1&#160;will&#160;<br/>
switch at maximum&#160;duty&#160;cycle so&#160;<br/>
VREG pin&#160;open&#160;<br/>
Connect the&#160;<br/>
the voltage on&#160;the output&#160;<br/>
No&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
off off&#160;off off off off&#160;&#160;off&#160;&#160;Low&#160;Low&#160;Low&#160;Low&#160;<br/>
No&#160;effect&#160;No&#160;effect&#160;<br/>
circuit&#160;<br/>
VREG&#160;pin&#160;<br/>
capacitors will be&#160;very&#160;close&#160;to&#160;<br/>
VBAT&#160;<br/>
VREG shorted&#160;<br/>
to ground&#160;<br/>
Continue&#160;to&#160;PWM&#160;but&#160;turn&#160;off LX1&#160;<br/>
Low&#160;if&#160;3V3,&#160;<br/>
VSS1&lt;VHIC1,EN,&#160;<br/>
off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;<br/>
Remove&#160;the&#160;<br/>
when the&#160;high&#160;side MOSFET&#160;<br/>
No&#160;<br/>
No&#160;effect&#160;<br/>
No&#160;effect&#160;<br/>
Shorted&#160;<br/>
1V25&#160;or&#160;V5A<br/>
Low&#160;<br/>
Low&#160;Low&#160;<br/>
No&#160;effect&#160;No&#160;effect&#160;<br/>
VREG&lt;1.95V,&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
short circuit&#160;<br/>
current exceeds ILIM1&#160;<br/>
are too Low<br/>
VCOMP1≠EA1<br/>
VO(MAX)&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems, Inc.&#160;<br/>
Subject to Change Without&#160;Notice<br/>
115&#160;Northeast&#160;Cutoff&#160;<br/>
24<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=25></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-25_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-25_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-25_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre-Regulator&#160;with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators,&#160;Pulse Width&#160;Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>FAULT TYPE&#160;</b><br/>
<b>LATCH&#160;</b><br/>
<b>SYNC&#160;</b><br/>
<b>RESET&#160;</b><br/>
<b>and&#160;</b><br/>
<b>A4412 RESPONSE&#160;TO&#160;FAULT&#160;</b><br/>
<b>VCC&#160;</b><br/>
<b>VCP&#160;</b><br/>
<b>VREG&#160;</b><br/>
<b>3V3&#160;</b><br/>
<b>V5CAN&#160;</b><br/>
<b>V55A&#160;</b><br/>
<b>V5B&#160;</b><br/>
<b>V5P&#160;</b><br/>
<b>NPOR&#160;</b><br/>
<b>FFn&#160;</b><br/>
<b>POE&#160;</b><br/>
<b>DIAG&#160;</b><br/>
<b>SPI&#160;</b><br/>
<b>WD&#160;</b><br/>
<b>FAULT?&#160;</b><br/>
<b>BUCK O/P</b><br/>
<b>METHOD&#160;</b><br/>
<b>CONDITION&#160;</b><br/>
VREG over&#160;<br/>
current&#160;<br/>
Low&#160;if&#160;3V3,&#160;<br/>
VSS1&gt;VHIC1,EN,&#160;<br/>
Enters&#160;hiccup mode&#160;after&#160;30&#160;OCP&#160;<br/>
off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
Shorted&#160;<br/>
1V25&#160;or&#160;V5A<br/>
Low&#160;<br/>
Low&#160;Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
VREG&lt;1.95V,&#160;<br/>
faults&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
load&#160;<br/>
are too Low<br/>
VCOMP1=EA1<br/>
VO(MAX)&#160;<br/>
VREG over&#160;<br/>
current&#160;<br/>
Low&#160;if&#160;3V3,&#160;<br/>
VSS1&gt;VHIC1,EN,&#160;<br/>
Enters&#160;hiccup mode after&#160;120&#160;<br/>
off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;&#160;off&#160;if&#160;Vreg&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
Shorted&#160;<br/>
1V25&#160;or&#160;V5A<br/>
Low&#160;<br/>
Low&#160;Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
VREG&gt;1.95V,&#160;<br/>
OCP faults&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
&lt;UVLO&#160;<br/>
load&#160;<br/>
are too Low<br/>
VCOMP1=EA1<br/>
VO(MAX)&#160;<br/>
Closed loop control&#160;will&#160;try&#160;to raise&#160;<br/>
&#160;FB/OV&#160;under&#160;<br/>
the voltage but may&#160;be&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No&#160;effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;Low&#160;&#160;Low&#160;&#160;Low&#160;Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
voltage&#160;<br/>
constrained by&#160;the&#160;foldback&#160;or&#160;<br/>
load&#160;<br/>
pulse-&#160;by-pulse&#160;current&#160;limit&#160;<br/>
SYNC&#160;Buck&#160;<br/>over&#160;current&#160;<br/>
Enters&#160;hiccup mode after&#160;120&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No effect&#160;No&#160;<br/>
effect&#160;No&#160;<br/>
effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;Low&#160;&#160;Low&#160;&#160;Low&#160;Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
VSS2&gt;VHIC2,EN,&#160;<br/>
OCP faults&#160;<br/>
load&#160;<br/>
V1V25&gt;470mV&#160;<br/>
FB shorted&#160;&#160;to&#160;<br/>
Continue&#160;to&#160;PWM&#160;but&#160;turn&#160;off LX2&#160;<br/>
ground&#160;<br/>
Remove&#160;the&#160;<br/>
when the&#160;high&#160;side MOSFET&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No effect&#160;No&#160;<br/>
effect&#160;No&#160;<br/>
effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;Low&#160;&#160;Low&#160;&#160;Low&#160;Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
VSS2&lt;VHIC2,EN,&#160;<br/>
short circuit&#160;<br/>
current exceeds ILIM2&#160;<br/>
V1V25&lt;470mV&#160;<br/>
Closed loop control&#160;will&#160;try&#160;to raise&#160;<br/>
3V3 &#160;under&#160;<br/>
the voltage but may&#160;be&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;Low&#160;&#160;Low&#160;&#160;Low&#160;Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
voltage&#160;<br/>
constrained by&#160;the&#160;foldback&#160;or&#160;<br/>
load&#160;<br/>
pulse-&#160;by-pulse&#160;current&#160;limit&#160;<br/>
3V3 over&#160;<br/>
If OV condition&#160;persists for more&#160;<br/>
&gt;&#160;<br/>
Check&#160;for&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;Low&#160;&#160;Low&#160;&#160;Low&#160;Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
voltage&#160;<br/>
than&#160;tdOV&#160;then&#160;set NPOR Low&#160;&#160;<br/>
V3V3,OV,H&#160;<br/>
short circuits&#160;<br/>
3V3 over&#160;<br/>
Foldback current limit&#160;will&#160;reduce&#160;<br/>
Low&#160;if&#160;3V3&#160;&#160;Low&#160;if&#160;3V3&#160;Low&#160;if&#160;3V3<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
&#160;Falling&#160;<br/>
No effect&#160;&#160;No&#160;effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;<br/>
Low&#160;No&#160;effect&#160;No effect&#160;<br/>
current&#160;<br/>
the output&#160;voltage&#160;<br/>
&lt; V3V3,UV,L&#160;&#160;&lt; V3V3,UV,L&#160;&lt; V3V3,UV,L<br/>
load&#160;<br/>
Closed loop control&#160;will&#160;try&#160;to raise&#160;<br/>
V5P under&#160;<br/>
the voltage but may&#160;be&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;&#160;No&#160;effect&#160;&#160;No effect&#160;<br/>
UVLO<br/>
No effect&#160;<br/>
Low&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
voltage&#160;<br/>
constrained by&#160;the foldback&#160;<br/>
load&#160;<br/>
current limit&#160;<br/>
V5P over&#160;<br/>
Check&#160;for&#160;<br/>
If OV condition&#160;persists for more&#160;<br/>
&gt;&#160;<br/>
voltage or&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;&#160;No&#160;effect&#160;&#160;No effect&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;&#160;short circuits&#160;<br/>
than&#160;tdOV&#160;then&#160;set FF&#160;Low&#160;<br/>
V<br/>
shorted&#160;to&#160;Vbatt&#160;<br/>
V5P,OV,H<br/>
H&#160;<br/>
on &#160;V5P&#160;<br/>
V5P over&#160;<br/>
Foldback current limit&#160;will&#160;reduce&#160;<br/>
Low&#160;if&#160;&#160;V5P&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;&#160;No&#160;effect&#160;&#160;No effect&#160;<br/>
Falling<br/>
No effect&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
current&#160;<br/>
the output&#160;voltage&#160;<br/>
are too Low<br/>
load&#160;<br/>
Closed loop control&#160;will&#160;try&#160;to raise&#160;<br/>
V5A &#160;under&#160;<br/>
the voltage but may&#160;be&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;<br/>
Low&#160;<br/>
No effect&#160;<br/>
No effecct&#160;Low&#160;&#160;Low&#160;&#160;Low&#160;Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
voltage&#160;<br/>
constrained by&#160;the foldback&#160;<br/>
load&#160;<br/>
current limit&#160;<br/>
Check&#160;for&#160;<br/>
V5A over&#160;<br/>
If OV condition&#160;persists for more&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;&#160;&gt;V<br/>
ct&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;&#160;short circuits&#160;<br/>
voltage&#160;<br/>
than&#160;tdOV&#160;then&#160;set POK5V Low&#160;<br/>
V5A,OV,H<br/>
No effect&#160;<br/>
No effec<br/>
on V5A&#160;<br/>
V5A over&#160;<br/>
Foldback current limit&#160;will&#160;reduce&#160;<br/>
Low&#160;if&#160;V5A &lt;&#160;&#160;Low&#160;if&#160;V5A&#160;&#160;Low&#160;if&#160;V5A&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;<br/>
Falling&#160;<br/>
No effect&#160;<br/>
No effecct&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
current&#160;<br/>
the output&#160;voltage&#160;<br/>
VV5A3,UV,L&#160;&#160;&lt; VV5A3,UV,L&#160;&lt; VV5A3,UV,L<br/>
load&#160;<br/>
Check&#160;for&#160;<br/>
V5CAN over&#160;<br/>
If OV condition&#160;persists for more&#160;<br/>
&gt;&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;<br/>
No&#160;effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;&#160;short circuits&#160;<br/>
voltage&#160;<br/>
than&#160;tdOV&#160;then&#160;set POK5V Low&#160;<br/>
VV5CAN,OV,H<br/>
on V5CAN&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems, Inc.&#160;<br/>
Subject to Change Without&#160;Notice<br/>
115&#160;Northeast&#160;Cutoff&#160;<br/>
255<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=26></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-26_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-26_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-26_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre-Regulator&#160;with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators,&#160;Pulse Width&#160;Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>FAULT TYPE&#160;</b><br/>
<b>LATCH&#160;</b><br/>
<b>SYNC&#160;</b><br/>
<b>RESET&#160;</b><br/>
<b>and&#160;</b><br/>
<b>A4412 RESPONSE&#160;TO&#160;FAULT&#160;</b><br/>
<b>VCC&#160;</b><br/>
<b>VCP&#160;</b><br/>
<b>VREG&#160;</b><br/>
<b>3V3&#160;</b><br/>
<b>V5CAN&#160;</b><br/>
<b>V55A&#160;</b><br/>
<b>V5B&#160;</b><br/>
<b>V5P&#160;</b><br/>
<b>NPOR&#160;</b><br/>
<b>FFn&#160;</b><br/>
<b>POE&#160;</b><br/>
<b>DIAG&#160;</b><br/>
<b>SPI&#160;</b><br/>
<b>WD&#160;</b><br/>
<b>FAULT?&#160;</b><br/>
<b>BUCK O/P</b><br/>
<b>METHOD&#160;</b><br/>
<b>CONDITION&#160;</b><br/>
Closed loop control&#160;will&#160;try&#160;to raise&#160;<br/>
V5CAN &#160;under&#160;<br/>
the voltage but may&#160;be&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;No&#160;<br/>
effect&#160;&#160;Low&#160;&#160;No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
voltage&#160;<br/>
constrained by&#160;the foldback&#160;<br/>
load&#160;<br/>
current limit&#160;<br/>
Low&#160;if&#160;<br/>
V5CAN over&#160;<br/>
Foldback current limit&#160;will&#160;reduce&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;<br/>
Falling&#160;<br/>
No&#160;effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;No&#160;<br/>
effect&#160;V5CAN is&#160;&#160;No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
current&#160;<br/>
the output&#160;voltage&#160;<br/>
load&#160;<br/>
too Low<br/>
Check&#160;for&#160;<br/>
V5B over&#160;<br/>
If OV condition&#160;persists for more&#160;<br/>
&gt;V<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;<br/>
V5CAN,OV,<br/>
No&#160;effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;&#160;short circuits&#160;<br/>
voltage&#160;<br/>
than&#160;tdOV&#160;then&#160;set POK5V Low&#160;<br/>
H&#160;<br/>
on V5CAN&#160;<br/>
Closed loop control&#160;will&#160;try&#160;to raise&#160;<br/>
V5B &#160;under&#160;<br/>
the voltage but may&#160;be&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;&#160;No&#160;effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;No&#160;<br/>
effect&#160;&#160;Low&#160;&#160;No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
voltage&#160;<br/>
constrained by&#160;the foldback&#160;<br/>
load&#160;<br/>
current limit&#160;<br/>
V5B over&#160;<br/>
Foldback current limit&#160;will&#160;reduce&#160;<br/>
Low&#160;if&#160;V5B&#160;<br/>
Decrease the&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;&#160;No effect&#160;&#160;No effect&#160;&#160;No&#160;effect&#160;&#160;No effect&#160;<br/>
No effecct&#160;No&#160;<br/>
effect&#160;<br/>
No effect&#160;<br/>
Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
current&#160;<br/>
the output&#160;voltage&#160;<br/>
is&#160;too&#160;Low<br/>
load&#160;<br/>
Thermal&#160;<br/>
Results in&#160;an MPOR,&#160;so&#160;all&#160;<br/>
Let the&#160;A4412&#160;<br/>
No&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
No effect&#160;<br/>
off&#160;<br/>
off off off off&#160;&#160;off&#160;&#160;off Low&#160;<br/>
Low&#160;Low&#160;<br/>
No&#160;effect&#160;No effect&#160;<br/>
shutdown&#160;<br/>
regulators are&#160;shut&#160;off&#160;<br/>
cool&#160;<br/>
&#160;<br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems, Inc.&#160;<br/>
Subject to Change Without&#160;Notice<br/>
115&#160;Northeast&#160;Cutoff&#160;<br/>
26<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=27></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-27_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-27_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-27_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse&#160;Width&#160;Watchdog&#160;Timer, and SPI</b></i><br/>
&#160;<br/>
<b>TIMING DIAGRAM (not&#160;to&#160;scale):</b>&#160; * is for “and”, + is&#160;for “or”<b>&#160;</b><br/>
ENB+ENBAT&#160;HIGH<br/>
EN<br/>
VHICx,EN<br/>
VHICx,EN<br/>
VHICx,EN<br/>
SSx<br/>
VSSxOFFS<br/>
VSSx<br/>
VSSx<br/>
VSSx<br/>
RST<br/>
OFFS<br/>
VSSxRST<br/>
OFFS<br/>
EN_HICx<br/>
HICx<br/>
<b>30x</b><br/>
<b>30x</b><br/>
<b>30x</b><br/>
OCPx<br/>
<b>OCP</b><br/>
<b>OCP</b><br/>
<b>OCP</b><br/>
EAxVO(MAX)<br/>
PWMxOFFS<br/>
COMPx<br/>
FOSC/4<br/>
FOSC/4<br/>
FOSC/4<br/>
LXx<br/>
VREG<br/>
1.3V<br/>
(VFB)<br/>
(0.47V)<br/>
<b>Figure&#160;4: Hiccup&#160;Mode Operation with&#160;VREG&#160;or Synchronous Buck&#160;Shorted to&#160;GND&#160;(RLOAD&lt;550mΩ)</b>&#160;<br/>
ENB+ENBAT&#160;HIGH<br/>
EN<br/>
VHICx,EN<br/>
VHICx,EN<br/>
SSx<br/>
VSSxOFFFS<br/>
VSSx<br/>
VSSx<br/>
RST<br/>
OFFS<br/>
HICx<br/>
<b>120x&#160;OCP</b><br/>
<b>120x OCP</b><br/>
OCPx<br/>
EAxVO(MAX)<br/>
PWMxOFFS<br/>
COMPx<br/>
FOSC/4&#160;FOSC/2<br/>
FOSC<br/>
FOSC/4&#160;FOSC/2<br/>
FOSC<br/>
LXx<br/>
2.7V<br/>
(0.78V)<br/>
VREG&#160;<br/>
1.3V<br/>
(VFB)<br/>
(0.47V)<br/>
<b>&#160;</b><br/>
<b>Figure 5:&#160;Hiccup&#160;Mode Operation&#160;with&#160;VREG or Synchronous Buck Over&#160;Loaded (RLOAD≈0.5Ω)</b><br/>
<b>Preliminary Data&#160;Sheet&#160;</b><br/>
Allegro MicroSystems, Inc.<br/>
Subject to Change Without Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
27<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160; USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=28></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-28_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-28_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-28_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse&#160;Width&#160;Watchdog&#160;Timer, and SPI</b></i><br/>
&#160;<br/>
<b>FUNCTIONAL DESCRIPTION&#160;</b><br/>
<b>Overview&#160;</b><br/>
<b>Chaarge&#160;Pump&#160;</b><br/>
The&#160;A4412 is a&#160;power management IC designed for safety&#160;<br/>
A&#160;charge pump&#160;doubler provides&#160;the voltage&#160;necessary&#160;to&#160;<br/>
critical applications. It contains&#160;seven DC/DC&#160;regulators to&#160;<br/>
drive high side&#160;n-channel MOSFETs in the pre-regulator and<br/>
create the voltages necessary&#160;for typical automotive&#160;<br/>
linear regulators.&#160;Two external&#160;capacitors are&#160;required for&#160;<br/>
applications such&#160;as electrical&#160;power steering.&#160;<br/>
charge pump operation. During&#160;the first cycle&#160;of the charge&#160;<br/>pump action the fflying capacitor, between&#160;pins&#160;CP1 and CP2,&#160;<br/>
The&#160;A4412 pre-regulator can&#160;be&#160;configured&#160;as&#160;a buck&#160;<br/>
is&#160;charged either&#160;ffrom VIN or&#160;VREG, whichever is highest.&#160;<br/>
converter or buck&#160;boost. Buck boost is suitable&#160;for&#160;when&#160;<br/>
During the second&#160;cycle the voltage on the flying capacitor&#160;<br/>
applications need&#160;to work with&#160;extremely&#160;Low&#160;battery&#160;voltages.&#160;<br/>
charges the VCP&#160;capacitor. The&#160;VCP minus&#160;VIN voltage is&#160;<br/>
This pre-regulator&#160;generates a&#160;fixed&#160;5.35V and&#160;can deliver up&#160;<br/>
reggulated to around 6.6V&#160;<br/>
to&#160;1.2A to power&#160;the internal&#160;or&#160;external post regulators. These&#160;<br/>post regulators generate the various voltage levels for the end&#160;<br/>
The&#160;charge pump&#160;incorporates&#160;some safety&#160;features&#160;<br/>
system.&#160;<br/>
1. Under&#160;<br/>
voltage and&#160;over voltage detection and&#160;<br/>
The&#160;A4412 includes six internal&#160;post regulators. Five linear&#160;<br/>
reporting&#160;<br/>
regulators and&#160;one adjustable output synchronous buck&#160;<br/>regulator.&#160;<br/>
2. Over&#160;<br/>
current safe mode&#160;protection&#160;<br/>
<b>Pre-Regulator&#160;</b><br/>
<b>Band Gap&#160;</b><br/>
The&#160;pre-regulator&#160;incorporates&#160;an internal high&#160;side buck&#160;<br/>
Dual band&#160;gaps&#160;are implemented within&#160;the&#160;A4412. One band&#160;<br/>
switch and a boost switch gate&#160;driver. An external&#160;<br/>
gap&#160;is&#160;dedicated&#160;to the voltage&#160;regulation&#160;loops within&#160;each&#160;of&#160;<br/>
freewheeling diode and LC&#160;filter&#160;are required&#160;to&#160;complete the&#160;<br/>
the&#160;&#160;regulators,&#160;VCC, VCP, VREG&#160;and the six&#160;post regulators.&#160;<br/>
buck converter.&#160;By&#160;adding&#160;a MOSFET&#160;and boost diode the&#160;<br/>
The&#160;second is dedicated&#160;to the&#160;monitoring function of all the&#160;<br/>
pre-regulator can&#160;now&#160;maintain&#160;all outputs&#160;with&#160;input voltages&#160;<br/>
reggulators under&#160;and over voltage. This improves safety&#160;<br/>
down to 3.8V.&#160;<br/>
coverage and fault reporting from&#160;the A4412.&#160;<br/>
The&#160;pre-regulator&#160;provides many&#160;protection&#160;and diagnostic&#160;<br/>
Should the regulation band gap&#160;fail then the outputs will&#160;be&#160;out&#160;<br/>
functions.&#160;<br/>
of&#160;specification&#160;and the monitoring&#160;band gap&#160;will report the&#160;<br/>fault.&#160;<br/>
1. Pulse&#160;<br/>
by&#160;pulse and hiccup mode current limit<b>&#160;</b><br/>
If the monitoring&#160;band gap fails&#160;the outputs&#160;will remain in&#160;<br/>
2. Under&#160;<br/>
voltage and&#160;over voltage detection and&#160;<br/>
reggulation but thee&#160;monitoring&#160;circuits will&#160;report&#160;the outputs&#160;as&#160;<br/>
reporting<b>&#160;</b><br/>
out&#160;t&#160;of specificatioon and trip the&#160;fault flag.&#160;<br/>
3. Shorted&#160;<br/>
switch&#160;node to&#160;ground<b>&#160;</b><br/>
The&#160;band gap circuits include&#160;two other band&#160;gaps that are&#160;<br/>used to monitor the under voltage state of the&#160;main&#160;band&#160;<br/>
4. Open&#160;<br/>
freewheeling diode protection<b>&#160;</b><br/>
gaps.&#160;<br/>
5. High&#160;<br/>
voltage rating for&#160;load&#160;dump<b>&#160;</b><br/>
<b>Enable&#160;</b><br/>
<b>Bias&#160;Supply&#160;</b><br/>
Two&#160;enable&#160;pins&#160;are available&#160;on the A4412.&#160;A&#160;high signal on&#160;<br/>
The&#160;bias supply&#160;(VCC)&#160;is&#160;generated by&#160;an internal linear&#160;<br/>
either of these pins enables the&#160;regulated outputs of the&#160;<br/>
regulator. This&#160;supply&#160;is the first&#160;rail to start up. Most of the&#160;<br/>
A4412. One enable (ENB) is logic level compatible. The&#160;<br/>
internal control circuitry&#160;is powered by&#160;this supply. The bias&#160;<br/>
second enable (ENBAT), is battery&#160;level rated&#160;and can be&#160;<br/>
supply&#160;includes&#160;some unique features to ensure safe&#160;<br/>
connected to the&#160;ignition switch&#160;through a resistor.&#160;<br/>
operation of&#160;the&#160;A4412. &#160;These&#160;features include&#160;<br/>
A logic level battery&#160;enable status (ENBATS)&#160;pin provides the&#160;<br/>
1. Input&#160;<br/>
voltage under voltage&#160;lockout&#160;<br/>
user&#160;with a Low&#160;level signal of&#160;what the ENBAT&#160;input is doing.&#160;<br/>
2. Output&#160;<br/>
under voltage&#160;and&#160;over voltage detection and&#160;<br/>
<b>Synchronous&#160;Buck&#160;</b><br/>
reporting&#160;<br/>
The&#160;A4412 integraates both the&#160;high side and&#160;Low&#160;side&#160;<br/>
3. Over&#160;<br/>
current and short&#160;circuit limit&#160;<br/>
switches necessary&#160;for implementing a synchronous buck&#160;<br/>converter. It is powered by&#160;the&#160;pre-regulator&#160;output. A 1.305V&#160;<br/>
4. Dual&#160;<br/>
input, VIN and VREG, for Low&#160;battery&#160;voltage&#160;<br/>
feedback pin is&#160;provided to allow&#160;adjustment&#160;of the output from&#160;<br/>
operation&#160;<br/>
1.305V to 3.3V.&#160;A&#160;simple voltage&#160;divider sets&#160;the output&#160;<br/>
5. Short&#160;<br/>
protection of the&#160;series pass&#160;device. If&#160;the&#160;<br/>
voltage. If 1.305V&#160;is required then no&#160;divider is&#160;necessary&#160;and&#160;<br/>
internal&#160;linear regulator&#160;shorts to VIN&#160;this protection&#160;<br/>
the&#160;&#160;converter&#160;output can be&#160;connected&#160;directly&#160;to the feedback&#160;<br/>
will ensure&#160;that the A4412&#160;enters a safe mode&#160;<br/>
pin. If the synchronous buck converter is configured&#160;as 1.305V&#160;<br/>then a minimum load of 100uA is required. This can either be&#160;<br/>the&#160;&#160;system&#160;load&#160;or an additional&#160;10kΩ&#160;from 1.305V output to&#160;<br/>ground.&#160;<br/>
The&#160;synchronous&#160;buck requires&#160;an LC filter&#160;onn&#160;its switch&#160;node&#160;<br/>to&#160;compete the&#160;regulation function&#160;<br/>
<b>Preliminary Data&#160;Sheet&#160;</b><br/>
Allegro MicroSystems, Inc.<br/>
Subject to Change Without Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
28<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160; USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=29></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-29_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-29_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-29_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse&#160;Width&#160;Watchdog&#160;Timer, and SPI</b></i><br/>
&#160;<br/>
Protection and&#160;safety&#160;functions&#160;provided by&#160;the&#160;synchronous&#160;<br/>
<b>Startup Self-Test&#160;</b><br/>
buck are:&#160;<br/>
The&#160;A4412 includes self-test which is&#160;performed during the&#160;<br/>
1. Pulse&#160;<br/>
by&#160;pulse and hiccup mode current limit&#160;<br/>
startup sequence. This&#160;self-test&#160;verifies the operation of the&#160;<br/>under voltage&#160;and&#160;over voltage&#160;detect circuits&#160;for the main&#160;<br/>
2. Under&#160;<br/>
voltage and&#160;over voltage detection and&#160;<br/>
outtputs.&#160;<br/>
reporting&#160;<br/>
In tthe event the self-test fails the&#160;A4412&#160;will&#160;report the failure&#160;<br/>
3. Shorted&#160;<br/>
switch&#160;node to&#160;ground&#160;<br/>
through SPI.&#160;<br/>
4. Open&#160;<br/>
feedback&#160;pin protection&#160;<br/>
<b>Und</b><br/>
<b>der&#160;Voltage&#160;Detect Self-Test&#160;</b><br/>
5. Shorted&#160;<br/>
high&#160;side&#160;switch protection,&#160;OVP shuts down&#160;<br/>
The&#160;under voltage&#160;(UV) detectors are verified&#160;during startup&#160;of&#160;<br/>
pre-regulator&#160;<br/>
the&#160;&#160;A4412. A voltage&#160;that is higher than the under voltage&#160;<br/>
<b>Linear Regulators&#160;</b><br/>
threshold is applied to each UV&#160;comparator, this should cause&#160;<br/>the&#160;relative under&#160;voltage fault&#160;bit in the diagnostic registers&#160;to&#160;<br/>
The&#160;A4412 has&#160;five linear regulators, one 3.3V, three 5V and&#160;<br/>
change state. If the diagnostic&#160;UV register bits&#160;change state&#160;<br/>
one&#160;protected&#160;5V.&#160;<br/>
the&#160;corresponding&#160;verify&#160;register&#160;bits&#160;will latch&#160;high. When the&#160;<br/>
All&#160;linear regulators provide the&#160;following protection features<br/>
test&#160;of all UV detectors is complete the verify&#160;reegister bits&#160;will&#160;<br/>remain&#160;high&#160;if the&#160;test passed. If&#160;any&#160;UV bits in&#160;the verify&#160;<br/>
1. Current&#160;<br/>
limit with&#160;fold&#160;back&#160;<br/>
reggisters, after test, are not set&#160;high then&#160;the&#160;verification has&#160;<br/>
2. Under&#160;<br/>
voltage and&#160;over voltage detection and&#160;<br/>
failed. The following UV&#160;detectors are tested,&#160;VREG,&#160;3V3,&#160;<br/>
reporting&#160;<br/>
V5A, V5B, V5P,&#160;V5CAN and the&#160;synchronous&#160;buck.&#160;<br/><b>&#160;</b><br/>
The&#160;protected 5V&#160;regulator includes protection&#160;against&#160;<br/>
<b>Over&#160;Voltage Deetect Self-Test&#160;</b><br/>
connection to the&#160;battery&#160;voltage. This makes&#160;this output most&#160;<br/>suitable for powering remote&#160;sensors or circuitry&#160;were short to&#160;<br/>
The&#160;over voltage&#160;(OV) detectors&#160;are verified&#160;during&#160;startup&#160;of&#160;<br/>
battery&#160;is&#160;possible.&#160;<br/>
the&#160;&#160;A4412. A voltage&#160;is applied&#160;to each OV&#160;comparator that&#160;is&#160;<br/>higher than the overvoltage threshold, this should cause the&#160;<br/>
The&#160;pre-regulator&#160;powers these&#160;linear&#160;regulators which&#160;<br/>
relative&#160;over voltage fault bit in&#160;the diagnostic&#160;registers to&#160;<br/>
reduces power&#160;dissipation and&#160;temperature.&#160;<br/>
change state. If the diagnostic&#160;OV register bits&#160;change state&#160;<br/>the&#160;&#160;corresponding&#160;verify&#160;register&#160;bits&#160;will latch&#160;high. When the&#160;<br/>
<b>Fault Detection&#160;and Reporting&#160;</b><br/>
test&#160;of all OV&#160;detectors is complete the verify&#160;register bits&#160;will&#160;<br/>
There is extensive&#160;fault detection within&#160;the&#160;A4412. Most have&#160;<br/>
remain&#160;high&#160;if the&#160;test passed. If&#160;any&#160;OV&#160;bits in&#160;the verify&#160;<br/>
been discussed&#160;previously. There are two fault&#160;reporting&#160;<br/>
reggisters, after test, are not set&#160;high then&#160;the&#160;verification has&#160;<br/>
mechanisms used&#160;by&#160;the&#160;A4412. One is through hardwired&#160;<br/>
failed. The following OV&#160;detectors are tested,&#160;VREG,&#160;3V3,&#160;<br/>
pins and second&#160;reporting through a serial communications&#160;<br/>
V5A, V5B, V5P,&#160;V5CAN and the&#160;synchronous&#160;buck.&#160;<br/>
interface (SPI).&#160;<br/>
&#160;<br/><b>Oveer&#160;Temperature&#160;Shutdown&#160;Self-Test&#160;</b><br/>
Two&#160;hardwired pins on the A4412 are used&#160;for&#160;fault reporting.&#160;<br/>The&#160;first&#160;pin, NPOR, reports on&#160;the status of the 3V3, the V5A&#160;<br/>
The&#160;over temperature shutdown&#160;(TSD detector is verified on&#160;<br/>
and&#160;synchronous&#160;buck outputs.&#160;This signal goes Low&#160;if either&#160;<br/>
startup of the A4412. A voltage&#160;is applied to the comparator&#160;<br/>
of&#160;these outputs is&#160;out of regulation. The second pin, FFn&#160;<br/>
that is Lower than&#160;the over temperature threshold and should&#160;<br/>
(Active Low&#160;fault&#160;flag), reports&#160;on all other faults. FFn goes&#160;<br/>
cause the&#160;general fault flag to be&#160;active&#160;and&#160;an&#160;over&#160;<br/>
Low&#160;if a fault&#160;within the A4412&#160;exists. The FFn&#160;pin can be&#160;<br/>
temperature fault&#160;bit, TSD,&#160;to be&#160;latched in the&#160;Verify&#160;Result&#160;<br/>
used by&#160;the processor as an alert to check the&#160;status of the&#160;<br/>
reggister 0. When&#160;the test is complete the general fault flag&#160;will&#160;<br/>
A4412&#160;via SPI and see&#160;where&#160;the fault occurred.&#160;<br/>
be&#160;cleared and&#160;the over temperature fault&#160;will&#160;remain in&#160;the&#160;<br/>Verify&#160;Result register 0 until reset. If the&#160;TSD&#160;bit is not set then&#160;<br/>
The&#160;A4412 also&#160;includes a&#160;diagnostic pin, DIAG,&#160;to aid system&#160;<br/>
the&#160;&#160;verification&#160;has failed.&#160;<br/>
debug in&#160;the event of a failure.&#160;A&#160;series of pulses with&#160;50%&#160;<br/>
&#160;<br/>
duty&#160;cycle&#160;will&#160;be&#160;sent to this&#160;pin. Their frequency&#160;will&#160;indicate&#160;<br/>
<b>Power On&#160;Enablee Self-Test&#160;</b><br/>
what fault occurred within&#160;the&#160;A4412.&#160;<br/>
The&#160;A4412 also&#160;incorporates continuous self-testing of the&#160;<br/>
<b>Fault&#160;</b><br/>
<b>DIAG&#160;</b><br/>
power&#160;on enable&#160;(POE) output.&#160;It compares the status of the&#160;<br/>POE pin&#160;with the&#160;internal demanded status. If&#160;they&#160;differ for&#160;<br/>
Charge pump over&#160;voltage&#160;<br/>
102 kHz&#160;<br/>
any&#160;reason an&#160;FFn is set and the POE_OK in&#160;SPI diagnostic<br/>
VREG&#160;over voltage VREG<br/>
reggister goes Low.&#160;<br/>
OV2,H2&#160;&lt; VVREG&#160;<br/>
204 kHz&#160;<br/>
&#160;<br/><b>Watchdog&#160;</b><br/>
VREG asynchronous diode (D1) missing&#160;<br/>
315 kHz&#160;<br/>
The&#160;watchdog circuit within&#160;the&#160;A4412 will&#160;monitor a temporal&#160;<br/>
Asynchronous diode (D1) short&#160;circuited&#160;<br/>
409 kHz&#160;<br/>
signal from a processor for its&#160;period&#160;between&#160;pulses. If the&#160;<br/>
or&#160;LX1 shorted&#160;to&#160;ground&#160;<br/>
signal does not&#160;meet the requirements, the A4412 watchdog&#160;<br/>
Synchronous buck over voltage&#160;<br/>
512 kHz&#160;<br/>
will&#160;&#160;put the system&#160;into a safe&#160;state. It does this by&#160;setting the&#160;<br/>
&#160;<br/>
power&#160;on enable&#160;(POE) pin Low, removing enabling function&#160;<br/>of&#160;ENB pin for the&#160;A4412 and&#160;disabling the V5CAN output.&#160;<br/>
<b>Preliminary Data&#160;Sheet&#160;</b><br/>
Allegro MicroSystems, Inc.<br/>
Subject to Change Without Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
29<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160; USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=30></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-30_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-30_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-30_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse&#160;Width&#160;Watchdog&#160;Timer, and SPI</b></i><br/>
&#160;<br/>
See&#160;figure 4 for a&#160;simplified block diagram of&#160;the watchdog&#160;<br/>
100<br/>
circuit.&#160;<br/>
1<br/>
100&#160;&#160;<i>fSYS</i>,<i>TOL</i><br/>
&#160;<br/>
The&#160;watchdog function, see figure 5, uses two&#160;timers and two&#160;<br/>counters to validate the incoming temporal signal. The user&#160;<br/>
100<br/>
1<br/>
has&#160;some programmability&#160;of&#160;the&#160;counters and&#160;timer&#160;windows,&#160;<br/>
100&#160;&#160;<i>fSYS</i>,<i>TOL</i><br/>
through SPI.&#160;<br/>
The&#160;watchdog also has provision to be&#160;placed&#160;in “flash mode”.&#160;<br/>
The&#160;first counter&#160;counts the rising&#160;edges of&#160;the&#160;temporal&#160;<br/>
While in flash&#160;mode the&#160;watchdog keeps the&#160;POE&#160;signal&#160;Low&#160;<br/>
signal. If the correct count is completed after&#160;the minimum&#160;<br/>
but&#160;t&#160;does&#160;not disable&#160;the V5CAN&#160;or the ENB&#160;function. This is&#160;<br/>
timer expires and&#160;before the&#160;maximum timer expires then the&#160;<br/>
reqquired&#160;should&#160;the processor need to be&#160;re-flashed. Flash&#160;<br/>
second (valid) counter is incremented. Once&#160;the valid counter&#160;<br/>
mode is accessed&#160;through secure SPI commands. To&#160;exit&#160;<br/>
has&#160;incremented&#160;the programmed number of&#160;counts the&#160;<br/>
“flash mode” the&#160;watchdog&#160;must&#160;be restarted&#160;via separate&#160;<br/>
watchdog issues&#160;a&#160;watchdog&#160;OK&#160;(WD_IN_OK)&#160;signal. This&#160;<br/>
secure SPI commands. If the A4412 has not&#160;lost power during&#160;<br/>
signal, along&#160;with&#160;NPOR, 3V3&#160;enable, synchronous buck&#160;<br/>
flash&#160;mode&#160;then&#160;the watchdog&#160;will restart&#160;with&#160;the previous&#160;<br/>
enable and&#160;nERROR&#160;enables&#160;the POE.&#160;<br/>
configuration. If power&#160;was&#160;lost&#160;during flash mode then&#160;the&#160;<br/>
If the edge count&#160;reaches its final value&#160;before&#160;the minimum&#160;<br/>
watchdog configuration&#160;will be&#160;reset to default.&#160;<br/>
timer or after the&#160;maximum timer expires the valid counter&#160;<br/>
On&#160;start up the&#160;watchdog (WD_IN) must receive a series of&#160;<br/>
decrements. Once&#160;the valid counter reaches&#160;zero the&#160;<br/>
valid and qualified&#160;pulse trains,&#160;per the programmed&#160;<br/>
watchdog fault signal&#160;issues&#160;a fault has occurred. The POE is&#160;<br/>
EDGE_COUNT&#160;and VALID_COUNT&#160;registers,&#160;followed&#160;by&#160;a&#160;<br/>
driven Low,&#160;after&#160;a&#160;time out period the V5CAN&#160;output is&#160;<br/>
series of invalid&#160;qualified&#160;pulses. Once a second series of valid&#160;<br/>
disabled&#160;and after&#160;a further timeout enabling of&#160;the A4412 via&#160;<br/>
and&#160;qualified&#160;pulse are received&#160;before the power supply&#160;<br/>
the&#160;ENB pin is&#160;no&#160;longer possible.&#160;<br/>
disable time (tPS_DISABLE) expires, then the&#160;watchdog enters the&#160;<br/>
If insufficient edges are received&#160;before the&#160;maximum timer&#160;<br/>
active state and the WD_F&#160;signal on SPI becomes active,&#160;see&#160;<br/>
expires the valid&#160;counter decrements and the&#160;minimum and&#160;<br/>
figure 6. During the test state&#160;WD_F&#160;is not active and FFn&#160;<br/>
maaximum counters are reset and start to count&#160;again. If an&#160;<br/>
does not alert&#160;a&#160;watchdog&#160;fault.&#160;When the&#160;watchdog is&#160;waiting&#160;<br/>
edge is subsequently&#160;received the timers reset&#160;once again to&#160;<br/>
for&#160;the second series of pulse&#160;on&#160;WD_IN, it sets the valid&#160;<br/>
synchronize on the incoming pulses. The valid&#160;counter is not&#160;<br/>
counter to one&#160;half its programmed value. This&#160;aids in&#160;<br/>
decremented&#160;in this instance,&#160;see figure 5.&#160;<br/>
speeding up startup of a system&#160;using the A4412. Once the&#160;<br/>WD_IN pulses have met all criteria and POE is&#160;released, then&#160;<br/>
The&#160;number of edge counts, valid counts and&#160;timer windows&#160;<br/>
the&#160;&#160;valid counter&#160;reverts to its correct programed value. If the&#160;<br/>
can&#160;be programmed through&#160;SPI.&#160;The min and&#160;max&#160;timer&#160;<br/>
second series&#160;of&#160;pulses is not&#160;received&#160;before&#160;the tPS_DISABLE<br/>
nominal values&#160;in&#160;milliseconds&#160;are calculated&#160;by&#160;the following&#160;<br/>
timee then the&#160;watchdog will&#160;enter watchdog&#160;fault mode. It&#160;will&#160;<br/>
equations:&#160;<br/>
set&#160;the POE signal low,&#160;will disable the V5CAN&#160;after tPS_DISABLE&#160;<br/>
and&#160;will&#160;remove&#160;enable control&#160;via ENB after tPS_DISABLE.&#160;<br/>
<i>t</i><br/>
&#160;<i>k</i><br/>
&#160;2&#160;&#160;<i>WD&#160;</i>_&#160;<i>MIN&#160;</i><br/>
<i>MIN</i><br/>
<i>EDGE</i><br/>
<br/>
<i>WD&#160;</i>,<br/>
&#160;<br/>
If the watchdog&#160;has indicated&#160;invalid WD_IN&#160;pulses it latches&#160;<br/>
<i>t</i><br/>
&#160;<i>k</i><br/>
&#160;2&#160;&#160;<i>WD&#160;</i>_&#160;<i>MAX&#160;</i><br/>
<i>MAX</i><br/>
<i>EDGE</i><br/>
<br/>
<i>WD&#160;</i>,<br/>
the&#160;&#160;POE signal Loow. Once the&#160;power supply&#160;disable time&#160;<br/>(t<br/>
es then the&#160;watchdog will&#160;disable the V5CAN.&#160;<br/>
Where k<br/>
PS,DISABLE) expire<br/>
EDGE&#160;is the edge count number programmed&#160;<br/>
After the anti-latch&#160;up time out,&#160;t<br/>
hen the&#160;<br/>
through SPI,&#160;default is 2&#160;<br/>
ANTI_LATCHUP, t<br/>
watchdog&#160;will&#160;remove enable&#160;control via the ENB pin. The only&#160;<br/>
WD_MIN is the min timer adjust value in&#160;milliseconds&#160;<br/>
way&#160;to&#160;prevent this&#160;would&#160;be&#160;to&#160;restart the&#160;watcchdog either&#160;<br/>
programmed&#160;in&#160;SPI, default&#160;is -0.12ms&#160;<br/>
through SPI or shutting down&#160;and restarting the A4412.&#160;<br/>
WD_MAX&#160;is&#160;the min timer&#160;adjust value&#160;in&#160;milliseconds&#160;<br/>
The&#160;processor can restart the&#160;watchdog by&#160;using a secure&#160;SPI&#160;<br/>
programmed&#160;in&#160;SPI, default&#160;is 0.12ms&#160;<br/>
command.<br/>
Tolerance on&#160;tWD,MIN&#160;and tWD,MAX&#160;is related&#160;to the system clock&#160;<br/>
tolerance, fSYS,TOL&#160;in %, by&#160;the following&#160;equations:&#160;<br/>
<b>tANTI_LATCHUP</b><br/>
ENB_EN<br/>
POE Test<br/>
<b>tPS,DISABLE</b><br/>
V5CAN_EN<br/>
nERROR<br/>
BUCK_ON<br/>
POE<br/>
3V3_ON<br/>
NPOR<br/>
<b>Signal&#160;</b><br/>
WD_Enable_Output<br/>
WD_IN<br/>
<b>Watchdog Monitor</b><br/>
<b>Qualifier</b><br/>
WD_IN_OK<br/>
MIN_TIMER&#160;MAX_TIMER&#160;POE_OK&#160;POE_S<br/>
WD_F<br/>
WD_State<br/>
EDGE_COUNT<br/>
VALID_COUNT<br/>
WD_Restart<br/>
Flash&#160;Mode<br/>
<b>&#160;</b><br/>
<b>SPI&#160;Signals</b><br/>
<b>&#160;</b><br/>
<b>Preliminary Data&#160;Sheet&#160;</b><br/>
Allegro MicroSystems, Inc.<br/>
Subject to Change Without Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
30<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160; USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=31></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-31_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-31_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-31_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or&#160;Buck/Boost&#160;Pre-Regulator with&#160;a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear Regulators, Pulse&#160;Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>Figure 6:&#160;Watchdog Block Diagram</b><br/>
<b>&#160;<br/>&#160;</b><br/>
NPOR<br/>
WDWINDOW<br/>
WD_IN<br/>
Minimum Timer<br/>
Maximum Timer<br/>
Edge&#160;Count&#160;=&#160;5<br/>
Valid Count&#160;=&#160;2<br/>
WD_IN_OK<br/>
<b>Figure&#160;7: Watchdog&#160;Valid Signal Timing Diagram&#160;</b><br/>
NPOR<br/>
WD&#160;Test<br/>
WD&#160;Run<br/>
WD_IN_OK<br/>
POE<br/>
&lt;&#160;tPS,DISABLE<br/>
WD_F<br/>
V5CAN&#160;Enable<br/>
tPS,DISABLE<br/>
tPS,DISABLE&#160;<br/>
Timer<br/>
tANTI_LATCHUP<br/>
Anti Latch&#160;&#160;Up<br/>
<b>&#160;</b><br/>
<b>&#160;&#160;</b><br/>
<b>Figure 8:&#160;Watchdog Timing at Start Up</b><br/>
<b>Preliminary Data&#160;Sheet&#160;</b><br/>
Allegro MicroSystems, Inc.<br/>
Subject to Change Without Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
31<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160; USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=32></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-32_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-32_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-32_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse&#160;Width&#160;Watchdog&#160;Timer, and SPI</b></i><br/>
&#160;<br/>
<b>Serial Communication Interface&#160;</b><br/>
five&#160;bits is output.&#160;In all cases the&#160;first bit output on SDO&#160;will&#160;<br/>always be&#160;the FF&#160;bit from&#160;the Diagnostic Register.&#160;<br/>
The&#160;A4412 provides the user with a three&#160;wire&#160;synchronous&#160;<br/>serial interface&#160;that is compatible&#160;with&#160;SPI (Serial Peripheral&#160;<br/>
The&#160;A4412 has&#160;12&#160;register&#160;banks. Bit &lt;15:11&gt;&#160;represents the&#160;<br/>
Interface). A fourth&#160;wire can be&#160;used to provide&#160;diagnostic&#160;<br/>
register address for read and write. Bit &lt;10&gt;&#160;detects the read&#160;<br/>
feedback and read back of the&#160;register content.&#160;<br/>
and&#160;write&#160;operation. For&#160;write&#160;operation Bit &lt;10&gt;&#160;=&#160;1 and for&#160;<br/>read&#160;operation&#160;bit&#160;value is logic&#160;Low. Bit &lt;9&gt;&#160;is&#160;an unused&#160;bit.&#160;<br/>
The&#160;serial interface timing requirements are&#160;specified in the&#160;<br/>
Maximum data size is eight bits&#160;so bit&lt;8:1&gt;&#160;represents the&#160;<br/>
electrical characteristics table&#160;and illustrated in&#160;the Serial&#160;<br/>
data&#160;word. Last bit&#160;in serial transfer, Bit&lt;0&gt; is&#160;parity&#160;bit that is<br/>
Interface Timing&#160;diagram (figure&#160;1). Data is received on&#160;the&#160;<br/>
set&#160;tto ensure odd&#160;parity&#160;in the complete 16 bit&#160;word. Odd&#160;<br/>
SDI terminal and&#160;clocked through a shift register on the rising&#160;<br/>
parity&#160;means that&#160;the total number of 1s in any&#160;transmission&#160;<br/>
edge of the clock&#160;signal input on&#160;the SCK terminal. STRn is&#160;<br/>
should always&#160;be&#160;an odd number. This ensures&#160;that there is&#160;<br/>
normally&#160;held&#160;high, and is only&#160;brought Low&#160;to&#160;initiate a serial&#160;<br/>
always&#160;at least&#160;one bit set to 1 and one bit set&#160;to 0 and allows&#160;<br/>
transfer. No data&#160;is clocked through the shift register when&#160;<br/>
detection of stuck-at faults on the&#160;serial input&#160;and output data<br/>
STRn is high allowing multiple&#160;SDI slave units&#160;to use common&#160;<br/>
connections. The&#160;pparity&#160;bit is not&#160;stored but generated&#160;on&#160;<br/>
SDI, SCK and SDO connections. Each slave&#160;then requires an&#160;<br/>
each transfer.&#160;&#160;<br/>
independent STRn connection.&#160;<br/>
Register data is&#160;output on the&#160;SDO terminal&#160;MSB first&#160;while&#160;<br/>
When 16 data&#160;bits&#160;have been&#160;clocked into the&#160;shift register,&#160;<br/>
STRn is Low&#160;and&#160;changes to the&#160;next bit on&#160;each falling edge&#160;<br/>
STRn must be&#160;taken high to latch the data into&#160;the selected&#160;<br/>
of the SCK.&#160;The firrst bit&#160;which is&#160;always the&#160;FF&#160;bit from&#160;the&#160;<br/>
register. When&#160;this occurs, the internal control&#160;circuits act on&#160;<br/>
status register,&#160;is&#160;output as soon&#160;as STRn goes&#160;Low.&#160;<br/>
the&#160;new&#160;data and&#160;the Diagnostic&#160;register is reset.&#160;<br/>
If thhere are more tthan 16 rising&#160;edges on SCL&#160;or if STRn&#160;<br/>
If there are more&#160;than 16 rising&#160;edges on SCK&#160;or if STRn&#160;<br/>
goees high&#160;and&#160;there are fewer than 16 rising&#160;edges on SCK&#160;<br/>
goes high&#160;and&#160;there are fewer&#160;than 16 rising&#160;edges on SCK&#160;<br/>
the&#160;write&#160;will be&#160;cancelled without writing&#160;data&#160;to the registers.&#160;<br/>
the&#160;write will&#160;be&#160;cancelled without writing&#160;data&#160;to the registers.&#160;<br/>
In aaddition the&#160;diagnostic register&#160;will not be reset the SE bit&#160;<br/>
In&#160;addition the&#160;Diagnostic register&#160;will not be reset and the SE&#160;<br/>
will&#160;be set to indicate a data transfer error&#160;<br/>
(serial error) bit&#160;will be set to indicate a data&#160;transfer error.&#160;<br/>
<b>SDI:</b>&#160;Serial data logic input&#160;with&#160;pull&#160;down. 16&#160;bit serial&#160;word&#160;<br/>
Diagnostic information or the&#160;contents of the&#160;configuration&#160;<br/>
input MSB first.&#160;<br/>
and&#160;control registers is output&#160;on&#160;the SDO terminal MSB first<br/>while&#160;STRn is Low&#160;and changes&#160;to the next bit&#160;on each falling&#160;<br/>
<b>SCK:</b>&#160;Serial clock&#160;logic input with&#160;pull down.&#160;Data is latched in&#160;<br/>
edge of SCK. The&#160;first&#160;bit,&#160;which&#160;is always&#160;the&#160;FF&#160;(fault flag)&#160;<br/>
from&#160;SDI on the rising edge of&#160;SC<br/>
CL. There&#160;must be 16 rising&#160;<br/>
bit&#160;ffrom the Diagnostic register,&#160;is output as soon as STRn&#160;<br/>
edges per&#160;write and SCK must&#160;be held&#160;high&#160;when&#160;STRn&#160;<br/>
goes Low.&#160;<br/>
changes.&#160;<br/>
Each of the programmable (configuration and&#160;control)&#160;<br/>
<b>STRn:</b>&#160;Serial data&#160;strobe and&#160;serial access&#160;enable logic input&#160;<br/>
registers has a&#160;write bit, WR (bit&#160;10), as the first bit after the&#160;<br/>
with&#160;pull-up. When&#160;STRn is high&#160;any&#160;activity&#160;on&#160;SCK or SDI&#160;is&#160;<br/>
register address.&#160;This bit must&#160;be set to 1 to&#160;write&#160;the&#160;<br/>
ignored and SDO&#160;is high impedance allowing&#160;multiple SDI&#160;<br/>
subsequent bits&#160;into the selected&#160;register. If&#160;WR is set to 0,&#160;<br/>
slaves to have&#160;common SDI, SCK and SDO&#160;connections.&#160;<br/>
then the remaining data bits (bits&#160;9 to 0) are ignored. The&#160;<br/>state of the WR&#160;bit also determines the data&#160;output on SDO.&#160;If&#160;<br/>
<b>SDO:</b>&#160;Serial Data&#160;output. High impedance when STRn is&#160;<br/>
WR&#160;is set to 1 then the Diagnostic register is&#160;output. If WR is&#160;<br/>
high. Output bit 15&#160;of the status&#160;register, the fault flag (FF)&#160;as<br/>
set&#160;to 0 then the&#160;contents of the&#160;register selected by&#160;the first&#160;<br/>
soon as STRn goes Low<br/>
&#160;<br/>
<b>Pattern at&#160;SDI pin</b>&#160;<br/>
<b>MSB</b>&#160;<br/>
<b>&#160;</b>&#160;<br/>
<b>LSB</b>&#160;<br/>
15&#160;<br/>
14&#160;<br/>
13&#160;<br/>
12&#160;<br/>
11&#160;<br/>
10&#160;<br/>
9&#160;<br/>
8&#160;<br/>
7&#160;<br/>
6&#160;<br/>
5&#160;<br/>
4&#160;<br/>
3&#160;<br/>
2&#160;<br/>
1&#160;<br/>
0&#160;<br/>
A4&#160;<br/>
A3&#160;<br/>
A2&#160;<br/>
A1&#160;<br/>
A0&#160;<br/>
W/R&#160;<br/>
NU&#160;<br/>
D7&#160;<br/>
D6&#160;<br/>
D5&#160;<br/>
D4&#160;<br/>
D3&#160;<br/>
D2&#160;<br/>
D1&#160;<br/>
D0<br/>
P&#160;<br/>
5&#160;bit Address&#160;<br/>
&#160;&#160;<br/>
&#160;<br/>
8 bit&#160;data&#160;<br/>
&#160;&#160;<br/>
<b>Pattern at&#160;SDO&#160;pin</b>&#160;<br/>
<b>MSB</b>&#160;<br/>
<b>&#160;</b>&#160;<br/>
<b>LSB</b>&#160;<br/>
15&#160;<br/>
14&#160;<br/>
13&#160;<br/>
12&#160;<br/>
11&#160;<br/>
10&#160;<br/>
9&#160;<br/>
8&#160;<br/>
7&#160;<br/>
6&#160;<br/>
5&#160;<br/>
4&#160;<br/>
3&#160;<br/>
2&#160;<br/>
1&#160;<br/>
0&#160;<br/>
FFn&#160;<br/>
SE&#160;<br/>
TBD&#160;<br/>
TBD&#160;<br/>
TBD&#160;<br/>
TBD&#160;<br/>
TBD&#160;<br/>
D7&#160;<br/>
D6&#160;<br/>
D5&#160;<br/>
D4&#160;<br/>
D3&#160;<br/>
D2&#160;<br/>
D1&#160;<br/>
D0<br/>
P&#160;<br/>
Diagnostics&#160;&#160;<br/>
8 bit&#160;data&#160;&#160;<br/>
&#160;&#160;<br/>
<b>&#160;</b><br/>
<b>&#160;</b><br/>
<b>&#160;</b><br/>
<b>Preliminary Data&#160;Sheet&#160;</b><br/>
Allegro MicroSystems, Inc.&#160;<br/>
Subject to Change Without Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
32<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160;&#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=33></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-33_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-33_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-33_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>Register Mapping&#160;</b><br/>
&#160;Charge&#160;<br/>
pump&#160;voltage&#160;<br/>
<b>Status&#160;registers&#160;</b><br/>
&#160;Pre-regulator voltage&#160;<br/>
The&#160;A4412 provides 3 status registers. These registers are&#160;<br/>
&#160;Over&#160;<br/>
temperature&#160;<br/>
read&#160;only. They provide real time&#160;status of various functions&#160;<br/>within the A4412.&#160;<br/>
&#160;Watchdog&#160;output&#160;<br/>
These registers report on the&#160;status of all six system rails.&#160;<br/>
&#160;Shorts&#160;<br/>
on&#160;LX&#160;pins or open diode on pree-regulator&#160;<br/>
They&#160;also report on&#160;internal&#160;rail status, including&#160;the charge&#160;<br/>
Note&#160;some of these&#160;faults will cause the A4412&#160;to shut down&#160;<br/>
pump, VREG, VCC&#160;and VDD&#160;rails. The general&#160;fault flag and&#160;<br/>
which might shutdown&#160;the microprocessor monitoring the SPI.&#160;<br/>
watchdog fault state are found&#160;in&#160;these status&#160;registers.&#160;<br/>
In thhis event the only&#160;way&#160;to read&#160;the fault&#160;would&#160;be to have&#160;<br/>
The&#160;logic that creates the power&#160;on enable and&#160;power reset&#160;<br/>
alterative power to&#160;the microprocessor so it can&#160;read the&#160;<br/>
status are reported&#160;through these&#160;registers. &#160;<br/>
registers. If VCC of&#160;the A4412&#160;shuts down&#160;all&#160;stored register&#160;<br/>information is lost&#160;and the registers revert back&#160;to default&#160;<br/>
<b>Configuration Registers&#160;</b><br/>
valuees.&#160;<br/>
The&#160;A4412 allows&#160;configuration&#160;of the&#160;window&#160;watchdog&#160;<br/>
Other diagnostic registers store&#160;more detail on&#160;each fault, this<br/>
timing and pulse validation parameters.&#160;<br/>
includes&#160;<br/>
An&#160;edge counter increments on&#160;every&#160;rising&#160;edge received&#160;at&#160;<br/>
&#160;Over&#160;<br/>
voltage on&#160;a particular output or&#160;internal rail&#160;<br/>
WD_IN. The&#160;EDGE_COUNT&#160;register stores&#160;the&#160;number of&#160;<br/>edges that must occur after the&#160;minimum timer&#160;has expired&#160;<br/>
&#160;Under&#160;<br/>
volltage&#160;on a particular output or&#160;internal rail&#160;<br/>
and&#160;before the&#160;maximum timer has expired. The&#160;valid counter&#160;<br/>increments upwards on a successful edge count or&#160;<br/>
&#160;Over&#160;<br/>
curreent on&#160;a rail&#160;<br/>
decrements on&#160;an&#160;unsuccessful&#160;edge count. Once the valid&#160;<br/>
The&#160;diagnostic registers are latch&#160;registers and&#160;will hold data&#160;if&#160;<br/>
counter reaches the VALID_COUNT&#160;upward&#160;counts the pulses&#160;<br/>
a fault has occurreed but recovered.&#160;So&#160;during&#160;start up these&#160;<br/>
on&#160;WD_IN are&#160;considered valid&#160;and the&#160;watchdog fault,&#160;<br/>
registers will&#160;record&#160;a UV event&#160;on all outputs.&#160;On first read&#160;<br/>
WD_F,&#160;goes Low.&#160;<br/>
these UV events&#160;will be reported.&#160;It is recommended to reset&#160;<br/>
The&#160;number of watchdog edges&#160;counted before&#160;incrementing&#160;<br/>
these registers&#160;after start up to ensure full fault&#160;reporting.&#160;<br/>
the&#160;valid counter can be selected.&#160;This also sets&#160;the timer&#160;<br/>
These registers are&#160;reset by&#160;writing&#160;a 1 to them.&#160;<br/>
value. The minimum and maximum timers are&#160;adjusted from&#160;<br/>
<b>Disable&#160;Register</b><br/>
nominal in&#160;0.01ms&#160;steps. The&#160;number of positive counts&#160;<br/>before the valid signal state changes can also&#160;be set.&#160;<br/>
The&#160;disable register provides&#160;the&#160;user control of&#160;the 5V&#160;<br/>outputs. Two bits&#160;must be set&#160;high to disable&#160;an&#160;output. If only&#160;<br/>
EDGE_COUNT&#160;[0:1], 2-bit integer to set the&#160;number of&#160;<br/>
one&#160;bit is high then&#160;the&#160;5V outputs remain on.&#160;<br/>
edges before the valid counter is incremented.&#160;<br/>
<b>Watchdog Mode&#160;Key&#160;Register&#160;</b><br/>
MIN_TIMER [0:2], 3-bit integer to adjust the&#160;minimum timer&#160;<br/>nominal value in 0.01ms steps.&#160;<br/>
At times it may be&#160;necessary&#160;to&#160;re-flash or restart the&#160;<br/>processor. To&#160;do this the user&#160;must put the watchdog into&#160;<br/>
MAX_TIMER [0:2], 3-bit integer to adjust the&#160;maximum&#160;<br/>
“Flash Mode” or “restart. This&#160;is&#160;done by&#160;setting&#160;the&#160;writing a&#160;<br/>
tiimer nominal&#160;value&#160;in 0.1ms&#160;steps&#160;<br/>
sequence of key&#160;words to the “watchdog_mode_key” register.&#160;<br/>
VALID_COUNT&#160;[0:1] 2-bit integer to set the&#160;number of up&#160;<br/>
If the&#160;correct&#160;word&#160;sequence&#160;is not received then the&#160;<br/>
counts on the&#160;valid counter before declaring&#160;a valid pulse&#160;<br/>
sequence must restart.&#160;<br/>
trrain on WD_IN.&#160;<br/>
Oncee flash is complete the processor must send&#160;the restart&#160;<br/>
The&#160;watchdog can&#160;only&#160;be&#160;configured during&#160;idle state. This&#160;<br/>
sequence of key&#160;words for the&#160;watchdog to exit&#160;“Flash Mode”.&#160;<br/>
occurs when&#160;the&#160;A4412 is initially&#160;enabled or the&#160;watchdog&#160;is&#160;<br/>
If VCC has not been removed&#160;from the A4412 the watchdog&#160;<br/>
restarted through&#160;SPI.&#160;<br/>
will&#160;restart with&#160;thee&#160;current configuration.&#160;<br/>
The&#160;A4412 uses&#160;frequency dithering for the two&#160;switching&#160;<br/>
<b>Verify&#160;Result Registers&#160;</b><br/>
regulators to help&#160;reduce EMC noise. The user&#160;can disable&#160;<br/>
On&#160;every&#160;start&#160;up&#160;the A4412&#160;performs a self-test of the UV and&#160;<br/>
this&#160;ffeature through&#160;the SPI. Default is&#160;enabled.&#160;<br/>
OV&#160;detect circuits.&#160;This test should cause the diagnostic&#160;<br/>
<b>Diagnostic&#160;Registers&#160;</b><br/>
registers to toggle&#160;state. If the diagnostic register successfully&#160;<br/>changes state the&#160;verify result register will&#160;latch&#160;high. Upon&#160;<br/>
There are multiple&#160;diagnostic registers in the A4412. These&#160;<br/>
completion of start&#160;up the systems microprocessor can check&#160;<br/>
registers can be read to evaluate&#160;the status of the A4412. The&#160;<br/>
the&#160;verify&#160;result&#160;registers to see if&#160;the self-test&#160;passed.<br/>
high&#160;level registers&#160;will&#160;tell&#160;which&#160;area a fault has occurred.&#160;<br/>Logic high&#160;on a&#160;data bit in this&#160;register implies&#160;that no fault has&#160;<br/>occurred. The follo<br/>
owing are monitored by&#160;these&#160;registers&#160;<br/>
&#160;<br/>
All six outputs&#160;<br/>
&#160;A4412&#160;<br/>
bias voltage&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
33<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=34></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-34_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-34_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-34_3.png"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre-Regulator with&#160;a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear Regulators, Pulse Width Watchdog&#160;Timer,&#160;and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>TABLE&#160;2. Register Map&#160;</b><br/>
HEX <br/>
Register <br/>
DEC <br/>
Bit<br/>
Bit <br/>
Bit <br/>
Bit <br/>
Bit <br/>
Bit <br/>
Bit <br/>
Bit <br/>
Type <br/>
Address <br/>
Name <br/>
Address <br/>
7 <br/>
6 <br/>
5 <br/>
4 <br/>
3 <br/>
2 <br/>
1 <br/>
0 <br/>
0x00 <br/>
status_0 <br/>
0 <br/>
RO<br/>
FF <br/>
POE_OK  <br/>
VCC_OK <br/>
VDD_OK <br/>
V5P_OK <br/>
V5B_OK<br/>
V5A_OK <br/>
V5CAN_OK <br/>
0x01 <br/>
status_1 <br/>
1 <br/>
RO<br/>
 <br/>
NPOR_OK <br/>
WD_F <br/>
TSD_OK <br/>
VCP_OK  <br/>
VREG_OK <br/>
3V3_OK  <br/>
BUCK_OK <br/>
0x02 <br/>
status_2 <br/>
2 <br/>
RO <br/>
CLK_Hi <br/>
CLK_Lo <br/>
NPOR_S <br/>
POE_S <br/>
EN<br/>
NBATS <br/>
WD_STATE <br/>
0x03 <br/>
diag_0 <br/>
3 <br/>
RW1C<br/>
V5A_OV <br/>
V5A_UV <br/>
V5CAN_OV <br/>
V5CAN_UV <br/>
V5PP_OV <br/>
V5P_UV<br/>
V5B_OV <br/>
V5B_UV <br/>
0x04 <br/>
diag_1 <br/>
4 <br/>
RW1C<br/>
VDD_OV <br/>
VDD_UV <br/>
VREG_OV <br/>
VREG_UV <br/>
3V33_OV <br/>
3V3_UV<br/>
BUCK_OV <br/>
BUCK_UV <br/>
0x05 <br/>
diag_2 <br/>
5 <br/>
RW1C<br/>
 <br/>
LX2_OK <br/>
LX1_OK <br/>
D1_OK <br/>
VCCC_OV <br/>
VCC_UV<br/>
VCP_OV <br/>
VCP_UV <br/>
0x06 <br/>
output_disable <br/>
6 <br/>
RW <br/>
V5P_DIS1 <br/>
V5A_DIS1 <br/>
V5B_DIS1 <br/>
V5CAN_DIS1 <br/>
V5P_DIS0 <br/>
V5A_DIS0 <br/>
V5B_DIS0 <br/>
V5CAN_DIS0 <br/>
WO <br/>
Keycode Entry (Write Only) <br/>
0x07 <br/>
watchdog_mode_key <br/>
7 <br/>
RO <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
Unlocked <br/>
0x08 <br/>
config_0 <br/>
8 <br/>
RW<br/>
&#160;<br/>
MAX_TIMER&#160;<br/>
MIN_TIMER&#160;<br/>
0x09 <br/>
config_1 <br/>
9 <br/>
RW <br/>
DITH_DIS <br/>
VALID_COUNT&#160;<br/>
EDGE_COUNT&#160;<br/>
0x0A <br/>
verify_result_0 <br/>
10 <br/>
RW1C<br/>
V5A_OV_OK <br/>
V5A_UV_OK <br/>
V5CAN_OV_OK <br/>
V5CAN_UV_OK <br/>
V5P_OV_OK <br/>
V5P_UV_OK <br/>
V5B_OV_OK <br/>
V5B_UV_OK <br/>
0x0B <br/>
verify_result_1 <br/>
11 <br/>
RW1C <br/>
BIST_PASS <br/>
TSD_OK <br/>
VREG_OV_OK <br/>
VREG_UV_OK <br/>
3V3_OV_OK <br/>
3V3_UV_OK <br/>
BUCK_OV_OK <br/>
BUCK_UV_OK <br/>
<b>&#160;<br/>Register&#160;Types:&#160;</b><br/>
RO =&#160;Read Only&#160;<br/>RW =&#160;Read or Write&#160;<br/>RW1C =&#160;Read&#160;or&#160;Write&#160;1&#160;to&#160;clear&#160;<br/>WO =&#160;Write&#160;Only<br/>
<b>Preliminary&#160;Data&#160;Sheet&#160;</b><br/>
Allegro MiicroSystems,&#160;Inc.&#160;<br/>
Subject to Change&#160;Without&#160;Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
34<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.50000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=35></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-35_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-35_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-35_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>0x00. Status Register 0:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
FF <br/>
POE_OK <br/>
VCC_OK <br/>
VDD_OK <br/>
V5P_OK <br/>
V5B_OK <br/>
V5A_OK<br/>
V5CAN_OK<br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 00000&#160;<br/>Read&#160;only register&#160;<br/>Data&#160;<br/>
FF [D7]: Fault flag. 0&#160;=&#160;no fault, 1 =&#160;fault&#160;<br/>POE_OK [D6]:&#160;Power&#160;on&#160;enable signal matches&#160;what&#160;A4412 is&#160;demanding, 0 =&#160;fault, 1 = no&#160;fault&#160;<br/>VCC_OK [D5]: Internal VCC rail is&#160;OK, 0 = fault, 1&#160;=&#160;no fault&#160;<br/>VDD_O<br/>
OK [D4]: Internal VDD rail is&#160;OK, 0 = fault, 1&#160;=&#160;no fault&#160;<br/>
V5P_OK [D3]: Protected 5V rail is&#160;OK, 0 = fault, 1&#160;=&#160;no fault&#160;<br/>V5B_OK [D2]: 5V rail&#160;B is OK, 0 = fault, 1 = no fault&#160;<br/>V5A_OK [D1]: 5V rail&#160;A is OK, 0 = fault, 1 = no fault&#160;<br/>V5CAN_OK [D10]: CAN bus 5V&#160;rail&#160;is OK, 0 =&#160;fault, 1 = no fault&#160;<br/>&#160;<br/>
<b>0x01. Status Register 1:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
 <br/>
 <br/>
WD_F <br/>
TSD_OK <br/>
VCP_OK <br/>
VREG_OK<br/>
3V3_OK<br/>
BUCK_OK <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 00001&#160;<br/>Read&#160;only register&#160;<br/>Data&#160;<br/>
WD_F&#160;[D5]: Watchdog&#160;is active, 0 =&#160;watchdog off&#160;or no fault, 1 =&#160;watchdog fault&#160;<br/>TSD_OK [D4]: Thermal shutdown&#160;status, 0 =&#160;over&#160;temperature event, 1 = tempeerature OK&#160;<br/>VCP_OK [D3]: Charge&#160;pump rail is&#160;OK, 0 = fault, 1&#160;=&#160;no fault&#160;<br/>VREG_OK [D2]: Pre-regulator&#160;voltage is OK, 0 =&#160;fault, 1 = no&#160;fault&#160;<br/>3V3_OK&#160;[D1]: 3.3V rail is OK, 0 = fault, 1 = no fault&#160;<br/>BUCK_OK [D0]: Synchronous buck&#160;adjustable rail&#160;is OK, 0 =&#160;faullt, 1 =&#160;no fault<br/>
&#160;<br/><b>0x02. Status Register 2:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
 CLK_Hi <br/>
CLK_Lo <br/>
NPOR_S <br/>
POE_S <br/>
ENBATS &#160;WD_state_2&#160;WD_state_1&#160;WD_state_0<br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 00010&#160;<br/>Read&#160;only register&#160;<br/>Data&#160;<br/>
CLK_Hi [D7]: indicates if&#160;watchdog&#160;clock input is stuck high, 0 =&#160;CLK is not stuck high, 1&#160;=&#160;clock is stuck high&#160;<br/>CLK_Lo&#160;[D7]: indicates if&#160;watchdog&#160;clock input is&#160;stuck low,&#160;0 =&#160;CLK is not stuck low,&#160;1 = clock is stuck low<br/>NPOR_S [D5]: Power&#160;on reset&#160;internal&#160;logic status, 0 = NPOR is&#160;Low,&#160;1 =&#160;NPOR is high&#160;<br/>POE_S<br/>
S&#160;[D4]: Power&#160;on enable internal logic&#160;status, 0 = POE is Loow, 1 = POE is&#160;high&#160;<br/>
ENBATS [D3]: Battery&#160;enable&#160;status, reports the status of the high voltage&#160;enable pin&#160;ENBAT&#160;on the A4412,&#160;0 = ENBAT&#160;<br/>is Low,&#160;1 = ENBAT is&#160;high&#160;<br/>WD_state_x&#160;[D2:D0]:&#160;Shows the state that the&#160;watchdog is&#160;currently&#160;in, see table for the&#160;different states.&#160;<br/>&#160;<br/>
<b>WD_state_2 </b><br/>
<b>WD_state_1</b><br/>
<b>WD_state_0</b><br/>
<b>Watchdog State</b><br/>
0 <br/>
0<br/>
0<br/>
Idle<br/>
0&#160;<br/>
0<br/>
1<br/>
Flash<br/>
0&#160;<br/>
1<br/>
0<br/>
Test Hunt<br/>
0&#160;<br/>
1<br/>
1<br/>
Test Lock<br/>
1 <br/>
0<br/>
0<br/>
Test&#160;Complete<br/>
1&#160;<br/>
0<br/>
1<br/>
Running Hunt<br/>
1&#160;<br/>
1<br/>
0<br/>
Running<br/>
1&#160;<br/>
1<br/>
1<br/>
Watchdog<br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
35<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=36></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-36_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-36_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-36_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>0x03. Diagnostic Register 0:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
V5A_OV <br/>
V5A_UV &#160;V5CAN_OV &#160;V5CAN_UV &#160;V5P_OV <br/>
V5P_UV <br/>
V5B_OV <br/>
V5B_UV <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 00011&#160;<br/>Read&#160;register,&#160;write&#160;1 to clear&#160;<br/>Data&#160;<br/>
V5A_OV [D7]: 5V rail&#160;A over voltage&#160;occurred, 0 =&#160;rail OK,&#160;1 = over voltage occurred&#160;<br/>V5A_UV&#160;[D6]: 5V rail&#160;A under&#160;voltage occurred, 0&#160;=&#160;rail OK, 1 =&#160;under voltage&#160;occurred&#160;<br/>V5CAN_OV [D5]: 5V&#160;CAN bus rail over voltage occurred, 0&#160;=&#160;rail&#160;OK, 1 = over&#160;voltage&#160;occurred&#160;<br/>V5CAN_UV [D4]: 5V&#160;CAN bus rail under voltage occurred, 0 =&#160;rail OK, 1 = under voltage occurred&#160;<br/>V5P_OV [D3]: Protected 5V rail over&#160;voltage occurred, 0 =&#160;rail OK, 1 =&#160;over voltage occurred&#160;<br/>V5P_UV&#160;[D2]: Protected 5V rail under voltage occurred, 0 = rail&#160;OK, 1 =&#160;under&#160;voltage occurred&#160;<br/>V5B_OV [D1]: 5V rail&#160;B over voltage&#160;occurred, 0 =&#160;rail OK,&#160;1 = over voltage occurred&#160;<br/>
V5B_UV [D0]: 5V&#160;rail B under&#160;voltage occurred, 0 =&#160;rail OK,&#160;1 =&#160;under voltage occurred<br/>&#160;<br/><b>0x04. Diagnostic Register 1:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
VDD_OV  <br/>
VDD_UV &#160;VREG_OV &#160;VREG_UV &#160;3V3_OV <br/>
3V3_UV &#160;BUCK_OV&#160;BUCK_UV<br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 00100&#160;<br/>Read&#160;register,&#160;write&#160;1 to clear&#160;<br/>Data&#160;<br/>
VDD_OV [D7]: Internal VDD rail over voltage occurred, 0 =&#160;rail OK, 1 =&#160;over voltage occurred&#160;<br/>VDD_UV [D6]: Internal VDD rail under voltage occurred, 0 = rail&#160;OK, 1 =&#160;under&#160;voltage occurred&#160;<br/>VREG_OV [D5]: Pre-regulator&#160;voltage rail over voltage occurred,&#160;&#160;0 =&#160;rail OK, 1&#160;=&#160;over voltage&#160;occurred&#160;<br/>VREG_UV [D4]: Pre-regulator&#160;voltage rail under voltage occurred, 0 = rail&#160;OK,&#160;1&#160;= under&#160;voltage occurred&#160;<br/>3V3_OV&#160;[D3]: 3.3V rail over voltage&#160;occurred, 0 =&#160;rail OK,&#160;1 =&#160;ovver voltage occurred&#160;<br/>3V3_UV&#160;[D2]: 3.3V rail under voltage&#160;occurred, 0&#160;=&#160;rail OK, 1 = uunder voltage&#160;occurred&#160;<br/>BUCK_OV [D1]: Synchronous buck&#160;adjustable voltage rail&#160;over vvoltage&#160;occurred, 0 =&#160;rail&#160;OK,&#160;1 = over voltage occurred&#160;<br/>
BUCK_UV [D0]:&#160;Synchronous&#160;buck adjustable voltage rail&#160;under voltage&#160;occurred, 0 =&#160;rail&#160;OK, 1 = under&#160;voltage occurred&#160;<br/>&#160;<br/><b>0x05. Diagnostic Register 2:</b>&#160;<br/>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
 <br/>
LX2_OK <br/>
LX1_OK <br/>
D1_OK <br/>
VCC_OV <br/>
VCC_UV <br/>
VCP_OV<br/>
VCP_UV <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>&#160;<br/>Address 00101&#160;<br/>Read&#160;register,&#160;write&#160;1 to clear&#160;<br/>Data&#160;<br/>
LX2_OK&#160;[D6]: Adjustable synchronous buck switch&#160;node is&#160;OK,&#160;0&#160;= fault on LX1, 1 = LX2 is&#160;working&#160;correctly&#160;<br/>LX1_OK&#160;[D5]: Pre-regulator switch&#160;node is&#160;OK, 0&#160;=&#160;fault on LX1,&#160;1 =&#160;LK1&#160;is&#160;working correctly&#160;<br/>D1_OK&#160;[D4]: Pre-regulator freewheeling diode&#160;is&#160;OK, 0 =&#160;diode is&#160;open circuit,&#160;11 =&#160;diode is&#160;working correctly&#160;<br/>VCC_OV [D3]: Internal VCC rail over voltage occurred, 0 =&#160;rail OK, 1 =&#160;over voltage occurred&#160;<br/>VCC_UV [D2]: Internal VCC rail under voltage occurred, 0 = rail&#160;OK, 1 =&#160;under&#160;voltage occurred&#160;<br/>VCP_OV [D1]: Charge&#160;pump voltage&#160;rail over&#160;voltage occurred,&#160;0&#160;= rail OK, 1&#160;=&#160;over voltage&#160;occurred&#160;<br/>VCP_UV [D0]: Charge&#160;pump voltage&#160;rail&#160;under voltage occurred,&#160;&#160;0 =&#160;rail OK, 1&#160;=&#160;under voltage occurred&#160;<br/>
&#160;<br/><b>&#160;</b><br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
36<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=37></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-37_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-37_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-37_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>0x06. Output&#160;Disable Register:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
V5P_DIS1 &#160;V5P_DIS0 &#160;V5A_DIS1 &#160;V5A_DIS0 &#160;V5B_DIS1<br/>
V5B_DIS0 &#160;V5CAN_DIIS1&#160;V5CAN_DIS0<br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 00110&#160;<br/>Read&#160;or&#160;write register&#160;<br/>Data&#160;<br/>
V5P_DIS [D7:D6]: Disable protected&#160;5V output, 11&#160;=&#160;disabled, x0&#160;=&#160;enabled, 0x&#160;=&#160;enabled&#160;<br/>V5A_DIS [D5:D4]: Disable 5V&#160;rail A&#160;output,&#160;11 =&#160;disabled,&#160;x0 =&#160;enabled,&#160;0x =&#160;enabled&#160;<br/>V5B_DIS [D3:D2]: Disable 5V&#160;rail B&#160;output,&#160;11 =&#160;disabled,&#160;x0 =&#160;enabled,&#160;0x =&#160;enabled&#160;<br/>V5CAN<br/>
N_DIS [D1:D0]:&#160;Disable&#160;5V CAN bus&#160;rail, 11&#160;=&#160;disabled, x0&#160;&#160;=&#160;enabled, 0x&#160;&#160;=&#160;enabled&#160;<br/>
&#160;<br/><b>0x07. Watchdog&#160;Mode&#160;Key&#160;Register&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
KEY_7 <br/>
KEY_6 <br/>
KEY_5 <br/>
KEY_4 <br/>
KEY_3 <br/>
KEY_2 <br/>
KEY_1<br/>
KEY_0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 00111&#160;<br/>Write register&#160;<br/>Data&#160;<br/>
KEY [D7:D0]: Three&#160;8&#160;bit&#160;words must be sent in the&#160;correct order&#160;<br/>
r&#160;to enable flash&#160;mode or&#160;resttart the&#160;watchdog. If an&#160;<br/>
incorrect&#160;word is received then&#160;the register resets&#160;and the first&#160;word&#160;has to be resent.&#160;<br/>
&#160;<br/>
<b>&#160;</b><br/>
<b>Flash&#160;Mode</b><br/>
<b>Restart</b><br/>
WORD1&#160;<br/>
0xD3&#160;<br/>
0xD3&#160;<br/>
WORD2&#160;<br/>
0x33&#160;<br/>
0x33&#160;<br/>
WORD3&#160;<br/>
0xCC&#160;<br/>
0xCD&#160;<br/>
&#160;<br/><b>&#160;</b><br/>
<b>&#160;</b><br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
37<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=38></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-38_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-38_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-38_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>0x08. Configuration Register&#160;0:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1</b><br/>
<b>D0 </b><br/>
WD_MAX_2&#160;WD_MAX_1 &#160;WD_MAX_0&#160;WD_MIN_2&#160;WD_MIN_1&#160;WD_MIN_0<br/>
0 <br/>
0 <br/>
1 <br/>
0 <br/>
0 <br/>
1 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 01000&#160;<br/>Read&#160;or Write register&#160;<br/>Data&#160;<br/>
WD_MAX&#160;[D5:D3]: 3-bit word&#160;to&#160;adjust the&#160;watchdog maximum tiimer set point<br/>
<b>WD Typical </b><br/>
<b>WD_MAX_2 </b><br/>
<b>WD_MAX_1 </b><br/>
<b>WD_MAX_0 </b><br/>
<b>Maximum Timer </b><br/>
<b>Maximum Pulse </b><br/>
0 <br/>
0 <br/>
0<br/>
+0.08ms<br/>
2.08ms <br/>
f0&#160;<br/>
0 <br/>
1<br/>
+0.09ms<br/>
2.09ms <br/>
0&#160;<br/>
1 <br/>
0<br/>
+0.10ms<br/>
2.10ms <br/>
0&#160;<br/>
1 <br/>
1<br/>
+0.11ms<br/>
2.11ms <br/>
<b>1 </b><br/>
<b>0 </b><br/>
<b>0</b><br/>
<b>+0.12ms</b><br/>
<b>2.12ms </b><br/>
1&#160;<br/>
0 <br/>
1<br/>
+0.13ms<br/>
2.13ms <br/>
1&#160;<br/>
1 <br/>
0<br/>
+0.14ms<br/>
2.14ms <br/>
1&#160;<br/>
1 <br/>
1<br/>
+0.15ms<br/>
2.15ms <br/>
&#160;<br/>
WD_MIN [D2:D0]: 3-bit word&#160;to&#160;adjust the&#160;watchdog minimum timer set point&#160;<br/>
<b>WD Typical </b><br/>
<b>WD_MIN_2 </b><br/>
<b>WD_MIN_1 </b><br/>
<b>WD_MIN_0 </b><br/>
<b>Minimum Timer </b><br/>
<b>Minimum Pulse </b><br/>
0 <br/>
0 <br/>
0<br/>
‐0.08ms<br/>
1.92ms <br/>
0&#160;<br/>
0 <br/>
1<br/>
‐0.09ms<br/>
1.90ms <br/>
0&#160;<br/>
1 <br/>
0<br/>
‐0.10ms<br/>
1.89ms <br/>
0&#160;<br/>
1 <br/>
1<br/>
‐0.11ms<br/>
1.88ms <br/>
<b>1 </b><br/>
<b>0 </b><br/>
<b>0</b><br/>
<b>‐0.12ms</b><br/>
<b>1.86ms </b><br/>
1&#160;<br/>
0 <br/>
1<br/>
‐0.13ms<br/>
1.87ms <br/>
1&#160;<br/>
1 <br/>
0<br/>
‐0.14ms<br/>
1.86ms <br/>
1&#160;<br/>
1 <br/>
1<br/>
‐0.15ms<br/>
1.85ms <br/>
<b>&#160;<br/>0x09. Configuration Register&#160;1:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
  <br/>
  <br/>
 <br/>
DITH_DIS <br/>
VALID_1 <br/>
VALID_0 <br/>
EDGE_1<br/>
EDGE_0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 01001&#160;<br/>Read&#160;or Write register&#160;<br/>Data&#160;<br/>
DITH_DIS [D4]:&#160;This&#160;bit allows&#160;the&#160;user to disable&#160;the dither&#160;function for the switching converters, 0 =&#160;dither&#160;enabled, 1=&#160;<br/>dither&#160;disabled.&#160;<br/>VALID&#160;[D3:D2]:&#160;2-bit&#160;counter to set&#160;the number of&#160;counts before&#160;a&#160;valid&#160;watchdog signal is&#160;set&#160;or reset&#160;<br/>
<b>Valid </b><br/>
<b>VALID_1 </b><br/>
<b>VALID_0 </b><br/>
<b>Counts</b><br/>
<b>0</b><br/>
<b>0</b><br/>
<b>2</b><br/>
0<br/>
1<br/>
4<br/>
1<br/>
0<br/>
6<br/>
1<br/>
1<br/>
8<br/>
&#160;<br/>EDGE&#160;[D1:D0]: 2-bit&#160;counter to&#160;set the number of&#160;edges to&#160;count&#160;t&#160;before increm<br/>
menting the&#160;VALID counter.&#160;The EDGE&#160;<br/>
value also sets the minimum and&#160;maximum nominal timers.&#160;The&#160;minimum and&#160;maximum&#160;timers&#160;will&#160;be&#160;based on&#160;the&#160;<br/>number&#160;of edge counts times&#160;2ms plus the delta stored in&#160;WD_MIN and&#160;WD_MAX.&#160;<br/>
<b>Edge </b><br/>
<b>EDGE_1 </b><br/>
<b>EDGE_0 </b><br/>
<b>Nominal Timer </b><br/>
<b>Counts </b><br/>
<b>0 </b><br/>
<b>0 </b><br/>
<b>4</b><br/>
<b>8ms</b><br/>
0 <br/>
1 <br/>
6<br/>
12ms<br/>
1 <br/>
0 <br/>
8<br/>
16ms<br/>
1 <br/>
1 <br/>
10<br/>
20ms<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
38<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=39></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-39_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-39_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-39_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>0x0A. Verify&#160;Result Register&#160;0:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3</b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
V5A_OV_OK V5A_UV_OK V5CAN_OV_OK V5CAN_UV_OK&#160;3V3_OV_OK&#160;3V3_UV_OK&#160;BUCK_OV_OK&#160;BUCK_UV_OK <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 01010&#160;<br/>Read&#160;register,&#160;write&#160;1 to clear&#160;<br/>Data&#160;<br/>
V5A_OV_OK [D7]: 5V&#160;rail A over voltage self-test&#160;passed, 0 = test failed, 1 =&#160;test passed&#160;<br/>V5A_UV_OK [D6]: 5V&#160;rail A under voltage self-test&#160;passed,&#160;0 =&#160;test failed, 1 =&#160;ttest passed&#160;<br/>V5CAN_OV_OK [D5]:&#160;5V CAN bus&#160;rail over&#160;voltage self-test passed, 0 =&#160;test failed, 1 =&#160;test&#160;passed&#160;<br/>V5CAN<br/>
N_UV_OK [D4]:&#160;5V CAN bus&#160;rail under&#160;voltage self-test passed, 0 =&#160;test&#160;failed, 1 =&#160;test&#160;passed&#160;<br/>
3V3_OV_OK [D3]: 3.3V rail over voltage self-test&#160;passed, 0&#160;=&#160;test failed, 1 =&#160;test passed&#160;<br/>3V3_UV_OK [D2]: 3.3V rail under voltage self-test&#160;passed,&#160;0 =&#160;test failed, 1 =&#160;test passed&#160;<br/>BUCK_OV_OK [D1]:&#160;Synchronous&#160;buck adjustable&#160;voltage rail over voltage self-test passed,&#160;0&#160;= test&#160;failed,&#160;1 =&#160;test&#160;<br/>passed&#160;<br/>BUCK_UV_OK [D0]:&#160;Synchronous&#160;buck adjustable&#160;voltage rail under voltage self-test passed,&#160;0 = test failed, 1 = test&#160;<br/>passed&#160;<br/>&#160;<br/>
<b>0x0B. Verify&#160;Result Register&#160;1:&#160;<br/></b>&#160;<br/>
<b>D7 </b><br/>
<b>D6 </b><br/>
<b>D5 </b><br/>
<b>D4 </b><br/>
<b>D3 </b><br/>
<b>D2 </b><br/>
<b>D1 </b><br/>
<b>D0 </b><br/>
 BIST_PASS &#160; TSD_OK &#160;VREG_OV_OK &#160;VREG_UV_OK<br/>
V5P_OV_OK <br/>
V5P_UV_OK <br/>
V5B_OV_OK<br/>
V5B_UV_OK <br/>
0 <br/>
0 <br/>
0 <br/>
0<br/>
0 <br/>
0 <br/>
0 <br/>
0 <br/>
&#160;<br/>Address 01011&#160;<br/>Read&#160;register,&#160;write&#160;1 to clear&#160;<br/>Data&#160;<br/>
BIST_PASS [D7]: Self-test status, 0&#160;= self-test failed, 1 =&#160;self-testt passed&#160;<br/>TSD_OK [D6]: Thermal shutdown&#160;circuit passed self-test, 0 = tesst&#160;failed, 1&#160;= test passed&#160;<br/>VREG_OV_OK [D5]:&#160;Pre-regulator&#160;voltage&#160;rail&#160;over voltage self-ttest passed, 0&#160;=&#160;test&#160;failed, 1&#160;= test passed<br/>VREG_UV_OK [D4]:&#160;Pre-regulator&#160;voltage&#160;rail&#160;under&#160;voltage self-test passed,&#160;0&#160;= test&#160;failed,&#160;1&#160;= test passed&#160;<br/>V5P_OV_OK [D3]: Protected 5V rail&#160;over voltage&#160;self-test passed, 0 = test&#160;failed, 1 =&#160;test&#160;passed&#160;<br/>V5P_UV_OK [D2]: Protected 5V rail&#160;under voltage&#160;self-test passed, 0 = test&#160;failed, 1 =&#160;test passed&#160;<br/>V5B_OV_OK [D1]: 5V&#160;rail B over voltage self-test&#160;passed, 0 = test failed, 1 =&#160;test passed&#160;<br/>V5B_UV_OK [D0]: 5V&#160;rail B under voltage self-test&#160;passed,&#160;0 =&#160;test failed, 1 =&#160;ttest passed&#160;<br/>
&#160;<br/>&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
39<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=40></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-40_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-40_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-40_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>APPLICATIONS&#160;</b><br/>
<b>&#160;</b><br/>
The&#160;following section briefly describes the component&#160;<br/>
&#160;<br/>
selection procedure for the A4412.&#160;<br/>
SE1&#160;is in A/µs, fSW&#160;is in kHz, and L&#160;will&#160;be in&#160;µH&#160;<br/>
&#160;<br/>
<b>Settting up&#160;the&#160;Pre Regulator&#160;<br/></b>This&#160;section discusses the component selection&#160;for the A4412&#160;<br/>
(<i>VREG&#160;</i>&#160;<i>V&#160;</i>)<br/>
2&#160;&#160;(<i>VREG&#160;</i>&#160;<i>V&#160;</i>)<br/>
<i>F</i><br/>
&#160;L1<br/>
<i>F</i><br/>
&#160;<br/>
(2)&#160;<br/>
pre-regulator. It covers the charge pump circuit, inductor,&#160;<br/>
<i>S</i><br/>
<i>S</i><br/>
diodes, boost MOSFET,&#160;and input and output&#160;capacitors. It&#160;<br/>
<i>E</i>1<br/>
<i>E</i>1<br/>
will&#160;also cover soft&#160;start and loop&#160;compensation.&#160;<br/>
&#160;<br/>
<b>&#160;</b><br/>
If equations 2&#160;yield&#160;an inductor&#160;value that is not&#160;a standard&#160;<br/>
<b>Charge Pump Capacitors&#160;</b><br/>
value then the&#160;next closest available value should be&#160;used.&#160;&#160;<br/>
The&#160;charge pump&#160;requires two&#160;capacitors: a 1µF&#160;connected&#160;<br/>
The&#160;&#160;final inductor&#160;value&#160;should&#160;allow&#160;for 10%&#160;−&#160;20% of initial&#160;<br/>
from&#160;pin VCP to&#160;VIN and 0.22µF&#160;connected&#160;between pins&#160;<br/>
tolerance&#160;and&#160;20%&#160;−&#160;30% for inductor saturation.&#160;<br/>
CP1&#160;and CP2 &#160;These capacitors&#160;should be a&#160;high-quality&#160;<br/>
&#160;<br/>
ceramic capacitor, such as an X5R&#160;or X7R, with a voltage&#160;<br/>
Due&#160;to topology&#160;and frequency switching of the&#160;A4412 pre-<br/>
rating of at least 16V.&#160;<br/>
regulator the inductor ripple current varies&#160;with&#160;input voltage&#160;<br/>
&#160;<br/>
per&#160;ffigure 10 below.&#160;<br/>
<b>PWM Switching&#160;Frequency&#160;</b><br/>
2<br/>
The&#160;switching frequency of the&#160;A4412 is fixed&#160;at 2.2MHz&#160;<br/>
1.8<br/>
nominal. The A4412&#160;includes a&#160;frequency&#160;foldback scheme&#160;<br/>that&#160;starts&#160;when&#160;VIN is greater&#160;than 18V. Between&#160;18V and&#160;<br/>
1.6<br/>
36V&#160;the switching&#160;frequency will&#160;foldback from&#160;2.2MHz typical&#160;<br/>
<b>)&#160;</b>1.4<br/>
to 1MHz typical.&#160;The switching frequency&#160;for&#160;a&#160;given input&#160;<br/>
<b>t (A<br/>en</b><br/>
volttage above&#160;18V&#160;and below&#160;36V is&#160;<br/>
<b>rr&#160;</b>1.2<br/>
1.2<br/>
<b>ak Cu</b><br/>
1<br/>
&#160;<br/>
<i>f</i><br/>
&#160;3.4&#160;<br/>
<i>VIN&#160;</i>(<i>MHz</i>)&#160;&#160;(1)&#160;<br/>
<b>r Pe</b><br/>
<i>SW</i><br/>
0.8<br/>
18<br/>
<b>to</b><br/>
&#160;<br/>
<b>duc&#160;</b>0.6<br/>
<b>In</b><br/>
2.2<br/>
0.4<br/>
0.2<br/>
2<br/>
<b>z)</b><br/>
0<br/>
0<br/>
5<br/>
10<br/>
15<br/>
20<br/>
25<br/>
30<br/>
35<br/>
40<br/>
<b> (MH()<br/>cy</b><br/>
<b>Input Voltage (V)</b><br/>
<b>n&#160;</b>1.8<br/>
&#160;<br/>
<b>ue<br/>eq</b><br/>
<b>Figure 10. Typical Peak Inductor Current&#160;versus&#160;Input&#160;</b><br/>
<b>g Fr&#160;</b>1.6<br/>
<b>g</b><br/>
<b>Voltage&#160;for 0.8A&#160;Output Current and 10uH Inductor&#160;</b><br/>
<b>hin</b><br/>
&#160;<br/>
<b>tcc</b><br/>
The&#160;&#160;inductor should not saturate&#160;given the peak&#160;operating&#160;<br/>
<b>St&#160;</b>1.4<br/>
<b>l Swi</b><br/>
currrent during&#160;overload. Equation&#160;3 calculates&#160;this current. &#160;In&#160;<br/>
<b>ica<br/>yp</b><br/>
equation 3 V<br/>
is the maximum continuous&#160;input voltage,&#160;<br/>
<b>T</b><br/>
IN,MAX<br/>
1.2<br/>
such&#160;as 16V, and&#160;VF&#160;is the asynchronous diodes forward&#160;<br/>
voltage.&#160;<br/>
1<br/>
&#160;&#160;<br/>
0<br/>
5<br/>
10<br/>
15<br/>
20<br/>
25<br/>
30<br/>
35<br/>
40<br/>
<i>S&#160;</i>&#160;(<i>VREG&#160;</i><i>V&#160;</i>)<br/>
<b>Input Voltage (V)</b><br/>
<br/>
1<br/>
<i>E</i><br/>
<i>F</i><br/>
&#160;<br/>
<i>I</i><br/>
&#160;4&#160;6<br/>
.<br/>
<i>E</i><br/>
<i>A</i><br/>
&#160;&#160;(3)&#160;<br/>
1<br/>
<i>PEAK</i><br/>
<b>Figure&#160;9.&#160;Typical Switching&#160;Frequency&#160;versus&#160;Input&#160;</b><br/>
9<br/>
.<br/>
0&#160;&#160;<i>f</i><br/>
(<i>V</i><br/>
<i>V&#160;</i>)<br/>
<i>SW</i><br/>
<i>IN&#160;</i>,<i>MA</i><br/>
<i>AX</i><br/>
<i>F</i><br/>
<b>Voltage&#160;</b><br/>
&#160;<br/>
&#160;<br/>
Afteer an inductor is&#160;chosen&#160;it should be&#160;tested&#160;during output&#160;<br/>
<b>Pre-Regulator Output Inductor&#160;(L1)&#160;</b><br/>
overload and short&#160;circuit conditions. &#160;The inductor current&#160;<br/>
For&#160;peak current&#160;mode control it&#160;is well&#160;known&#160;that the system&#160;<br/>
should be monitored using a current probe. &#160;A&#160;good design&#160;<br/>
will&#160;become&#160;unstable when&#160;the&#160;duty&#160;cycle&#160;is&#160;above 50%&#160;<br/>
should sure the inductor or the regulator are not damaged&#160;<br/>
without adequate&#160;Slope Compensation (SE). &#160;However, the&#160;<br/>
when the output is&#160;shorted to&#160;ground at maximum input&#160;<br/>
slope compensation in&#160;the A4412&#160;is a fixed value. &#160;Therefore,&#160;<br/>
voltage&#160;and the highest expected&#160;ambient temperature.&#160;<br/>
it’s&#160;important to calculate an inductor value so&#160;the falling slope&#160;<br/>
&#160;<br/>
of the inductor current (SF) will&#160;work&#160;well&#160;with&#160;the A4412’s&#160;<br/>
Inductor ripple&#160;current can be&#160;calculated using&#160;equation 4, for<br/>
slope compensation.&#160;<br/>
buck&#160;mode and equation 5 for buck-boost mode.&#160;<br/>
&#160;<br/>
&#160;<br/>
Equations 2 can&#160;be used&#160;to calculate a range&#160;of values for&#160;the&#160;<br/>
)&#160;<br/>
output inductor&#160;for&#160;the buck-boost. &#160;In equation&#160;2, slope&#160;<br/>
<i>V&#160;</i><i>VREG</i><br/>
<i>VREG</i><br/>
<i>I</i><br/>
<br/>
<i>IN</i><br/>
&#160;(<br/>
&#160;<br/>
(4)&#160;<br/>
compensation can&#160;be found in&#160;the electrical&#160;characteristic&#160;<br/>
<i>L</i>1<br/>
<i>f</i><br/>
&#160;<i>L</i>1<i>V</i><br/>
table, and V<br/>
<i>SW</i><br/>
<i>IN</i><br/>
F&#160;is the&#160;asynchronous diodes forward voltage.&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
40<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=41></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-41_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-41_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-41_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre</b></i><br/>
<i><b>re-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear Regulators,&#160;Pulse Width Watchdog&#160;Timer,&#160;and SPI</b></i>&#160;<br/>
&#160;<br/>
<i>V&#160;</i>&#160;<i>D</i><br/>
obtain acceptable&#160;gain and&#160;phase margins.&#160;&#160;Selection of the&#160;<br/>
&#160;<br/>
<i>I</i><br/>
<i>IN</i><br/>
<br/>
<br/>
<i>BOOST&#160;</i>&#160;<br/>
(5)&#160;<br/>
compensation components (R&#160;C<br/>
cussed in more&#160;<br/>
<i>B&#160;</i>/&#160;<i>B</i><br/>
Z,&#160;CZ, CP) are dis<br/>
<i>f</i><br/>
&#160;1<br/>
<i>L</i><br/>
detail in the Compensation Components section of this data&#160;<br/>
<i>SW</i><br/>
&#160;<br/>
sheet.&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Pre-Regulator Output Capacitors&#160;</b><br/>
<b>Ceramic&#160;Input&#160;Capacitors&#160;</b><br/>
The&#160;output capacitors filter the output voltage&#160;to&#160;provide an&#160;<br/>
The&#160;&#160;ceramic input&#160;capacitor(s)&#160;must limit the voltage ripple at&#160;<br/>
accceptable&#160;level&#160;of ripple voltage. They&#160;also store energy&#160;to&#160;<br/>
the&#160;VIN&#160;pin to a&#160;relatively&#160;low&#160;volttage during&#160;maximum load.&#160;&#160;<br/>
help&#160;maintain voltage&#160;regulation&#160;during a&#160;load&#160;transient. &#160;The&#160;<br/>
Equation 9 can&#160;be&#160;&#160;used to calcullate the minimum input&#160;<br/>
volttage rating&#160;of the output capacitors must support the output&#160;<br/>
capacitance,&#160;<br/>
volttage with&#160;sufficient design&#160;margin.&#160;<br/>
&#160;<br/>
&#160;<br/>
<i>I</i><br/>
&#160;0.25<br/>
<i>VREG&#160;</i>,&#160;<i>MAX</i><br/>
The&#160;output voltage&#160;ripple (∆V<br/>
<i>C</i><br/>
<i>M</i><br/>
<br/>
&#160;<br/>
(9)&#160;<br/>
OUT) is a&#160;function&#160;of the output&#160;<br/>
<i>IN</i><br/>
capacitors parameters: &#160;Co, ESR<br/>
0.90&#160;&#160;<i>f</i><br/>
&#160;50<i>mV</i><br/>
Co, ESLCo.&#160;<br/>
<i>SW</i><br/>
&#160;<br/>
&#160;<br/>
<i>V</i><br/>
<br/>
&#160;<i>I</i><br/>
&#160;&#160;<i>ESR&#160;</i><br/>
Where IVREG,MAX&#160;is&#160;the maximum&#160;current from the pre-<br/>
<i>OUT</i><br/>
<i>L</i>1<br/>
<i>CO</i><br/>
regulator,&#160;<br/>
<i>V&#160;</i>&#160;<i>VREG</i><br/>
&#160;<br/>
&#160;<br/>
<i>IN</i><br/>
&#160;<i>ESL&#160;</i>&#160;&#160;<br/>
(6)&#160;<br/>
<i>L</i>1<br/>
<i>CO</i><br/>
<i>IVREG</i>,<i>MAX</i><br/>
<i>I</i><br/>
<br/>
<br/>
<i>L</i>1<br/>
<br/>
6.7&#160;<i>I</i><br/>
)&#160;<br/>
<i>I</i><br/>
&#160;<i>I</i><br/>
<br/>
<i>SYNC&#160;</i>_&#160;<i>BUCK&#160;</i><br/>
&#160;(10<br/>
20<i>mA</i><br/>
8&#160;&#160;<i>f</i><br/>
<i>Co</i><br/>
<i>LINEAR</i><br/>
<i>AUX</i><br/>
<i>SW</i><br/>
<i>VSYNC&#160;</i>_&#160;<i>BUCK</i><br/>
&#160;<br/>
Where I<br/>
e sum of all&#160;the&#160;internal linear regulators&#160;<br/>
The&#160;type&#160;of output&#160;capacitors will determine&#160;which terms of&#160;<br/>
LINEAR&#160;is&#160;the<br/>
output currents,&#160;I<br/>
current drawn&#160;from the&#160;<br/>
equation 6 are&#160;dominant. &#160;For ceramic output&#160;capacitors the&#160;<br/>
AU<br/>
UX&#160;is any&#160;extra&#160;<br/>
VREG output to power other&#160;devices external to&#160;the&#160;A4412.&#160;<br/>
ESRCO&#160;and ESLCO&#160;are virtually&#160;zero so&#160;the output voltage&#160;<br/>
I<br/>
e&#160;output current and voltage&#160;<br/>
ripple&#160;will&#160;be&#160;dominated by&#160;the third term of equation 6.&#160;<br/>
SYNC_BUCK&#160;and&#160;VSYNC_BUCK&#160;are the<br/>
of the synchronous&#160;buck convertter.&#160;<br/>
&#160;<br/>
&#160;<br/>
<i>I</i><br/>
<br/>
A good design&#160;should&#160;consider the dc-bias effect on a ceramic&#160;<br/>
&#160;<br/>
<i>VREG&#160;</i><br/>
<i>L</i>1<br/>
&#160;<br/>
(7)&#160;<br/>
capacitor – as the&#160;applied voltage&#160;approaches&#160;the rated value,&#160;<br/>
8&#160;<i>f</i><br/>
<i>Co</i><br/>
<i>SW</i><br/>
the&#160;capacitance value decreases. &#160;The X5R&#160;and X7R&#160;type&#160;<br/>
&#160;<br/>
capacitors should&#160;be&#160;the primary&#160;choices due to&#160;their stability&#160;<br/>
To&#160;reduce the voltage ripple of&#160;a&#160;design&#160;using&#160;ceramic output&#160;<br/>
versus both DC&#160;bias and temperature. &#160;For&#160;all&#160;ceramic&#160;<br/>
capacitors simply&#160;increase the total capacitance, reduce the&#160;<br/>
capacitors, the DC&#160;bias&#160;effect is&#160;even more pronounced on&#160;<br/>
inductor current ripple (i.e. increase the inductor value), or&#160;<br/>
smaller case&#160;sizes&#160;so a good&#160;design will&#160;use&#160;the largest&#160;<br/>
increase the switching&#160;frequency.&#160;<br/>
afforrdable case&#160;size.&#160;<br/>
&#160;<br/>
&#160;<br/>
The&#160;transient response of the regulator depends on the&#160;<br/>
Also&#160;for improved&#160;noise performance it is recommended to&#160;<br/>
number and type&#160;of output capacitors. In general, minimizing&#160;<br/>
add&#160;smaller sized&#160;capacitors close to the input&#160;pin and the D1&#160;<br/>
the&#160;ESR of the output capacitance&#160;will&#160;result in&#160;a better&#160;<br/>
anode. Use a 0.1uF,&#160;0603 capacitor&#160;<br/>
transient response. The ESR&#160;can&#160;be minimized&#160;by&#160;simply&#160;<br/>
&#160;<br/>
adding more&#160;capacitors in parallel or by&#160;using&#160;higher quality&#160;<br/>
<b>Buck-Boost&#160;Asynchronous&#160;Diode&#160;(D1)&#160;</b><br/>
capacitors. At the&#160;instant of a fast load transient (di/dt), the&#160;<br/>
The&#160;&#160;highest peak&#160;current in the&#160;asynchronous&#160;diode&#160;(D1)&#160;<br/>
output voltage&#160;will&#160;change by&#160;the&#160;amount&#160;<br/>
occurs during&#160;overload and is&#160;limited by&#160;the&#160;A4412. Equation&#160;<br/>
&#160;<br/>
3 can&#160;be used to&#160;calculate this current.&#160;<br/>
<i>di</i><br/>
&#160;<br/>
&#160;<br/>
<i>VREG&#160;</i>&#160;<i>I</i><br/>
&#160;<i>ESR&#160;</i><br/>
<i>ESL</i><br/>
&#160;<br/>
(8)&#160;<br/>
The&#160;&#160;highest average current in&#160;the asynchronous diode&#160;<br/>
<i>LOAD</i><br/>
<i>CO</i><br/>
<i>dt</i><br/>
<i>CO</i><br/>
occurs&#160;when VIN is at its maximum, DBOOST=0%, and&#160;<br/>
&#160;<br/>
DBUCK=minimum&#160;(10%),&#160;<br/>
After the load transient occurs, the output voltage will&#160;deviate&#160;<br/>
&#160;<br/>
from&#160;its nominal value for a short&#160;time.&#160;This time&#160;will&#160;depend&#160;<br/>
<br/>
<br/>
(11)&#160;<br/>
on&#160;the system bandwidth, the output inductor&#160;value, and&#160;<br/>
<i>I</i><br/>
0.9&#160;<i>I</i><br/>
<i>AVG</i><br/>
<i>VREG&#160;</i>,&#160;<i>MAX</i><br/>
output capacitance. &#160;Eventually,&#160;the error amplifier will&#160;bring&#160;<br/>
&#160;<br/>
the&#160;output voltage&#160;back to its nominal value.&#160;<br/>
Where IVREG,MAX&#160;is&#160;calculated&#160;using&#160;equation 10.&#160;<br/>
&#160;<br/>
&#160;<br/>
The&#160;speed at which the error&#160;amplifier will bring&#160;the output&#160;<br/>
<b>Boost MOSFET&#160;(Q1)&#160;</b><br/>
volttage back to&#160;its&#160;set point&#160;will&#160;depend mainly&#160;on&#160;the closed-<br/>
The&#160;&#160;RMS current iin the boost MOSFET&#160;(Q1)&#160;occurs when&#160;<br/>
loop&#160;bandwidth&#160;of&#160;the system. &#160;A&#160;higher bandwidth&#160;usually&#160;<br/>
VIN&#160;is at its minimuum and both the buck and&#160;boost operate&#160;at&#160;<br/>
results in a shorter time to return&#160;to the nominal voltage. &#160;<br/>
their&#160;maximum duty cycles&#160;(approximately 64%&#160;and 58%,&#160;<br/>
However, a higher&#160;bandwidth&#160;system may&#160;be&#160;more difficult to&#160;<br/>
respectively),&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
41<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160;&#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=42></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-42_1.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-42_2.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-42_3.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-42_4.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-42_5.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-42_6.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-42_7.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-42_8.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-42_9.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre</b></i><br/>
<i><b>re-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear Regulators,&#160;Pulse Width Watchdog&#160;Timer,&#160;and SPI</b></i>&#160;<br/>
&#160;<br/>
&#160;<br/>
<i>ISS</i>1<br/>
&#160;<i>t</i><br/>
<i>SU</i><br/>
<i>SS</i>1<br/>
<i>I</i><br/>
<br/>
<i>C</i><br/>
<br/>
(14)&#160;<br/>
<i>Q&#160;</i>,<br/>
1&#160;<i>RMS</i><br/>
<i>SS</i>1<br/>
0.8<br/>
If a&#160;nnon-standard&#160;capacitor value&#160;for C<br/>
lculated, the&#160;<br/>
&#160;<br/>
<br/>
<br/>
SS1&#160;is ca<br/>
<i>I</i><br/>
<br/>
<br/>
<i>I</i><br/>
&#160;&#160;(12)&#160;<br/>
<i>B&#160;</i>/&#160;<i>B&#160;</i>2<br/>
next&#160;larger value&#160;should be used.&#160;<br/>
<i>D</i><br/>
&#160;<i>I</i><br/>
<br/>
&#160;<br/>
<i>B&#160;</i>/&#160;<i>B&#160;</i><br/>
<i>T</i><br/>
<br/>
<br/>
<i>BOOST</i><br/>
&#160;<i>PK</i>,<i>B</i>/&#160;<i>B</i><br/>
&#160;<br/>
<br/>
2<br/>
<br/>
12&#160;<br/>
The&#160;&#160;voltage at the&#160;soft start pin&#160;will start from 0V<br/>
V and&#160;will be&#160;<br/>
&#160;<br/>
charged&#160;by&#160;the soft start current,&#160;ISS1SU. &#160;However, PWM&#160;<br/>
Where I<br/>
switching will&#160;not&#160;begin instantly&#160;because the&#160;voltage at the&#160;<br/>
PK,B/B&#160;and&#160;∆IB/B&#160;are derived using equations 3 and 5,&#160;<br/>
respectively.&#160;<br/>
soft&#160;start pin must&#160;rise above the&#160;soft start offset voltage&#160;<br/>
<b>&#160;</b><br/>
(VSS<br/>
S1OFFS). The&#160;soft start delay&#160;(tSS1,DELAY) can&#160;be calculated&#160;<br/>
<b>Boost&#160;Diode&#160;(D2)&#160;</b><br/>
using equation 13,&#160;<br/>
In&#160;buck mode this&#160;diode will&#160;simply&#160;conduct the&#160;output current. &#160;<br/>
&#160;<br/>
However, in buck&#160;boost mode&#160;the peak currents in this diode&#160;<br/>
<i>VSS</i>1<br/>
<br/>
may&#160;increase quite&#160;a bit. The&#160;A4412 limits the&#160;peak current&#160;to&#160;<br/>
<i>t</i><br/>
&#160;<i>C&#160;</i><br/>
<i>OFFS&#160;</i>&#160;&#160;(15)&#160;<br/>
the&#160;value calculated using equation 4. The average current is&#160;<br/>
<i>SS&#160;</i>,<br/>
1&#160;<i>DELAY</i><br/>
<i>SS</i>1<br/>
&#160;<i>ISS</i>1<br/>
<br/>
simply the output&#160;current&#160;<br/>
<i>SU</i><br/>
&#160;<br/>
&#160;<br/>
<b>Pre-Regulator Soft Start and&#160;Hiccup Mode&#160;Timing&#160;(C</b><br/>
When the A4412 is&#160;in hiccup&#160;mode, the soft start capacitor&#160;<br/>
<b>SS1)&#160;</b><br/>
The&#160;soft start time&#160;of the buck-boost converter&#160;is determined&#160;<br/>
sets&#160;the hiccup&#160;period. &#160;During a&#160;startup attempt, the soft start&#160;<br/>
by&#160;the&#160;value of the&#160;capacitance&#160;at the soft start&#160;pin, C<br/>
pin&#160;charges the soft start capacittor with&#160;ISS1SU&#160;and&#160;<br/>
SS1.&#160;<br/>
&#160;<br/>
discharges the same capacitor&#160;with ISS1HIC&#160;between&#160;startup&#160;<br/>
If the A4412 is&#160;starting into a very&#160;heavy load&#160;a&#160;very&#160;fast soft&#160;<br/>
attem<br/>
mpts.&#160;<br/>
start time may&#160;cause the regulator to&#160;exceed the pulse-by-<br/>
&#160;<br/>
pulse over current&#160;threshold.&#160;This occurs because the total of&#160;<br/>
<b>Pre-Regulator Compensation&#160;Components&#160;(RZ, CZ, CP)&#160;</b><br/>
the&#160;full load current, the inductor&#160;ripple current,&#160;and the&#160;<br/>
Although the A44112 can operate&#160;in Buck-Boost&#160;mode at low&#160;<br/>
additional current&#160;required to charge the output&#160;capacitors&#160;<br/>
input voltages it&#160;still can be considered a&#160;buck&#160;converter when&#160;<br/>
(I<br/>
looking at the control loop. With&#160;that said the&#160;following&#160;<br/>
CO=CO&#160;x VOUT&#160;/ tSS) is higher than the pulse-by-pulse current&#160;<br/>
threshold, as shown in&#160;figure 11.&#160;<br/>
equations can&#160;be&#160;used to calculate the compensation&#160;<br/>
&#160;<br/>
components.&#160;<br/>&#160;<br/>Firstly&#160;we&#160;need to&#160;select the target cross over&#160;frequency for&#160;<br/>
ILIM&#160;<br/>
}&#160;<br/>
our&#160;ffinal system.&#160;While we&#160;are&#160;switching at over 2MHz the&#160;<br/>
ILOAD&#160;<br/>
cross over is really&#160;governed&#160;by&#160;the required&#160;phase margin.&#160;<br/>Since we&#160;are&#160;using&#160;a type II com<br/>
mpensation scheme we&#160;are&#160;<br/>
Output&#160;<br/>
limited to the amount of phase&#160;we&#160;can add.&#160;Hence&#160;we&#160;select&#160;a&#160;<br/>cross over frequency, fC, in the region of 55kHz. The&#160;total&#160;<br/>
capacitor&#160;<br/>
system phase&#160;will&#160;drop off at higher cross over&#160;frequencies.&#160;<br/>
current, I<br/>
The&#160;&#160;R<br/>
s&#160;based&#160;on the&#160;gain required&#160;at the cross&#160;<br/>
CO&#160;<br/>
Z&#160;selection is<br/>
over&#160;frequency andd can&#160;be calculated by&#160;the following&#160;<br/>
tSS&#160;<br/>
simplified&#160;equation.&#160;<br/>
&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Figure&#160;11:&#160;Output current (I</b><br/>
&#160;<br/>
<br/>
<b>CO) during&#160;startup&#160;</b><br/>
36<br/>
.<br/>
13<br/>
<br/>
<i>f</i><br/>
<i>Co</i><br/>
<i>C</i><br/>
&#160;<br/>
<i>R</i><br/>
(16)&#160;<br/>
<i>Z</i><br/>
<br/>
To&#160;avoid prematurely triggering&#160;hiccup mode&#160;the soft start&#160;<br/>
<i>gm</i><br/>
<i>gm</i><br/>
<i>POWE&#160;</i>1<br/>
<i>R</i><br/>
1<br/>
<i>EA</i><br/>
time, t<br/>
&#160;<br/>
SS1, should&#160;be calculated&#160;according to&#160;equation&#160;13,&#160;<br/>
&#160;<br/>
The&#160;&#160;series capacitor, CZ, along&#160;with the resistor, RZ, set the&#160;<br/>
<i>Co</i><br/>
location of the&#160;compensation zero. This zero should be placed&#160;<br/>
&#160;<br/>
<i>t</i><br/>
&#160;<i>VREG&#160;</i><br/>
&#160;<br/>
(13)&#160;<br/>
no lower than ¼ the cross over frequency&#160;and&#160;should be kept&#160;<br/>
<i>SS</i>1<br/>
<i>I</i><br/>
to&#160;minimum value.&#160;Equation 17&#160;can&#160;be used to&#160;estimate this&#160;<br/>
<i>CO</i><br/>
&#160;<br/>
capacitor value.&#160;<br/>
Where VOUT&#160;is&#160;the&#160;output voltage, COUT&#160;is the&#160;output&#160;<br/>
<br/>
4<br/>
capacitance, I<br/>
<i>C</i><br/>
(17)&#160;<br/>
CO&#160;is&#160;the amount&#160;of current allowed to charge&#160;<br/>
<i>Z</i><br/>
<br/>
2&#160;<br/>
the&#160;output capacitance during&#160;soft start (recommend 0.1A &lt;&#160;<br/>
<i>R&#160;</i>&#160;<i>f</i><br/>
<i>Z</i><br/>
<i>C</i><br/>
ICO&#160;&lt;&#160;0.3A). &#160;Higher values&#160;of ICO&#160;result in faster soft start&#160;time&#160;<br/>
&#160;<br/>
and&#160;lower values&#160;of ICO&#160;insure that hiccup mode&#160;is not falsely&#160;<br/>
Determine if the second compensation capacitor (CP) is&#160;<br/>
triggered. &#160;We&#160;recommend starting the design&#160;with an&#160;ICO&#160;of&#160;<br/>
required. It is required if the&#160;<i>ESR</i>&#160;zero of the output capacitor&#160;<br/>
0.1A&#160;and increasing it only if the&#160;soft start time&#160;is too slow.&#160;&#160;<br/>
is loocated at less than half of the&#160;switching frequency or the&#160;<br/>
&#160;<br/>
following relationship is valid:&#160;<br/>
Then CSS1&#160;can&#160;be&#160;selected based&#160;on&#160;equation&#160;14,&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
42<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160;&#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=43></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-43_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-43_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-43_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre</b></i><br/>
<i><b>re-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear Regulators,&#160;Pulse Width Watchdog&#160;Timer,&#160;and SPI</b></i>&#160;<br/>
&#160;<br/>
1<br/>
<i>f</i><br/>
<b>A4412</b><br/>
&#160;<br/>
<i>SW</i><br/>
<br/>
&#160;<br/>
(18)&#160;<br/>
L2<br/>
2&#160;&#160;<i>Co&#160;</i>&#160;<i>ESR</i><br/>
2<br/>
VSYNC_BUCK<br/>
<i>CO</i><br/>
LX2<br/>
&#160;<br/>
R<br/>
R<br/>
OV1<br/>
FB1<br/>
If this is the case,&#160;then add the&#160;second compensation&#160;<br/>
Co<br/>
OV<br/>
capacitor (CP) to&#160;set the pole fP3&#160;at the&#160;location&#160;of the&#160;<i>ESR</i>&#160;<br/>
FB<br/>
zero. Determine the CP&#160;value by&#160;the equation:&#160;<br/>
&#160;<br/>
<br/>
ROV2<br/>
RFB2<br/>
&#160;<br/>
<i>C</i><br/>
<i>ESR</i><br/>
<i>OU</i><br/>
<i>C&#160;</i><br/>
<i>UT</i><br/>
&#160;<br/>
(19)&#160;<br/>
<i>P</i><br/>
<i>R</i><br/>
&#160;<br/>
<i>Z</i><br/>
&#160;<br/>
<b>Figure 13: Prog</b><br/>
<b>graming the&#160;A4412 Synchronous&#160;Buck&#160;</b><br/>
Finally,&#160;we&#160;take a&#160;look at the&#160;combined bode&#160;plot of both the&#160;<br/>
<b>Output&#160;</b><br/>
conntrol-to-output&#160;and the compensated error amp – see the&#160;<br/>
&#160;<br/>
red&#160;curves shown&#160;in figure 12.&#160;Careful examination of this plot&#160;<br/>
The&#160;&#160;resistors can&#160;be selected based on the following&#160;<br/>
shows&#160;that the&#160;magnitude and&#160;phase of the entire system are&#160;<br/>
equation, set RFB2&#160;= ROV2&#160;=&#160;10kΩ&#160;<br/>
simply the sum&#160;of&#160;the error amp&#160;response (blue) and the&#160;<br/>
<i>VSYNC&#160;</i>_&#160;<i>BUCK</i><br/>
conntrol to output response (green). As shown in&#160;figure 12, the&#160;<br/>
<i>R</i><br/>
&#160;<i>R</i><br/>
<br/>
&#160;<i>R</i><br/>
&#160;<i>R</i><br/>
&#160;(20)&#160;<br/>
<i>FB</i>1<br/>
<i>OV&#160;</i>1<br/>
<i>FB&#160;</i>2<br/>
<i>FB&#160;</i>2<br/>
bandwidth of this&#160;system (fc) is&#160;50kHz, the phase margin is&#160;<br/>
<i>VFB</i><br/>
71.5&#160;degrees, and&#160;the&#160;gain margin&#160;is 30dB.&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Synchronous&#160;Bucck Output&#160;Inductor (L2)&#160;</b><br/>
<b>Total System</b><br/>
Equation 21&#160;can be used&#160;to calculate a range&#160;of values for&#160;the&#160;<br/>
80<br/>
180<br/>
output inductor&#160;for&#160;&#160;the synchronous buck regulator. &#160;In&#160;<br/>
<b>f</b><br/>
equation&#160;21, slope&#160;compensation&#160;can be&#160;found&#160;&#160;in the&#160;<br/>
<b>Z2=8.8kHz&#160;</b><br/>
60<br/>
<b>f</b><br/>
135<br/>
<b>P3≈2MHz&#160;</b><br/>
electrical characteristic table&#160;<br/>
&#160;<br/>
40<br/>
<b>PM=71.5°&#160;</b><br/>
90<br/>
SE2&#160;is in A/µs, fSW&#160;is in kHz, and L&#160;will&#160;be in&#160;µH&#160;<br/>
20<br/>
45<br/>
&#160;<br/>
<b>Pha</b><br/>
<b>dB</b><br/>
<b>fc=50kHz&#160;</b><br/>
<i>V</i><br/>
2&#160;<i>V</i><br/>
<b> ‐</b><br/>
<b>s</b><br/>
<i>SYNC&#160;</i>,&#160;<i>BUCK</i><br/>
<i>SYNC&#160;</i>,&#160;<i>BUCK</i><br/>
0<br/>
0<br/>
<b>e </b><br/>
<br/>
<br/>
&#160;(21)&#160;<br/>
<b>‐</b><br/>
L2<br/>
<b>Gain</b><br/>
<b>°</b><br/>
<i>S</i><br/>
<i>S</i><br/>
<b>GM=30dB</b><br/>
<i>E&#160;</i>2<br/>
<i>E&#160;</i>2<br/>
‐20<br/>
‐45<br/>
&#160;<br/>If equation 21&#160;yields an&#160;inductor&#160;value that is&#160;not a standard&#160;<br/>
‐40<br/>
‐90<br/>
value then the&#160;next closest available value should be&#160;used.&#160;&#160;<br/>
‐60<br/>
Total Gain<br/>
E/A Gain<br/>
‐135<br/>
The&#160;&#160;final inductor&#160;value&#160;should&#160;allow&#160;for 10%&#160;−&#160;20% of initial&#160;<br/>
C to O Gain<br/>
Total Phase<br/>
E/A Phase<br/>
C to O Phase<br/>
tolerance&#160;and&#160;20%&#160;−&#160;30% for inductor saturation.&#160;<br/>
‐80<br/>
‐180<br/>
0.3<br/>
0.1<br/>
1<br/>
10<br/>
100<br/>
1000<br/>
<b>Frequency ‐&#160;Hz</b><br/>
&#160;<br/>
&#160;<br/>
0.25<br/>
<b>Figure 12: &#160;Bode&#160;plot&#160;of&#160;the&#160;complete system (red&#160;curve)&#160;</b><br/>
<b>)</b><br/>
<b>RZ&#160;=&#160;8.25kΩ, CZ&#160;=&#160;2.2nF, CP&#160;=&#160;10pF&#160;</b><br/>
<b>t (A&#160;</b>0.2<br/>
<b>Lo&#160;=&#160;10uH, Co = 2x 10uF&#160;Ceramic&#160;</b><br/>
<b>n<br/>rre</b><br/>
&#160;<br/>
<b>Synchronous&#160;Buck&#160;Component Selection&#160;</b><br/>
<b>k Cu&#160;</b>0.15<br/>
Similar design&#160;methods can be&#160;used for the&#160;synchronous&#160;<br/>
<b>r Pea<br/>to</b><br/>
buck, however&#160;the&#160;complexity&#160;of&#160;variable input&#160;voltage and&#160;<br/>
<b>duc&#160;</b>0.1<br/>
boost operation and&#160;removed.&#160;<br/>
<b>In</b><br/>
&#160;<br/>
0.05<br/>
<b>Settting the&#160;Output Voltage, RFB1 and RFB2&#160;</b><br/>
VSYNC_BUCK=1.3V<br/>
If the output of the&#160;synchronous&#160;buck is connected directly&#160;to&#160;<br/>
VSYNC_BUCK=3.3V<br/>
the&#160;FB&#160;pin then&#160;the output&#160;will&#160;be&#160;regulated to&#160;VFB&#160;or 1.305V&#160;<br/>
0<br/>
nominal. The OV&#160;pin should&#160;also&#160;be connected&#160;to the output&#160;<br/>
0<br/>
5<br/>
10<br/>
15<br/>
20<br/>
25<br/>
30<br/>
35<br/>
40<br/>
<b>Input Voltage (V)</b><br/>
to&#160;provide&#160;open&#160;feedback protection.&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Fiigure 14: Typical Peak Inductor Current&#160;versus&#160;Input&#160;</b><br/>
The&#160;A4412 also&#160;allows&#160;the user&#160;to program the&#160;output voltage.&#160;<br/>
<b>Voltage&#160;for 0.18A&#160;Output&#160;Current and 10uH Inductor&#160;</b><br/>
This&#160;is achieved&#160;by&#160;adding a resistor divider from its output to&#160;<br/>
&#160;<br/>
ground and connecting the center point to FB,&#160;see figure 15&#160;<br/>
The&#160;&#160;inductor should not saturate&#160;given the peak&#160;current at&#160;<br/>
below.&#160;<br/>
overload according&#160;to equation&#160;22.&#160;<br/>
&#160;<br/>
&#160;&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
43<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160;&#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=44></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-44_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-44_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-44_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre</b></i><br/>
<i><b>re-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear Regulators,&#160;Pulse Width Watchdog&#160;Timer,&#160;and SPI</b></i>&#160;<br/>
&#160;<br/>
<i>S</i><br/>
<i>V</i><br/>
If thiis is the case,&#160;then add the second compensation&#160;<br/>
<i>E&#160;</i>2<br/>
<i>SYNC</i>,<i>BUCK</i><br/>
&#160;<br/>
<i>I</i><br/>
&#160;4<br/>
.<br/>
2&#160;<i>A&#160;</i><br/>
&#160;<br/>
(22)&#160;<br/>
capacitor (CP) to set the pole fP3&#160;at the&#160;location&#160;of the&#160;<i>ESR</i>&#160;<br/>
<i>PEAK</i>2<br/>
0&#160;9<br/>
.&#160;&#160;<i>f</i><br/>
<i>VREG</i><br/>
zero. Determine the CP&#160;value by&#160;the equation:<br/>
<i>SW</i><br/>
&#160;<br/>
&#160;<br/>
After an inductor is&#160;chosen&#160;it should be&#160;tested&#160;during output&#160;<br/>
<i>C</i><br/>
&#160;<i>ESR</i><br/>
<i>OUT</i><br/>
<i>C&#160;</i><br/>
&#160;<br/>
(28)&#160;<br/>
short circuit conditions. &#160;The inductor current&#160;should be&#160;<br/>
<i>P</i><br/>
<i>R</i><br/>
monitored using&#160;a&#160;current probe.&#160; A good design should be&#160;<br/>
<i>Z</i><br/>
&#160;<br/>
sure&#160;the inductor&#160;or the regulator&#160;are not damaged when&#160;the&#160;<br/>
Finally,&#160;we&#160;take a&#160;look at the&#160;combined bode&#160;plot of both the&#160;<br/>
output is shorted&#160;to ground at&#160;maximum&#160;input&#160;voltage and the&#160;<br/>
control-to-output&#160;and the compensated error amp – see the&#160;<br/>
highest expected&#160;ambient temperature.&#160;<br/>
red&#160;curves shown&#160;in figure 15.&#160;The bandwidth&#160;of this system&#160;<br/>
&#160;<br/>
(fc)&#160;is 51kHz, the&#160;phase&#160;margin&#160;is&#160;75°, and the&#160;gain margin&#160;is&#160;<br/>
Once inductor value&#160;is&#160;known the&#160;ripple current&#160;can be&#160;<br/>
&gt;30ddB.&#160;<br/>
calculated&#160;<br/>
&#160;<br/>
(<i>VREG&#160;</i><i>V</i><br/>
)&#160;<i>V</i><br/>
&#160;&#160;<br/>
<i>I</i><br/>
<br/>
<br/>
<i>SYN</i><br/>
<i>NC</i>,&#160;<i>BUCK</i><br/>
<i>SYNC</i>,<i>SYNC&#160;</i>&#160;(23)&#160;<br/>
<b>Total System</b><br/>
<i>L</i>2<br/>
80<br/>
180<br/>
<i>f</i><br/>
&#160;<i>L</i>2<i>VREG</i><br/>
<i>SW</i><br/>
&#160;<br/>
60<br/>
135<br/>
<b>Synchronous&#160;Buck Output&#160;Capacitors&#160;<br/></b>Similar criteria&#160;as&#160;the pre-regulator can be&#160;used&#160;in selecting&#160;<br/>
40<br/>
<b>PM=75°&#160;</b><br/>
90<br/>
the&#160;output capacitors. Ceramic&#160;output capacitors should be&#160;<br/>
20<br/>
45<br/>
used so for a given output voltage ripple the&#160;minimum output&#160;<br/>
<b>Ph</b><br/>
<b>dB</b><br/>
<b>ase</b><br/>
capacitor value&#160;can be calculated&#160;using equation 25.&#160;<br/>
<b> ‐&#160;</b>0<br/>
<b>n</b><br/>
<b>fc=51kHz&#160;</b><br/>
0<br/>
<b> ‐</b><br/>
&#160;<br/>
<b>Gai</b><br/>
<b>°</b><br/>
<br/>
<b>GM&gt;30dB</b><br/>
<i>I</i><br/>
<br/>
‐20<br/>
‐45<br/>
&#160;<br/>
<i>Co&#160;</i><br/>
<i>L</i>2<br/>
&#160;<br/>
(24)&#160;<br/>
8&#160;&#160;<i>f</i><br/>
&#160;<i>V</i><br/>
<br/>
‐40<br/>
‐90<br/>
<i>SW</i><br/>
<i>SYNC</i>,&#160;<i>BUCK</i><br/>
&#160;<br/>
‐60<br/>
Total Gain<br/>
E/A Gain<br/>
‐135<br/>
<b>Synchronous&#160;Buck Compensation Components&#160;</b><br/>
C to O Gain<br/>
Total Phase<br/>
E/A Phase<br/>
C to O Phase<br/>
Again&#160;similar techniques as used&#160;with&#160;the&#160;pre-regulator can&#160;<br/>
‐80<br/>
‐180<br/>
be&#160;used to compensate the&#160;synchronous buck.&#160;<br/>
0.1<br/>
1<br/>
10<br/>
100<br/>
1000<br/>
&#160;<br/>
<b>Frequency ‐&#160;Hz</b><br/>
&#160;<br/>
For&#160;the synchronous buck&#160;we&#160;select a cross over frequency,&#160;<br/>
&#160;<br/>
f<br/>
<b>Figure 15: Bode&#160;plot&#160;of the&#160;Complete System (red&#160;curve)&#160;</b><br/>
C, in the region&#160;of&#160;50kHz. The&#160;RZ&#160;selection is&#160;based&#160;on the&#160;<br/>
gain&#160;required&#160;at the cross over frequency and&#160;can be&#160;<br/>
<b>RZ&#160;=&#160;22.74kΩ, CZ&#160;=&#160;4.7nF, CP&#160;=&#160;10pF&#160;</b><br/>
calculated by&#160;the&#160;following simplified equation.&#160;<br/>
<b>Lo&#160;= 10uH, Co =&#160;10uF Ceramic&#160;</b><br/>
&#160;<br/>
<b>&#160;<br/>Synchronous&#160;Bucck Soft Start&#160;and Hiccup&#160;Mode&#160;Timing&#160;</b><br/>
<i>V</i><br/>
&#160;2&#160;&#160;<i>f&#160;</i>&#160;<i>Co</i><br/>
&#160;<br/>
The&#160;&#160;soft start time&#160;of the synchronous buck is&#160;determined by&#160;<br/>
<i>R&#160;</i>&#160;<i>SYNC&#160;</i>_&#160;<i>BUCK</i><br/>
<br/>
<i>C</i><br/>
&#160;(25)&#160;<br/>
<i>Z</i><br/>
<i>V</i><br/>
&#160;<i>gm</i><br/>
&#160;<i>gm</i><br/>
the&#160;value&#160;of the capacitance&#160;at the soft start pin, CSS2.&#160;<br/>
<i>FB</i><br/>
<i>POWER&#160;</i>2<br/>
<i>EA</i>2<br/>
&#160;<br/>
&#160;<br/>
If thee A4412 is&#160;starting into a very&#160;heavy load&#160;a&#160;very&#160;fast soft&#160;<br/>
The&#160;series capacitor, CZ, along&#160;with the resistor, RZ, set&#160;the&#160;<br/>
start&#160;time may&#160;cause the regulator to&#160;exceed the pulse-by-<br/>
location of the&#160;compensation zero. This zero should be placed&#160;<br/>
pulse over current&#160;threshold. To&#160;avoid prematurely&#160;triggering&#160;<br/>
no lower than&#160;¼ the cross over frequency&#160;and&#160;should be kept&#160;<br/>
hiccup&#160;mode the&#160;soft start time,&#160;tSS2, should be&#160;calculated&#160;<br/>
to&#160;minimum value. Equation 26&#160;can&#160;be used to&#160;estimate this&#160;<br/>
according to equation 30,<b>&#160;</b><br/>
capacitor value.&#160;<br/>
&#160;<br/>
4<br/>
&#160;<br/>
<i>C&#160;</i><br/>
&#160;<br/>
(26)&#160;<br/>
<i>Co</i><br/>
<br/>
<i>Z</i><br/>
<br/>
<i>t</i><br/>
&#160;<i>V</i><br/>
(29)&#160;<br/>
2&#160;&#160;<i>R&#160;</i>&#160;<i>f</i><br/>
<i>SS&#160;</i>2<br/>
<i>SYNC&#160;</i>_&#160;<i>BUCK</i><br/>
<i>Z</i><br/>
<i>C</i><br/>
<i>ICO</i><br/>
&#160;<br/>
&#160;<br/>
Dettermine&#160;if the second compensation capacitor (CP) is&#160;<br/>
Where VOUT&#160;is&#160;the&#160;output voltage, Co is the output&#160;<br/>
required. It is required if the&#160;<i>ESR</i>&#160;zero of the output capacitor&#160;<br/>
capacitance, ICO&#160;is&#160;the amount&#160;of&#160;current allowed to charge&#160;<br/>
is located at less&#160;than half of the&#160;switching frequency or the&#160;<br/>
the&#160;output capacitance during&#160;soft start (recommend 20mA &lt;&#160;<br/>
following relationship is valid:&#160;<br/>
ICO&#160;&lt;&#160;30mA). &#160;Higher values&#160;of ICO&#160;result in faster soft start&#160;<br/>
&#160;<br/>
time&#160;and lower&#160;values of&#160;ICO&#160;insure that hiccup&#160;mode is not&#160;<br/>
1<br/>
<i>f</i><br/>
falsely&#160;triggered. &#160;We recommend starting&#160;the&#160;design with&#160;an&#160;<br/>
&#160;<br/>
<i>SW</i><br/>
<br/>
&#160;<br/>
(27)&#160;<br/>
ICO&#160;of 20mA and increasing it only&#160;if the soft start time is too&#160;<br/>
2&#160;&#160;<i>Co&#160;</i>&#160;<i>ESR</i><br/>
2<br/>
<i>CO</i><br/>
slow. &#160;<br/>
&#160;<br/>
&#160;<br/>Then CSS1&#160;can&#160;be&#160;selected based&#160;on&#160;equation&#160;30,&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
44<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160;&#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=45></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_3.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_4.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_5.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_6.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_7.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_8.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_9.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_10.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_11.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_12.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_13.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_14.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_15.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_16.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_17.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_18.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_19.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_20.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_21.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_22.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_23.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_24.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_25.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-45_26.png"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre</b></i><br/>
<i><b>re-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear Regulators,&#160;Pulse Width Watchdog&#160;Timer,&#160;and SPI</b></i>&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>PCB&#160;Layout Guidelines&#160;</b><br/>
<i>ISS</i>1<br/>
&#160;<i>t</i><br/>
The&#160;&#160;input ceramic&#160;capacitors must be located&#160;as close as&#160;<br/>
&#160;<br/>
<i>C</i><br/>
<br/>
<i>SU</i><br/>
<i>SS</i>1&#160;&#160;<br/>
(30)&#160;<br/>
possible to the&#160;VIN&#160;pins. In general, the smaller&#160;capacitors&#160;<br/>
<i>SS</i>1<br/>
0&#160;8<br/>
.<br/>
(0402, 0603) must&#160;be placed very&#160;close to the&#160;VIN pin. The&#160;<br/>
&#160;<br/>
larger capacitors&#160;should&#160;be placed within&#160;0.5&#160;innches of the&#160;<br/>
If a&#160;non-standard&#160;capacitor value&#160;for CSS1&#160;is calculated, the&#160;<br/>
VIN&#160;pin. There muust not be any&#160;vias between&#160;the input&#160;<br/>
next larger value&#160;should be used.&#160;<br/>
capacitors and the&#160;VIN pins.&#160;<br/>
&#160;<br/>
&#160;<br/>
The&#160;voltage at the&#160;soft start pin&#160;will start from&#160;0V and&#160;will be&#160;<br/>
The&#160;&#160;pre-regulator&#160;input ceramic&#160;capacitors, A4412&#160;VIN and&#160;<br/>
charged&#160;by&#160;the soft start current,&#160;ISS2SU. &#160;However, PWM&#160;<br/>
LX1, and&#160;asynchronous diode (D1), must be routed on&#160;one&#160;<br/>
switching will&#160;not&#160;begin instantly&#160;because the&#160;voltage&#160;at the&#160;<br/>
layer. This loop&#160;shhould be as small&#160;as&#160;possible,&#160;see below.&#160;<br/>
soft&#160;start pin must&#160;rise above the&#160;soft start offset voltage&#160;<br/>
The&#160;&#160;snubber (RN11&#160;and&#160;CN1)&#160;should be placed&#160;close to D1.&#160;A<br/>
(VSS2OFFS). The&#160;soft start delay&#160;(tSS2,DELAY) can&#160;be calculated&#160;<br/>
single&#160;star point&#160;ground connected to the ground plane using&#160;<br/>
using equation 31,&#160;<br/>
multiple&#160;vias is&#160;recommended.&#160;<br/>
&#160;<br/>
&#160;<br/>
<i>VSS</i>2<br/>
<br/>
&#160;<br/>
<i>t</i><br/>
&#160;<i>C&#160;</i><br/>
<i>OFFS</i><br/>
&#160;(31)&#160;<br/>
<i>SS&#160;</i>2,&#160;<i>DELAY</i><br/>
<i>SS&#160;</i>2<br/>
<br/>
<br/>
&#160;<i>ISS</i>2<i>SU&#160;</i><br/>
&#160;<br/>
&#160;<br/>
When the A4412 is in hiccup&#160;mode, the soft start capacitor&#160;<br/>sets&#160;the hiccup&#160;period. &#160;During&#160;a&#160;startup attempt, the soft start&#160;<br/>pin&#160;charges the soft start capacitor with&#160;ISS1SU&#160;and&#160;<br/>
discharges the same capacitor&#160;with ISS1HIC&#160;between&#160;startup&#160;<br/>
attempts.&#160;<br/>&#160;<br/><b>Linear Regulators&#160;<br/></b>The&#160;five linear&#160;regulators only&#160;require&#160;an ceramic capacitor&#160;to&#160;<br/>ensure stable operation. The capacitor any be&#160;any value&#160;<br/>between 1μF&#160;and&#160;15μF. A 2.2μF&#160;capacitor per&#160;regulator is&#160;<br/>recommended.&#160;<br/>&#160;<br/>Also, since the&#160;V5P is used to&#160;power remote&#160;circuitry&#160;it’s&#160;load&#160;<br/>cann&#160;include long&#160;cables. The inductance of these cables may&#160;<br/>
&#160;<br/>
cause&#160;negative spikes on the V5P pin if a short&#160;occurs. It is&#160;<br/>
&#160;<br/>
recommended to&#160;use a small&#160;diode to clamp this negative&#160;<br/>
The&#160;&#160;pre-regulator&#160;ooutput inductor&#160;(L1) should&#160;be located close&#160;<br/>
spike. A MSS1P5&#160;is recommended.&#160;<br/>
to the LX1 pins.&#160;The LX1 trace&#160;widths (to L1,&#160;D1) should be&#160;<br/>
&#160;<br/>
relatively wide&#160;and&#160;preferably&#160;on&#160;the same layer as the IC.&#160;<br/>
<b>Internal Bias, (VCC)&#160;</b><br/>
&#160;<br/>
The&#160;internal bias&#160;voltage&#160;should&#160;be&#160;decoupled&#160;at the VCC&#160;pin&#160;<br/>
The&#160;&#160;pre-regulators&#160;output ceramic capacitors&#160;should be&#160;<br/>
using a 1μF ceramic capacitor.&#160;It&#160;is not recommended to use&#160;<br/>
located near the&#160;VREG pin. There must be&#160;1&#160;or&#160;2 smaller&#160;<br/>
this&#160;pin as a source.&#160;<br/>
ceramic capacitors&#160;as close as&#160;possible to the&#160;VREG pin.&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Signal Pins, (NPOR, ENBATs,&#160;FFn, POE,&#160;DIAG)&#160;<br/></b>The&#160;A4412 has&#160;many&#160;signal level pins. The NPOR, FFn&#160;and&#160;<br/>ENBATS are open&#160;drain&#160;outputs&#160;and require&#160;external&#160;pull&#160;up&#160;<br/>resiistors. The&#160;DIAG and POE signals are push-pull outputs&#160;<br/>and&#160;do&#160;not&#160;require&#160;external pull&#160;up resistors.&#160;<br/>&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
45<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160;&#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=46></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_3.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_4.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_5.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_6.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_7.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_8.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_9.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_10.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_11.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_12.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_13.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_14.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_15.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_16.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_17.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_18.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_19.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_20.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_21.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_22.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_23.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_24.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_25.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_26.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_27.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_28.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_29.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_30.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_31.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_32.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_33.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_34.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_35.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_36.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_37.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_38.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_39.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_40.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_41.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_42.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_43.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_44.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_45.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-46_46.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre</b></i><br/>
<i><b>re-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear Regulators,&#160;Pulse Width Watchdog&#160;Timer,&#160;and SPI</b></i>&#160;<br/>
&#160;<br/>
The&#160;synchronous&#160;buck output inductor should&#160;be located near&#160;<br/>the&#160;LX2 pins. The&#160;trace from the&#160;LX2 pins to&#160;the output&#160;<br/>inductor (L2) should be&#160;relatively&#160;wide&#160;and preferably&#160;on&#160;the&#160;<br/>same layer as the&#160;IC.&#160;<br/>&#160;<br/>The&#160;two synchronous buck feedback resistors&#160;(RFB1, RFB2)&#160;<br/>must be located near the FB&#160;pin.&#160;The output&#160;capacitors should&#160;<br/>be located near&#160;the load. The output voltage&#160;sense trace (to&#160;<br/>RFB1) must connect at the load&#160;for the best&#160;regulation, trace&#160;<br/>
&#160;<br/>
A in&#160;figure below&#160;goes to load.&#160;<br/>&#160;<br/>
&#160;<br/>
&#160;<br/>
&#160;<br/>The&#160;two charge&#160;pump capacitors&#160;must be placed as close&#160;as&#160;<br/>
&#160;<br/>
possible to VCP&#160;and CP1/CP2.&#160;<br/>&#160;<br/>
&#160;<br/>
&#160;<br/>
&#160;<br/>
&#160;<br/>
The&#160;ceramic capacitors for the LDOs (3V3, V5A, V5B, V5P,&#160;<br/>
The&#160;&#160;thermal pad uunder the A4412 must connect to the ground&#160;<br/>
and&#160;V5CAN) must&#160;be placed near their output&#160;pins. The V5P&#160;<br/>
plane(s) with&#160;multiple vias.&#160;<br/>
output must have&#160;a 1 A/40 V Schottky&#160;diode (D3) located very&#160;<br/>
&#160;<br/>
close to its pin&#160;to limit negative&#160;voltages.&#160;<br/>&#160;<br/>
&#160;<br/>
&#160;<br/>The&#160;VCC&#160;bypass&#160;capacitor must&#160;be placed very&#160;close to the<br/>VCC&#160;pin.&#160;<br/>
&#160;<br/>
&#160;<br/>
&#160;<br/>
&#160;<br/>
The&#160;COMP network for both buck regulators&#160;(CZx, RZx, CPx)&#160;<br/>must be located very&#160;close to&#160;the&#160;COMPx&#160;pin.&#160;<br/>&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
46<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160;&#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=47></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_3.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_4.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_5.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_6.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_7.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_8.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_9.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_10.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_11.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_12.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_13.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_14.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_15.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_16.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_17.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_18.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_19.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_20.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-47_21.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost Pre</b></i><br/>
<i><b>re-Regulator with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear Regulators,&#160;Pulse Width Watchdog&#160;Timer,&#160;and SPI</b></i>&#160;<br/>
&#160;<br/>
The&#160;boost MOSFET&#160;(Q1) and the&#160;boost diode&#160;(D2) must be&#160;<br/>placed very&#160;close&#160;to each other.&#160;Q1 should&#160;have thermal vias&#160;<br/>to&#160;a&#160;polygon on&#160;the bottom layer. Also, there should be “local”&#160;<br/>bypass capacitors&#160;from D2 anode to Q1 source.&#160;<br/>
&#160;<br/>
&#160;<br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast Cutoff&#160;<br/>
47<b>&#160;</b><br/>
Worcester,&#160;MA &#160;01615-0036&#160;&#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=48></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-48_1.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-48_2.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-48_3.jpg"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>INPUT/OUTPUT STRUCTURES&#160;(to be&#160;confirmed)&#160;</b><br/>
&#160;<br/>
<b>FFn,&#160;DIAG, NPOR,&#160;3V3,&#160;V5A,&#160;V5B,&#160;V5CAN,&#160;</b><br/>
<b>VCP,&#160;CP1,&#160;CP2</b><br/>
<b>VREG,&#160;ENB,&#160;ENBAT, ENBATS,&#160;FB, OV,&#160;</b><br/>
CP1<br/>
<b>COMP1,&#160;COMP2,&#160;SS1,&#160;SS2,&#160;WD_IN,&#160;</b><br/>
<b>nERROR,&#160;VC</b><br/>
<b>CC,&#160;LG,&#160;POE</b><br/>
CP2<br/>
PIN<br/>
VCP<br/>
9V<br/>
58V<br/>
<b>LX2</b><br/>
<b>LX1</b><br/>
VREG<br/>
VIN<br/>
552V<br/>
9V<br/>
LX2<br/>
LX1<br/>
<b>SDO</b><br/>
<b>SDI,&#160;SCK</b><br/>
VDD<br/>
VDD<br/>
50Ω&#160;<br/>
SDO<br/>
2k<br/>
PIN<br/>
9V<br/>
9V<br/>
9V<br/>
50k<br/>
<b>STRn&#160;Input</b><br/>
<b>V5P</b><br/>
<b>AGND,&#160;PGND</b><br/>
VDD<br/>
VDD<br/>
50k<br/>
2k<br/>
PIN<br/>
V5P<br/>
52V<br/>
9V<br/>
9V<br/>
AGND<br/>
PGND<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
48<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
<a name=49></a><img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_1.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_2.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_3.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_4.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_5.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_6.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_7.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_8.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_9.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_10.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_11.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_12.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_13.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_14.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_15.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_16.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_17.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_18.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_19.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_20.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_21.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_22.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_23.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_24.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_25.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_26.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_27.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_28.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_29.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_30.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_31.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_32.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_33.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_34.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_35.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_36.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_37.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_38.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_39.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_40.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_41.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_42.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_43.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_44.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_45.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_46.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_47.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_48.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_49.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_50.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_51.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_52.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_53.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_54.jpg"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_55.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_56.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_57.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_58.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_59.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_60.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_61.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_62.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_63.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_64.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_65.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_66.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_67.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_68.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_69.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_70.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_71.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_72.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_73.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_74.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_75.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_76.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_77.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_78.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_79.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_80.png"/><br/>
<img src="ElectricPowerSteering_RH850_GM_T1XX_website/content/en/docs/CM600A_CSIG0CfgAndUse_Design/Doc/A4412 Datasheet 2015_05_20-49_81.png"/><br/>
<b>A4412</b><br/>
<i><b>Buck or Buck/Boost&#160;Pre-Regulattor with a&#160;Synchronous Buck,</b></i><br/>
<b>&#160;</b><br/>
<i><b>5 Internal Linear&#160;Regulators, Pulse Width Watchdog&#160;Timer, and SPI</b></i>&#160;<br/>
&#160;<br/>
<b>PACKAGE INFORMATION&#160;– (LV) eTSSOP-38&#160;</b><br/>
&#160;<br/>
&#160;<br/>
<b>Preliminary&#160;Data Sheet&#160;</b><br/>
Allegro MicroSystems,&#160;Inc.&#160;<br/>
Subject to Change Without&#160;Notice&#160;<br/>
115 Northeast&#160;Cutoff&#160;<br/>
49<b>&#160;</b><br/>
Worcester, MA &#160;01615-0036 &#160;USA&#160;<br/>
May20th, 2015&#160;<br/>
&#160;<br/>
1.508.853.5000; www.allegromicro.com&#160;<br/>
&#160;<br/>
<hr/>
</body>
</html>
