Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 15 11:19:04 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clk_temp_top_timing_summary_routed.rpt -pb clk_temp_top_timing_summary_routed.pb -rpx clk_temp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_temp_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (108)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (108)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.133        0.000                      0                  507        0.040        0.000                      0                  507        4.500        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.133        0.000                      0                  507        0.040        0.000                      0                  507        4.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 2.391ns (28.331%)  route 6.048ns (71.669%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.590    12.661    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X6Y151         LUT4 (Prop_lut4_I2_O)        0.117    12.778 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_2/O
                         net (fo=5, routed)           0.418    13.196    U_DIG_CLK/U_CNT_AMPM/E[0]
    SLICE_X5Y151         LUT6 (Prop_lut6_I0_O)        0.331    13.527 r  U_DIG_CLK/U_CNT_AMPM/q[3]_i_1__1/O
                         net (fo=4, routed)           0.330    13.857    U_DIG_CLK/U_CNT_AMPM/q[3]_i_1__1_n_0
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[0]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y151         FDRE (Setup_fdre_C_R)       -0.429    14.990    U_DIG_CLK/U_CNT_AMPM/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 2.391ns (28.331%)  route 6.048ns (71.669%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.590    12.661    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X6Y151         LUT4 (Prop_lut4_I2_O)        0.117    12.778 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_2/O
                         net (fo=5, routed)           0.418    13.196    U_DIG_CLK/U_CNT_AMPM/E[0]
    SLICE_X5Y151         LUT6 (Prop_lut6_I0_O)        0.331    13.527 r  U_DIG_CLK/U_CNT_AMPM/q[3]_i_1__1/O
                         net (fo=4, routed)           0.330    13.857    U_DIG_CLK/U_CNT_AMPM/q[3]_i_1__1_n_0
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[1]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y151         FDRE (Setup_fdre_C_R)       -0.429    14.990    U_DIG_CLK/U_CNT_AMPM/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 2.391ns (28.331%)  route 6.048ns (71.669%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.590    12.661    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X6Y151         LUT4 (Prop_lut4_I2_O)        0.117    12.778 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_2/O
                         net (fo=5, routed)           0.418    13.196    U_DIG_CLK/U_CNT_AMPM/E[0]
    SLICE_X5Y151         LUT6 (Prop_lut6_I0_O)        0.331    13.527 r  U_DIG_CLK/U_CNT_AMPM/q[3]_i_1__1/O
                         net (fo=4, routed)           0.330    13.857    U_DIG_CLK/U_CNT_AMPM/q[3]_i_1__1_n_0
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[2]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y151         FDRE (Setup_fdre_C_R)       -0.429    14.990    U_DIG_CLK/U_CNT_AMPM/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 2.391ns (28.331%)  route 6.048ns (71.669%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.590    12.661    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X6Y151         LUT4 (Prop_lut4_I2_O)        0.117    12.778 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_2/O
                         net (fo=5, routed)           0.418    13.196    U_DIG_CLK/U_CNT_AMPM/E[0]
    SLICE_X5Y151         LUT6 (Prop_lut6_I0_O)        0.331    13.527 r  U_DIG_CLK/U_CNT_AMPM/q[3]_i_1__1/O
                         net (fo=4, routed)           0.330    13.857    U_DIG_CLK/U_CNT_AMPM/q[3]_i_1__1_n_0
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[3]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y151         FDRE (Setup_fdre_C_R)       -0.429    14.990    U_DIG_CLK/U_CNT_AMPM/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_HR/U_CNT_HR_ONES/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 2.220ns (26.524%)  route 6.150ns (73.476%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=6 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.454    12.525    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X4Y152         LUT4 (Prop_lut4_I2_O)        0.124    12.649 r  U_DIG_CLK/U_PULSE_HR/q[2]_i_2/O
                         net (fo=4, routed)           0.604    13.252    U_DIG_CLK/U_HR/U_CNT_HR_ONES/q_reg[0]_4
    SLICE_X6Y152         LUT5 (Prop_lut5_I3_O)        0.153    13.405 r  U_DIG_CLK/U_HR/U_CNT_HR_ONES/q[2]_i_1/O
                         net (fo=1, routed)           0.382    13.787    U_DIG_CLK/U_HR/U_CNT_HR_ONES/q[2]_i_1_n_0
    SLICE_X6Y152         FDRE                                         r  U_DIG_CLK/U_HR/U_CNT_HR_ONES/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_HR/U_CNT_HR_ONES/clk_IBUF_BUFG
    SLICE_X6Y152         FDRE                                         r  U_DIG_CLK/U_HR/U_CNT_HR_ONES/q_reg[2]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X6Y152         FDRE (Setup_fdre_C_D)       -0.238    15.181    U_DIG_CLK/U_HR/U_CNT_HR_ONES/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_HR/U_CNT_HR_TENS/q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 2.446ns (29.072%)  route 5.968ns (70.928%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=5 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.603    12.674    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X6Y152         LUT4 (Prop_lut4_I2_O)        0.119    12.793 r  U_DIG_CLK/U_PULSE_HR/q[1]_i_4/O
                         net (fo=4, routed)           0.654    13.447    U_DIG_CLK/U_HR/U_CNT_HR_TENS/q_reg[0]_2
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.384    13.831 r  U_DIG_CLK/U_HR/U_CNT_HR_TENS/q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.831    U_DIG_CLK/U_HR/U_CNT_HR_TENS/q[0]_i_1_n_0
    SLICE_X7Y152         FDSE                                         r  U_DIG_CLK/U_HR/U_CNT_HR_TENS/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_HR/U_CNT_HR_TENS/clk_IBUF_BUFG
    SLICE_X7Y152         FDSE                                         r  U_DIG_CLK/U_HR/U_CNT_HR_TENS/q_reg[0]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y152         FDSE (Setup_fdse_C_D)        0.075    15.494    U_DIG_CLK/U_HR/U_CNT_HR_TENS/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.060ns (26.079%)  route 5.839ns (73.921%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=5 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.590    12.661    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X6Y151         LUT4 (Prop_lut4_I2_O)        0.117    12.778 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_2/O
                         net (fo=5, routed)           0.539    13.317    U_DIG_CLK/U_CNT_AMPM/E[0]
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[0]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y151         FDRE (Setup_fdre_C_CE)      -0.412    15.007    U_DIG_CLK/U_CNT_AMPM/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.060ns (26.079%)  route 5.839ns (73.921%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=5 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.590    12.661    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X6Y151         LUT4 (Prop_lut4_I2_O)        0.117    12.778 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_2/O
                         net (fo=5, routed)           0.539    13.317    U_DIG_CLK/U_CNT_AMPM/E[0]
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[1]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y151         FDRE (Setup_fdre_C_CE)      -0.412    15.007    U_DIG_CLK/U_CNT_AMPM/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.060ns (26.079%)  route 5.839ns (73.921%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=5 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.590    12.661    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X6Y151         LUT4 (Prop_lut4_I2_O)        0.117    12.778 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_2/O
                         net (fo=5, routed)           0.539    13.317    U_DIG_CLK/U_CNT_AMPM/E[0]
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[2]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y151         FDRE (Setup_fdre_C_CE)      -0.412    15.007    U_DIG_CLK/U_CNT_AMPM/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.060ns (26.079%)  route 5.839ns (73.921%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=5 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.815     5.418    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  U_ENB/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     5.936 f  U_ENB/q_reg[17]/Q
                         net (fo=2, routed)           0.649     6.585    U_ENB/q_reg[17]
    SLICE_X11Y152        LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  U_ENB/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.574     7.283    U_ENB/FSM_sequential_state[3]_i_6_n_0
    SLICE_X11Y151        LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  U_ENB/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     7.985    U_ENB/FSM_sequential_state[3]_i_3_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.109 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.690     8.799    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X6Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.627     9.549    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.150     9.699 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4__0/O
                         net (fo=1, routed)           0.315    10.014    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X4Y149         LUT3 (Prop_lut3_I2_O)        0.328    10.342 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.602    10.945    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.119    11.064 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.675    11.739    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X4Y150         LUT5 (Prop_lut5_I4_O)        0.332    12.071 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=6, routed)           0.590    12.661    U_DIG_CLK/U_PULSE_HR/q_reg[0]
    SLICE_X6Y151         LUT4 (Prop_lut4_I2_O)        0.117    12.778 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_2/O
                         net (fo=5, routed)           0.539    13.317    U_DIG_CLK/U_CNT_AMPM/E[0]
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.764    15.186    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X7Y151         FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[3]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y151         FDRE (Setup_fdre_C_CE)      -0.412    15.007    U_DIG_CLK/U_CNT_AMPM/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  1.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 U_DIG_CLK/U_DB_MIN/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_DB_MIN/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.392ns (78.736%)  route 0.106ns (21.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_DIG_CLK/U_DB_MIN/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.736    U_DIG_CLK/U_DB_MIN/count_reg_n_0_[4]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0_n_7
    SLICE_X9Y150         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[8]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    U_DIG_CLK/U_DB_MIN/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_DIG_CLK/U_DB_MIN/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_DB_MIN/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.403ns (79.196%)  route 0.106ns (20.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_DIG_CLK/U_DB_MIN/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.736    U_DIG_CLK/U_DB_MIN/count_reg_n_0_[4]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.998    U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0_n_5
    SLICE_X9Y150         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[10]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    U_DIG_CLK/U_DB_MIN/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y148        FDRE                                         r  U_ENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_ENB/q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.780    U_ENB/q_reg[6]
    SLICE_X10Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.936 r  U_ENB/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    U_ENB/q_reg[4]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  U_ENB/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    U_ENB/q_reg[8]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.030 r  U_ENB/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.030    U_ENB/q_reg[12]_i_1_n_7
    SLICE_X10Y150        FDRE                                         r  U_ENB/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y150        FDRE                                         r  U_ENB/q_reg[12]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.134     1.976    U_ENB/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y148        FDRE                                         r  U_ENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_ENB/q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.780    U_ENB/q_reg[6]
    SLICE_X10Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.936 r  U_ENB/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    U_ENB/q_reg[4]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  U_ENB/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    U_ENB/q_reg[8]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.043 r  U_ENB/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.043    U_ENB/q_reg[12]_i_1_n_5
    SLICE_X10Y150        FDRE                                         r  U_ENB/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y150        FDRE                                         r  U_ENB/q_reg[14]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.134     1.976    U_ENB/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_DIG_CLK/U_DB_MIN/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_DB_MIN/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_DIG_CLK/U_DB_MIN/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.736    U_DIG_CLK/U_DB_MIN/count_reg_n_0_[4]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.023    U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0_n_4
    SLICE_X9Y150         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[11]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    U_DIG_CLK/U_DB_MIN/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_DIG_CLK/U_DB_MIN/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_DB_MIN/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_DIG_CLK/U_DB_MIN/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.736    U_DIG_CLK/U_DB_MIN/count_reg_n_0_[4]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.023    U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0_n_6
    SLICE_X9Y150         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[9]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    U_DIG_CLK/U_DB_MIN/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_DIG_CLK/U_DB_MIN/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_DB_MIN/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.431ns (80.281%)  route 0.106ns (19.719%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_DIG_CLK/U_DB_MIN/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.736    U_DIG_CLK/U_DB_MIN/count_reg_n_0_[4]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.972    U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  U_DIG_CLK/U_DB_MIN/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.026    U_DIG_CLK/U_DB_MIN/count_reg[12]_i_1__0_n_7
    SLICE_X9Y151         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y151         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[12]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y151         FDRE (Hold_fdre_C_D)         0.105     1.947    U_DIG_CLK/U_DB_MIN/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y148        FDRE                                         r  U_ENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_ENB/q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.780    U_ENB/q_reg[6]
    SLICE_X10Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.936 r  U_ENB/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    U_ENB/q_reg[4]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  U_ENB/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    U_ENB/q_reg[8]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.066 r  U_ENB/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.066    U_ENB/q_reg[12]_i_1_n_6
    SLICE_X10Y150        FDRE                                         r  U_ENB/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y150        FDRE                                         r  U_ENB/q_reg[13]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.134     1.976    U_ENB/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_DIG_CLK/U_DB_MIN/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_DB_MIN/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.442ns (80.677%)  route 0.106ns (19.323%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_DIG_CLK/U_DB_MIN/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.736    U_DIG_CLK/U_DB_MIN/count_reg_n_0_[4]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    U_DIG_CLK/U_DB_MIN/count_reg[4]_i_1__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.972    U_DIG_CLK/U_DB_MIN/count_reg[8]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.037 r  U_DIG_CLK/U_DB_MIN/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.037    U_DIG_CLK/U_DB_MIN/count_reg[12]_i_1__0_n_5
    SLICE_X9Y151         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X9Y151         FDRE                                         r  U_DIG_CLK/U_DB_MIN/count_reg[14]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y151         FDRE (Hold_fdre_C_D)         0.105     1.947    U_DIG_CLK/U_DB_MIN/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.570     1.489    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y148        FDRE                                         r  U_ENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_ENB/q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.780    U_ENB/q_reg[6]
    SLICE_X10Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.936 r  U_ENB/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    U_ENB/q_reg[4]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  U_ENB/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    U_ENB/q_reg[8]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.068 r  U_ENB/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.068    U_ENB/q_reg[12]_i_1_n_4
    SLICE_X10Y150        FDRE                                         r  U_ENB/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.927     2.092    U_ENB/clk_IBUF_BUFG
    SLICE_X10Y150        FDRE                                         r  U_ENB/q_reg[15]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.134     1.976    U_ENB/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y151    U_DIG_CLK/U_CNT_AMPM/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y151    U_DIG_CLK/U_CNT_AMPM/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y151    U_DIG_CLK/U_CNT_AMPM/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y151    U_DIG_CLK/U_CNT_AMPM/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y155    U_DIG_CLK/U_DB_HR/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y157    U_DIG_CLK/U_DB_HR/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y157    U_DIG_CLK/U_DB_HR/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y158    U_DIG_CLK/U_DB_HR/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y156    U_DIG_CLK/U_DB_HR/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y150    U_DIG_CLK/U_DB_MIN/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y150    U_DIG_CLK/U_DB_MIN/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y150    U_DIG_CLK/U_DB_MIN/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y150    U_DIG_CLK/U_DB_MIN/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y136    U_TTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y136    U_TTOP/U_TSCTL/waitCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y136    U_TTOP/U_TSCTL/waitCnt_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y136    U_TTOP/U_TSCTL/waitCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y151    U_DIG_CLK/U_DB_MIN/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y151    U_DIG_CLK/U_DB_MIN/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    U_TTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    U_TTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    U_TTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y137    U_TTOP/U_TSCTL/Inst_TWICtl/int_Rst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    U_TTOP/U_TSCTL/waitCnt_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    U_TTOP/U_TSCTL/waitCnt_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    U_TTOP/U_TSCTL/waitCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    U_TTOP/U_TSCTL/waitCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    U_TTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y151    U_DIG_CLK/U_CNT_AMPM/q_reg[0]/C



