// Seed: 622381402
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wand  id_3
    , id_5
);
  wire id_6;
  wire id_7 = id_7;
endmodule
module module_1 (
    output wand id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  tri  id_3
);
  assign id_1 = 1;
  module_0(
      id_2, id_2, id_3, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      id_1
  );
  tri0 id_4;
  assign id_4 = {id_1, {1'b0, 1}};
  id_5 :
  assert property (@(negedge {id_5 <-> id_3, 1, 1'd0 + 1 == (1), id_2} or 1) id_2)
  else;
  assign id_5 = id_1;
  assign id_5 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_12 = (1 & 1'h0);
  wire id_16;
  module_2(
      id_6, id_11
  ); id_17(
      .id_0(id_3[1'h0][1])
  );
  wire id_18;
  wire id_19;
endmodule
