# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "/home/agustin/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"QGT_tb_time_synth.v" \

# Do not sort compile order
nosort
