xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../Xilinx/Vivado/2016.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2016.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_3.v,verilog,blk_mem_gen_v8_3_4,../../../ipstatic/simulation/blk_mem_gen_v8_3.v,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_1_2,../../../ipstatic/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_1_rfs.vhd,vhdl,fifo_generator_v13_1_2,../../../ipstatic/hdl/fifo_generator_v13_1_rfs.vhd,
fifo_generator_v13_1_rfs.v,verilog,fifo_generator_v13_1_2,../../../ipstatic/hdl/fifo_generator_v13_1_rfs.v,
srio_gen2_v4_0_rfs.v,verilog,srio_gen2_v4_0_5,../../../ipstatic/hdl/srio_gen2_v4_0_rfs.v,
srio_gen2_v4_0_rfs.vhd,vhdl,srio_gen2_v4_0_5,../../../ipstatic/hdl/srio_gen2_v4_0_rfs.vhd,
srio_gen2_0_srio_clk.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_clk.v,
srio_gen2_0_srio_rst.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_rst.v,
cfg_fabric_srio_gen2_0.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/cfg_fabric_srio_gen2_0.v,
srio_gen2_0_k7_v7_gtxe2_common.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_k7_v7_gtxe2_common.v,
srio_gen2_0_gtx_GT.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_GT.v,
srio_gen2_0_gtxe2_init.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_init.v,
srio_gen2_0_gtx_multi_gt.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_multi_gt.v,
srio_gen2_0_gtxe2_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_rx_startup_fsm.v,
srio_gen2_0_gtxe2_sync_block.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_sync_block.v,
srio_gen2_0_gtxe2_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_tx_startup_fsm.v,
srio_gt_wrapper_srio_gen2_0_k7_2x.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gt_wrapper_srio_gen2_0_k7_2x.v,
srio_gen2_0_support.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_support.v,
srio_gen2_0_block.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_block.v,
srio_gen2_0.v,verilog,xil_defaultlib,../../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
