Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/tb_Processor_isim_beh.exe -prj C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/tb_Processor_beh.prj work.tb_Processor work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/SignExtend.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/RegisterFile.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/ProgramCounter.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/PCSource.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/PCPlus1.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/PCJump.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/PCBranch.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/Output.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/mux_2_1.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/JumpRegister.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/InstructionMemory.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/DataMemory.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/ControlUnit.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/ALUDecoder.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/ALU.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/Single_Cycle_Processor.v" into library work
Analyzing Verilog file "C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/tb_Processor.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ProgramCounter
Compiling module PCPlus1
Compiling module InstructionMemory
Compiling module ControlUnit
Compiling module ALUDecoder
Compiling module mux_2_1(regwidth=5,width=5)
Compiling module RegisterFile
Compiling module PCJump
Compiling module SignExtend
Compiling module PCBranch
Compiling module mux_2_1
Compiling module ALU
Compiling module PCSource
Compiling module DataMemory
Compiling module JumpRegister
Compiling module Output
Compiling module Single_Cycle_Processor
Compiling module tb_Processor
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
Compiled 19 Verilog Units
Built simulation executable C:/Users/Brye/Desktop/COMPE475/Single_Cycle_Processor/tb_Processor_isim_beh.exe
Fuse Memory Usage: 28064 KB
Fuse CPU Usage: 546 ms
