<stg><name>sampleRNN_GRU</name>


<trans_list>

<trans id="972" from="1" to="2">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="2" to="6">
<condition id="373">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="2" to="3">
<condition id="377">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="3" to="4">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="4" to="5">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="5" to="2">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="6" to="7">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="7" to="11">
<condition id="378">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="7" to="8">
<condition id="382">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="8" to="9">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="9" to="10">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="10" to="7">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="11" to="12">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="12" to="16">
<condition id="383">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="12" to="13">
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="13" to="14">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="14" to="15">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="15" to="12">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="16" to="17">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="17" to="21">
<condition id="388">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="17" to="18">
<condition id="392">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="18" to="19">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="19" to="20">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="20" to="17">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="21" to="22">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="22" to="26">
<condition id="393">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="22" to="23">
<condition id="397">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="23" to="24">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="24" to="25">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="25" to="22">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="26" to="27">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="27" to="31">
<condition id="398">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="27" to="28">
<condition id="402">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="28" to="29">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="29" to="30">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="30" to="27">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="31" to="32">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="32" to="33">
<condition id="337">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="32" to="46">
<condition id="357">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="33" to="34">
<condition id="339">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="33" to="44">
<condition id="338">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="34" to="35">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="35" to="36">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="36" to="37">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="37" to="38">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="38" to="39">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="39" to="40">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="40" to="41">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="41" to="42">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="42" to="43">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="43" to="33">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="44" to="45">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="45" to="32">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="46" to="57">
<condition id="403">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="46" to="47">
<condition id="414">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="47" to="48">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="48" to="49">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="49" to="50">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="50" to="51">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="51" to="52">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="52" to="53">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="53" to="54">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="54" to="55">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="55" to="56">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="56" to="46">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %input_data), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last), !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %output_data), !map !108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last), !map !114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @sampleRNN_GRU_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:5  %x_V = alloca [64 x i32], align 4

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:6  %h0_V = alloca [64 x i32], align 4

]]></Node>
<StgValue><ssdm name="h0_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:7  %out1_V = alloca [384 x i32], align 4

]]></Node>
<StgValue><ssdm name="out1_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %w_ih_V = alloca [12288 x i32], align 4

]]></Node>
<StgValue><ssdm name="w_ih_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:9  %b_ih_V = alloca [192 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_ih_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:10  %w_hh_V = alloca [12288 x i32], align 4

]]></Node>
<StgValue><ssdm name="w_hh_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:11  %b_hh_V = alloca [192 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_hh_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecInterface(float* %input_data, i1* %input_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecInterface(float* %output_data, i1* %output_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:15  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ %i_8, %_ifconv ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond1 = icmp eq i7 %i, -64

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_8 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader246.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:3  %empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:3  %empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="33">
<![CDATA[
_ifconv:4  %input_data_val = extractvalue { float, i1 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="input_data_val"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:5  %d_assign_s = fpext float %input_data_val to double

]]></Node>
<StgValue><ssdm name="d_assign_s"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6  %ireg_V = bitcast double %d_assign_s to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:7  %tmp_8 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:8  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:11  %tmp_22 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:16  %tmp_9 = icmp eq i63 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:10  %tmp_4 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:12  %tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_22)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:13  %p_Result_s = zext i53 %tmp_s to i54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:14  %man_V_1 = sub i54 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:15  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %F2 = sub i12 1075, %tmp_4

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18  %tmp_1 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %tmp_3 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %tmp_5 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:21  %sh_amt = select i1 %tmp_1, i12 %tmp_3, i12 %tmp_5

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23  %tmp_6 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:24  %tmp_24 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp_31 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:27  %icmp = icmp eq i7 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %sel_tmp6_demorgan = or i1 %tmp_9, %tmp_6

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %sel_tmp7 = and i1 %tmp_1, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_1

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %sel_tmp3 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %sel_tmp4 = and i1 %icmp, %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2  %tmp = zext i7 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:22  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:25  %tmp_10 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:28  %tmp_14 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:29  %tmp_16 = ashr i54 %man_V_2, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:30  %tmp_34 = trunc i54 %tmp_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:31  %storemerge = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_17 = shl i32 %tmp_24, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %sel_tmp1 = xor i1 %tmp_9, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %sel_tmp2 = and i1 %tmp_6, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %sel_tmp8 = xor i1 %tmp_10, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %sel_tmp = and i1 %sel_tmp7, %tmp_10

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:44  %newSel = select i1 %sel_tmp4, i32 %tmp_17, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %or_cond = or i1 %sel_tmp4, %sel_tmp

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:46  %newSel1 = select i1 %sel_tmp9, i32 %storemerge, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %or_cond1 = or i1 %sel_tmp9, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:48  %newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:50  %newSel3 = select i1 %or_cond2, i32 %newSel2, i32 0

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:51  %x_V_addr = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv:52  store i32 %newSel3, i32* %x_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:53  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:54  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader246.preheader:0  br label %.preheader246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader246:0  %i_1 = phi i7 [ %i_9, %_ifconv24 ], [ 0, %.preheader246.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader246:1  %exitcond2 = icmp eq i7 %i_1, -64

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader246:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader246:3  %i_9 = add i7 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader246:4  br i1 %exitcond2, label %.preheader245.preheader, label %_ifconv24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:3  %empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:3  %empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="33">
<![CDATA[
_ifconv24:4  %input_data_val1 = extractvalue { float, i1 } %empty_18, 0

]]></Node>
<StgValue><ssdm name="input_data_val1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="32">
<![CDATA[
_ifconv24:5  %d_assign_1 = fpext float %input_data_val1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
_ifconv24:6  %ireg_V_1 = bitcast double %d_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="63" op_0_bw="64">
<![CDATA[
_ifconv24:7  %tmp_40 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv24:8  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:9  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="52" op_0_bw="64">
<![CDATA[
_ifconv24:11  %tmp_50 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv24:16  %tmp_15 = icmp eq i63 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="11">
<![CDATA[
_ifconv24:10  %tmp_12 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv24:12  %tmp_13 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_50)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="54" op_0_bw="53">
<![CDATA[
_ifconv24:13  %p_Result_1 = zext i53 %tmp_13 to i54

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="isneg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv24:14  %man_V_4 = sub i54 0, %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv24:15  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:17  %F2_1 = sub i12 1075, %tmp_12

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:18  %tmp_18 = icmp sgt i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:19  %tmp_19 = add i12 -16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:20  %tmp_20 = sub i12 16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:21  %sh_amt_1 = select i1 %tmp_18, i12 %tmp_19, i12 %tmp_20

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:23  %tmp_21 = icmp eq i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="54">
<![CDATA[
_ifconv24:24  %tmp_56 = trunc i54 %man_V_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:26  %tmp_58 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv24:27  %icmp1 = icmp eq i7 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:35  %sel_tmp31_demorgan = or i1 %tmp_15, %tmp_21

]]></Node>
<StgValue><ssdm name="sel_tmp31_demorgan"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:36  %sel_tmp11 = xor i1 %sel_tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:37  %sel_tmp12 = and i1 %tmp_18, %sel_tmp11

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:41  %sel_tmp46_demorgan = or i1 %sel_tmp31_demorgan, %tmp_18

]]></Node>
<StgValue><ssdm name="sel_tmp46_demorgan"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:42  %sel_tmp16 = xor i1 %sel_tmp46_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:43  %sel_tmp17 = and i1 %icmp1, %sel_tmp16

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv24:0  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv24:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="7">
<![CDATA[
_ifconv24:2  %tmp_7 = zext i7 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="12">
<![CDATA[
_ifconv24:22  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:25  %tmp_23 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="54" op_0_bw="32">
<![CDATA[
_ifconv24:28  %tmp_29 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv24:29  %tmp_32 = ashr i54 %man_V_5, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="54">
<![CDATA[
_ifconv24:30  %tmp_61 = trunc i54 %tmp_32 to i32

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:31  %storemerge2 = select i1 %isneg_1, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:32  %tmp_33 = shl i32 %tmp_56, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:33  %sel_tmp5 = xor i1 %tmp_15, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:34  %sel_tmp10 = and i1 %tmp_21, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:38  %sel_tmp13 = xor i1 %tmp_23, true

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:39  %sel_tmp14 = and i1 %sel_tmp12, %sel_tmp13

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:40  %sel_tmp15 = and i1 %sel_tmp12, %tmp_23

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:44  %newSel4 = select i1 %sel_tmp17, i32 %tmp_33, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:45  %or_cond3 = or i1 %sel_tmp17, %sel_tmp15

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:46  %newSel5 = select i1 %sel_tmp14, i32 %storemerge2, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:47  %or_cond4 = or i1 %sel_tmp14, %sel_tmp10

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:48  %newSel6 = select i1 %or_cond3, i32 %newSel4, i32 %newSel5

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:49  %or_cond5 = or i1 %or_cond3, %or_cond4

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:50  %newSel7 = select i1 %or_cond5, i32 %newSel6, i32 0

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:51  %h0_V_addr = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="h0_V_addr"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv24:52  store i32 %newSel7, i32* %h0_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv24:53  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24:54  br label %.preheader246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader245.preheader:0  br label %.preheader245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader245:0  %i_2 = phi i14 [ %i_10, %_ifconv49 ], [ 0, %.preheader245.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader245:1  %exitcond3 = icmp eq i14 %i_2, -4096

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader245:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader245:3  %i_10 = add i14 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader245:4  br i1 %exitcond3, label %.preheader244.preheader, label %_ifconv49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="12" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv49:3  %empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="204" st_id="13" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv49:3  %empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="33">
<![CDATA[
_ifconv49:4  %input_data_val2 = extractvalue { float, i1 } %empty_21, 0

]]></Node>
<StgValue><ssdm name="input_data_val2"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:5  %d_assign_2 = fpext float %input_data_val2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
_ifconv49:6  %ireg_V_2 = bitcast double %d_assign_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="63" op_0_bw="64">
<![CDATA[
_ifconv49:7  %tmp_72 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv49:8  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_2"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:9  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="52" op_0_bw="64">
<![CDATA[
_ifconv49:11  %tmp_77 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv49:16  %tmp_30 = icmp eq i63 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="11">
<![CDATA[
_ifconv49:10  %tmp_27 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv49:12  %tmp_28 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_77)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="54" op_0_bw="53">
<![CDATA[
_ifconv49:13  %p_Result_2 = zext i53 %tmp_28 to i54

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isneg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv49:14  %man_V_7 = sub i54 0, %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv49:15  %man_V_8 = select i1 %isneg_2, i54 %man_V_7, i54 %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:17  %F2_2 = sub i12 1075, %tmp_27

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:18  %tmp_35 = icmp sgt i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:19  %tmp_36 = add i12 -16, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:20  %tmp_37 = sub i12 16, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv49:21  %sh_amt_2 = select i1 %tmp_35, i12 %tmp_36, i12 %tmp_37

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:23  %tmp_38 = icmp eq i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="54">
<![CDATA[
_ifconv49:24  %tmp_88 = trunc i54 %man_V_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:26  %tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv49:27  %icmp2 = icmp eq i7 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:35  %sel_tmp56_demorgan = or i1 %tmp_30, %tmp_38

]]></Node>
<StgValue><ssdm name="sel_tmp56_demorgan"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:36  %sel_tmp20 = xor i1 %sel_tmp56_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:37  %sel_tmp21 = and i1 %tmp_35, %sel_tmp20

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:41  %sel_tmp71_demorgan = or i1 %sel_tmp56_demorgan, %tmp_35

]]></Node>
<StgValue><ssdm name="sel_tmp71_demorgan"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:42  %sel_tmp25 = xor i1 %sel_tmp71_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:43  %sel_tmp26 = and i1 %icmp2, %sel_tmp25

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv49:0  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv49:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="14">
<![CDATA[
_ifconv49:2  %tmp_25 = zext i14 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="12">
<![CDATA[
_ifconv49:22  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:25  %tmp_39 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="sel_tmp26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="54" op_0_bw="32">
<![CDATA[
_ifconv49:28  %tmp_41 = zext i32 %sh_amt_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="sel_tmp26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv49:29  %tmp_42 = ashr i54 %man_V_8, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="sel_tmp26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="54">
<![CDATA[
_ifconv49:30  %tmp_93 = trunc i54 %tmp_42 to i32

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:31  %storemerge4 = select i1 %isneg_2, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="sel_tmp26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:32  %tmp_43 = shl i32 %tmp_88, %sh_amt_2_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:33  %sel_tmp18 = xor i1 %tmp_30, true

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:34  %sel_tmp19 = and i1 %tmp_38, %sel_tmp18

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:38  %sel_tmp22 = xor i1 %tmp_39, true

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:39  %sel_tmp23 = and i1 %sel_tmp21, %sel_tmp22

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:40  %sel_tmp24 = and i1 %sel_tmp21, %tmp_39

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:44  %newSel8 = select i1 %sel_tmp26, i32 %tmp_43, i32 %tmp_93

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:45  %or_cond6 = or i1 %sel_tmp26, %sel_tmp24

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:46  %newSel9 = select i1 %sel_tmp23, i32 %storemerge4, i32 %tmp_88

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:47  %or_cond7 = or i1 %sel_tmp23, %sel_tmp19

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:48  %newSel10 = select i1 %or_cond6, i32 %newSel8, i32 %newSel9

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:49  %or_cond8 = or i1 %or_cond6, %or_cond7

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:50  %newSel11 = select i1 %or_cond8, i32 %newSel10, i32 0

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv49:51  %w_ih_V_addr = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="w_ih_V_addr"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
_ifconv49:52  store i32 %newSel11, i32* %w_ih_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv49:53  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
_ifconv49:54  br label %.preheader245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.preheader244.preheader:0  br label %.preheader244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader244:0  %i_3 = phi i14 [ %i_11, %_ifconv74 ], [ 0, %.preheader244.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader244:1  %exitcond4 = icmp eq i14 %i_3, -4096

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader244:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader244:3  %i_11 = add i14 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader244:4  br i1 %exitcond4, label %.preheader243.preheader, label %_ifconv74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="17" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv74:3  %empty_24 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="266" st_id="18" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv74:3  %empty_24 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="33">
<![CDATA[
_ifconv74:4  %input_data_val3 = extractvalue { float, i1 } %empty_24, 0

]]></Node>
<StgValue><ssdm name="input_data_val3"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
_ifconv74:5  %d_assign_3 = fpext float %input_data_val3 to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64">
<![CDATA[
_ifconv74:6  %ireg_V_3 = bitcast double %d_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="63" op_0_bw="64">
<![CDATA[
_ifconv74:7  %tmp_101 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv74:8  %isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_3"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv74:9  %exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_3"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="52" op_0_bw="64">
<![CDATA[
_ifconv74:11  %tmp_142 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv74:16  %tmp_48 = icmp eq i63 %tmp_101, 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="11">
<![CDATA[
_ifconv74:10  %tmp_46 = zext i11 %exp_tmp_V_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv74:12  %tmp_47 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_142)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="54" op_0_bw="53">
<![CDATA[
_ifconv74:13  %p_Result_3 = zext i53 %tmp_47 to i54

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="isneg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv74:14  %man_V_10 = sub i54 0, %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv74:15  %man_V_11 = select i1 %isneg_3, i54 %man_V_10, i54 %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv74:17  %F2_3 = sub i12 1075, %tmp_46

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv74:18  %tmp_49 = icmp sgt i12 %F2_3, 16

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv74:19  %tmp_51 = add i12 -16, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv74:20  %tmp_52 = sub i12 16, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv74:21  %sh_amt_3 = select i1 %tmp_49, i12 %tmp_51, i12 %tmp_52

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv74:23  %tmp_53 = icmp eq i12 %F2_3, 16

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="54">
<![CDATA[
_ifconv74:24  %tmp_143 = trunc i54 %man_V_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv74:26  %tmp_144 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv74:27  %icmp3 = icmp eq i7 %tmp_144, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:35  %sel_tmp81_demorgan = or i1 %tmp_48, %tmp_53

]]></Node>
<StgValue><ssdm name="sel_tmp81_demorgan"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:36  %sel_tmp29 = xor i1 %sel_tmp81_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:37  %sel_tmp30 = and i1 %tmp_49, %sel_tmp29

]]></Node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:41  %sel_tmp96_demorgan = or i1 %sel_tmp81_demorgan, %tmp_49

]]></Node>
<StgValue><ssdm name="sel_tmp96_demorgan"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:42  %sel_tmp34 = xor i1 %sel_tmp96_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:43  %sel_tmp35 = and i1 %icmp3, %sel_tmp34

]]></Node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv74:0  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv74:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="14">
<![CDATA[
_ifconv74:2  %tmp_45 = zext i14 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="12">
<![CDATA[
_ifconv74:22  %sh_amt_3_cast = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_cast"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv74:25  %tmp_54 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="sel_tmp35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="54" op_0_bw="32">
<![CDATA[
_ifconv74:28  %tmp_55 = zext i32 %sh_amt_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="sel_tmp35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv74:29  %tmp_57 = ashr i54 %man_V_11, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="sel_tmp35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="54">
<![CDATA[
_ifconv74:30  %tmp_145 = trunc i54 %tmp_57 to i32

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:31  %storemerge6 = select i1 %isneg_3, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="sel_tmp35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv74:32  %tmp_59 = shl i32 %tmp_143, %sh_amt_3_cast

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:33  %sel_tmp27 = xor i1 %tmp_48, true

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:34  %sel_tmp28 = and i1 %tmp_53, %sel_tmp27

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:38  %sel_tmp31 = xor i1 %tmp_54, true

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:39  %sel_tmp32 = and i1 %sel_tmp30, %sel_tmp31

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:40  %sel_tmp33 = and i1 %sel_tmp30, %tmp_54

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:44  %newSel12 = select i1 %sel_tmp35, i32 %tmp_59, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="newSel12"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:45  %or_cond9 = or i1 %sel_tmp35, %sel_tmp33

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:46  %newSel13 = select i1 %sel_tmp32, i32 %storemerge6, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="newSel13"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:47  %or_cond10 = or i1 %sel_tmp32, %sel_tmp28

]]></Node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:48  %newSel14 = select i1 %or_cond9, i32 %newSel12, i32 %newSel13

]]></Node>
<StgValue><ssdm name="newSel14"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:49  %or_cond11 = or i1 %or_cond9, %or_cond10

]]></Node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:50  %newSel15 = select i1 %or_cond11, i32 %newSel14, i32 0

]]></Node>
<StgValue><ssdm name="newSel15"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv74:51  %w_hh_V_addr = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="w_hh_V_addr"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
_ifconv74:52  store i32 %newSel15, i32* %w_hh_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv74:53  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
_ifconv74:54  br label %.preheader244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.preheader243.preheader:0  br label %.preheader243

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader243:0  %i_4 = phi i8 [ %i_12, %_ifconv99 ], [ 0, %.preheader243.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader243:1  %exitcond5 = icmp eq i8 %i_4, -64

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader243:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader243:3  %i_12 = add i8 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader243:4  br i1 %exitcond5, label %.preheader242.preheader, label %_ifconv99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="22" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv99:3  %empty_27 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="328" st_id="23" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv99:3  %empty_27 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="33">
<![CDATA[
_ifconv99:4  %input_data_val4 = extractvalue { float, i1 } %empty_27, 0

]]></Node>
<StgValue><ssdm name="input_data_val4"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="32">
<![CDATA[
_ifconv99:5  %d_assign = fpext float %input_data_val4 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64">
<![CDATA[
_ifconv99:6  %ireg_V_4 = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="63" op_0_bw="64">
<![CDATA[
_ifconv99:7  %tmp_146 = trunc i64 %ireg_V_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv99:8  %isneg_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_4"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv99:9  %exp_tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_4"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="52" op_0_bw="64">
<![CDATA[
_ifconv99:11  %tmp_148 = trunc i64 %ireg_V_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv99:16  %tmp_65 = icmp eq i63 %tmp_146, 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="11">
<![CDATA[
_ifconv99:10  %tmp_63 = zext i11 %exp_tmp_V_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv99:12  %tmp_64 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_148)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="54" op_0_bw="53">
<![CDATA[
_ifconv99:13  %p_Result_5 = zext i53 %tmp_64 to i54

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="isneg_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv99:14  %man_V_13 = sub i54 0, %p_Result_5

]]></Node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv99:15  %man_V_14 = select i1 %isneg_4, i54 %man_V_13, i54 %p_Result_5

]]></Node>
<StgValue><ssdm name="man_V_14"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv99:17  %F2_4 = sub i12 1075, %tmp_63

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv99:18  %tmp_66 = icmp sgt i12 %F2_4, 16

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv99:19  %tmp_67 = add i12 -16, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv99:20  %tmp_68 = sub i12 16, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv99:21  %sh_amt_4 = select i1 %tmp_66, i12 %tmp_67, i12 %tmp_68

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv99:23  %tmp_69 = icmp eq i12 %F2_4, 16

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="54">
<![CDATA[
_ifconv99:24  %tmp_149 = trunc i54 %man_V_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv99:26  %tmp_150 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv99:27  %icmp4 = icmp eq i7 %tmp_150, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:35  %sel_tmp106_demorgan = or i1 %tmp_65, %tmp_69

]]></Node>
<StgValue><ssdm name="sel_tmp106_demorgan"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:36  %sel_tmp38 = xor i1 %sel_tmp106_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:37  %sel_tmp39 = and i1 %tmp_66, %sel_tmp38

]]></Node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:41  %sel_tmp121_demorgan = or i1 %sel_tmp106_demorgan, %tmp_66

]]></Node>
<StgValue><ssdm name="sel_tmp121_demorgan"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:42  %sel_tmp43 = xor i1 %sel_tmp121_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp43"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:43  %sel_tmp44 = and i1 %icmp4, %sel_tmp43

]]></Node>
<StgValue><ssdm name="sel_tmp44"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv99:0  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv99:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="8">
<![CDATA[
_ifconv99:2  %tmp_62 = zext i8 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="12">
<![CDATA[
_ifconv99:22  %sh_amt_4_cast = sext i12 %sh_amt_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_cast"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv99:25  %tmp_70 = icmp ult i12 %sh_amt_4, 54

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="sel_tmp44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="54" op_0_bw="32">
<![CDATA[
_ifconv99:28  %tmp_71 = zext i32 %sh_amt_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="sel_tmp44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv99:29  %tmp_73 = ashr i54 %man_V_14, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="sel_tmp44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="54">
<![CDATA[
_ifconv99:30  %tmp_151 = trunc i54 %tmp_73 to i32

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv99:31  %storemerge8 = select i1 %isneg_4, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge8"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="sel_tmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv99:32  %tmp_74 = shl i32 %tmp_149, %sh_amt_4_cast

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:33  %sel_tmp36 = xor i1 %tmp_65, true

]]></Node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:34  %sel_tmp37 = and i1 %tmp_69, %sel_tmp36

]]></Node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:38  %sel_tmp40 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:39  %sel_tmp41 = and i1 %sel_tmp39, %sel_tmp40

]]></Node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:40  %sel_tmp42 = and i1 %sel_tmp39, %tmp_70

]]></Node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv99:44  %newSel16 = select i1 %sel_tmp44, i32 %tmp_74, i32 %tmp_151

]]></Node>
<StgValue><ssdm name="newSel16"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:45  %or_cond12 = or i1 %sel_tmp44, %sel_tmp42

]]></Node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv99:46  %newSel17 = select i1 %sel_tmp41, i32 %storemerge8, i32 %tmp_149

]]></Node>
<StgValue><ssdm name="newSel17"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:47  %or_cond13 = or i1 %sel_tmp41, %sel_tmp37

]]></Node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv99:48  %newSel18 = select i1 %or_cond12, i32 %newSel16, i32 %newSel17

]]></Node>
<StgValue><ssdm name="newSel18"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv99:49  %or_cond14 = or i1 %or_cond12, %or_cond13

]]></Node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv99:50  %newSel19 = select i1 %or_cond14, i32 %newSel18, i32 0

]]></Node>
<StgValue><ssdm name="newSel19"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv99:51  %b_ih_V_addr = getelementptr [192 x i32]* %b_ih_V, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="b_ih_V_addr"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv99:52  store i32 %newSel19, i32* %b_ih_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv99:53  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_60)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
_ifconv99:54  br label %.preheader243

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
.preheader242.preheader:0  br label %.preheader242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader242:0  %i_5 = phi i8 [ %i_13, %_ifconv124 ], [ 0, %.preheader242.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader242:1  %exitcond6 = icmp eq i8 %i_5, -64

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader242:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader242:3  %i_13 = add i8 %i_5, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader242:4  br i1 %exitcond6, label %.preheader241.preheader, label %_ifconv124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="27" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv124:3  %empty_30 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="390" st_id="28" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv124:3  %empty_30 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="33">
<![CDATA[
_ifconv124:4  %input_data_val5 = extractvalue { float, i1 } %empty_30, 0

]]></Node>
<StgValue><ssdm name="input_data_val5"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="32">
<![CDATA[
_ifconv124:5  %d_assign_4 = fpext float %input_data_val5 to double

]]></Node>
<StgValue><ssdm name="d_assign_4"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64">
<![CDATA[
_ifconv124:6  %ireg_V_5 = bitcast double %d_assign_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="63" op_0_bw="64">
<![CDATA[
_ifconv124:7  %tmp_152 = trunc i64 %ireg_V_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv124:8  %isneg_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_5"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv124:9  %exp_tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_5"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="52" op_0_bw="64">
<![CDATA[
_ifconv124:11  %tmp_154 = trunc i64 %ireg_V_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv124:16  %tmp_80 = icmp eq i63 %tmp_152, 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="399" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="11">
<![CDATA[
_ifconv124:10  %tmp_78 = zext i11 %exp_tmp_V_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv124:12  %tmp_79 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_154)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="54" op_0_bw="53">
<![CDATA[
_ifconv124:13  %p_Result_6 = zext i53 %tmp_79 to i54

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="isneg_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv124:14  %man_V_16 = sub i54 0, %p_Result_6

]]></Node>
<StgValue><ssdm name="man_V_16"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv124:15  %man_V_17 = select i1 %isneg_5, i54 %man_V_16, i54 %p_Result_6

]]></Node>
<StgValue><ssdm name="man_V_17"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv124:17  %F2_5 = sub i12 1075, %tmp_78

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv124:18  %tmp_81 = icmp sgt i12 %F2_5, 16

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv124:19  %tmp_82 = add i12 -16, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv124:20  %tmp_83 = sub i12 16, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv124:21  %sh_amt_5 = select i1 %tmp_81, i12 %tmp_82, i12 %tmp_83

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv124:23  %tmp_84 = icmp eq i12 %F2_5, 16

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="54">
<![CDATA[
_ifconv124:24  %tmp_155 = trunc i54 %man_V_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv124:26  %tmp_156 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv124:27  %icmp5 = icmp eq i7 %tmp_156, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:35  %sel_tmp131_demorgan = or i1 %tmp_80, %tmp_84

]]></Node>
<StgValue><ssdm name="sel_tmp131_demorgan"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:36  %sel_tmp47 = xor i1 %sel_tmp131_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:37  %sel_tmp48 = and i1 %tmp_81, %sel_tmp47

]]></Node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:41  %sel_tmp146_demorgan = or i1 %sel_tmp131_demorgan, %tmp_81

]]></Node>
<StgValue><ssdm name="sel_tmp146_demorgan"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:42  %sel_tmp52 = xor i1 %sel_tmp146_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp52"/></StgValue>
</operation>

<operation id="418" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:43  %sel_tmp53 = and i1 %icmp5, %sel_tmp52

]]></Node>
<StgValue><ssdm name="sel_tmp53"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv124:0  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv124:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="8">
<![CDATA[
_ifconv124:2  %tmp_76 = zext i8 %i_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="422" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="12">
<![CDATA[
_ifconv124:22  %sh_amt_5_cast = sext i12 %sh_amt_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_cast"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv124:25  %tmp_85 = icmp ult i12 %sh_amt_5, 54

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="sel_tmp53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="54" op_0_bw="32">
<![CDATA[
_ifconv124:28  %tmp_86 = zext i32 %sh_amt_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="sel_tmp53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv124:29  %tmp_87 = ashr i54 %man_V_17, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="426" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="sel_tmp53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="54">
<![CDATA[
_ifconv124:30  %tmp_157 = trunc i54 %tmp_87 to i32

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv124:31  %storemerge1 = select i1 %isneg_5, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="428" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="sel_tmp53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv124:32  %tmp_89 = shl i32 %tmp_155, %sh_amt_5_cast

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:33  %sel_tmp45 = xor i1 %tmp_80, true

]]></Node>
<StgValue><ssdm name="sel_tmp45"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:34  %sel_tmp46 = and i1 %tmp_84, %sel_tmp45

]]></Node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="431" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:38  %sel_tmp49 = xor i1 %tmp_85, true

]]></Node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="432" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:39  %sel_tmp50 = and i1 %sel_tmp48, %sel_tmp49

]]></Node>
<StgValue><ssdm name="sel_tmp50"/></StgValue>
</operation>

<operation id="433" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:40  %sel_tmp51 = and i1 %sel_tmp48, %tmp_85

]]></Node>
<StgValue><ssdm name="sel_tmp51"/></StgValue>
</operation>

<operation id="434" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv124:44  %newSel20 = select i1 %sel_tmp53, i32 %tmp_89, i32 %tmp_157

]]></Node>
<StgValue><ssdm name="newSel20"/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:45  %or_cond15 = or i1 %sel_tmp53, %sel_tmp51

]]></Node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv124:46  %newSel21 = select i1 %sel_tmp50, i32 %storemerge1, i32 %tmp_155

]]></Node>
<StgValue><ssdm name="newSel21"/></StgValue>
</operation>

<operation id="437" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:47  %or_cond16 = or i1 %sel_tmp50, %sel_tmp46

]]></Node>
<StgValue><ssdm name="or_cond16"/></StgValue>
</operation>

<operation id="438" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv124:48  %newSel22 = select i1 %or_cond15, i32 %newSel20, i32 %newSel21

]]></Node>
<StgValue><ssdm name="newSel22"/></StgValue>
</operation>

<operation id="439" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv124:49  %or_cond17 = or i1 %or_cond15, %or_cond16

]]></Node>
<StgValue><ssdm name="or_cond17"/></StgValue>
</operation>

<operation id="440" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv124:50  %newSel23 = select i1 %or_cond17, i32 %newSel22, i32 0

]]></Node>
<StgValue><ssdm name="newSel23"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv124:51  %b_hh_V_addr_1 = getelementptr [192 x i32]* %b_hh_V, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="b_hh_V_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv124:52  store i32 %newSel23, i32* %b_hh_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv124:53  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_75)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="444" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
_ifconv124:54  br label %.preheader242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
.preheader241.preheader:0  br label %.preheader241

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="446" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader241:0  %i_6 = phi i8 [ %i_15, %4 ], [ 0, %.preheader241.preheader ]

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader241:1  %counter = phi i14 [ %counter_1, %4 ], [ 0, %.preheader241.preheader ]

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="8">
<![CDATA[
.preheader241:2  %i_6_cast = zext i8 %i_6 to i9

]]></Node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="449" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader241:3  %exitcond7 = icmp eq i8 %i_6, -64

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="450" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader241:4  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="451" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader241:5  %i_15 = add i8 %i_6, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="452" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader241:6  br i1 %exitcond7, label %.preheader.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_91 = zext i8 %i_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="454" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %counter_1 = add i14 %counter, 64

]]></Node>
<StgValue><ssdm name="counter_1"/></StgValue>
</operation>

<operation id="455" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="457" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_9 = phi i32 [ 0, %1 ], [ %tmp_130_s, %3 ]

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="458" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %p_Val2_6 = phi i32 [ 0, %1 ], [ %tmp_135_s, %3 ]

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="459" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:2  %j = phi i7 [ 0, %1 ], [ %j_1_15, %3 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="460" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:3  %counter_s = phi i14 [ %counter, %1 ], [ %tmp_136_15, %3 ]

]]></Node>
<StgValue><ssdm name="counter_s"/></StgValue>
</operation>

<operation id="461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="462" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %exitcond8 = icmp eq i7 %j, -64

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="463" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond8, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="14">
<![CDATA[
:0  %tmp_104 = zext i14 %counter_s to i64

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="465" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_105 = zext i7 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="466" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %w_ih_V_addr_1 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_1"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
:3  %w_ih_V_load = load i32* %w_ih_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %x_V_addr_1 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="x_V_addr_1"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="6">
<![CDATA[
:6  %x_V_load = load i32* %x_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %w_hh_V_addr_1 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_1"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="14">
<![CDATA[
:12  %w_hh_V_load = load i32* %w_hh_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load"/></StgValue>
</operation>

<operation id="472" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %h0_V_addr_1 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="h0_V_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="6">
<![CDATA[
:15  %h0_V_load = load i32* %h0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load"/></StgValue>
</operation>

<operation id="474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:20  %tmp_136_s = or i14 %counter_s, 1

]]></Node>
<StgValue><ssdm name="tmp_136_s"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="7">
<![CDATA[
:21  %tmp_160 = trunc i7 %j to i6

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="476" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:22  %j_1_s = or i6 %tmp_160, 1

]]></Node>
<StgValue><ssdm name="j_1_s"/></StgValue>
</operation>

<operation id="477" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="14">
<![CDATA[
:23  %tmp_124_1 = zext i14 %tmp_136_s to i64

]]></Node>
<StgValue><ssdm name="tmp_124_1"/></StgValue>
</operation>

<operation id="478" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="6">
<![CDATA[
:24  %tmp_125_1 = zext i6 %j_1_s to i64

]]></Node>
<StgValue><ssdm name="tmp_125_1"/></StgValue>
</operation>

<operation id="479" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %w_ih_V_addr_2 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_1

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_2"/></StgValue>
</operation>

<operation id="480" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
:26  %w_ih_V_load_1 = load i32* %w_ih_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_1"/></StgValue>
</operation>

<operation id="481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %x_V_addr_2 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_1

]]></Node>
<StgValue><ssdm name="x_V_addr_2"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="6">
<![CDATA[
:29  %x_V_load_1 = load i32* %x_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %w_hh_V_addr_2 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_1

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_2"/></StgValue>
</operation>

<operation id="484" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="14">
<![CDATA[
:36  %w_hh_V_load_1 = load i32* %w_hh_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_1"/></StgValue>
</operation>

<operation id="485" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %h0_V_addr_2 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_1

]]></Node>
<StgValue><ssdm name="h0_V_addr_2"/></StgValue>
</operation>

<operation id="486" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
:39  %h0_V_load_1 = load i32* %h0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_1"/></StgValue>
</operation>

<operation id="487" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:384  %j_1_15 = add i7 16, %j

]]></Node>
<StgValue><ssdm name="j_1_15"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %b_ih_V_addr_1 = getelementptr [192 x i32]* %b_ih_V, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="b_ih_V_addr_1"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="8">
<![CDATA[
:1  %p_Val2_19 = load i32* %b_ih_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="490" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %b_hh_V_addr = getelementptr [192 x i32]* %b_hh_V, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="b_hh_V_addr"/></StgValue>
</operation>

<operation id="491" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="8">
<![CDATA[
:8  %p_Val2_20 = load i32* %b_hh_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="492" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
:3  %w_ih_V_load = load i32* %w_ih_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load"/></StgValue>
</operation>

<operation id="493" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="6">
<![CDATA[
:6  %x_V_load = load i32* %x_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="494" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="14">
<![CDATA[
:12  %w_hh_V_load = load i32* %w_hh_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load"/></StgValue>
</operation>

<operation id="495" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="6">
<![CDATA[
:15  %h0_V_load = load i32* %h0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load"/></StgValue>
</operation>

<operation id="496" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
:26  %w_ih_V_load_1 = load i32* %w_ih_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_1"/></StgValue>
</operation>

<operation id="497" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="6">
<![CDATA[
:29  %x_V_load_1 = load i32* %x_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="498" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="14">
<![CDATA[
:36  %w_hh_V_load_1 = load i32* %w_hh_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_1"/></StgValue>
</operation>

<operation id="499" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
:39  %h0_V_load_1 = load i32* %h0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_1"/></StgValue>
</operation>

<operation id="500" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:45  %tmp_136_1 = or i14 %counter_s, 2

]]></Node>
<StgValue><ssdm name="tmp_136_1"/></StgValue>
</operation>

<operation id="501" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:46  %j_1_1 = or i6 %tmp_160, 2

]]></Node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="502" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="14">
<![CDATA[
:47  %tmp_124_2 = zext i14 %tmp_136_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_2"/></StgValue>
</operation>

<operation id="503" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="6">
<![CDATA[
:48  %tmp_125_2 = zext i6 %j_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_2"/></StgValue>
</operation>

<operation id="504" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %w_ih_V_addr_3 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_2

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_3"/></StgValue>
</operation>

<operation id="505" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="14">
<![CDATA[
:50  %w_ih_V_load_2 = load i32* %w_ih_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_2"/></StgValue>
</operation>

<operation id="506" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %x_V_addr_3 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_2

]]></Node>
<StgValue><ssdm name="x_V_addr_3"/></StgValue>
</operation>

<operation id="507" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="6">
<![CDATA[
:53  %x_V_load_2 = load i32* %x_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="508" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %w_hh_V_addr_3 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_2

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_3"/></StgValue>
</operation>

<operation id="509" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="14">
<![CDATA[
:60  %w_hh_V_load_2 = load i32* %w_hh_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_2"/></StgValue>
</operation>

<operation id="510" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %h0_V_addr_3 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_2

]]></Node>
<StgValue><ssdm name="h0_V_addr_3"/></StgValue>
</operation>

<operation id="511" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="6">
<![CDATA[
:63  %h0_V_load_2 = load i32* %h0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_2"/></StgValue>
</operation>

<operation id="512" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:69  %tmp_136_2 = or i14 %counter_s, 3

]]></Node>
<StgValue><ssdm name="tmp_136_2"/></StgValue>
</operation>

<operation id="513" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:70  %j_1_2 = or i6 %tmp_160, 3

]]></Node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="514" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="14">
<![CDATA[
:71  %tmp_124_3 = zext i14 %tmp_136_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_3"/></StgValue>
</operation>

<operation id="515" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="6">
<![CDATA[
:72  %tmp_125_3 = zext i6 %j_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_3"/></StgValue>
</operation>

<operation id="516" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %w_ih_V_addr_4 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_3

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_4"/></StgValue>
</operation>

<operation id="517" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="14">
<![CDATA[
:74  %w_ih_V_load_3 = load i32* %w_ih_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_3"/></StgValue>
</operation>

<operation id="518" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %x_V_addr_4 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_3

]]></Node>
<StgValue><ssdm name="x_V_addr_4"/></StgValue>
</operation>

<operation id="519" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="6">
<![CDATA[
:77  %x_V_load_3 = load i32* %x_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_3"/></StgValue>
</operation>

<operation id="520" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %w_hh_V_addr_4 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_3

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_4"/></StgValue>
</operation>

<operation id="521" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="14">
<![CDATA[
:84  %w_hh_V_load_3 = load i32* %w_hh_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_3"/></StgValue>
</operation>

<operation id="522" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %h0_V_addr_4 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_3

]]></Node>
<StgValue><ssdm name="h0_V_addr_4"/></StgValue>
</operation>

<operation id="523" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="6">
<![CDATA[
:87  %h0_V_load_3 = load i32* %h0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="524" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="48" op_0_bw="32">
<![CDATA[
:4  %OP1_V = sext i32 %w_ih_V_load to i48

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="525" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="48" op_0_bw="32">
<![CDATA[
:7  %OP2_V = sext i32 %x_V_load to i48

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="526" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:8  %p_Val2_8 = mul i48 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="527" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="48" op_0_bw="32">
<![CDATA[
:13  %OP1_V_1 = sext i32 %w_hh_V_load to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="528" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="48" op_0_bw="32">
<![CDATA[
:16  %OP2_V_1 = sext i32 %h0_V_load to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="529" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:17  %p_Val2_12 = mul i48 %OP2_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="530" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="48" op_0_bw="32">
<![CDATA[
:27  %OP1_V_s = sext i32 %w_ih_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_s"/></StgValue>
</operation>

<operation id="531" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="48" op_0_bw="32">
<![CDATA[
:30  %OP2_V_s = sext i32 %x_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_s"/></StgValue>
</operation>

<operation id="532" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:31  %p_Val2_19_1 = mul i48 %OP2_V_s, %OP1_V_s

]]></Node>
<StgValue><ssdm name="p_Val2_19_1"/></StgValue>
</operation>

<operation id="533" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="48" op_0_bw="32">
<![CDATA[
:37  %OP1_V_1_1 = sext i32 %w_hh_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_1"/></StgValue>
</operation>

<operation id="534" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="48" op_0_bw="32">
<![CDATA[
:40  %OP2_V_1_1 = sext i32 %h0_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_1"/></StgValue>
</operation>

<operation id="535" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:41  %p_Val2_22_1 = mul i48 %OP2_V_1_1, %OP1_V_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_22_1"/></StgValue>
</operation>

<operation id="536" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="14">
<![CDATA[
:50  %w_ih_V_load_2 = load i32* %w_ih_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_2"/></StgValue>
</operation>

<operation id="537" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="6">
<![CDATA[
:53  %x_V_load_2 = load i32* %x_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="538" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="14">
<![CDATA[
:60  %w_hh_V_load_2 = load i32* %w_hh_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_2"/></StgValue>
</operation>

<operation id="539" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="6">
<![CDATA[
:63  %h0_V_load_2 = load i32* %h0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_2"/></StgValue>
</operation>

<operation id="540" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="14">
<![CDATA[
:74  %w_ih_V_load_3 = load i32* %w_ih_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_3"/></StgValue>
</operation>

<operation id="541" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="6">
<![CDATA[
:77  %x_V_load_3 = load i32* %x_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_3"/></StgValue>
</operation>

<operation id="542" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="14">
<![CDATA[
:84  %w_hh_V_load_3 = load i32* %w_hh_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_3"/></StgValue>
</operation>

<operation id="543" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="6">
<![CDATA[
:87  %h0_V_load_3 = load i32* %h0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_3"/></StgValue>
</operation>

<operation id="544" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:93  %tmp_136_3 = or i14 %counter_s, 4

]]></Node>
<StgValue><ssdm name="tmp_136_3"/></StgValue>
</operation>

<operation id="545" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:94  %j_1_3 = or i6 %tmp_160, 4

]]></Node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="546" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="14">
<![CDATA[
:95  %tmp_124_4 = zext i14 %tmp_136_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_4"/></StgValue>
</operation>

<operation id="547" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="6">
<![CDATA[
:96  %tmp_125_4 = zext i6 %j_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_4"/></StgValue>
</operation>

<operation id="548" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %w_ih_V_addr_5 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_4

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_5"/></StgValue>
</operation>

<operation id="549" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="14">
<![CDATA[
:98  %w_ih_V_load_4 = load i32* %w_ih_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_4"/></StgValue>
</operation>

<operation id="550" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %x_V_addr_5 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_4

]]></Node>
<StgValue><ssdm name="x_V_addr_5"/></StgValue>
</operation>

<operation id="551" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="6">
<![CDATA[
:101  %x_V_load_4 = load i32* %x_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_4"/></StgValue>
</operation>

<operation id="552" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %w_hh_V_addr_5 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_4

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_5"/></StgValue>
</operation>

<operation id="553" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="14">
<![CDATA[
:108  %w_hh_V_load_4 = load i32* %w_hh_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_4"/></StgValue>
</operation>

<operation id="554" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %h0_V_addr_5 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_4

]]></Node>
<StgValue><ssdm name="h0_V_addr_5"/></StgValue>
</operation>

<operation id="555" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="6">
<![CDATA[
:111  %h0_V_load_4 = load i32* %h0_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_4"/></StgValue>
</operation>

<operation id="556" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:117  %tmp_136_4 = or i14 %counter_s, 5

]]></Node>
<StgValue><ssdm name="tmp_136_4"/></StgValue>
</operation>

<operation id="557" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:118  %j_1_4 = or i6 %tmp_160, 5

]]></Node>
<StgValue><ssdm name="j_1_4"/></StgValue>
</operation>

<operation id="558" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="14">
<![CDATA[
:119  %tmp_124_5 = zext i14 %tmp_136_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_5"/></StgValue>
</operation>

<operation id="559" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="6">
<![CDATA[
:120  %tmp_125_5 = zext i6 %j_1_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_5"/></StgValue>
</operation>

<operation id="560" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %w_ih_V_addr_6 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_5

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_6"/></StgValue>
</operation>

<operation id="561" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="14">
<![CDATA[
:122  %w_ih_V_load_5 = load i32* %w_ih_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_5"/></StgValue>
</operation>

<operation id="562" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %x_V_addr_6 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_5

]]></Node>
<StgValue><ssdm name="x_V_addr_6"/></StgValue>
</operation>

<operation id="563" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="6">
<![CDATA[
:125  %x_V_load_5 = load i32* %x_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>

<operation id="564" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %w_hh_V_addr_6 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_5

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_6"/></StgValue>
</operation>

<operation id="565" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="14">
<![CDATA[
:132  %w_hh_V_load_5 = load i32* %w_hh_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_5"/></StgValue>
</operation>

<operation id="566" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %h0_V_addr_6 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_5

]]></Node>
<StgValue><ssdm name="h0_V_addr_6"/></StgValue>
</operation>

<operation id="567" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="6">
<![CDATA[
:135  %h0_V_load_5 = load i32* %h0_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="568" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:9  %tmp_106 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="569" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:10  %p_Val2_11 = add i48 %p_Val2_8, %tmp_106

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="570" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:18  %tmp_107 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="571" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:19  %p_Val2_13 = add i48 %p_Val2_12, %tmp_107

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="572" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_108 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="573" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:33  %tmp_127_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_108, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_1"/></StgValue>
</operation>

<operation id="574" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:34  %p_Val2_20_1 = add i48 %p_Val2_19_1, %tmp_127_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_1"/></StgValue>
</operation>

<operation id="575" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_109 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="576" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:43  %tmp_132_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_109, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_1"/></StgValue>
</operation>

<operation id="577" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:44  %p_Val2_23_1 = add i48 %p_Val2_22_1, %tmp_132_1

]]></Node>
<StgValue><ssdm name="p_Val2_23_1"/></StgValue>
</operation>

<operation id="578" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="48" op_0_bw="32">
<![CDATA[
:51  %OP1_V_2 = sext i32 %w_ih_V_load_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="579" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="48" op_0_bw="32">
<![CDATA[
:54  %OP2_V_2 = sext i32 %x_V_load_2 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="580" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:55  %p_Val2_19_2 = mul i48 %OP2_V_2, %OP1_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_19_2"/></StgValue>
</operation>

<operation id="581" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %tmp_110 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="582" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="48" op_0_bw="32">
<![CDATA[
:61  %OP1_V_1_2 = sext i32 %w_hh_V_load_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_2"/></StgValue>
</operation>

<operation id="583" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="48" op_0_bw="32">
<![CDATA[
:64  %OP2_V_1_2 = sext i32 %h0_V_load_2 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_2"/></StgValue>
</operation>

<operation id="584" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:65  %p_Val2_22_2 = mul i48 %OP2_V_1_2, %OP1_V_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_22_2"/></StgValue>
</operation>

<operation id="585" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %tmp_111 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="586" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="48" op_0_bw="32">
<![CDATA[
:75  %OP1_V_3 = sext i32 %w_ih_V_load_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="587" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="48" op_0_bw="32">
<![CDATA[
:78  %OP2_V_3 = sext i32 %x_V_load_3 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="588" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:79  %p_Val2_19_3 = mul i48 %OP2_V_3, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_19_3"/></StgValue>
</operation>

<operation id="589" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="48" op_0_bw="32">
<![CDATA[
:85  %OP1_V_1_3 = sext i32 %w_hh_V_load_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_3"/></StgValue>
</operation>

<operation id="590" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="48" op_0_bw="32">
<![CDATA[
:88  %OP2_V_1_3 = sext i32 %h0_V_load_3 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_3"/></StgValue>
</operation>

<operation id="591" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:89  %p_Val2_22_3 = mul i48 %OP2_V_1_3, %OP1_V_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_22_3"/></StgValue>
</operation>

<operation id="592" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="14">
<![CDATA[
:98  %w_ih_V_load_4 = load i32* %w_ih_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_4"/></StgValue>
</operation>

<operation id="593" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="6">
<![CDATA[
:101  %x_V_load_4 = load i32* %x_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_4"/></StgValue>
</operation>

<operation id="594" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="14">
<![CDATA[
:108  %w_hh_V_load_4 = load i32* %w_hh_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_4"/></StgValue>
</operation>

<operation id="595" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="6">
<![CDATA[
:111  %h0_V_load_4 = load i32* %h0_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_4"/></StgValue>
</operation>

<operation id="596" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="14">
<![CDATA[
:122  %w_ih_V_load_5 = load i32* %w_ih_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_5"/></StgValue>
</operation>

<operation id="597" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="6">
<![CDATA[
:125  %x_V_load_5 = load i32* %x_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>

<operation id="598" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="14">
<![CDATA[
:132  %w_hh_V_load_5 = load i32* %w_hh_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_5"/></StgValue>
</operation>

<operation id="599" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="6">
<![CDATA[
:135  %h0_V_load_5 = load i32* %h0_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_5"/></StgValue>
</operation>

<operation id="600" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:141  %tmp_136_5 = or i14 %counter_s, 6

]]></Node>
<StgValue><ssdm name="tmp_136_5"/></StgValue>
</operation>

<operation id="601" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:142  %j_1_5 = or i6 %tmp_160, 6

]]></Node>
<StgValue><ssdm name="j_1_5"/></StgValue>
</operation>

<operation id="602" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="14">
<![CDATA[
:143  %tmp_124_6 = zext i14 %tmp_136_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_6"/></StgValue>
</operation>

<operation id="603" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="6">
<![CDATA[
:144  %tmp_125_6 = zext i6 %j_1_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_6"/></StgValue>
</operation>

<operation id="604" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %w_ih_V_addr_7 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_6

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_7"/></StgValue>
</operation>

<operation id="605" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="14">
<![CDATA[
:146  %w_ih_V_load_6 = load i32* %w_ih_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_6"/></StgValue>
</operation>

<operation id="606" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %x_V_addr_7 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_6

]]></Node>
<StgValue><ssdm name="x_V_addr_7"/></StgValue>
</operation>

<operation id="607" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="6">
<![CDATA[
:149  %x_V_load_6 = load i32* %x_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_6"/></StgValue>
</operation>

<operation id="608" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %w_hh_V_addr_7 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_6

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_7"/></StgValue>
</operation>

<operation id="609" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="14">
<![CDATA[
:156  %w_hh_V_load_6 = load i32* %w_hh_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_6"/></StgValue>
</operation>

<operation id="610" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %h0_V_addr_7 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_6

]]></Node>
<StgValue><ssdm name="h0_V_addr_7"/></StgValue>
</operation>

<operation id="611" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="6">
<![CDATA[
:159  %h0_V_load_6 = load i32* %h0_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_6"/></StgValue>
</operation>

<operation id="612" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:165  %tmp_136_6 = or i14 %counter_s, 7

]]></Node>
<StgValue><ssdm name="tmp_136_6"/></StgValue>
</operation>

<operation id="613" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:166  %j_1_6 = or i6 %tmp_160, 7

]]></Node>
<StgValue><ssdm name="j_1_6"/></StgValue>
</operation>

<operation id="614" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="14">
<![CDATA[
:167  %tmp_124_7 = zext i14 %tmp_136_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_7"/></StgValue>
</operation>

<operation id="615" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="6">
<![CDATA[
:168  %tmp_125_7 = zext i6 %j_1_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_7"/></StgValue>
</operation>

<operation id="616" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %w_ih_V_addr_8 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_7

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_8"/></StgValue>
</operation>

<operation id="617" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="14">
<![CDATA[
:170  %w_ih_V_load_7 = load i32* %w_ih_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_7"/></StgValue>
</operation>

<operation id="618" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %x_V_addr_8 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_7

]]></Node>
<StgValue><ssdm name="x_V_addr_8"/></StgValue>
</operation>

<operation id="619" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="6">
<![CDATA[
:173  %x_V_load_7 = load i32* %x_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_7"/></StgValue>
</operation>

<operation id="620" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %w_hh_V_addr_8 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_7

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_8"/></StgValue>
</operation>

<operation id="621" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="14">
<![CDATA[
:180  %w_hh_V_load_7 = load i32* %w_hh_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_7"/></StgValue>
</operation>

<operation id="622" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %h0_V_addr_8 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_7

]]></Node>
<StgValue><ssdm name="h0_V_addr_8"/></StgValue>
</operation>

<operation id="623" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="6">
<![CDATA[
:183  %h0_V_load_7 = load i32* %h0_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="624" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:57  %tmp_127_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_110, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_2"/></StgValue>
</operation>

<operation id="625" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:58  %p_Val2_20_2 = add i48 %p_Val2_19_2, %tmp_127_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_2"/></StgValue>
</operation>

<operation id="626" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:67  %tmp_132_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_111, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_2"/></StgValue>
</operation>

<operation id="627" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:68  %p_Val2_23_2 = add i48 %p_Val2_22_2, %tmp_132_2

]]></Node>
<StgValue><ssdm name="p_Val2_23_2"/></StgValue>
</operation>

<operation id="628" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80  %tmp_112 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="629" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:81  %tmp_127_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_112, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_3"/></StgValue>
</operation>

<operation id="630" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:82  %p_Val2_20_3 = add i48 %p_Val2_19_3, %tmp_127_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_3"/></StgValue>
</operation>

<operation id="631" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:90  %tmp_113 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="632" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:91  %tmp_132_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_113, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_3"/></StgValue>
</operation>

<operation id="633" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:92  %p_Val2_23_3 = add i48 %p_Val2_22_3, %tmp_132_3

]]></Node>
<StgValue><ssdm name="p_Val2_23_3"/></StgValue>
</operation>

<operation id="634" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="48" op_0_bw="32">
<![CDATA[
:99  %OP1_V_4 = sext i32 %w_ih_V_load_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="635" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="48" op_0_bw="32">
<![CDATA[
:102  %OP2_V_4 = sext i32 %x_V_load_4 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="636" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:103  %p_Val2_19_4 = mul i48 %OP2_V_4, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_19_4"/></StgValue>
</operation>

<operation id="637" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:104  %tmp_114 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="638" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="48" op_0_bw="32">
<![CDATA[
:109  %OP1_V_1_4 = sext i32 %w_hh_V_load_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_4"/></StgValue>
</operation>

<operation id="639" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="48" op_0_bw="32">
<![CDATA[
:112  %OP2_V_1_4 = sext i32 %h0_V_load_4 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_4"/></StgValue>
</operation>

<operation id="640" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:113  %p_Val2_22_4 = mul i48 %OP2_V_1_4, %OP1_V_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_22_4"/></StgValue>
</operation>

<operation id="641" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:114  %tmp_115 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="642" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="48" op_0_bw="32">
<![CDATA[
:123  %OP1_V_5 = sext i32 %w_ih_V_load_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="643" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="48" op_0_bw="32">
<![CDATA[
:126  %OP2_V_5 = sext i32 %x_V_load_5 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="644" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:127  %p_Val2_19_5 = mul i48 %OP2_V_5, %OP1_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_19_5"/></StgValue>
</operation>

<operation id="645" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="48" op_0_bw="32">
<![CDATA[
:133  %OP1_V_1_5 = sext i32 %w_hh_V_load_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_5"/></StgValue>
</operation>

<operation id="646" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="48" op_0_bw="32">
<![CDATA[
:136  %OP2_V_1_5 = sext i32 %h0_V_load_5 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_5"/></StgValue>
</operation>

<operation id="647" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:137  %p_Val2_22_5 = mul i48 %OP2_V_1_5, %OP1_V_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_22_5"/></StgValue>
</operation>

<operation id="648" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="14">
<![CDATA[
:146  %w_ih_V_load_6 = load i32* %w_ih_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_6"/></StgValue>
</operation>

<operation id="649" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="6">
<![CDATA[
:149  %x_V_load_6 = load i32* %x_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_6"/></StgValue>
</operation>

<operation id="650" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="14">
<![CDATA[
:156  %w_hh_V_load_6 = load i32* %w_hh_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_6"/></StgValue>
</operation>

<operation id="651" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="6">
<![CDATA[
:159  %h0_V_load_6 = load i32* %h0_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_6"/></StgValue>
</operation>

<operation id="652" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="14">
<![CDATA[
:170  %w_ih_V_load_7 = load i32* %w_ih_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_7"/></StgValue>
</operation>

<operation id="653" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="6">
<![CDATA[
:173  %x_V_load_7 = load i32* %x_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_7"/></StgValue>
</operation>

<operation id="654" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="14">
<![CDATA[
:180  %w_hh_V_load_7 = load i32* %w_hh_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_7"/></StgValue>
</operation>

<operation id="655" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="6">
<![CDATA[
:183  %h0_V_load_7 = load i32* %h0_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_7"/></StgValue>
</operation>

<operation id="656" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:189  %tmp_136_7 = or i14 %counter_s, 8

]]></Node>
<StgValue><ssdm name="tmp_136_7"/></StgValue>
</operation>

<operation id="657" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:190  %j_1_7 = or i6 %tmp_160, 8

]]></Node>
<StgValue><ssdm name="j_1_7"/></StgValue>
</operation>

<operation id="658" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="14">
<![CDATA[
:191  %tmp_124_8 = zext i14 %tmp_136_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_8"/></StgValue>
</operation>

<operation id="659" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="6">
<![CDATA[
:192  %tmp_125_8 = zext i6 %j_1_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_8"/></StgValue>
</operation>

<operation id="660" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %w_ih_V_addr_9 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_8

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_9"/></StgValue>
</operation>

<operation id="661" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="14">
<![CDATA[
:194  %w_ih_V_load_8 = load i32* %w_ih_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_8"/></StgValue>
</operation>

<operation id="662" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %x_V_addr_9 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_8

]]></Node>
<StgValue><ssdm name="x_V_addr_9"/></StgValue>
</operation>

<operation id="663" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="6">
<![CDATA[
:197  %x_V_load_8 = load i32* %x_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_8"/></StgValue>
</operation>

<operation id="664" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %w_hh_V_addr_9 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_8

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_9"/></StgValue>
</operation>

<operation id="665" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="14">
<![CDATA[
:204  %w_hh_V_load_8 = load i32* %w_hh_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_8"/></StgValue>
</operation>

<operation id="666" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %h0_V_addr_9 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_8

]]></Node>
<StgValue><ssdm name="h0_V_addr_9"/></StgValue>
</operation>

<operation id="667" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="6">
<![CDATA[
:207  %h0_V_load_8 = load i32* %h0_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_8"/></StgValue>
</operation>

<operation id="668" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:213  %tmp_136_8 = or i14 %counter_s, 9

]]></Node>
<StgValue><ssdm name="tmp_136_8"/></StgValue>
</operation>

<operation id="669" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:214  %j_1_8 = or i6 %tmp_160, 9

]]></Node>
<StgValue><ssdm name="j_1_8"/></StgValue>
</operation>

<operation id="670" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="14">
<![CDATA[
:215  %tmp_124_9 = zext i14 %tmp_136_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_9"/></StgValue>
</operation>

<operation id="671" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="6">
<![CDATA[
:216  %tmp_125_9 = zext i6 %j_1_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_9"/></StgValue>
</operation>

<operation id="672" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %w_ih_V_addr_10 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_9

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_10"/></StgValue>
</operation>

<operation id="673" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="14">
<![CDATA[
:218  %w_ih_V_load_9 = load i32* %w_ih_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_9"/></StgValue>
</operation>

<operation id="674" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %x_V_addr_10 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_9

]]></Node>
<StgValue><ssdm name="x_V_addr_10"/></StgValue>
</operation>

<operation id="675" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="6">
<![CDATA[
:221  %x_V_load_9 = load i32* %x_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>

<operation id="676" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %w_hh_V_addr_10 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_9

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_10"/></StgValue>
</operation>

<operation id="677" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="14">
<![CDATA[
:228  %w_hh_V_load_9 = load i32* %w_hh_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_9"/></StgValue>
</operation>

<operation id="678" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %h0_V_addr_10 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_9

]]></Node>
<StgValue><ssdm name="h0_V_addr_10"/></StgValue>
</operation>

<operation id="679" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="6">
<![CDATA[
:231  %h0_V_load_9 = load i32* %h0_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="680" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:105  %tmp_127_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_114, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_4"/></StgValue>
</operation>

<operation id="681" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:106  %p_Val2_20_4 = add i48 %p_Val2_19_4, %tmp_127_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_4"/></StgValue>
</operation>

<operation id="682" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:115  %tmp_132_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_115, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_4"/></StgValue>
</operation>

<operation id="683" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:116  %p_Val2_23_4 = add i48 %p_Val2_22_4, %tmp_132_4

]]></Node>
<StgValue><ssdm name="p_Val2_23_4"/></StgValue>
</operation>

<operation id="684" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:128  %tmp_116 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="685" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:129  %tmp_127_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_116, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_5"/></StgValue>
</operation>

<operation id="686" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:130  %p_Val2_20_5 = add i48 %p_Val2_19_5, %tmp_127_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_5"/></StgValue>
</operation>

<operation id="687" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:138  %tmp_117 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="688" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:139  %tmp_132_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_117, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_5"/></StgValue>
</operation>

<operation id="689" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:140  %p_Val2_23_5 = add i48 %p_Val2_22_5, %tmp_132_5

]]></Node>
<StgValue><ssdm name="p_Val2_23_5"/></StgValue>
</operation>

<operation id="690" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="48" op_0_bw="32">
<![CDATA[
:147  %OP1_V_6 = sext i32 %w_ih_V_load_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="691" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="48" op_0_bw="32">
<![CDATA[
:150  %OP2_V_6 = sext i32 %x_V_load_6 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_6"/></StgValue>
</operation>

<operation id="692" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:151  %p_Val2_19_6 = mul i48 %OP2_V_6, %OP1_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_19_6"/></StgValue>
</operation>

<operation id="693" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:152  %tmp_118 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="694" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="48" op_0_bw="32">
<![CDATA[
:157  %OP1_V_1_6 = sext i32 %w_hh_V_load_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_6"/></StgValue>
</operation>

<operation id="695" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="48" op_0_bw="32">
<![CDATA[
:160  %OP2_V_1_6 = sext i32 %h0_V_load_6 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_6"/></StgValue>
</operation>

<operation id="696" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:161  %p_Val2_22_6 = mul i48 %OP2_V_1_6, %OP1_V_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_22_6"/></StgValue>
</operation>

<operation id="697" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:162  %tmp_119 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="698" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="48" op_0_bw="32">
<![CDATA[
:171  %OP1_V_7 = sext i32 %w_ih_V_load_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="699" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="48" op_0_bw="32">
<![CDATA[
:174  %OP2_V_7 = sext i32 %x_V_load_7 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="700" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:175  %p_Val2_19_7 = mul i48 %OP2_V_7, %OP1_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_19_7"/></StgValue>
</operation>

<operation id="701" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="48" op_0_bw="32">
<![CDATA[
:181  %OP1_V_1_7 = sext i32 %w_hh_V_load_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_7"/></StgValue>
</operation>

<operation id="702" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="48" op_0_bw="32">
<![CDATA[
:184  %OP2_V_1_7 = sext i32 %h0_V_load_7 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_7"/></StgValue>
</operation>

<operation id="703" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:185  %p_Val2_22_7 = mul i48 %OP2_V_1_7, %OP1_V_1_7

]]></Node>
<StgValue><ssdm name="p_Val2_22_7"/></StgValue>
</operation>

<operation id="704" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="14">
<![CDATA[
:194  %w_ih_V_load_8 = load i32* %w_ih_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_8"/></StgValue>
</operation>

<operation id="705" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="6">
<![CDATA[
:197  %x_V_load_8 = load i32* %x_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_8"/></StgValue>
</operation>

<operation id="706" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="14">
<![CDATA[
:204  %w_hh_V_load_8 = load i32* %w_hh_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_8"/></StgValue>
</operation>

<operation id="707" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="6">
<![CDATA[
:207  %h0_V_load_8 = load i32* %h0_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_8"/></StgValue>
</operation>

<operation id="708" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="14">
<![CDATA[
:218  %w_ih_V_load_9 = load i32* %w_ih_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_9"/></StgValue>
</operation>

<operation id="709" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="6">
<![CDATA[
:221  %x_V_load_9 = load i32* %x_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>

<operation id="710" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="14">
<![CDATA[
:228  %w_hh_V_load_9 = load i32* %w_hh_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_9"/></StgValue>
</operation>

<operation id="711" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="6">
<![CDATA[
:231  %h0_V_load_9 = load i32* %h0_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_9"/></StgValue>
</operation>

<operation id="712" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:237  %tmp_136_9 = or i14 %counter_s, 10

]]></Node>
<StgValue><ssdm name="tmp_136_9"/></StgValue>
</operation>

<operation id="713" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:238  %j_1_9 = or i6 %tmp_160, 10

]]></Node>
<StgValue><ssdm name="j_1_9"/></StgValue>
</operation>

<operation id="714" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="14">
<![CDATA[
:239  %tmp_124_s = zext i14 %tmp_136_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_s"/></StgValue>
</operation>

<operation id="715" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="6">
<![CDATA[
:240  %tmp_125_s = zext i6 %j_1_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_s"/></StgValue>
</operation>

<operation id="716" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241  %w_ih_V_addr_11 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_s

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_11"/></StgValue>
</operation>

<operation id="717" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="14">
<![CDATA[
:242  %w_ih_V_load_10 = load i32* %w_ih_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_10"/></StgValue>
</operation>

<operation id="718" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %x_V_addr_11 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_s

]]></Node>
<StgValue><ssdm name="x_V_addr_11"/></StgValue>
</operation>

<operation id="719" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="6">
<![CDATA[
:245  %x_V_load_10 = load i32* %x_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_10"/></StgValue>
</operation>

<operation id="720" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251  %w_hh_V_addr_11 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_s

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_11"/></StgValue>
</operation>

<operation id="721" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="14">
<![CDATA[
:252  %w_hh_V_load_10 = load i32* %w_hh_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_10"/></StgValue>
</operation>

<operation id="722" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %h0_V_addr_11 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_s

]]></Node>
<StgValue><ssdm name="h0_V_addr_11"/></StgValue>
</operation>

<operation id="723" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="6">
<![CDATA[
:255  %h0_V_load_10 = load i32* %h0_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_10"/></StgValue>
</operation>

<operation id="724" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:261  %tmp_136_10 = or i14 %counter_s, 11

]]></Node>
<StgValue><ssdm name="tmp_136_10"/></StgValue>
</operation>

<operation id="725" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:262  %j_1_10 = or i6 %tmp_160, 11

]]></Node>
<StgValue><ssdm name="j_1_10"/></StgValue>
</operation>

<operation id="726" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="14">
<![CDATA[
:263  %tmp_124_10 = zext i14 %tmp_136_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_10"/></StgValue>
</operation>

<operation id="727" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="6">
<![CDATA[
:264  %tmp_125_10 = zext i6 %j_1_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_10"/></StgValue>
</operation>

<operation id="728" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265  %w_ih_V_addr_12 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_10

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_12"/></StgValue>
</operation>

<operation id="729" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="14">
<![CDATA[
:266  %w_ih_V_load_11 = load i32* %w_ih_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_11"/></StgValue>
</operation>

<operation id="730" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %x_V_addr_12 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_10

]]></Node>
<StgValue><ssdm name="x_V_addr_12"/></StgValue>
</operation>

<operation id="731" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="6">
<![CDATA[
:269  %x_V_load_11 = load i32* %x_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_11"/></StgValue>
</operation>

<operation id="732" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275  %w_hh_V_addr_12 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_10

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_12"/></StgValue>
</operation>

<operation id="733" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="14">
<![CDATA[
:276  %w_hh_V_load_11 = load i32* %w_hh_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_11"/></StgValue>
</operation>

<operation id="734" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %h0_V_addr_12 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_10

]]></Node>
<StgValue><ssdm name="h0_V_addr_12"/></StgValue>
</operation>

<operation id="735" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="6">
<![CDATA[
:279  %h0_V_load_11 = load i32* %h0_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_11"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="736" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:153  %tmp_127_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_118, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_6"/></StgValue>
</operation>

<operation id="737" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:154  %p_Val2_20_6 = add i48 %p_Val2_19_6, %tmp_127_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_6"/></StgValue>
</operation>

<operation id="738" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:163  %tmp_132_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_119, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_6"/></StgValue>
</operation>

<operation id="739" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:164  %p_Val2_23_6 = add i48 %p_Val2_22_6, %tmp_132_6

]]></Node>
<StgValue><ssdm name="p_Val2_23_6"/></StgValue>
</operation>

<operation id="740" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:176  %tmp_120 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="741" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:177  %tmp_127_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_120, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_7"/></StgValue>
</operation>

<operation id="742" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:178  %p_Val2_20_7 = add i48 %p_Val2_19_7, %tmp_127_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_7"/></StgValue>
</operation>

<operation id="743" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:186  %tmp_121 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="744" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:187  %tmp_132_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_121, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_7"/></StgValue>
</operation>

<operation id="745" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:188  %p_Val2_23_7 = add i48 %p_Val2_22_7, %tmp_132_7

]]></Node>
<StgValue><ssdm name="p_Val2_23_7"/></StgValue>
</operation>

<operation id="746" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="48" op_0_bw="32">
<![CDATA[
:195  %OP1_V_8 = sext i32 %w_ih_V_load_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="747" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="48" op_0_bw="32">
<![CDATA[
:198  %OP2_V_8 = sext i32 %x_V_load_8 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_8"/></StgValue>
</operation>

<operation id="748" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:199  %p_Val2_19_8 = mul i48 %OP2_V_8, %OP1_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_19_8"/></StgValue>
</operation>

<operation id="749" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:200  %tmp_122 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="750" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="48" op_0_bw="32">
<![CDATA[
:205  %OP1_V_1_8 = sext i32 %w_hh_V_load_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_8"/></StgValue>
</operation>

<operation id="751" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="48" op_0_bw="32">
<![CDATA[
:208  %OP2_V_1_8 = sext i32 %h0_V_load_8 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_8"/></StgValue>
</operation>

<operation id="752" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:209  %p_Val2_22_8 = mul i48 %OP2_V_1_8, %OP1_V_1_8

]]></Node>
<StgValue><ssdm name="p_Val2_22_8"/></StgValue>
</operation>

<operation id="753" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:210  %tmp_123 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="754" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="48" op_0_bw="32">
<![CDATA[
:219  %OP1_V_9 = sext i32 %w_ih_V_load_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_9"/></StgValue>
</operation>

<operation id="755" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="48" op_0_bw="32">
<![CDATA[
:222  %OP2_V_9 = sext i32 %x_V_load_9 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_9"/></StgValue>
</operation>

<operation id="756" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:223  %p_Val2_19_9 = mul i48 %OP2_V_9, %OP1_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_19_9"/></StgValue>
</operation>

<operation id="757" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="48" op_0_bw="32">
<![CDATA[
:229  %OP1_V_1_9 = sext i32 %w_hh_V_load_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_9"/></StgValue>
</operation>

<operation id="758" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="48" op_0_bw="32">
<![CDATA[
:232  %OP2_V_1_9 = sext i32 %h0_V_load_9 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_9"/></StgValue>
</operation>

<operation id="759" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:233  %p_Val2_22_9 = mul i48 %OP2_V_1_9, %OP1_V_1_9

]]></Node>
<StgValue><ssdm name="p_Val2_22_9"/></StgValue>
</operation>

<operation id="760" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="14">
<![CDATA[
:242  %w_ih_V_load_10 = load i32* %w_ih_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_10"/></StgValue>
</operation>

<operation id="761" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="6">
<![CDATA[
:245  %x_V_load_10 = load i32* %x_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_10"/></StgValue>
</operation>

<operation id="762" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="14">
<![CDATA[
:252  %w_hh_V_load_10 = load i32* %w_hh_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_10"/></StgValue>
</operation>

<operation id="763" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="6">
<![CDATA[
:255  %h0_V_load_10 = load i32* %h0_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_10"/></StgValue>
</operation>

<operation id="764" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="14">
<![CDATA[
:266  %w_ih_V_load_11 = load i32* %w_ih_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_11"/></StgValue>
</operation>

<operation id="765" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="6">
<![CDATA[
:269  %x_V_load_11 = load i32* %x_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_11"/></StgValue>
</operation>

<operation id="766" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="14">
<![CDATA[
:276  %w_hh_V_load_11 = load i32* %w_hh_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_11"/></StgValue>
</operation>

<operation id="767" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="6">
<![CDATA[
:279  %h0_V_load_11 = load i32* %h0_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_11"/></StgValue>
</operation>

<operation id="768" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:285  %tmp_136_11 = or i14 %counter_s, 12

]]></Node>
<StgValue><ssdm name="tmp_136_11"/></StgValue>
</operation>

<operation id="769" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:286  %j_1_11 = or i6 %tmp_160, 12

]]></Node>
<StgValue><ssdm name="j_1_11"/></StgValue>
</operation>

<operation id="770" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="14">
<![CDATA[
:287  %tmp_124_11 = zext i14 %tmp_136_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_11"/></StgValue>
</operation>

<operation id="771" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="6">
<![CDATA[
:288  %tmp_125_11 = zext i6 %j_1_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_11"/></StgValue>
</operation>

<operation id="772" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289  %w_ih_V_addr_13 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_11

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_13"/></StgValue>
</operation>

<operation id="773" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="14">
<![CDATA[
:290  %w_ih_V_load_12 = load i32* %w_ih_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_12"/></StgValue>
</operation>

<operation id="774" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %x_V_addr_13 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_11

]]></Node>
<StgValue><ssdm name="x_V_addr_13"/></StgValue>
</operation>

<operation id="775" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="6">
<![CDATA[
:293  %x_V_load_12 = load i32* %x_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_12"/></StgValue>
</operation>

<operation id="776" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299  %w_hh_V_addr_13 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_11

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_13"/></StgValue>
</operation>

<operation id="777" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="14">
<![CDATA[
:300  %w_hh_V_load_12 = load i32* %w_hh_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_12"/></StgValue>
</operation>

<operation id="778" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %h0_V_addr_13 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_11

]]></Node>
<StgValue><ssdm name="h0_V_addr_13"/></StgValue>
</operation>

<operation id="779" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="6">
<![CDATA[
:303  %h0_V_load_12 = load i32* %h0_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_12"/></StgValue>
</operation>

<operation id="780" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:309  %tmp_136_12 = or i14 %counter_s, 13

]]></Node>
<StgValue><ssdm name="tmp_136_12"/></StgValue>
</operation>

<operation id="781" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:310  %j_1_12 = or i6 %tmp_160, 13

]]></Node>
<StgValue><ssdm name="j_1_12"/></StgValue>
</operation>

<operation id="782" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="14">
<![CDATA[
:311  %tmp_124_12 = zext i14 %tmp_136_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_12"/></StgValue>
</operation>

<operation id="783" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="6">
<![CDATA[
:312  %tmp_125_12 = zext i6 %j_1_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_12"/></StgValue>
</operation>

<operation id="784" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313  %w_ih_V_addr_14 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_12

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_14"/></StgValue>
</operation>

<operation id="785" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="14">
<![CDATA[
:314  %w_ih_V_load_13 = load i32* %w_ih_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_13"/></StgValue>
</operation>

<operation id="786" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316  %x_V_addr_14 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_12

]]></Node>
<StgValue><ssdm name="x_V_addr_14"/></StgValue>
</operation>

<operation id="787" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="6">
<![CDATA[
:317  %x_V_load_13 = load i32* %x_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_13"/></StgValue>
</operation>

<operation id="788" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323  %w_hh_V_addr_14 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_12

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_14"/></StgValue>
</operation>

<operation id="789" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="14">
<![CDATA[
:324  %w_hh_V_load_13 = load i32* %w_hh_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_13"/></StgValue>
</operation>

<operation id="790" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %h0_V_addr_14 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_12

]]></Node>
<StgValue><ssdm name="h0_V_addr_14"/></StgValue>
</operation>

<operation id="791" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="6">
<![CDATA[
:327  %h0_V_load_13 = load i32* %h0_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="792" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:201  %tmp_127_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_122, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_8"/></StgValue>
</operation>

<operation id="793" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:202  %p_Val2_20_8 = add i48 %p_Val2_19_8, %tmp_127_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_8"/></StgValue>
</operation>

<operation id="794" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:211  %tmp_132_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_123, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_8"/></StgValue>
</operation>

<operation id="795" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:212  %p_Val2_23_8 = add i48 %p_Val2_22_8, %tmp_132_8

]]></Node>
<StgValue><ssdm name="p_Val2_23_8"/></StgValue>
</operation>

<operation id="796" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:224  %tmp_124 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="797" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:225  %tmp_127_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_124, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_9"/></StgValue>
</operation>

<operation id="798" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:226  %p_Val2_20_9 = add i48 %p_Val2_19_9, %tmp_127_9

]]></Node>
<StgValue><ssdm name="p_Val2_20_9"/></StgValue>
</operation>

<operation id="799" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:234  %tmp_125 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="800" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:235  %tmp_132_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_125, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_9"/></StgValue>
</operation>

<operation id="801" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:236  %p_Val2_23_9 = add i48 %p_Val2_22_9, %tmp_132_9

]]></Node>
<StgValue><ssdm name="p_Val2_23_9"/></StgValue>
</operation>

<operation id="802" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="48" op_0_bw="32">
<![CDATA[
:243  %OP1_V_10 = sext i32 %w_ih_V_load_10 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_10"/></StgValue>
</operation>

<operation id="803" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="48" op_0_bw="32">
<![CDATA[
:246  %OP2_V_10 = sext i32 %x_V_load_10 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_10"/></StgValue>
</operation>

<operation id="804" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:247  %p_Val2_19_s = mul i48 %OP2_V_10, %OP1_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_19_s"/></StgValue>
</operation>

<operation id="805" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:248  %tmp_126 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="806" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="48" op_0_bw="32">
<![CDATA[
:253  %OP1_V_1_s = sext i32 %w_hh_V_load_10 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_s"/></StgValue>
</operation>

<operation id="807" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="48" op_0_bw="32">
<![CDATA[
:256  %OP2_V_1_s = sext i32 %h0_V_load_10 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_s"/></StgValue>
</operation>

<operation id="808" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:257  %p_Val2_22_s = mul i48 %OP2_V_1_s, %OP1_V_1_s

]]></Node>
<StgValue><ssdm name="p_Val2_22_s"/></StgValue>
</operation>

<operation id="809" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:258  %tmp_127 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="810" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="48" op_0_bw="32">
<![CDATA[
:267  %OP1_V_11 = sext i32 %w_ih_V_load_11 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_11"/></StgValue>
</operation>

<operation id="811" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="48" op_0_bw="32">
<![CDATA[
:270  %OP2_V_11 = sext i32 %x_V_load_11 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_11"/></StgValue>
</operation>

<operation id="812" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:271  %p_Val2_19_10 = mul i48 %OP2_V_11, %OP1_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_19_10"/></StgValue>
</operation>

<operation id="813" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="48" op_0_bw="32">
<![CDATA[
:277  %OP1_V_1_10 = sext i32 %w_hh_V_load_11 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_10"/></StgValue>
</operation>

<operation id="814" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="48" op_0_bw="32">
<![CDATA[
:280  %OP2_V_1_10 = sext i32 %h0_V_load_11 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_10"/></StgValue>
</operation>

<operation id="815" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:281  %p_Val2_22_10 = mul i48 %OP2_V_1_10, %OP1_V_1_10

]]></Node>
<StgValue><ssdm name="p_Val2_22_10"/></StgValue>
</operation>

<operation id="816" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="14">
<![CDATA[
:290  %w_ih_V_load_12 = load i32* %w_ih_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_12"/></StgValue>
</operation>

<operation id="817" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="6">
<![CDATA[
:293  %x_V_load_12 = load i32* %x_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_12"/></StgValue>
</operation>

<operation id="818" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="14">
<![CDATA[
:300  %w_hh_V_load_12 = load i32* %w_hh_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_12"/></StgValue>
</operation>

<operation id="819" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="6">
<![CDATA[
:303  %h0_V_load_12 = load i32* %h0_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_12"/></StgValue>
</operation>

<operation id="820" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="14">
<![CDATA[
:314  %w_ih_V_load_13 = load i32* %w_ih_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_13"/></StgValue>
</operation>

<operation id="821" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="6">
<![CDATA[
:317  %x_V_load_13 = load i32* %x_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_13"/></StgValue>
</operation>

<operation id="822" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="14">
<![CDATA[
:324  %w_hh_V_load_13 = load i32* %w_hh_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_13"/></StgValue>
</operation>

<operation id="823" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="6">
<![CDATA[
:327  %h0_V_load_13 = load i32* %h0_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_13"/></StgValue>
</operation>

<operation id="824" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:333  %tmp_136_13 = or i14 %counter_s, 14

]]></Node>
<StgValue><ssdm name="tmp_136_13"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:334  %j_1_13 = or i6 %tmp_160, 14

]]></Node>
<StgValue><ssdm name="j_1_13"/></StgValue>
</operation>

<operation id="826" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="14">
<![CDATA[
:335  %tmp_124_13 = zext i14 %tmp_136_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_13"/></StgValue>
</operation>

<operation id="827" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="6">
<![CDATA[
:336  %tmp_125_13 = zext i6 %j_1_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_13"/></StgValue>
</operation>

<operation id="828" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337  %w_ih_V_addr_15 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_13

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_15"/></StgValue>
</operation>

<operation id="829" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="14">
<![CDATA[
:338  %w_ih_V_load_14 = load i32* %w_ih_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_14"/></StgValue>
</operation>

<operation id="830" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:340  %x_V_addr_15 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_13

]]></Node>
<StgValue><ssdm name="x_V_addr_15"/></StgValue>
</operation>

<operation id="831" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="6">
<![CDATA[
:341  %x_V_load_14 = load i32* %x_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_14"/></StgValue>
</operation>

<operation id="832" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347  %w_hh_V_addr_15 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_13

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_15"/></StgValue>
</operation>

<operation id="833" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="14">
<![CDATA[
:348  %w_hh_V_load_14 = load i32* %w_hh_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_14"/></StgValue>
</operation>

<operation id="834" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350  %h0_V_addr_15 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_13

]]></Node>
<StgValue><ssdm name="h0_V_addr_15"/></StgValue>
</operation>

<operation id="835" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="6">
<![CDATA[
:351  %h0_V_load_14 = load i32* %h0_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_14"/></StgValue>
</operation>

<operation id="836" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:357  %tmp_136_14 = or i14 %counter_s, 15

]]></Node>
<StgValue><ssdm name="tmp_136_14"/></StgValue>
</operation>

<operation id="837" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:358  %j_1_14 = or i6 %tmp_160, 15

]]></Node>
<StgValue><ssdm name="j_1_14"/></StgValue>
</operation>

<operation id="838" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="14">
<![CDATA[
:359  %tmp_124_14 = zext i14 %tmp_136_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_14"/></StgValue>
</operation>

<operation id="839" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="6">
<![CDATA[
:360  %tmp_125_14 = zext i6 %j_1_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_14"/></StgValue>
</operation>

<operation id="840" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361  %w_ih_V_addr_16 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_14

]]></Node>
<StgValue><ssdm name="w_ih_V_addr_16"/></StgValue>
</operation>

<operation id="841" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="14">
<![CDATA[
:362  %w_ih_V_load_15 = load i32* %w_ih_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_15"/></StgValue>
</operation>

<operation id="842" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:364  %x_V_addr_16 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_14

]]></Node>
<StgValue><ssdm name="x_V_addr_16"/></StgValue>
</operation>

<operation id="843" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="6">
<![CDATA[
:365  %x_V_load_15 = load i32* %x_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_15"/></StgValue>
</operation>

<operation id="844" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:372  %w_hh_V_addr_16 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_14

]]></Node>
<StgValue><ssdm name="w_hh_V_addr_16"/></StgValue>
</operation>

<operation id="845" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="14">
<![CDATA[
:373  %w_hh_V_load_15 = load i32* %w_hh_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_15"/></StgValue>
</operation>

<operation id="846" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:375  %h0_V_addr_16 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_14

]]></Node>
<StgValue><ssdm name="h0_V_addr_16"/></StgValue>
</operation>

<operation id="847" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="6">
<![CDATA[
:376  %h0_V_load_15 = load i32* %h0_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_15"/></StgValue>
</operation>

<operation id="848" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:383  %tmp_136_15 = add i14 16, %counter_s

]]></Node>
<StgValue><ssdm name="tmp_136_15"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="849" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:249  %tmp_127_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_126, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_s"/></StgValue>
</operation>

<operation id="850" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:250  %p_Val2_20_s = add i48 %p_Val2_19_s, %tmp_127_s

]]></Node>
<StgValue><ssdm name="p_Val2_20_s"/></StgValue>
</operation>

<operation id="851" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:259  %tmp_132_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_127, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_s"/></StgValue>
</operation>

<operation id="852" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:260  %p_Val2_23_s = add i48 %p_Val2_22_s, %tmp_132_s

]]></Node>
<StgValue><ssdm name="p_Val2_23_s"/></StgValue>
</operation>

<operation id="853" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:272  %tmp_128 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="854" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:273  %tmp_127_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_128, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_10"/></StgValue>
</operation>

<operation id="855" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:274  %p_Val2_20_10 = add i48 %p_Val2_19_10, %tmp_127_10

]]></Node>
<StgValue><ssdm name="p_Val2_20_10"/></StgValue>
</operation>

<operation id="856" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:282  %tmp_129 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="857" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:283  %tmp_132_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_129, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_10"/></StgValue>
</operation>

<operation id="858" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:284  %p_Val2_23_10 = add i48 %p_Val2_22_10, %tmp_132_10

]]></Node>
<StgValue><ssdm name="p_Val2_23_10"/></StgValue>
</operation>

<operation id="859" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="48" op_0_bw="32">
<![CDATA[
:291  %OP1_V_12 = sext i32 %w_ih_V_load_12 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_12"/></StgValue>
</operation>

<operation id="860" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="48" op_0_bw="32">
<![CDATA[
:294  %OP2_V_12 = sext i32 %x_V_load_12 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_12"/></StgValue>
</operation>

<operation id="861" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:295  %p_Val2_19_11 = mul i48 %OP2_V_12, %OP1_V_12

]]></Node>
<StgValue><ssdm name="p_Val2_19_11"/></StgValue>
</operation>

<operation id="862" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:296  %tmp_130 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="863" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="48" op_0_bw="32">
<![CDATA[
:301  %OP1_V_1_11 = sext i32 %w_hh_V_load_12 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_11"/></StgValue>
</operation>

<operation id="864" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="48" op_0_bw="32">
<![CDATA[
:304  %OP2_V_1_11 = sext i32 %h0_V_load_12 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_11"/></StgValue>
</operation>

<operation id="865" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:305  %p_Val2_22_11 = mul i48 %OP2_V_1_11, %OP1_V_1_11

]]></Node>
<StgValue><ssdm name="p_Val2_22_11"/></StgValue>
</operation>

<operation id="866" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:306  %tmp_131 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="867" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="48" op_0_bw="32">
<![CDATA[
:315  %OP1_V_13 = sext i32 %w_ih_V_load_13 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_13"/></StgValue>
</operation>

<operation id="868" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="48" op_0_bw="32">
<![CDATA[
:318  %OP2_V_13 = sext i32 %x_V_load_13 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_13"/></StgValue>
</operation>

<operation id="869" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:319  %p_Val2_19_12 = mul i48 %OP2_V_13, %OP1_V_13

]]></Node>
<StgValue><ssdm name="p_Val2_19_12"/></StgValue>
</operation>

<operation id="870" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="48" op_0_bw="32">
<![CDATA[
:325  %OP1_V_1_12 = sext i32 %w_hh_V_load_13 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_12"/></StgValue>
</operation>

<operation id="871" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="48" op_0_bw="32">
<![CDATA[
:328  %OP2_V_1_12 = sext i32 %h0_V_load_13 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_12"/></StgValue>
</operation>

<operation id="872" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:329  %p_Val2_22_12 = mul i48 %OP2_V_1_12, %OP1_V_1_12

]]></Node>
<StgValue><ssdm name="p_Val2_22_12"/></StgValue>
</operation>

<operation id="873" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="14">
<![CDATA[
:338  %w_ih_V_load_14 = load i32* %w_ih_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_14"/></StgValue>
</operation>

<operation id="874" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="6">
<![CDATA[
:341  %x_V_load_14 = load i32* %x_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_14"/></StgValue>
</operation>

<operation id="875" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="14">
<![CDATA[
:348  %w_hh_V_load_14 = load i32* %w_hh_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_14"/></StgValue>
</operation>

<operation id="876" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="6">
<![CDATA[
:351  %h0_V_load_14 = load i32* %h0_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_14"/></StgValue>
</operation>

<operation id="877" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="14">
<![CDATA[
:362  %w_ih_V_load_15 = load i32* %w_ih_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="w_ih_V_load_15"/></StgValue>
</operation>

<operation id="878" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="6">
<![CDATA[
:365  %x_V_load_15 = load i32* %x_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="x_V_load_15"/></StgValue>
</operation>

<operation id="879" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="14">
<![CDATA[
:373  %w_hh_V_load_15 = load i32* %w_hh_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="w_hh_V_load_15"/></StgValue>
</operation>

<operation id="880" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="6">
<![CDATA[
:376  %h0_V_load_15 = load i32* %h0_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="h0_V_load_15"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="881" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:297  %tmp_127_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_130, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_11"/></StgValue>
</operation>

<operation id="882" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:298  %p_Val2_20_11 = add i48 %p_Val2_19_11, %tmp_127_11

]]></Node>
<StgValue><ssdm name="p_Val2_20_11"/></StgValue>
</operation>

<operation id="883" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:307  %tmp_132_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_131, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_11"/></StgValue>
</operation>

<operation id="884" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:308  %p_Val2_23_11 = add i48 %p_Val2_22_11, %tmp_132_11

]]></Node>
<StgValue><ssdm name="p_Val2_23_11"/></StgValue>
</operation>

<operation id="885" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:320  %tmp_132 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="886" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:321  %tmp_127_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_132, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_12"/></StgValue>
</operation>

<operation id="887" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:322  %p_Val2_20_12 = add i48 %p_Val2_19_12, %tmp_127_12

]]></Node>
<StgValue><ssdm name="p_Val2_20_12"/></StgValue>
</operation>

<operation id="888" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:330  %tmp_133 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="889" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:331  %tmp_132_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_133, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_12"/></StgValue>
</operation>

<operation id="890" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:332  %p_Val2_23_12 = add i48 %p_Val2_22_12, %tmp_132_12

]]></Node>
<StgValue><ssdm name="p_Val2_23_12"/></StgValue>
</operation>

<operation id="891" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="48" op_0_bw="32">
<![CDATA[
:339  %OP1_V_14 = sext i32 %w_ih_V_load_14 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_14"/></StgValue>
</operation>

<operation id="892" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="48" op_0_bw="32">
<![CDATA[
:342  %OP2_V_14 = sext i32 %x_V_load_14 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_14"/></StgValue>
</operation>

<operation id="893" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:343  %p_Val2_19_13 = mul i48 %OP2_V_14, %OP1_V_14

]]></Node>
<StgValue><ssdm name="p_Val2_19_13"/></StgValue>
</operation>

<operation id="894" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:344  %tmp_134 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="895" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="48" op_0_bw="32">
<![CDATA[
:349  %OP1_V_1_13 = sext i32 %w_hh_V_load_14 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_13"/></StgValue>
</operation>

<operation id="896" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="48" op_0_bw="32">
<![CDATA[
:352  %OP2_V_1_13 = sext i32 %h0_V_load_14 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_13"/></StgValue>
</operation>

<operation id="897" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:353  %p_Val2_22_13 = mul i48 %OP2_V_1_13, %OP1_V_1_13

]]></Node>
<StgValue><ssdm name="p_Val2_22_13"/></StgValue>
</operation>

<operation id="898" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:354  %tmp_135 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="899" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="48" op_0_bw="32">
<![CDATA[
:363  %OP1_V_15 = sext i32 %w_ih_V_load_15 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_15"/></StgValue>
</operation>

<operation id="900" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="48" op_0_bw="32">
<![CDATA[
:366  %OP2_V_15 = sext i32 %x_V_load_15 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_15"/></StgValue>
</operation>

<operation id="901" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:367  %p_Val2_19_14 = mul i48 %OP2_V_15, %OP1_V_15

]]></Node>
<StgValue><ssdm name="p_Val2_19_14"/></StgValue>
</operation>

<operation id="902" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="48" op_0_bw="32">
<![CDATA[
:374  %OP1_V_1_14 = sext i32 %w_hh_V_load_15 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_14"/></StgValue>
</operation>

<operation id="903" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="48" op_0_bw="32">
<![CDATA[
:377  %OP2_V_1_14 = sext i32 %h0_V_load_15 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_14"/></StgValue>
</operation>

<operation id="904" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:378  %p_Val2_22_14 = mul i48 %OP2_V_1_14, %OP1_V_1_14

]]></Node>
<StgValue><ssdm name="p_Val2_22_14"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="905" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:345  %tmp_127_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_134, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_13"/></StgValue>
</operation>

<operation id="906" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:346  %p_Val2_20_13 = add i48 %p_Val2_19_13, %tmp_127_13

]]></Node>
<StgValue><ssdm name="p_Val2_20_13"/></StgValue>
</operation>

<operation id="907" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:355  %tmp_132_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_135, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_13"/></StgValue>
</operation>

<operation id="908" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:356  %p_Val2_23_13 = add i48 %p_Val2_22_13, %tmp_132_13

]]></Node>
<StgValue><ssdm name="p_Val2_23_13"/></StgValue>
</operation>

<operation id="909" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:368  %tmp_136 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="910" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:369  %tmp_127_14 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_136, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_127_14"/></StgValue>
</operation>

<operation id="911" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:370  %p_Val2_20_14 = add i48 %p_Val2_19_14, %tmp_127_14

]]></Node>
<StgValue><ssdm name="p_Val2_20_14"/></StgValue>
</operation>

<operation id="912" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:371  %tmp_130_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_130_s"/></StgValue>
</operation>

<operation id="913" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:379  %tmp_137 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="914" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:380  %tmp_132_14 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_137, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_132_14"/></StgValue>
</operation>

<operation id="915" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:381  %p_Val2_23_14 = add i48 %p_Val2_22_14, %tmp_132_14

]]></Node>
<StgValue><ssdm name="p_Val2_23_14"/></StgValue>
</operation>

<operation id="916" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:382  %tmp_135_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_135_s"/></StgValue>
</operation>

<operation id="917" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
:385  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="918" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="8">
<![CDATA[
:1  %p_Val2_19 = load i32* %b_ih_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="919" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="8">
<![CDATA[
:8  %p_Val2_20 = load i32* %b_hh_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="920" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_Val2_s = add i32 %p_Val2_19, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="921" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out1_V_addr_1 = getelementptr [384 x i32]* %out1_V, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="out1_V_addr_1"/></StgValue>
</operation>

<operation id="922" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4  store i32 %p_Val2_s, i32* %out1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_102 = add i9 %i_6_cast, 192

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="924" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_103 = zext i9 %tmp_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="925" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %p_Val2_7 = add i32 %p_Val2_20, %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="926" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %out1_V_addr_2 = getelementptr [384 x i32]* %out1_V, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="out1_V_addr_2"/></StgValue>
</operation>

<operation id="927" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:11  store i32 %p_Val2_7, i32* %out1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader241

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="929" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %i_7 = phi i9 [ %i_14, %_ifconv149 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="930" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %exitcond = icmp eq i9 %i_7, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="931" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="932" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %i_14 = add i9 %i_7, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="933" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %5, label %_ifconv149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="9">
<![CDATA[
_ifconv149:2  %tmp_94 = zext i9 %i_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="935" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv149:3  %out1_V_addr = getelementptr [384 x i32]* %out1_V, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="out1_V_addr"/></StgValue>
</operation>

<operation id="936" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="9">
<![CDATA[
_ifconv149:4  %p_Val2_10 = load i32* %out1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="937" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv149:24  %last_addr = getelementptr inbounds [384 x i1]* @last, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="last_addr"/></StgValue>
</operation>

<operation id="938" st_id="46" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="9">
<![CDATA[
_ifconv149:25  %last_load = load i1* %last_addr, align 1

]]></Node>
<StgValue><ssdm name="last_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="939" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="9">
<![CDATA[
_ifconv149:4  %p_Val2_10 = load i32* %out1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="940" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv149:6  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_10, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="941" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv149:7  %tmp_96 = sub nsw i32 0, %p_Val2_10

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="942" st_id="47" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="9">
<![CDATA[
_ifconv149:25  %last_load = load i1* %last_addr, align 1

]]></Node>
<StgValue><ssdm name="last_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="943" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv149:5  %tmp_95 = icmp eq i32 %p_Val2_10, 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="944" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv149:8  %p_Val2_s_35 = select i1 %is_neg, i32 %tmp_96, i32 %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_s_35"/></StgValue>
</operation>

<operation id="945" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv149:9  %p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_s_35, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="946" st_id="48" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv149:10  %num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="947" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv149:11  %tmp32_V_1 = shl i32 %p_Val2_s_35, %num_zeros

]]></Node>
<StgValue><ssdm name="tmp32_V_1"/></StgValue>
</operation>

<operation id="948" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="32">
<![CDATA[
_ifconv149:16  %tmp_159 = trunc i32 %num_zeros to i8

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="949" st_id="49" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32">
<![CDATA[
_ifconv149:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="950" st_id="50" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32">
<![CDATA[
_ifconv149:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="951" st_id="51" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32">
<![CDATA[
_ifconv149:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="952" st_id="52" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32">
<![CDATA[
_ifconv149:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="953" st_id="53" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32">
<![CDATA[
_ifconv149:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="954" st_id="54" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32">
<![CDATA[
_ifconv149:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="955" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32">
<![CDATA[
_ifconv149:13  %tmp32_V = bitcast float %f_1 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="956" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv149:14  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="957" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv149:15  %tmp_97 = icmp ne i8 %p_Result_4, -98

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="958" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv149:17  %tmp_98 = sub i8 -114, %tmp_159

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="959" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="1">
<![CDATA[
_ifconv149:18  %tmp_99 = zext i1 %tmp_97 to i8

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="960" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv149:19  %p_Repl2_1_trunc = add i8 %tmp_98, %tmp_99

]]></Node>
<StgValue><ssdm name="p_Repl2_1_trunc"/></StgValue>
</operation>

<operation id="961" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv149:20  %tmp_100 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_1_trunc)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="962" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv149:21  %p_Result_8 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_100, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="963" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32">
<![CDATA[
_ifconv149:22  %f = bitcast i32 %p_Result_8 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="964" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv149:23  %p_03_i = select i1 %tmp_95, float 0.000000e+00, float %f

]]></Node>
<StgValue><ssdm name="p_03_i"/></StgValue>
</operation>

<operation id="965" st_id="55" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
_ifconv149:26  call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %last_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="966" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv149:0  %tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="967" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv149:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="56" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
_ifconv149:26  call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %last_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv149:27  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_92)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="970" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
_ifconv149:28  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="971" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
