<profile>

<section name = "Vitis HLS Report for 'conv3_Pipeline_IN_K_L'" level="0">
<item name = "Date">Thu Nov  2 17:54:24 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">808, 808, 8.080 us, 8.080 us, 808, 808, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- IN_K_L">806, 806, 7, 1, 1, 800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 171, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 150, 117, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 108, -</column>
<column name="Register">-, -, 348, 128, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_3ns_5ns_7_1_1_U1883">mul_3ns_5ns_7_1_1, 0, 0, 0, 17, 0</column>
<column name="mul_3ns_5ns_7_1_1_U1885">mul_3ns_5ns_7_1_1, 0, 0, 0, 17, 0</column>
<column name="mul_3ns_5ns_7_1_1_U1886">mul_3ns_5ns_7_1_1, 0, 0, 0, 17, 0</column>
<column name="urem_3ns_3ns_2_7_1_U1881">urem_3ns_3ns_2_7_1, 0, 0, 50, 22, 0</column>
<column name="urem_3ns_3ns_2_7_1_U1882">urem_3ns_3ns_2_7_1, 0, 0, 50, 22, 0</column>
<column name="urem_3ns_3ns_2_7_1_U1884">urem_3ns_3ns_2_7_1, 0, 0, 50, 22, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln118_1_fu_255_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln118_fu_418_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln119_1_fu_362_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln119_fu_296_p2">+, 0, 0, 10, 3, 1</column>
<column name="empty_70_fu_474_p2">+, 0, 0, 13, 6, 6</column>
<column name="empty_71_fu_491_p2">+, 0, 0, 14, 7, 7</column>
<column name="empty_fu_356_p2">+, 0, 0, 10, 3, 1</column>
<column name="and_ln118_fu_290_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="exitcond3610292_fu_284_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="icmp_ln118_fu_249_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="icmp_ln119_fu_264_p2">icmp, 0, 0, 13, 6, 5</column>
<column name="or_ln119_fu_302_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln118_1_fu_424_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln118_2_fu_437_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln118_3_fu_512_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln118_fu_270_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln119_1_fu_463_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln119_2_fu_523_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln119_3_fu_322_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln119_4_fu_368_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln119_fu_308_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln118_fu_278_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten18_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_loop_index_i21_load">9, 2, 3, 6</column>
<column name="bin_fu_108">9, 2, 6, 12</column>
<column name="indvar_flatten18_fu_112">9, 2, 10, 20</column>
<column name="indvar_flatten_fu_104">9, 2, 6, 12</column>
<column name="k_fu_100">9, 2, 3, 6</column>
<column name="loop_index_i21_fu_96">9, 2, 3, 6</column>
<column name="w3_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln119_reg_615">3, 0, 3, 0</column>
<column name="and_ln118_reg_609">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="bin_fu_108">6, 0, 6, 0</column>
<column name="empty_71_reg_631">7, 0, 7, 0</column>
<column name="icmp_ln118_reg_598">1, 0, 1, 0</column>
<column name="icmp_ln119_reg_602">1, 0, 1, 0</column>
<column name="indvar_flatten18_fu_112">10, 0, 10, 0</column>
<column name="indvar_flatten_fu_104">6, 0, 6, 0</column>
<column name="k_1_reg_592">3, 0, 3, 0</column>
<column name="k_fu_100">3, 0, 3, 0</column>
<column name="loop_index_i21_fu_96">3, 0, 3, 0</column>
<column name="tmp_reg_626">2, 0, 2, 0</column>
<column name="w3_addr_read_reg_636">32, 0, 32, 0</column>
<column name="and_ln118_reg_609">64, 32, 1, 0</column>
<column name="empty_71_reg_631">64, 32, 7, 0</column>
<column name="icmp_ln118_reg_598">64, 32, 1, 0</column>
<column name="icmp_ln119_reg_602">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv3_Pipeline_IN_K_L, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv3_Pipeline_IN_K_L, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv3_Pipeline_IN_K_L, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv3_Pipeline_IN_K_L, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv3_Pipeline_IN_K_L, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv3_Pipeline_IN_K_L, return value</column>
<column name="m_axi_w3_AWVALID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWREADY">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWADDR">out, 64, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWLEN">out, 32, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWSIZE">out, 3, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWBURST">out, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWLOCK">out, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWCACHE">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWPROT">out, 3, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWQOS">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWREGION">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWUSER">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WVALID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WREADY">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WDATA">out, 32, m_axi, w3, pointer</column>
<column name="m_axi_w3_WSTRB">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_WLAST">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WUSER">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARVALID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARREADY">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARADDR">out, 64, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARLEN">out, 32, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARSIZE">out, 3, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARBURST">out, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARLOCK">out, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARCACHE">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARPROT">out, 3, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARQOS">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARREGION">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARUSER">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RVALID">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RREADY">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RDATA">in, 32, m_axi, w3, pointer</column>
<column name="m_axi_w3_RLAST">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RID">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RFIFONUM">in, 13, m_axi, w3, pointer</column>
<column name="m_axi_w3_RUSER">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RRESP">in, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_BVALID">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_BREADY">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_BRESP">in, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_BID">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_BUSER">in, 1, m_axi, w3, pointer</column>
<column name="sext_ln118">in, 62, ap_none, sext_ln118, scalar</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0">out, 7, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_d0">out, 32, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0">out, 7, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_d0">out, 32, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0">out, 7, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_d0">out, 32, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0">out, 7, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_d0">out, 32, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0">out, 7, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_d0">out, 32, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0">out, 7, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0">out, 1, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, array</column>
<column name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_d0">out, 32, ap_memory, p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, array</column>
</table>
</item>
</section>
</profile>
