# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:59:31 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity uut_alu
# -- Compiling architecture rtl of uut_alu
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd(103): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd(110): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 09:59:32 on Oct 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
vsim work.uut_alu
# vsim work.uut_alu 
# Start time: 09:59:44 on Oct 22,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.uut_alu(rtl)#1
add wave -position insertpoint sim:/uut_alu/*
force -freeze sim:/uut_alu/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_alu/uut_alu_en 1 0
force -freeze sim:/uut_alu/uut_alu_clr 0 0
force -freeze sim:/uut_alu/uut_alu_out 0 0
force -freeze sim:/uut_alu/function7 0 0
force -freeze sim:/uut_alu/alu_en 1 0
force -freeze sim:/uut_alu/compare_en 0 0
force -freeze sim:/uut_alu/add 0 0
force -freeze sim:/uut_alu/jump 0 0
force -freeze sim:/uut_alu/mem_en_in 1 0
force -freeze sim:/uut_alu/wb_en_in 1 0
force -freeze sim:/uut_alu/operand_selector 2'h0 0
force -freeze sim:/uut_alu/wb_selector_in 2'h0 0
force -freeze sim:/uut_alu/function3_in 3'h101 0
force -freeze sim:/uut_alu/rd_address_in 5'h10 0
force -freeze sim:/uut_alu/immediate 32'h12345678 0
force -freeze sim:/uut_alu/pc 32'h01234567 0
force -freeze sim:/uut_alu/rs1 32'h00123456 0
force -freeze sim:/uut_alu/rs2_in 32'h00012345 0
force -freeze sim:/uut_alu/pc4_in 32'00001234 0
# Invalid radix for based number: 0.
# ** UI-Msg: (vsim-4011) Invalid force value: 32'00001234 0.
# 
force -freeze sim:/uut_alu/pc4_in 32'h00001234 0
run
run
force -freeze sim:/uut_alu/uut_alu_out 1 0
run
quit -sim
# End time: 10:24:13 on Oct 22,2022, Elapsed time: 0:24:29
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:24:19 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# End time: 10:24:19 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:24:23 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(155): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(157): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(179): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(181): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 10:24:23 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:24:28 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_mem
# -- Compiling architecture rtl of uut_mem
# End time: 10:24:28 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uut_mem
# vsim work.uut_mem 
# Start time: 10:24:39 on Oct 22,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_mem(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_mem/*
force -freeze sim:/uut_mem/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_mem/uut_mem_en 1 0
force -freeze sim:/uut_mem/uut_mem_clr 0 0
force -freeze sim:/uut_mem/uut_mem_out 0 0
force -freeze sim:/uut_mem/mem_en 1 0
force -freeze sim:/uut_mem/wb_en_in 1 0
force -freeze sim:/uut_mem/start 1 0
force -freeze sim:/uut_mem/wb_selector_in 2'h0 0
force -freeze sim:/uut_mem/function3 3'h1 0
force -freeze sim:/uut_mem/rd_address_in 5'h05 0
force -freeze sim:/uut_mem/alu_output_in 32'h12345678 0
force -freeze sim:/uut_mem/rs2_in 32'h12345678 0
force -freeze sim:/uut_mem/pc4_in 32'h01234567 0
force -freeze sim:/uut_mem/alu_output_in 32'h00000000 0
force -freeze sim:/uut_mem/wb_en_in 0 0
run
run
run
run
run
force -freeze sim:/uut_mem/uut_mem_out 1 0
force -freeze sim:/uut_mem/mem_en 0 0
run
run
force -freeze sim:/uut_mem/uut_mem_out 0 0
force -freeze sim:/uut_mem/mem_en 1 0
force -freeze sim:/uut_mem/wb_en_in 1 0
run
run
run
run
run
run
run
force -freeze sim:/uut_mem/uut_mem_out 1 0
force -freeze sim:/uut_mem/mem_en 0 0
run
run
quit -sim
# End time: 10:52:51 on Oct 22,2022, Elapsed time: 0:28:12
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:52:57 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# End time: 10:52:57 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:00 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 10:53:01 on Oct 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:04 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(155): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(157): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(179): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(181): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 10:53:05 on Oct 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:06 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 10:53:06 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:10 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 10:53:10 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:12 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_mem
# -- Compiling architecture rtl of uut_mem
# End time: 10:53:12 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 10:53:22 on Oct 22,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
force -freeze sim:/uut_fetch/new_pc_in 32'12345678 0
# Invalid radix for based number: 1.
# ** UI-Msg: (vsim-4011) Invalid force value: 32'12345678 0.
# 
force -freeze sim:/uut_fetch/new_pc_in 32'h12345678 0
force -freeze sim:/uut_fetch/fetch_en 0 0
run
force -freeze sim:/uut_fetch/fetch_en 1 0
run
run
run
restart
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
force -freeze sim:/uut_fetch/new_pc_in 32'h12345678 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/uut_fetch/uut_fetch_out 1 0
force -freeze sim:/uut_fetch/fetch_en 0 0
run
run
quit -sim
# End time: 11:00:03 on Oct 22,2022, Elapsed time: 0:06:41
# Errors: 0, Warnings: 0
vsim work.uut_mem
# vsim work.uut_mem 
# Start time: 11:00:19 on Oct 22,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_mem(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_mem/*
force -freeze sim:/uut_mem/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_mem/uut_mem_en 1 0
force -freeze sim:/uut_mem/uut_mem_clr 0 0
force -freeze sim:/uut_mem/uut_mem_out 0 0
force -freeze sim:/uut_mem/mem_en 1 0
force -freeze sim:/uut_mem/wb_en_in 0 0
force -freeze sim:/uut_mem/start 1 0
force -freeze sim:/uut_mem/wb_selector_in 2'h0 0
force -freeze sim:/uut_mem/function3 3'h2 0
force -freeze sim:/uut_mem/rd_address_in 5'h10 0
force -freeze sim:/uut_mem/alu_output_in 32'h12345678 0
force -freeze sim:/uut_mem/rs2_in 32'h00000000 0
force -freeze sim:/uut_mem/pc4_in 32'h01234567 0
force -freeze sim:/uut_mem/wb_en_in 1 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/uut_mem/uut_mem_out 1 0
run
run
quit -sim
# End time: 12:19:33 on Oct 22,2022, Elapsed time: 1:19:14
# Errors: 0, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 12:19:40 on Oct 22,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
force -freeze sim:/uut_fetch/new_pc_in 32'h00000008 0
run
force -freeze sim:/uut_fetch/pc_selector 1 0
run
run
run
run
run
run
run
quit -sim
# End time: 12:35:38 on Oct 22,2022, Elapsed time: 0:15:58
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:35:41 on Oct 22,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(57): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 12:35:41 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vsim work.uut_decode
# vsim work.uut_decode 
# Start time: 12:35:53 on Oct 22,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.uut_decode(rtl)#1
add wave -position insertpoint sim:/uut_decode/*
force -freeze sim:/uut_decode/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_decode/instruction 32'h00628533 0
force -freeze sim:/uut_decode/rd_address_mem 5'h05 0
force -freeze sim:/uut_decode/rd_address_alu 5'h08 0
force -freeze sim:/uut_decode/uut_decode_en 1 0
force -freeze sim:/uut_decode/uut_decode_clr 0 0
force -freeze sim:/uut_decode/uut_decode_out 0 0
run
