Analysis & Synthesis report for arqRISC
Sun May 09 03:45:31 2021
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun May 09 03:45:31 2021        ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; arqRISC                                  ;
; Top-level Entity Name              ; arqRISC                                  ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; arqRISC            ; arqRISC            ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sun May 09 03:45:29 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off arqRISC -c arqRISC
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file arqrisc.vhd
    Info (12022): Found design unit 1: arqRISC-Practica2
    Info (12023): Found entity 1: arqRISC
Info (12021): Found 2 design units, including 0 entities, in source file comandos_lcd_revd.vhd
    Info (12022): Found design unit 1: COMANDOS_LCD_REVD
    Info (12022): Found design unit 2: COMANDOS_LCD_REVD-body
Info (12021): Found 2 design units, including 1 entities, in source file lib_lcd_intesc_revd.vhd
    Info (12022): Found design unit 1: LIB_LCD_INTESC_REVD-Behavioral
    Info (12023): Found entity 1: LIB_LCD_INTESC_REVD
Info (12021): Found 2 design units, including 1 entities, in source file caracteres_especiales_revd.vhd
    Info (12022): Found design unit 1: CARACTERES_ESPECIALES_REVD-Behavioral
    Info (12023): Found entity 1: CARACTERES_ESPECIALES_REVD
Info (12021): Found 2 design units, including 1 entities, in source file procesador_lcd_revd.vhd
    Info (12022): Found design unit 1: PROCESADOR_LCD_REVD-Behavioral
    Info (12023): Found entity 1: PROCESADOR_LCD_REVD
Info (12021): Found 2 design units, including 0 entities, in source file lv_to_7seg.vhd
    Info (12022): Found design unit 1: LV_TO_7SEG
    Info (12022): Found design unit 2: LV_TO_7SEG-body
Info (12021): Found 2 design units, including 0 entities, in source file lv_to_hex_char.vhd
    Info (12022): Found design unit 1: LV_TO_HEX_CHAR
    Info (12022): Found design unit 2: LV_TO_HEX_CHAR-body
Info (12021): Found 2 design units, including 0 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU
    Info (12022): Found design unit 2: ALU-body
Error (10309): VHDL Interface Declaration error in LIB_LCD_INTESC_REVD.vhd(282): interface object "RS" of mode out cannot be read. Change object mode to buffer. File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 282
Error (10577): VHDL error at LIB_LCD_INTESC_REVD.vhd(282): actual port "RS" of mode "out" cannot be associated with formal port "ex" of mode "in" File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 282
Error (10600): VHDL error at LIB_LCD_INTESC_REVD.vhd(282): can't read value of interface object "RS" of mode OUT File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 282
Error (10309): VHDL Interface Declaration error in LIB_LCD_INTESC_REVD.vhd(283): interface object "RW" of mode out cannot be read. Change object mode to buffer. File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10577): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): actual port "RW" of mode "out" cannot be associated with formal port "clr" of mode "in" File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10600): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): can't read value of interface object "RW" of mode OUT File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10476): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): type of identifier "BLCD" does not agree with its usage as "std_logic" type File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10558): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port "RW" of mode "out" with an expression File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10476): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): type of identifier "DATA_LCD" does not agree with its usage as "std_logic" type File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10558): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port "ENA" of mode "out" with an expression File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10476): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): type of identifier "DIR_MEM" does not agree with its usage as "std_logic_vector" type File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10558): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port "BD_LCD" of mode "out" with an expression File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10476): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): type of identifier "clk" does not agree with its usage as "std_logic_vector" type File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10558): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port "DATA" of mode "out" with an expression File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10482): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): object "clr" is used but not declared File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10558): VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port "DIR_MEM" of mode "out" with an expression File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 283
Error (10589): VHDL Port Map Aspect error at LIB_LCD_INTESC_REVD.vhd(278): too many actuals for block "PROCESADOR_LCD_REVD" with only 18 formals File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 278
Error (10784): HDL error at LIB_LCD_INTESC_REVD.vhd(213): see declaration for object "PROCESADOR_LCD_REVD" File: Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd Line: 213
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 18 errors, 0 warnings
    Error: Peak virtual memory: 0 megabytes
    Error: Processing ended: Sun May 09 03:45:31 2021
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


