;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SUB 1, <-1
	JMN <-127, 100
	SUB -7, <-120
	SUB 210, 0
	SUB 1, <-1
	JMN <92, #100
	SUB #-129, 503
	JMN <92, #100
	SUB 0, @0
	SUB #72, @200
	JMN <-127, 100
	SUB 100, @-152
	DJN -9, @-110
	DJN -9, @-110
	SLT 121, 0
	SUB 10, -10
	ADD #-970, -600
	ADD #-970, -600
	SUB 210, 0
	JMN 12, <10
	JMZ 177, 60
	JMZ 177, 60
	JMN <92, #200
	SUB 100, @-100
	SUB #712, @-200
	SUB #70, 530
	MOV @121, 106
	SUB #-970, -600
	CMP 210, 0
	SUB #70, 530
	SUB @7, 522
	SLT 121, 0
	SUB 12, @10
	SUB <0, @2
	SUB 12, @10
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB 1, <-1
	CMP -0, 4
	SLT -1, 0
	CMP -207, <-120
	SUB 0, @0
	CMP -207, <-120
	SUB @7, 522
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
