// Seed: 204726052
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    output wor id_3,
    input wand id_4,
    output supply0 id_5,
    output uwire id_6,
    input wire id_7,
    input tri1 id_8,
    input wire id_9
    , id_16,
    output tri id_10,
    input wor id_11,
    input supply0 id_12,
    output wand id_13,
    input tri id_14
);
  logic id_17;
endmodule
module module_1 #(
    parameter id_12 = 32'd2
) (
    output wire id_0,
    input supply1 id_1#(
        .id_15(-1),
        .id_16(1),
        .id_17(""),
        .id_18(-1'h0)
    )
    , id_19,
    input supply0 id_2,
    input tri0 id_3
    , id_20,
    output wire id_4,
    input tri id_5,
    input wire id_6,
    output wand id_7,
    input supply0 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri0 _id_12,
    input wand id_13
);
  assign id_20[id_12] = -1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_7,
      id_9,
      id_1,
      id_7,
      id_4,
      id_11,
      id_2,
      id_3,
      id_9,
      id_2,
      id_2,
      id_7,
      id_11
  );
  assign modCall_1.id_4 = 0;
endmodule
