<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonInstrInfo.h source code [llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::HexagonInstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonInstrInfo.h.html'>HexagonInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonInstrInfo.h - Hexagon Instruction Information -----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Hexagon implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONINSTRINFO_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONINSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONINSTRINFO_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONINSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/HexagonBaseInfo.h.html">"MCTargetDesc/HexagonBaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="27">27</th><td><u>#include <span class='error' title="&apos;HexagonGenInstrInfo.inc&apos; file not found">"HexagonGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" id="llvm::HexagonSubtarget">HexagonSubtarget</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo" id="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>class</b> <dfn class="type def" id="llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</dfn> : <b>public</b> HexagonGenInstrInfo {</td></tr>
<tr><th id="39">39</th><td>  <em>const</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a> &amp;<dfn class="decl" id="llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <b>enum</b> <dfn class="type def" id="llvm::HexagonInstrInfo::BundleAttribute" title='llvm::HexagonInstrInfo::BundleAttribute' data-ref="llvm::HexagonInstrInfo::BundleAttribute">BundleAttribute</dfn> {</td></tr>
<tr><th id="42">42</th><td>    <dfn class="enum" id="llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask" title='llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask' data-ref="llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask">memShufDisabledMask</dfn> = <var>0x4</var></td></tr>
<tr><th id="43">43</th><td>  };</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16HexagonInstrInfo6anchorEv" title='llvm::HexagonInstrInfo::anchor' data-ref="_ZN4llvm16HexagonInstrInfo6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>public</b>:</td></tr>
<tr><th id="48">48</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm16HexagonInstrInfoC1ERNS_16HexagonSubtargetE" title='llvm::HexagonInstrInfo::HexagonInstrInfo' data-ref="_ZN4llvm16HexagonInstrInfoC1ERNS_16HexagonSubtargetE">HexagonInstrInfo</dfn>(<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a> &amp;<dfn class="local col2 decl" id="602ST" title='ST' data-type='llvm::HexagonSubtarget &amp;' data-ref="602ST">ST</dfn>);</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i class="doc">/// TargetInstrInfo overrides.</i></td></tr>
<tr><th id="51">51</th><td><i class="doc"></i></td></tr>
<tr><th id="52">52</th><td><i class="doc">  /// If the specified machine instruction is a direct</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">  /// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">  /// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">  /// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">  /// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="57">57</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="603MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="603MI">MI</dfn>,</td></tr>
<tr><th id="58">58</th><td>                               <em>int</em> &amp;<dfn class="local col4 decl" id="604FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="604FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i class="doc">/// If the specified machine instruction is a direct</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">  /// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">  /// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">  /// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="65">65</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="605MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="605MI">MI</dfn>,</td></tr>
<tr><th id="66">66</th><td>                              <em>int</em> &amp;<dfn class="local col6 decl" id="606FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="606FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <i class="doc">/// Check if the instruction or the bundle of instructions has</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">  /// load from stack slots. Return the frameindex and machine memory operand</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  /// if true.</i></td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::HexagonInstrInfo::hasLoadFromStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasLoadFromStackSlot</dfn>(</td></tr>
<tr><th id="72">72</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="607MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="607MI">MI</dfn>,</td></tr>
<tr><th id="73">73</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; &amp;<dfn class="local col8 decl" id="608Accesses" title='Accesses' data-type='SmallVectorImpl&lt;const llvm::MachineMemOperand *&gt; &amp;' data-ref="608Accesses">Accesses</dfn>) <em>const</em> override;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i class="doc">/// Check if the instruction or the bundle of instructions has</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  /// store to stack slots. Return the frameindex and machine memory operand</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  /// if true.</i></td></tr>
<tr><th id="78">78</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::HexagonInstrInfo::hasStoreToStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasStoreToStackSlot</dfn>(</td></tr>
<tr><th id="79">79</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="609MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="609MI">MI</dfn>,</td></tr>
<tr><th id="80">80</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; &amp;<dfn class="local col0 decl" id="610Accesses" title='Accesses' data-type='SmallVectorImpl&lt;const llvm::MachineMemOperand *&gt; &amp;' data-ref="610Accesses">Accesses</dfn>) <em>const</em> override;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// Analyze the branching code at the end of MBB, returning</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// true if it cannot be understood (e.g. it's a switch dispatch or isn't</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// implemented for a target).  Upon success, this returns false and returns</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// with the following information in various cases:</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">  /// 1. If this block ends with no branches (it just falls through to its succ)</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">  ///    just return false, leaving TBB/FBB null.</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  /// 2. If this block ends with only an unconditional branch, it sets TBB to be</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  ///    the destination block.</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  /// 3. If this block ends with a conditional branch and it falls through to a</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">  ///    successor block, it sets TBB to be the branch destination block and a</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  ///    list of operands that evaluate the condition. These operands can be</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">  ///    passed to other TargetInstrInfo methods to create new branches.</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// 4. If this block ends with a conditional branch followed by an</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  ///    unconditional branch, it returns the 'true' destination in TBB, the</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  ///    'false' destination in FBB, and a list of operands that evaluate the</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  ///    condition.  These operands can be passed to other TargetInstrInfo</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  ///    methods to create new branches.</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  /// Note that removeBranch and insertBranch must be implemented to support</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// cases where this method returns success.</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// If AllowModify is true, then this routine is allowed to modify the basic</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  /// block (e.g. delete instructions after the unconditional branch).</i></td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="611MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="611MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="612TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="612TBB">TBB</dfn>,</td></tr>
<tr><th id="107">107</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="613FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="613FBB">FBB</dfn>,</td></tr>
<tr><th id="108">108</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="614Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="614Cond">Cond</dfn>,</td></tr>
<tr><th id="109">109</th><td>                     <em>bool</em> <dfn class="local col5 decl" id="615AllowModify" title='AllowModify' data-type='bool' data-ref="615AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i class="doc">/// Remove the branching code at the end of the specific MBB.</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  /// This is only invoked in cases where AnalyzeBranch returns success. It</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">  /// returns the number of instructions that were removed.</i></td></tr>
<tr><th id="114">114</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::HexagonInstrInfo::removeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="616MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="616MBB">MBB</dfn>,</td></tr>
<tr><th id="115">115</th><td>                        <em>int</em> *<dfn class="local col7 decl" id="617BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="617BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i class="doc">/// Insert branch code into the end of the specified MachineBasicBlock.</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">  /// The operands to this method are the same as those</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  /// returned by AnalyzeBranch.  This is only invoked in cases where</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  /// AnalyzeBranch returns success. It returns the number of instructions</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">  /// inserted.</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  /// It is also invoked by tail merging to add unconditional branches in</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  /// cases where AnalyzeBranch doesn't apply because there was no original</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  /// branch to analyze.  At least this much must be implemented, else tail</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// merging needs to be disabled.</i></td></tr>
<tr><th id="127">127</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::HexagonInstrInfo::insertBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="618MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="618MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="619TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="619TBB">TBB</dfn>,</td></tr>
<tr><th id="128">128</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="620FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="620FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="621Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="621Cond">Cond</dfn>,</td></tr>
<tr><th id="129">129</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="622DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="622DL">DL</dfn>,</td></tr>
<tr><th id="130">130</th><td>                        <em>int</em> *<dfn class="local col3 decl" id="623BytesAdded" title='BytesAdded' data-type='int *' data-ref="623BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i class="doc">/// Analyze the loop code, return true if it cannot be understood. Upon</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">  /// success, this function returns false and returns information about the</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  /// induction variable and compare instruction used at the end.</i></td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_" title='llvm::HexagonInstrInfo::analyzeLoop' data-ref="_ZNK4llvm16HexagonInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_">analyzeLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col4 decl" id="624L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="624L">L</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col5 decl" id="625IndVarInst" title='IndVarInst' data-type='llvm::MachineInstr *&amp;' data-ref="625IndVarInst">IndVarInst</dfn>,</td></tr>
<tr><th id="136">136</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col6 decl" id="626CmpInst" title='CmpInst' data-type='llvm::MachineInstr *&amp;' data-ref="626CmpInst">CmpInst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i class="doc">/// Generate code to reduce the loop iteration by one and check if the loop</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  /// is finished.  Return the value/register of the new loop count.  We need</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">  /// this function when peeling off one or more iterations of a loop. This</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">  /// function assumes the nth iteration is peeled first.</i></td></tr>
<tr><th id="142">142</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj" title='llvm::HexagonInstrInfo::reduceLoopCount' data-ref="_ZNK4llvm16HexagonInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj">reduceLoopCount</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="627MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="627MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="628PreHeader" title='PreHeader' data-type='llvm::MachineBasicBlock &amp;' data-ref="628PreHeader">PreHeader</dfn>,</td></tr>
<tr><th id="143">143</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="629IndVar" title='IndVar' data-type='llvm::MachineInstr *' data-ref="629IndVar">IndVar</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="630Cmp" title='Cmp' data-type='llvm::MachineInstr &amp;' data-ref="630Cmp">Cmp</dfn>,</td></tr>
<tr><th id="144">144</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="631Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="631Cond">Cond</dfn>,</td></tr>
<tr><th id="145">145</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="632PrevInsts" title='PrevInsts' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="632PrevInsts">PrevInsts</dfn>,</td></tr>
<tr><th id="146">146</th><td>                           <em>unsigned</em> <dfn class="local col3 decl" id="633Iter" title='Iter' data-type='unsigned int' data-ref="633Iter">Iter</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="634MaxIter" title='MaxIter' data-type='unsigned int' data-ref="634MaxIter">MaxIter</dfn>) <em>const</em> override;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i class="doc">/// Return true if it's profitable to predicate</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">  /// instructions with accumulated instruction latency of "NumCycles"</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">  /// of the specified basic block, where the probability of the instructions</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">  /// being executed is given by Probability, and Confidence is a measure</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">  /// of our confidence that it will be properly predicted.</i></td></tr>
<tr><th id="153">153</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::HexagonInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16HexagonInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="635MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="635MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="636NumCycles" title='NumCycles' data-type='unsigned int' data-ref="636NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="154">154</th><td>                           <em>unsigned</em> <dfn class="local col7 decl" id="637ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="637ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="155">155</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col8 decl" id="638Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="638Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i class="doc">/// Second variant of isProfitableToIfCvt. This one</i></td></tr>
<tr><th id="158">158</th><td><i class="doc">  /// checks for the case where two basic blocks from true and false path</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  /// of a if-then-else (diamond) are predicated on mutally exclusive</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  /// predicates, where the probability of the true path being taken is given</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">  /// by Probability, and Confidence is a measure of our confidence that it</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">  /// will be properly predicted.</i></td></tr>
<tr><th id="163">163</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::HexagonInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16HexagonInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="639TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="639TMBB">TMBB</dfn>,</td></tr>
<tr><th id="164">164</th><td>                           <em>unsigned</em> <dfn class="local col0 decl" id="640NumTCycles" title='NumTCycles' data-type='unsigned int' data-ref="640NumTCycles">NumTCycles</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="641ExtraTCycles" title='ExtraTCycles' data-type='unsigned int' data-ref="641ExtraTCycles">ExtraTCycles</dfn>,</td></tr>
<tr><th id="165">165</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="642FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="642FMBB">FMBB</dfn>,</td></tr>
<tr><th id="166">166</th><td>                           <em>unsigned</em> <dfn class="local col3 decl" id="643NumFCycles" title='NumFCycles' data-type='unsigned int' data-ref="643NumFCycles">NumFCycles</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="644ExtraFCycles" title='ExtraFCycles' data-type='unsigned int' data-ref="644ExtraFCycles">ExtraFCycles</dfn>,</td></tr>
<tr><th id="167">167</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col5 decl" id="645Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="645Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i class="doc">/// Return true if it's profitable for if-converter to duplicate instructions</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">  /// of specified accumulated instruction latencies in the specified MBB to</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">  /// enable if-conversion.</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">  /// The probability of the instructions being executed is given by</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">  /// Probability, and Confidence is a measure of our confidence that it</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">  /// will be properly predicted.</i></td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::HexagonInstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm16HexagonInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="646MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="646MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="647NumCycles" title='NumCycles' data-type='unsigned int' data-ref="647NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="176">176</th><td>                                 <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col8 decl" id="648Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="648Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i class="doc">/// Emit instructions to copy a pair of physical registers.</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">  /// This function should support copies within any legal register class as</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">  /// well as any cross-class copies created during instruction selection.</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  /// The source and destination registers may overlap, which may require a</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">  /// careful implementation when multiple copy instructions are required for</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// large registers. See for example the ARM target.</i></td></tr>
<tr><th id="186">186</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::HexagonInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16HexagonInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="649MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="649MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="650I" title='I' data-type='MachineBasicBlock::iterator' data-ref="650I">I</dfn>,</td></tr>
<tr><th id="187">187</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="651DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="651DL">DL</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="652DestReg" title='DestReg' data-type='unsigned int' data-ref="652DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="653SrcReg" title='SrcReg' data-type='unsigned int' data-ref="653SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="188">188</th><td>                   <em>bool</em> <dfn class="local col4 decl" id="654KillSrc" title='KillSrc' data-type='bool' data-ref="654KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <i class="doc">/// Store the specified register of the given register class to the specified</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">  /// stack frame index. The store instruction is to be added to the given</i></td></tr>
<tr><th id="192">192</th><td><i class="doc">  /// machine basic block before the specified machine instruction. If isKill</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">  /// is true, the register operand is the last use and must be marked kill.</i></td></tr>
<tr><th id="194">194</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis2711428" title='llvm::HexagonInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis2711428">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="655MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="655MBB">MBB</dfn>,</td></tr>
<tr><th id="195">195</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="656MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="656MBBI">MBBI</dfn>,</td></tr>
<tr><th id="196">196</th><td>                           <em>unsigned</em> <dfn class="local col7 decl" id="657SrcReg" title='SrcReg' data-type='unsigned int' data-ref="657SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="658isKill" title='isKill' data-type='bool' data-ref="658isKill">isKill</dfn>, <em>int</em> <dfn class="local col9 decl" id="659FrameIndex" title='FrameIndex' data-type='int' data-ref="659FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="197">197</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="660RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="660RC">RC</dfn>,</td></tr>
<tr><th id="198">198</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="661TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="661TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i class="doc">/// Load the specified register of the given register class from the specified</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  /// stack frame index. The load instruction is to be added to the given</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">  /// machine basic block before the specified machine instruction.</i></td></tr>
<tr><th id="203">203</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis5447488" title='llvm::HexagonInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis5447488">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="662MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="662MBB">MBB</dfn>,</td></tr>
<tr><th id="204">204</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="663MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="663MBBI">MBBI</dfn>,</td></tr>
<tr><th id="205">205</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="664DestReg" title='DestReg' data-type='unsigned int' data-ref="664DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col5 decl" id="665FrameIndex" title='FrameIndex' data-type='int' data-ref="665FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="206">206</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="666RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="666RC">RC</dfn>,</td></tr>
<tr><th id="207">207</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="667TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="667TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <i class="doc">/// This function is called for all pseudo instructions</i></td></tr>
<tr><th id="210">210</th><td><i class="doc">  /// that remain after register allocation. Many pseudo instructions are</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">  /// created to help register allocation. This is the place to convert them</i></td></tr>
<tr><th id="212">212</th><td><i class="doc">  /// into real instructions. The target can edit MI in place, or it can insert</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">  /// new instructions and erase MI. The function should return true if</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">  /// anything was changed.</i></td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::HexagonInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="668MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="668MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i class="doc">/// Get the base register and byte offset of a load/store instr.</i></td></tr>
<tr><th id="218">218</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::HexagonInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm16HexagonInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="669LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="669LdSt">LdSt</dfn>,</td></tr>
<tr><th id="219">219</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col0 decl" id="670BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="670BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="220">220</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="671Offset" title='Offset' data-type='int64_t &amp;' data-ref="671Offset">Offset</dfn>,</td></tr>
<tr><th id="221">221</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="672TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="672TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i class="doc">/// Reverses the branch condition of the specified condition list,</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  /// returning false on success and true if it cannot be reversed.</i></td></tr>
<tr><th id="225">225</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16HexagonInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col3 decl" id="673Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="673Cond">Cond</dfn>)</td></tr>
<tr><th id="226">226</th><td>        <em>const</em> override;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i class="doc">/// Insert a noop into the instruction stream at the specified point.</i></td></tr>
<tr><th id="229">229</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::HexagonInstrInfo::insertNoop' data-ref="_ZNK4llvm16HexagonInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="674MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="674MBB">MBB</dfn>,</td></tr>
<tr><th id="230">230</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="675MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="675MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <i class="doc">/// Returns true if the instruction is already predicated.</i></td></tr>
<tr><th id="233">233</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="676MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="676MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <i class="doc">/// Return true for post-incremented instructions.</i></td></tr>
<tr><th id="236">236</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="677MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="677MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <i class="doc">/// Convert the instruction into a predicated instruction.</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">  /// It returns true if the operation was successful.</i></td></tr>
<tr><th id="240">240</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm16HexagonInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="678MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="678MI">MI</dfn>,</td></tr>
<tr><th id="241">241</th><td>                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="679Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="679Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i class="doc">/// Returns true if the first specified predicate</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  /// subsumes the second, e.g. GE subsumes GT.</i></td></tr>
<tr><th id="245">245</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::HexagonInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm16HexagonInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="680Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="680Pred1">Pred1</dfn>,</td></tr>
<tr><th id="246">246</th><td>                         <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="681Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="681Pred2">Pred2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i class="doc">/// If the specified instruction defines any predicate</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// or condition code register(s) used for predication, returns true as well</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  /// as the definition predicate(s) by reference.</i></td></tr>
<tr><th id="251">251</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16DefinesPredicateERNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::DefinesPredicate' data-ref="_ZNK4llvm16HexagonInstrInfo16DefinesPredicateERNS_12MachineInstrERi">DefinesPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="682MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="682MI">MI</dfn>,</td></tr>
<tr><th id="252">252</th><td>                        std::vector&lt;MachineOperand&gt; &amp;<dfn class="local col3 decl" id="683Pred" title='Pred' data-type='int &amp;' data-ref="683Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i class="doc">/// Return true if the specified instruction can be predicated.</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">  /// By default, this returns true for every instruction with a</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">  /// PredicateOperand.</i></td></tr>
<tr><th id="257">257</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicable' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="684MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="684MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i class="doc">/// Test if the given instruction should be considered a scheduling boundary.</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  /// This primarily includes labels and terminators.</i></td></tr>
<tr><th id="261">261</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::HexagonInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16HexagonInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="685MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="685MI">MI</dfn>,</td></tr>
<tr><th id="262">262</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="686MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="686MBB">MBB</dfn>,</td></tr>
<tr><th id="263">263</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="687MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="687MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i class="doc">/// Measure the specified inline asm to determine an approximation of its</i></td></tr>
<tr><th id="266">266</th><td><i class="doc">  /// length.</i></td></tr>
<tr><th id="267">267</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::HexagonInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm16HexagonInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</dfn>(</td></tr>
<tr><th id="268">268</th><td>    <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="688Str" title='Str' data-type='const char *' data-ref="688Str">Str</dfn>,</td></tr>
<tr><th id="269">269</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="local col9 decl" id="689MAI" title='MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="689MAI">MAI</dfn>,</td></tr>
<tr><th id="270">270</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col0 decl" id="690STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="690STI">STI</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i class="doc">/// Allocate and return a hazard recognizer to use for this target when</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">  /// scheduling the machine instructions after register allocation.</i></td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>*</td></tr>
<tr><th id="275">275</th><td>  <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::HexagonInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm16HexagonInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="691II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="691II">II</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col2 decl" id="692DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="692DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <i class="doc">/// For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  /// compares against in CmpValue. Return true if the comparison instruction</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  /// can be analyzed.</i></td></tr>
<tr><th id="282">282</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::HexagonInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="693MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="693MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="694SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="694SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="283">283</th><td>                      <em>unsigned</em> &amp;<dfn class="local col5 decl" id="695SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="695SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="696Mask" title='Mask' data-type='int &amp;' data-ref="696Mask">Mask</dfn>, <em>int</em> &amp;<dfn class="local col7 decl" id="697Value" title='Value' data-type='int &amp;' data-ref="697Value">Value</dfn>) <em>const</em> override;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i class="doc">/// Compute the instruction latency of a given instruction.</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">  /// If the instruction has higher cost when predicated, it's returned via</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">  /// PredCost.</i></td></tr>
<tr><th id="288">288</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::HexagonInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16HexagonInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="698ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="698ItinData">ItinData</dfn>,</td></tr>
<tr><th id="289">289</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="699MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="699MI">MI</dfn>,</td></tr>
<tr><th id="290">290</th><td>                           <em>unsigned</em> *<dfn class="local col0 decl" id="700PredCost" title='PredCost' data-type='unsigned int *' data-ref="700PredCost">PredCost</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i class="doc">/// Create machine specific model for scheduling.</i></td></tr>
<tr><th id="293">293</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</a> *</td></tr>
<tr><th id="294">294</th><td>  <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" title='llvm::HexagonInstrInfo::CreateTargetScheduleState' data-ref="_ZNK4llvm16HexagonInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE">CreateTargetScheduleState</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="701STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="701STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i>// Sometimes, it is possible for the target</i></td></tr>
<tr><th id="297">297</th><td><i>  // to tell, even without aliasing information, that two MIs access different</i></td></tr>
<tr><th id="298">298</th><td><i>  // memory addresses. This function returns true if two MIs access different</i></td></tr>
<tr><th id="299">299</th><td><i>  // memory addresses and false otherwise.</i></td></tr>
<tr><th id="300">300</th><td>  <em>bool</em></td></tr>
<tr><th id="301">301</th><td>  <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::HexagonInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="702MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="702MIa">MIa</dfn>,</td></tr>
<tr><th id="302">302</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="703MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="703MIb">MIb</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col4 decl" id="704AA" title='AA' data-type='AliasAnalysis *' data-ref="704AA">AA</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i class="doc">/// For instructions with a base and offset, return the position of the</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">  /// base register and offset operands.</i></td></tr>
<tr><th id="307">307</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::HexagonInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="705MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="705MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="706BasePos" title='BasePos' data-type='unsigned int &amp;' data-ref="706BasePos">BasePos</dfn>,</td></tr>
<tr><th id="308">308</th><td>                                <em>unsigned</em> &amp;<dfn class="local col7 decl" id="707OffsetPos" title='OffsetPos' data-type='unsigned int &amp;' data-ref="707OffsetPos">OffsetPos</dfn>) <em>const</em> override;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i class="doc">/// If the instruction is an increment of a constant value, return the amount.</i></td></tr>
<tr><th id="311">311</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo17getIncrementValueERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::getIncrementValue' data-ref="_ZNK4llvm16HexagonInstrInfo17getIncrementValueERKNS_12MachineInstrERi">getIncrementValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="708MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="708MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col9 decl" id="709Value" title='Value' data-type='int &amp;' data-ref="709Value">Value</dfn>) <em>const</em> override;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i class="doc">/// getOperandLatency - Compute and return the use operand latency of a given</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">  /// pair of def and use.</i></td></tr>
<tr><th id="315">315</th><td><i class="doc">  /// In most cases, the static scheduling itinerary was enough to determine the</i></td></tr>
<tr><th id="316">316</th><td><i class="doc">  /// operand latency. But it may not be possible for instructions with variable</i></td></tr>
<tr><th id="317">317</th><td><i class="doc">  /// number of defs / uses.</i></td></tr>
<tr><th id="318">318</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="319">319</th><td><i class="doc">  /// This is a raw interface to the itinerary that may be directly overriden by</i></td></tr>
<tr><th id="320">320</th><td><i class="doc">  /// a target. Use computeOperandLatency to get the best estimate of latency.</i></td></tr>
<tr><th id="321">321</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::HexagonInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16HexagonInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col0 decl" id="710ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="710ItinData">ItinData</dfn>,</td></tr>
<tr><th id="322">322</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="711DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="711DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="712DefIdx" title='DefIdx' data-type='unsigned int' data-ref="712DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="323">323</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="713UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="713UseMI">UseMI</dfn>,</td></tr>
<tr><th id="324">324</th><td>                        <em>unsigned</em> <dfn class="local col4 decl" id="714UseIdx" title='UseIdx' data-type='unsigned int' data-ref="714UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <i class="doc">/// Decompose the machine operand's target flags into two values - the direct</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">  /// target flag value and any of bit flags that are applied.</i></td></tr>
<tr><th id="328">328</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="329">329</th><td>  <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::HexagonInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16HexagonInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="715TF" title='TF' data-type='unsigned int' data-ref="715TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <i class="doc">/// Return an array that contains the direct target flag values and their</i></td></tr>
<tr><th id="332">332</th><td><i class="doc">  /// names.</i></td></tr>
<tr><th id="333">333</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="334">334</th><td><i class="doc">  /// MIR Serialization is able to serialize only the target flags that are</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">  /// defined by this method.</i></td></tr>
<tr><th id="336">336</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="337">337</th><td>  <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::HexagonInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16HexagonInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <i class="doc">/// Return an array that contains the bitmask target flag values and their</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">  /// names.</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">  /// MIR Serialization is able to serialize only the target flags that are</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">  /// defined by this method.</i></td></tr>
<tr><th id="344">344</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="345">345</th><td>  <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::HexagonInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16HexagonInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTailCall' data-ref="_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE">isTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="716MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="716MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <i class="doc">/// HexagonInstrInfo specifics.</i></td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo8createVREPNS_15MachineFunctionENS_3MVTE" title='llvm::HexagonInstrInfo::createVR' data-ref="_ZNK4llvm16HexagonInstrInfo8createVREPNS_15MachineFunctionENS_3MVTE">createVR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="717MF" title='MF' data-type='llvm::MachineFunction *' data-ref="717MF">MF</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="718VT" title='VT' data-type='llvm::MVT' data-ref="718VT">VT</dfn>) <em>const</em>;</td></tr>
<tr><th id="352">352</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE" title='llvm::HexagonInstrInfo::findLoopInstr' data-ref="_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE">findLoopInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="719BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="719BB">BB</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="720EndLoopOp" title='EndLoopOp' data-type='unsigned int' data-ref="720EndLoopOp">EndLoopOp</dfn>,</td></tr>
<tr><th id="353">353</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="721TargetBB" title='TargetBB' data-type='llvm::MachineBasicBlock *' data-ref="721TargetBB">TargetBB</dfn>,</td></tr>
<tr><th id="354">354</th><td>                              <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; &amp;<dfn class="local col2 decl" id="722Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 8&gt; &amp;' data-ref="722Visited">Visited</dfn>) <em>const</em>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15isBaseImmOffsetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isBaseImmOffset' data-ref="_ZNK4llvm16HexagonInstrInfo15isBaseImmOffsetERKNS_12MachineInstrE">isBaseImmOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="723MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="723MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13isAbsoluteSetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isAbsoluteSet' data-ref="_ZNK4llvm16HexagonInstrInfo13isAbsoluteSetERKNS_12MachineInstrE">isAbsoluteSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="724MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="724MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="358">358</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13isAccumulatorERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isAccumulator' data-ref="_ZNK4llvm16HexagonInstrInfo13isAccumulatorERKNS_12MachineInstrE">isAccumulator</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="725MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="725MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="359">359</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20isAddrModeWithOffsetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isAddrModeWithOffset' data-ref="_ZNK4llvm16HexagonInstrInfo20isAddrModeWithOffsetERKNS_12MachineInstrE">isAddrModeWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="726MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="726MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="360">360</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo9isComplexERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isComplex' data-ref="_ZNK4llvm16HexagonInstrInfo9isComplexERKNS_12MachineInstrE">isComplex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="727MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="727MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="361">361</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo21isCompoundBranchInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isCompoundBranchInstr' data-ref="_ZNK4llvm16HexagonInstrInfo21isCompoundBranchInstrERKNS_12MachineInstrE">isCompoundBranchInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="728MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="728MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="362">362</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isConstExtended' data-ref="_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE">isConstExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="729MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="729MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="363">363</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDeallocRet' data-ref="_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE">isDeallocRet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="730MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="730MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="364">364</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo11isDependentERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isDependent' data-ref="_ZNK4llvm16HexagonInstrInfo11isDependentERKNS_12MachineInstrES3_">isDependent</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="731ProdMI" title='ProdMI' data-type='const llvm::MachineInstr &amp;' data-ref="731ProdMI">ProdMI</dfn>,</td></tr>
<tr><th id="365">365</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="732ConsMI" title='ConsMI' data-type='const llvm::MachineInstr &amp;' data-ref="732ConsMI">ConsMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="366">366</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotCurInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE">isDotCurInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="733MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="733MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="367">367</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotNewInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE">isDotNewInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="734MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="734MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="368">368</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12isDuplexPairERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isDuplexPair' data-ref="_ZNK4llvm16HexagonInstrInfo12isDuplexPairERKNS_12MachineInstrES3_">isDuplexPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="735MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="735MIa">MIa</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="736MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="736MIb">MIb</dfn>) <em>const</em>;</td></tr>
<tr><th id="369">369</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18isEarlySourceInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isEarlySourceInstr' data-ref="_ZNK4llvm16HexagonInstrInfo18isEarlySourceInstrERKNS_12MachineInstrE">isEarlySourceInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="737MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="737MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="370">370</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj" title='llvm::HexagonInstrInfo::isEndLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj">isEndLoopN</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="738Opcode" title='Opcode' data-type='unsigned int' data-ref="738Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="371">371</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo6isExprEj" title='llvm::HexagonInstrInfo::isExpr' data-ref="_ZNK4llvm16HexagonInstrInfo6isExprEj">isExpr</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="739OpType" title='OpType' data-type='unsigned int' data-ref="739OpType">OpType</dfn>) <em>const</em>;</td></tr>
<tr><th id="372">372</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12isExtendableERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isExtendable' data-ref="_ZNK4llvm16HexagonInstrInfo12isExtendableERKNS_12MachineInstrE">isExtendable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="740MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="740MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="373">373</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isExtended' data-ref="_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE">isExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="741MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="741MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="374">374</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo7isFloatERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isFloat' data-ref="_ZNK4llvm16HexagonInstrInfo7isFloatERKNS_12MachineInstrE">isFloat</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="742MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="742MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="375">375</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo21isHVXMemWithAIndirectERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isHVXMemWithAIndirect' data-ref="_ZNK4llvm16HexagonInstrInfo21isHVXMemWithAIndirectERKNS_12MachineInstrES3_">isHVXMemWithAIndirect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="743I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="743I">I</dfn>,</td></tr>
<tr><th id="376">376</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="744J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="744J">J</dfn>) <em>const</em>;</td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo14isIndirectCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isIndirectCall' data-ref="_ZNK4llvm16HexagonInstrInfo14isIndirectCallERKNS_12MachineInstrE">isIndirectCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="745MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="745MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="378">378</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18isIndirectL4ReturnERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isIndirectL4Return' data-ref="_ZNK4llvm16HexagonInstrInfo18isIndirectL4ReturnERKNS_12MachineInstrE">isIndirectL4Return</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="746MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="746MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="379">379</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo7isJumpRERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isJumpR' data-ref="_ZNK4llvm16HexagonInstrInfo7isJumpRERKNS_12MachineInstrE">isJumpR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="747MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="747MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="380">380</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo23isJumpWithinBranchRangeERKNS_12MachineInstrEj" title='llvm::HexagonInstrInfo::isJumpWithinBranchRange' data-ref="_ZNK4llvm16HexagonInstrInfo23isJumpWithinBranchRangeERKNS_12MachineInstrEj">isJumpWithinBranchRange</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="748MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="748MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="749offset" title='offset' data-type='unsigned int' data-ref="749offset">offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="381">381</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo26isLateInstrFeedsEarlyInstrERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isLateInstrFeedsEarlyInstr' data-ref="_ZNK4llvm16HexagonInstrInfo26isLateInstrFeedsEarlyInstrERKNS_12MachineInstrES3_">isLateInstrFeedsEarlyInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="750LRMI" title='LRMI' data-type='const llvm::MachineInstr &amp;' data-ref="750LRMI">LRMI</dfn>,</td></tr>
<tr><th id="382">382</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="751ESMI" title='ESMI' data-type='const llvm::MachineInstr &amp;' data-ref="751ESMI">ESMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="383">383</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo17isLateResultInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLateResultInstr' data-ref="_ZNK4llvm16HexagonInstrInfo17isLateResultInstrERKNS_12MachineInstrE">isLateResultInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="752MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="752MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="384">384</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo17isLateSourceInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLateSourceInstr' data-ref="_ZNK4llvm16HexagonInstrInfo17isLateSourceInstrERKNS_12MachineInstrE">isLateSourceInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="753MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="753MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="385">385</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo7isLoopNERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo7isLoopNERKNS_12MachineInstrE">isLoopN</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="754MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="754MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="386">386</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="755MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="755MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10isNewValueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValue' data-ref="_ZNK4llvm16HexagonInstrInfo10isNewValueERKNS_12MachineInstrE">isNewValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="756MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="756MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="388">388</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10isNewValueEj" title='llvm::HexagonInstrInfo::isNewValue' data-ref="_ZNK4llvm16HexagonInstrInfo10isNewValueEj">isNewValue</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="757Opcode" title='Opcode' data-type='unsigned int' data-ref="757Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="389">389</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo14isNewValueInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueInst' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueInstERKNS_12MachineInstrE">isNewValueInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="758MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="758MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="390">390</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="759MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="759MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="391">391</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj">isNewValueJump</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="760Opcode" title='Opcode' data-type='unsigned int' data-ref="760Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="392">392</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE">isNewValueStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="761MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="761MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="393">393</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreEj" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreEj">isNewValueStore</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="762Opcode" title='Opcode' data-type='unsigned int' data-ref="762Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="394">394</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo17isOperandExtendedERKNS_12MachineInstrEj" title='llvm::HexagonInstrInfo::isOperandExtended' data-ref="_ZNK4llvm16HexagonInstrInfo17isOperandExtendedERKNS_12MachineInstrEj">isOperandExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="763MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="763MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="764OperandNum" title='OperandNum' data-type='unsigned int' data-ref="764OperandNum">OperandNum</dfn>) <em>const</em>;</td></tr>
<tr><th id="395">395</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedNew' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE">isPredicatedNew</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="765MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="765MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="396">396</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewEj" title='llvm::HexagonInstrInfo::isPredicatedNew' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewEj">isPredicatedNew</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="766Opcode" title='Opcode' data-type='unsigned int' data-ref="766Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="397">397</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedTrue' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE">isPredicatedTrue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="767MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="767MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="398">398</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueEj" title='llvm::HexagonInstrInfo::isPredicatedTrue' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueEj">isPredicatedTrue</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="768Opcode" title='Opcode' data-type='unsigned int' data-ref="768Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="399">399</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12isPredicatedEj" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedEj">isPredicated</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="769Opcode" title='Opcode' data-type='unsigned int' data-ref="769Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="400">400</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15isPredicateLateEj" title='llvm::HexagonInstrInfo::isPredicateLate' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicateLateEj">isPredicateLate</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="770Opcode" title='Opcode' data-type='unsigned int' data-ref="770Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="401">401</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16isPredictedTakenEj" title='llvm::HexagonInstrInfo::isPredictedTaken' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredictedTakenEj">isPredictedTaken</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="771Opcode" title='Opcode' data-type='unsigned int' data-ref="771Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="402">402</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo25isSaveCalleeSavedRegsCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isSaveCalleeSavedRegsCall' data-ref="_ZNK4llvm16HexagonInstrInfo25isSaveCalleeSavedRegsCallERKNS_12MachineInstrE">isSaveCalleeSavedRegsCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="772MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="772MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="403">403</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19isSignExtendingLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isSignExtendingLoad' data-ref="_ZNK4llvm16HexagonInstrInfo19isSignExtendingLoadERKNS_12MachineInstrE">isSignExtendingLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="773MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="773MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="404">404</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo6isSoloERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isSolo' data-ref="_ZNK4llvm16HexagonInstrInfo6isSoloERKNS_12MachineInstrE">isSolo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="774MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="774MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16isSpillPredRegOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isSpillPredRegOp' data-ref="_ZNK4llvm16HexagonInstrInfo16isSpillPredRegOpERKNS_12MachineInstrE">isSpillPredRegOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="775MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="775MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="406">406</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo5isTC1ERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTC1' data-ref="_ZNK4llvm16HexagonInstrInfo5isTC1ERKNS_12MachineInstrE">isTC1</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="776MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="776MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="407">407</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo5isTC2ERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTC2' data-ref="_ZNK4llvm16HexagonInstrInfo5isTC2ERKNS_12MachineInstrE">isTC2</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="777MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="777MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10isTC2EarlyERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTC2Early' data-ref="_ZNK4llvm16HexagonInstrInfo10isTC2EarlyERKNS_12MachineInstrE">isTC2Early</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="778MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="778MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="409">409</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo6isTC4xERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTC4x' data-ref="_ZNK4llvm16HexagonInstrInfo6isTC4xERKNS_12MachineInstrE">isTC4x</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="779MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="779MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19isToBeScheduledASAPERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isToBeScheduledASAP' data-ref="_ZNK4llvm16HexagonInstrInfo19isToBeScheduledASAPERKNS_12MachineInstrES3_">isToBeScheduledASAP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="780MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="780MI1">MI1</dfn>,</td></tr>
<tr><th id="411">411</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="781MI2" title='MI2' data-type='const llvm::MachineInstr &amp;' data-ref="781MI2">MI2</dfn>) <em>const</em>;</td></tr>
<tr><th id="412">412</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="782MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="782MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="413">413</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo17isValidAutoIncImmENS_3EVTEi" title='llvm::HexagonInstrInfo::isValidAutoIncImm' data-ref="_ZNK4llvm16HexagonInstrInfo17isValidAutoIncImmENS_3EVTEi">isValidAutoIncImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="783VT" title='VT' data-type='const llvm::EVT' data-ref="783VT">VT</dfn>, <em>const</em> <em>int</em> <dfn class="local col4 decl" id="784Offset" title='Offset' data-type='const int' data-ref="784Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="414">414</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb" title='llvm::HexagonInstrInfo::isValidOffset' data-ref="_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb">isValidOffset</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="785Opcode" title='Opcode' data-type='unsigned int' data-ref="785Opcode">Opcode</dfn>, <em>int</em> <dfn class="local col6 decl" id="786Offset" title='Offset' data-type='int' data-ref="786Offset">Offset</dfn>,</td></tr>
<tr><th id="415">415</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="787TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="787TRI">TRI</dfn>, <em>bool</em> <dfn class="local col8 decl" id="788Extend" title='Extend' data-type='bool' data-ref="788Extend">Extend</dfn> = <b>true</b>) <em>const</em>;</td></tr>
<tr><th id="416">416</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo8isVecAccERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isVecAcc' data-ref="_ZNK4llvm16HexagonInstrInfo8isVecAccERKNS_12MachineInstrE">isVecAcc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="789MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="789MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="417">417</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo8isVecALUERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isVecALU' data-ref="_ZNK4llvm16HexagonInstrInfo8isVecALUERKNS_12MachineInstrE">isVecALU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="790MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="790MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="418">418</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo21isVecUsableNextPacketERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isVecUsableNextPacket' data-ref="_ZNK4llvm16HexagonInstrInfo21isVecUsableNextPacketERKNS_12MachineInstrES3_">isVecUsableNextPacket</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="791ProdMI" title='ProdMI' data-type='const llvm::MachineInstr &amp;' data-ref="791ProdMI">ProdMI</dfn>,</td></tr>
<tr><th id="419">419</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="792ConsMI" title='ConsMI' data-type='const llvm::MachineInstr &amp;' data-ref="792ConsMI">ConsMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="420">420</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19isZeroExtendingLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isZeroExtendingLoad' data-ref="_ZNK4llvm16HexagonInstrInfo19isZeroExtendingLoadERKNS_12MachineInstrE">isZeroExtendingLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="793MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="793MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20addLatencyToScheduleERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::addLatencyToSchedule' data-ref="_ZNK4llvm16HexagonInstrInfo20addLatencyToScheduleERKNS_12MachineInstrES3_">addLatencyToSchedule</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="794MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="794MI1">MI1</dfn>,</td></tr>
<tr><th id="423">423</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="795MI2" title='MI2' data-type='const llvm::MachineInstr &amp;' data-ref="795MI2">MI2</dfn>) <em>const</em>;</td></tr>
<tr><th id="424">424</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18canExecuteInBundleERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::canExecuteInBundle' data-ref="_ZNK4llvm16HexagonInstrInfo18canExecuteInBundleERKNS_12MachineInstrES3_">canExecuteInBundle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="796First" title='First' data-type='const llvm::MachineInstr &amp;' data-ref="796First">First</dfn>,</td></tr>
<tr><th id="425">425</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="797Second" title='Second' data-type='const llvm::MachineInstr &amp;' data-ref="797Second">Second</dfn>) <em>const</em>;</td></tr>
<tr><th id="426">426</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13doesNotReturnERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::doesNotReturn' data-ref="_ZNK4llvm16HexagonInstrInfo13doesNotReturnERKNS_12MachineInstrE">doesNotReturn</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="798CallMI" title='CallMI' data-type='const llvm::MachineInstr &amp;' data-ref="798CallMI">CallMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="427">427</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10hasEHLabelEPKNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::hasEHLabel' data-ref="_ZNK4llvm16HexagonInstrInfo10hasEHLabelEPKNS_17MachineBasicBlockE">hasEHLabel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="799B" title='B' data-type='const llvm::MachineBasicBlock *' data-ref="799B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="428">428</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19hasNonExtEquivalentERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::hasNonExtEquivalent' data-ref="_ZNK4llvm16HexagonInstrInfo19hasNonExtEquivalentERKNS_12MachineInstrE">hasNonExtEquivalent</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="800MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="800MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="429">429</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18hasPseudoInstrPairERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::hasPseudoInstrPair' data-ref="_ZNK4llvm16HexagonInstrInfo18hasPseudoInstrPairERKNS_12MachineInstrE">hasPseudoInstrPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="801MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="801MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="430">430</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15hasUncondBranchEPKNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::hasUncondBranch' data-ref="_ZNK4llvm16HexagonInstrInfo15hasUncondBranchEPKNS_17MachineBasicBlockE">hasUncondBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="802B" title='B' data-type='const llvm::MachineBasicBlock *' data-ref="802B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="431">431</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeCurLoad' data-ref="_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE">mayBeCurLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="803MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="803MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="432">432</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="804MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="804MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="433">433</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::producesStall' data-ref="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrES3_">producesStall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="805ProdMI" title='ProdMI' data-type='const llvm::MachineInstr &amp;' data-ref="805ProdMI">ProdMI</dfn>,</td></tr>
<tr><th id="434">434</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="806ConsMI" title='ConsMI' data-type='const llvm::MachineInstr &amp;' data-ref="806ConsMI">ConsMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="435">435</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb1EvEELb0ELb1EEE" title='llvm::HexagonInstrInfo::producesStall' data-ref="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb1EvEELb0ELb1EEE">producesStall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="807MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="807MI">MI</dfn>,</td></tr>
<tr><th id="436">436</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col8 decl" id="808MII" title='MII' data-type='MachineBasicBlock::const_instr_iterator' data-ref="808MII">MII</dfn>) <em>const</em>;</td></tr>
<tr><th id="437">437</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo21predCanBeUsedAsDotNewERKNS_12MachineInstrEj" title='llvm::HexagonInstrInfo::predCanBeUsedAsDotNew' data-ref="_ZNK4llvm16HexagonInstrInfo21predCanBeUsedAsDotNewERKNS_12MachineInstrEj">predCanBeUsedAsDotNew</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="809MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="809MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="810PredReg" title='PredReg' data-type='unsigned int' data-ref="810PredReg">PredReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="438">438</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj" title='llvm::HexagonInstrInfo::PredOpcodeHasJMP_c' data-ref="_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj">PredOpcodeHasJMP_c</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="811Opcode" title='Opcode' data-type='unsigned int' data-ref="811Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="439">439</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::predOpcodeHasNot' data-ref="_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE">predOpcodeHasNot</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="812Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="812Cond">Cond</dfn>) <em>const</em>;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="813MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="813MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="442">442</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj" title='llvm::HexagonInstrInfo::getBaseAndOffset' data-ref="_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj">getBaseAndOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="814MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="814MI">MI</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="815Offset" title='Offset' data-type='int64_t &amp;' data-ref="815Offset">Offset</dfn>,</td></tr>
<tr><th id="443">443</th><td>                                   <em>unsigned</em> &amp;<dfn class="local col6 decl" id="816AccessSize" title='AccessSize' data-type='unsigned int &amp;' data-ref="816AccessSize">AccessSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="444">444</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*,<var>2</var>&gt; <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18getBranchingInstrsERNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::getBranchingInstrs' data-ref="_ZNK4llvm16HexagonInstrInfo18getBranchingInstrsERNS_17MachineBasicBlockE">getBranchingInstrs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>&amp; <dfn class="local col7 decl" id="817MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="817MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="445">445</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12getCExtOpNumERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getCExtOpNum' data-ref="_ZNK4llvm16HexagonInstrInfo12getCExtOpNumERKNS_12MachineInstrE">getCExtOpNum</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="818MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="818MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="446">446</th><td>  <span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup" title='llvm::HexagonII::CompoundGroup' data-ref="llvm::HexagonII::CompoundGroup">CompoundGroup</a></td></tr>
<tr><th id="447">447</th><td>  <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo25getCompoundCandidateGroupERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getCompoundCandidateGroup' data-ref="_ZNK4llvm16HexagonInstrInfo25getCompoundCandidateGroupERKNS_12MachineInstrE">getCompoundCandidateGroup</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="819MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="819MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="448">448</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo17getCompoundOpcodeERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::getCompoundOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo17getCompoundOpcodeERKNS_12MachineInstrES3_">getCompoundOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="820GA" title='GA' data-type='const llvm::MachineInstr &amp;' data-ref="820GA">GA</dfn>,</td></tr>
<tr><th id="449">449</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="821GB" title='GB' data-type='const llvm::MachineInstr &amp;' data-ref="821GB">GB</dfn>) <em>const</em>;</td></tr>
<tr><th id="450">450</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo13getCondOpcodeEib" title='llvm::HexagonInstrInfo::getCondOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo13getCondOpcodeEib">getCondOpcode</dfn>(<em>int</em> <dfn class="local col2 decl" id="822Opc" title='Opc' data-type='int' data-ref="822Opc">Opc</dfn>, <em>bool</em> <dfn class="local col3 decl" id="823sense" title='sense' data-type='bool' data-ref="823sense">sense</dfn>) <em>const</em>;</td></tr>
<tr><th id="451">451</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo11getDotCurOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotCurOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotCurOpERKNS_12MachineInstrE">getDotCurOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="824MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="824MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="452">452</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo14getNonDotCurOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getNonDotCurOp' data-ref="_ZNK4llvm16HexagonInstrInfo14getNonDotCurOpERKNS_12MachineInstrE">getNonDotCurOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="825MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="825MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="453">453</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo11getDotNewOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotNewOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotNewOpERKNS_12MachineInstrE">getDotNewOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="826MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="826MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="454">454</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19getDotNewPredJumpOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE" title='llvm::HexagonInstrInfo::getDotNewPredJumpOp' data-ref="_ZNK4llvm16HexagonInstrInfo19getDotNewPredJumpOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE">getDotNewPredJumpOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="827MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="827MI">MI</dfn>,</td></tr>
<tr><th id="455">455</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="local col8 decl" id="828MBPI" title='MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="828MBPI">MBPI</dfn>) <em>const</em>;</td></tr>
<tr><th id="456">456</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15getDotNewPredOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE" title='llvm::HexagonInstrInfo::getDotNewPredOp' data-ref="_ZNK4llvm16HexagonInstrInfo15getDotNewPredOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE">getDotNewPredOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="829MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="829MI">MI</dfn>,</td></tr>
<tr><th id="457">457</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="local col0 decl" id="830MBPI" title='MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="830MBPI">MBPI</dfn>) <em>const</em>;</td></tr>
<tr><th id="458">458</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo11getDotOldOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotOldOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotOldOpERKNS_12MachineInstrE">getDotOldOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="831MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="831MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="459">459</th><td>  <span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup" title='llvm::HexagonII::SubInstructionGroup' data-ref="llvm::HexagonII::SubInstructionGroup">SubInstructionGroup</a> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo23getDuplexCandidateGroupERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDuplexCandidateGroup' data-ref="_ZNK4llvm16HexagonInstrInfo23getDuplexCandidateGroupERKNS_12MachineInstrE">getDuplexCandidateGroup</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="832MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="832MI">MI</dfn>)</td></tr>
<tr><th id="460">460</th><td>                                                         <em>const</em>;</td></tr>
<tr><th id="461">461</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20getEquivalentHWInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getEquivalentHWInstr' data-ref="_ZNK4llvm16HexagonInstrInfo20getEquivalentHWInstrERKNS_12MachineInstrE">getEquivalentHWInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="833MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="833MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="462">462</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo26getInstrTimingClassLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getInstrTimingClassLatency' data-ref="_ZNK4llvm16HexagonInstrInfo26getInstrTimingClassLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getInstrTimingClassLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="834ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="834ItinData">ItinData</dfn>,</td></tr>
<tr><th id="463">463</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="835MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="835MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="464">464</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20getInvertedPredSenseERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::getInvertedPredSense' data-ref="_ZNK4llvm16HexagonInstrInfo20getInvertedPredSenseERNS_15SmallVectorImplINS_14MachineOperandEEE">getInvertedPredSense</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col6 decl" id="836Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="836Cond">Cond</dfn>) <em>const</em>;</td></tr>
<tr><th id="465">465</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi" title='llvm::HexagonInstrInfo::getInvertedPredicatedOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi">getInvertedPredicatedOpcode</dfn>(<em>const</em> <em>int</em> <dfn class="local col7 decl" id="837Opc" title='Opc' data-type='const int' data-ref="837Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="466">466</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo11getMaxValueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMaxValue' data-ref="_ZNK4llvm16HexagonInstrInfo11getMaxValueERKNS_12MachineInstrE">getMaxValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="838MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="838MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="467">467</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMemAccessSize' data-ref="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE">getMemAccessSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="839MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="839MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="468">468</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo11getMinValueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMinValue' data-ref="_ZNK4llvm16HexagonInstrInfo11getMinValueERKNS_12MachineInstrE">getMinValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="840MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="840MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="469">469</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15getNonExtOpcodeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getNonExtOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo15getNonExtOpcodeERKNS_12MachineInstrE">getNonExtOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="841MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="841MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="470">470</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_" title='llvm::HexagonInstrInfo::getPredReg' data-ref="_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_">getPredReg</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="842Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="842Cond">Cond</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="843PredReg" title='PredReg' data-type='unsigned int &amp;' data-ref="843PredReg">PredReg</dfn>,</td></tr>
<tr><th id="471">471</th><td>                  <em>unsigned</em> &amp;<dfn class="local col4 decl" id="844PredRegPos" title='PredRegPos' data-type='unsigned int &amp;' data-ref="844PredRegPos">PredRegPos</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="845PredRegFlags" title='PredRegFlags' data-type='unsigned int &amp;' data-ref="845PredRegFlags">PredRegFlags</dfn>) <em>const</em>;</td></tr>
<tr><th id="472">472</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18getPseudoInstrPairERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getPseudoInstrPair' data-ref="_ZNK4llvm16HexagonInstrInfo18getPseudoInstrPairERKNS_12MachineInstrE">getPseudoInstrPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="846MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="846MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="473">473</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo10getRegFormERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getRegForm' data-ref="_ZNK4llvm16HexagonInstrInfo10getRegFormERKNS_12MachineInstrE">getRegForm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="847MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="847MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="474">474</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo7getSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getSize' data-ref="_ZNK4llvm16HexagonInstrInfo7getSizeERKNS_12MachineInstrE">getSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="848MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="848MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="475">475</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getType' data-ref="_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE">getType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="849MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="849MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="476">476</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo8getUnitsERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getUnits' data-ref="_ZNK4llvm16HexagonInstrInfo8getUnitsERKNS_12MachineInstrE">getUnits</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="850MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="850MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo19expandVGatherPseudoERNS_12MachineInstrE" title='llvm::HexagonInstrInfo::expandVGatherPseudo' data-ref="_ZNK4llvm16HexagonInstrInfo19expandVGatherPseudoERNS_12MachineInstrE">expandVGatherPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="851MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="851MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <i class="doc">/// getInstrTimingClassLatency - Compute the instruction latency of a given</i></td></tr>
<tr><th id="481">481</th><td><i class="doc">  /// instruction using Timing Class information, if available.</i></td></tr>
<tr><th id="482">482</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::nonDbgBBSize' data-ref="_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE">nonDbgBBSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="852BB" title='BB' data-type='const llvm::MachineBasicBlock *' data-ref="852BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="483">483</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16nonDbgBundleSizeENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::HexagonInstrInfo::nonDbgBundleSize' data-ref="_ZNK4llvm16HexagonInstrInfo16nonDbgBundleSizeENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">nonDbgBundleSize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="853BundleHead" title='BundleHead' data-type='MachineBasicBlock::const_iterator' data-ref="853BundleHead">BundleHead</dfn>) <em>const</em>;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15immediateExtendERNS_12MachineInstrE" title='llvm::HexagonInstrInfo::immediateExtend' data-ref="_ZNK4llvm16HexagonInstrInfo15immediateExtendERNS_12MachineInstrE">immediateExtend</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="854MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="854MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="486">486</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo25invertAndChangeJumpTargetERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::invertAndChangeJumpTarget' data-ref="_ZNK4llvm16HexagonInstrInfo25invertAndChangeJumpTargetERNS_12MachineInstrEPNS_17MachineBasicBlockE">invertAndChangeJumpTarget</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="855MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="855MI">MI</dfn>,</td></tr>
<tr><th id="487">487</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="856NewTarget" title='NewTarget' data-type='llvm::MachineBasicBlock *' data-ref="856NewTarget">NewTarget</dfn>) <em>const</em>;</td></tr>
<tr><th id="488">488</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo23genAllInsnTimingClassesERNS_15MachineFunctionE" title='llvm::HexagonInstrInfo::genAllInsnTimingClasses' data-ref="_ZNK4llvm16HexagonInstrInfo23genAllInsnTimingClassesERNS_15MachineFunctionE">genAllInsnTimingClasses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="857MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="857MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="489">489</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo16reversePredSenseERNS_12MachineInstrE" title='llvm::HexagonInstrInfo::reversePredSense' data-ref="_ZNK4llvm16HexagonInstrInfo16reversePredSenseERNS_12MachineInstrE">reversePredSense</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="858MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="858MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="490">490</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo17reversePredictionEj" title='llvm::HexagonInstrInfo::reversePrediction' data-ref="_ZNK4llvm16HexagonInstrInfo17reversePredictionEj">reversePrediction</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="859Opcode" title='Opcode' data-type='unsigned int' data-ref="859Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="491">491</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo18validateBranchCondERKNS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::validateBranchCond' data-ref="_ZNK4llvm16HexagonInstrInfo18validateBranchCondERKNS_8ArrayRefINS_14MachineOperandEEE">validateBranchCond</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="860Cond" title='Cond' data-type='const ArrayRef&lt;llvm::MachineOperand&gt; &amp;' data-ref="860Cond">Cond</dfn>) <em>const</em>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15setBundleNoShufENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::HexagonInstrInfo::setBundleNoShuf' data-ref="_ZNK4llvm16HexagonInstrInfo15setBundleNoShufENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">setBundleNoShuf</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col1 decl" id="861MIB" title='MIB' data-type='MachineBasicBlock::instr_iterator' data-ref="861MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="494">494</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo15getBundleNoShufERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getBundleNoShuf' data-ref="_ZNK4llvm16HexagonInstrInfo15getBundleNoShufERKNS_12MachineInstrE">getBundleNoShuf</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="862MIB" title='MIB' data-type='const llvm::MachineInstr &amp;' data-ref="862MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="495">495</th><td>  <i>// Addressing mode relations.</i></td></tr>
<tr><th id="496">496</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_abs_ioEs" title='llvm::HexagonInstrInfo::changeAddrMode_abs_io' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_abs_ioEs">changeAddrMode_abs_io</dfn>(<em>short</em> <dfn class="local col3 decl" id="863Opc" title='Opc' data-type='short' data-ref="863Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="497">497</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absEs" title='llvm::HexagonInstrInfo::changeAddrMode_io_abs' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absEs">changeAddrMode_io_abs</dfn>(<em>short</em> <dfn class="local col4 decl" id="864Opc" title='Opc' data-type='short' data-ref="864Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="498">498</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_piEs" title='llvm::HexagonInstrInfo::changeAddrMode_io_pi' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_piEs">changeAddrMode_io_pi</dfn>(<em>short</em> <dfn class="local col5 decl" id="865Opc" title='Opc' data-type='short' data-ref="865Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="499">499</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrEs" title='llvm::HexagonInstrInfo::changeAddrMode_io_rr' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrEs">changeAddrMode_io_rr</dfn>(<em>short</em> <dfn class="local col6 decl" id="866Opc" title='Opc' data-type='short' data-ref="866Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="500">500</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_pi_ioEs" title='llvm::HexagonInstrInfo::changeAddrMode_pi_io' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_pi_ioEs">changeAddrMode_pi_io</dfn>(<em>short</em> <dfn class="local col7 decl" id="867Opc" title='Opc' data-type='short' data-ref="867Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="501">501</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioEs" title='llvm::HexagonInstrInfo::changeAddrMode_rr_io' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioEs">changeAddrMode_rr_io</dfn>(<em>short</em> <dfn class="local col8 decl" id="868Opc" title='Opc' data-type='short' data-ref="868Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="502">502</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urEs" title='llvm::HexagonInstrInfo::changeAddrMode_rr_ur' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urEs">changeAddrMode_rr_ur</dfn>(<em>short</em> <dfn class="local col9 decl" id="869Opc" title='Opc' data-type='short' data-ref="869Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="503">503</th><td>  <em>short</em> <dfn class="decl" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_ur_rrEs" title='llvm::HexagonInstrInfo::changeAddrMode_ur_rr' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_ur_rrEs">changeAddrMode_ur_rr</dfn>(<em>short</em> <dfn class="local col0 decl" id="870Opc" title='Opc' data-type='short' data-ref="870Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <em>short</em> <dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_abs_ioERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_abs_io' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_abs_ioERKNS_12MachineInstrE">changeAddrMode_abs_io</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="871MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="871MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo21changeAddrMode_abs_ioEs" title='llvm::HexagonInstrInfo::changeAddrMode_abs_io' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_abs_ioEs">changeAddrMode_abs_io</a>(<a class="local col1 ref" href="#871MI" title='MI' data-ref="871MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td>  <em>short</em> <dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_io_abs' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absERKNS_12MachineInstrE">changeAddrMode_io_abs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="872MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="872MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="509">509</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absEs" title='llvm::HexagonInstrInfo::changeAddrMode_io_abs' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absEs">changeAddrMode_io_abs</a>(<a class="local col2 ref" href="#872MI" title='MI' data-ref="872MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="510">510</th><td>  }</td></tr>
<tr><th id="511">511</th><td>  <em>short</em> <dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_io_rr' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrERKNS_12MachineInstrE">changeAddrMode_io_rr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="873MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="873MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="512">512</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrEs" title='llvm::HexagonInstrInfo::changeAddrMode_io_rr' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrEs">changeAddrMode_io_rr</a>(<a class="local col3 ref" href="#873MI" title='MI' data-ref="873MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="513">513</th><td>  }</td></tr>
<tr><th id="514">514</th><td>  <em>short</em> <dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_rr_io' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioERKNS_12MachineInstrE">changeAddrMode_rr_io</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="874MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="874MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="515">515</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioEs" title='llvm::HexagonInstrInfo::changeAddrMode_rr_io' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioEs">changeAddrMode_rr_io</a>(<a class="local col4 ref" href="#874MI" title='MI' data-ref="874MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td>  <em>short</em> <dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_rr_ur' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE">changeAddrMode_rr_ur</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="875MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="875MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urEs" title='llvm::HexagonInstrInfo::changeAddrMode_rr_ur' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urEs">changeAddrMode_rr_ur</a>(<a class="local col5 ref" href="#875MI" title='MI' data-ref="875MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td>  <em>short</em> <dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_ur_rrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_ur_rr' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_ur_rrERKNS_12MachineInstrE">changeAddrMode_ur_rr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="876MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="876MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="521">521</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_ur_rrEs" title='llvm::HexagonInstrInfo::changeAddrMode_ur_rr' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_ur_rrEs">changeAddrMode_ur_rr</a>(<a class="local col6 ref" href="#876MI" title='MI' data-ref="876MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="522">522</th><td>  }</td></tr>
<tr><th id="523">523</th><td>};</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_HEXAGON_HEXAGONINSTRINFO_H</u></td></tr>
<tr><th id="528">528</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='HexagonAsmPrinter.cpp.html'>llvm/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
