<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 2023  Intel Corporation. All rights reserved.<br>
-- Your use of Intel Corporation's design tools, logic functions <br>
-- and other software and tools, and any partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Intel Program License <br>
-- Subscription Agreement, the Intel Quartus Prime License Agreement,<br>
-- the Intel FPGA IP License Agreement, or other applicable license<br>
-- agreement, including, without limitation, that your use is for<br>
-- the sole purpose of programming logic devices manufactured by<br>
-- Intel and sold by Intel or its authorized distributors.  Please<br>
-- refer to the applicable agreement for further details, at<br>
-- https://fpgasoftware.intel.com/eula.<br>
<P> --R1_wire_pll1_fbout is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_fbout
<P><A NAME="R1_wire_pll1_fbout">R1_wire_pll1_fbout</A> = EQUATION NOT SUPPORTED;

<P> --R1_wire_pll1_clk[0] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[0]
<P><A NAME="R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A> = EQUATION NOT SUPPORTED;

<P> --R1_wire_pll1_clk[1] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[1]
<P><A NAME="R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A> = EQUATION NOT SUPPORTED;

<P> --R1_wire_pll1_clk[2] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[2]
<P><A NAME="R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A> = EQUATION NOT SUPPORTED;


<P> --J1_UP[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]
<P> --register power-up is low

<P><A NAME="J1_UP[1]">J1_UP[1]</A> = DFFEAS(<A HREF="#J1L40">J1L40</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#J1L35">J1L35</A>,  ,  , <A HREF="#C1_DECFIFO">C1_DECFIFO</A>,  );


<P> --V1_SCSI_DATA__TX_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[0]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__TX_LATCHED[0]">V1_SCSI_DATA__TX_LATCHED[0]</A> = DFFEAS(<A HREF="#V1L22">V1L22</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  ,  , <A HREF="#W1L24">W1L24</A>,  , <A HREF="#V1L34">V1L34</A>, !<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>);


<P> --V1_SCSI_DATA__TX_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[1]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__TX_LATCHED[1]">V1_SCSI_DATA__TX_LATCHED[1]</A> = DFFEAS(<A HREF="#V1L25">V1L25</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  ,  , <A HREF="#W1L21">W1L21</A>,  , <A HREF="#V1L34">V1L34</A>, !<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>);


<P> --V1_SCSI_DATA__TX_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[2]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__TX_LATCHED[2]">V1_SCSI_DATA__TX_LATCHED[2]</A> = DFFEAS(<A HREF="#V1L28">V1L28</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  ,  , <A HREF="#W1L18">W1L18</A>,  , <A HREF="#V1L34">V1L34</A>, !<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>);


<P> --V1_SCSI_DATA__TX_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__TX_LATCHED[3]">V1_SCSI_DATA__TX_LATCHED[3]</A> = DFFEAS(<A HREF="#V1L31">V1L31</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  ,  , <A HREF="#W1L15">W1L15</A>,  , <A HREF="#V1L34">V1L34</A>, !<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>);


<P> --V1_SCSI_DATA__TX_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[4]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__TX_LATCHED[4]">V1_SCSI_DATA__TX_LATCHED[4]</A> = DFFEAS(<A HREF="#V1L37">V1L37</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  ,  , <A HREF="#W1L12">W1L12</A>,  , <A HREF="#V1L34">V1L34</A>, !<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>);


<P> --V1_SCSI_DATA__TX_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[5]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__TX_LATCHED[5]">V1_SCSI_DATA__TX_LATCHED[5]</A> = DFFEAS(<A HREF="#V1L40">V1L40</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  ,  , <A HREF="#W1L9">W1L9</A>,  , <A HREF="#V1L34">V1L34</A>, !<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>);


<P> --V1_SCSI_DATA__TX_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[6]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__TX_LATCHED[6]">V1_SCSI_DATA__TX_LATCHED[6]</A> = DFFEAS(<A HREF="#V1L43">V1L43</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  ,  , <A HREF="#W1L6">W1L6</A>,  , <A HREF="#V1L34">V1L34</A>, !<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>);


<P> --V1_SCSI_DATA__TX_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[7]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__TX_LATCHED[7]">V1_SCSI_DATA__TX_LATCHED[7]</A> = DFFEAS(<A HREF="#V1L46">V1L46</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  ,  , <A HREF="#W1L3">W1L3</A>,  , <A HREF="#V1L34">V1L34</A>, !<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>);


<P> --V1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[0]~0
<P><A NAME="V1L22">V1L22</A> = (<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & ((<A HREF="#T1L9">T1L9</A>))) # (!<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & (<A HREF="#T1L1">T1L1</A>));


<P> --V1L25 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[1]~1
<P><A NAME="V1L25">V1L25</A> = (<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & ((<A HREF="#T1L10">T1L10</A>))) # (!<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & (<A HREF="#T1L2">T1L2</A>));


<P> --V1L28 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[2]~2
<P><A NAME="V1L28">V1L28</A> = (<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & ((<A HREF="#T1L11">T1L11</A>))) # (!<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & (<A HREF="#T1L3">T1L3</A>));


<P> --V1L31 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~3
<P><A NAME="V1L31">V1L31</A> = (<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & ((<A HREF="#T1L12">T1L12</A>))) # (!<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & (<A HREF="#T1L4">T1L4</A>));


<P> --V1L37 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[4]~4
<P><A NAME="V1L37">V1L37</A> = (<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & ((<A HREF="#T1L13">T1L13</A>))) # (!<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & (<A HREF="#T1L5">T1L5</A>));


<P> --V1L40 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[5]~5
<P><A NAME="V1L40">V1L40</A> = (<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & ((<A HREF="#T1L14">T1L14</A>))) # (!<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & (<A HREF="#T1L6">T1L6</A>));


<P> --V1L43 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[6]~6
<P><A NAME="V1L43">V1L43</A> = (<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & ((<A HREF="#T1L15">T1L15</A>))) # (!<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & (<A HREF="#T1L7">T1L7</A>));


<P> --V1L46 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[7]~7
<P><A NAME="V1L46">V1L46</A> = (<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & ((<A HREF="#T1L16">T1L16</A>))) # (!<A HREF="#V1_MuxSelect[4]">V1_MuxSelect[4]</A> & (<A HREF="#T1L8">T1L8</A>));


<P> --_INT is _INT
<P><A NAME="_INT">_INT</A> = OUTPUT(<A HREF="#A1L147">A1L147</A>);


<P> --A1L147 is _INT~output
<P><A NAME="A1L147">A1L147</A> = OUTPUT_BUFFER.O(.I(<A HREF="#AB1L5">AB1L5</A>), , , , , , , , , , , , , , , , , );


<P> --_SIZ1 is _SIZ1
<P><A NAME="_SIZ1">_SIZ1</A> = OUTPUT(<A HREF="#A1L156">A1L156</A>);


<P> --A1L156 is _SIZ1~output
<P><A NAME="A1L156">A1L156</A> = OUTPUT_BUFFER.O(.I(<A HREF="#C1_SIZE1">C1_SIZE1</A>), .OE(<A HREF="#C1_BGACK">C1_BGACK</A>), , , , , , , , , , , , , , , , );


<P> --_BR is _BR
<P><A NAME="_BR">_BR</A> = OUTPUT(<A HREF="#A1L133">A1L133</A>);


<P> --A1L133 is _BR~output
<P><A NAME="A1L133">A1L133</A> = OUTPUT_BUFFER.O(.I(!<A HREF="#C1_BREQ">C1_BREQ</A>), , , , , , , , , , , , , , , , , );


<P> --_DMAEN is _DMAEN
<P><A NAME="_DMAEN">_DMAEN</A> = OUTPUT(<A HREF="#C1L2">C1L2</A>);


<P> --_DACK is _DACK
<P><A NAME="_DACK">_DACK</A> = OUTPUT(<A HREF="#E1L6">E1L6</A>);


<P> --_CSS is _CSS
<P><A NAME="_CSS">_CSS</A> = OUTPUT(<A HREF="#E1L19">E1L19</A>);


<P> --_IOR is _IOR
<P><A NAME="_IOR">_IOR</A> = OUTPUT(<A HREF="#A1L150">A1L150</A>);


<P> --_IOW is _IOW
<P><A NAME="_IOW">_IOW</A> = OUTPUT(<A HREF="#A1L153">A1L153</A>);


<P> --INC_ADD is INC_ADD
<P><A NAME="INC_ADD">INC_ADD</A> = INPUT();


<P> --IORDY is IORDY
<P><A NAME="IORDY">IORDY</A> = INPUT();


<P> --CSX1 is CSX1
<P><A NAME="CSX1">CSX1</A> = INPUT();


<P> --CSX0 is CSX0
<P><A NAME="CSX0">CSX0</A> = INPUT();


<P> --INTB is INTB
<P><A NAME="INTB">INTB</A> = INPUT();


<P> --JP is JP
<P><A NAME="JP">JP</A> = INPUT();


<P> --PIN_D8 is PIN_D8
<P><A NAME="PIN_D8">PIN_D8</A> = INPUT();


<P> --R_W_IO is R_W_IO
<P><A NAME="R_W_IO">R_W_IO</A> = BIDIR(<A HREF="#A1L124">A1L124</A>);


<P> --A1L124 is R_W_IO~output
<P><A NAME="A1L124">A1L124</A> = OUTPUT_BUFFER.O(.I(<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A>), .OE(<A HREF="#C1_BGACK">C1_BGACK</A>), , , , , , , , , , , , , , , , );


<P> --_AS_IO is _AS_IO
<P><A NAME="_AS_IO">_AS_IO</A> = BIDIR(<A HREF="#A1L127">A1L127</A>);


<P> --A1L127 is _AS_IO~output
<P><A NAME="A1L127">A1L127</A> = OUTPUT_BUFFER.O(.I(<A HREF="#AS_O_">AS_O_</A>), .OE(<A HREF="#C1_BGACK">C1_BGACK</A>), , , , , , , , , , , , , , , , );


<P> --_DS_IO is _DS_IO
<P><A NAME="_DS_IO">_DS_IO</A> = BIDIR(<A HREF="#A1L145">A1L145</A>);


<P> --A1L145 is _DS_IO~output
<P><A NAME="A1L145">A1L145</A> = OUTPUT_BUFFER.O(.I(<A HREF="#DS_O_">DS_O_</A>), .OE(<A HREF="#C1_BGACK">C1_BGACK</A>), , , , , , , , , , , , , , , , );


<P> --_DSACK_IO[0] is _DSACK_IO[0]
<P><A NAME="_DSACK_IO[0]">_DSACK_IO[0]</A> = BIDIR(<A HREF="#A1L141">A1L141</A>);


<P> --A1L141 is _DSACK_IO[0]~output
<P><A NAME="A1L141">A1L141</A> = OUTPUT_BUFFER.O(.I(<A HREF="#dsack_int">dsack_int</A>), .OE(VCC), , , , , , , , , , , , , , , , );


<P> --_DSACK_IO[1] is _DSACK_IO[1]
<P><A NAME="_DSACK_IO[1]">_DSACK_IO[1]</A> = BIDIR(<A HREF="#A1L143">A1L143</A>);


<P> --A1L143 is _DSACK_IO[1]~output
<P><A NAME="A1L143">A1L143</A> = OUTPUT_BUFFER.O(.I(<A HREF="#dsack_int">dsack_int</A>), .OE(VCC), , , , , , , , , , , , , , , , );


<P> --DATA_IO[0] is DATA_IO[0]
<P><A NAME="DATA_IO[0]">DATA_IO[0]</A> = BIDIR(<A HREF="#A1L13">A1L13</A>);


<P> --A1L13 is DATA_IO[0]~output
<P><A NAME="A1L13">A1L13</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L3">U1L3</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[1] is DATA_IO[1]
<P><A NAME="DATA_IO[1]">DATA_IO[1]</A> = BIDIR(<A HREF="#A1L15">A1L15</A>);


<P> --A1L15 is DATA_IO[1]~output
<P><A NAME="A1L15">A1L15</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L6">U1L6</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[2] is DATA_IO[2]
<P><A NAME="DATA_IO[2]">DATA_IO[2]</A> = BIDIR(<A HREF="#A1L17">A1L17</A>);


<P> --A1L17 is DATA_IO[2]~output
<P><A NAME="A1L17">A1L17</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L10">U1L10</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[3] is DATA_IO[3]
<P><A NAME="DATA_IO[3]">DATA_IO[3]</A> = BIDIR(<A HREF="#A1L19">A1L19</A>);


<P> --A1L19 is DATA_IO[3]~output
<P><A NAME="A1L19">A1L19</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L13">U1L13</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[4] is DATA_IO[4]
<P><A NAME="DATA_IO[4]">DATA_IO[4]</A> = BIDIR(<A HREF="#A1L21">A1L21</A>);


<P> --A1L21 is DATA_IO[4]~output
<P><A NAME="A1L21">A1L21</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L19">U1L19</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[5] is DATA_IO[5]
<P><A NAME="DATA_IO[5]">DATA_IO[5]</A> = BIDIR(<A HREF="#A1L23">A1L23</A>);


<P> --A1L23 is DATA_IO[5]~output
<P><A NAME="A1L23">A1L23</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L22">U1L22</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[6] is DATA_IO[6]
<P><A NAME="DATA_IO[6]">DATA_IO[6]</A> = BIDIR(<A HREF="#A1L25">A1L25</A>);


<P> --A1L25 is DATA_IO[6]~output
<P><A NAME="A1L25">A1L25</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L25">U1L25</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[7] is DATA_IO[7]
<P><A NAME="DATA_IO[7]">DATA_IO[7]</A> = BIDIR(<A HREF="#A1L27">A1L27</A>);


<P> --A1L27 is DATA_IO[7]~output
<P><A NAME="A1L27">A1L27</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L29">U1L29</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[8] is DATA_IO[8]
<P><A NAME="DATA_IO[8]">DATA_IO[8]</A> = BIDIR(<A HREF="#A1L29">A1L29</A>);


<P> --A1L29 is DATA_IO[8]~output
<P><A NAME="A1L29">A1L29</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L31">U1L31</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[9] is DATA_IO[9]
<P><A NAME="DATA_IO[9]">DATA_IO[9]</A> = BIDIR(<A HREF="#A1L31">A1L31</A>);


<P> --A1L31 is DATA_IO[9]~output
<P><A NAME="A1L31">A1L31</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L33">U1L33</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[10] is DATA_IO[10]
<P><A NAME="DATA_IO[10]">DATA_IO[10]</A> = BIDIR(<A HREF="#A1L33">A1L33</A>);


<P> --A1L33 is DATA_IO[10]~output
<P><A NAME="A1L33">A1L33</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L36">U1L36</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[11] is DATA_IO[11]
<P><A NAME="DATA_IO[11]">DATA_IO[11]</A> = BIDIR(<A HREF="#A1L35">A1L35</A>);


<P> --A1L35 is DATA_IO[11]~output
<P><A NAME="A1L35">A1L35</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L38">U1L38</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[12] is DATA_IO[12]
<P><A NAME="DATA_IO[12]">DATA_IO[12]</A> = BIDIR(<A HREF="#A1L37">A1L37</A>);


<P> --A1L37 is DATA_IO[12]~output
<P><A NAME="A1L37">A1L37</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L40">U1L40</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[13] is DATA_IO[13]
<P><A NAME="DATA_IO[13]">DATA_IO[13]</A> = BIDIR(<A HREF="#A1L39">A1L39</A>);


<P> --A1L39 is DATA_IO[13]~output
<P><A NAME="A1L39">A1L39</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L42">U1L42</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[14] is DATA_IO[14]
<P><A NAME="DATA_IO[14]">DATA_IO[14]</A> = BIDIR(<A HREF="#A1L41">A1L41</A>);


<P> --A1L41 is DATA_IO[14]~output
<P><A NAME="A1L41">A1L41</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L44">U1L44</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[15] is DATA_IO[15]
<P><A NAME="DATA_IO[15]">DATA_IO[15]</A> = BIDIR(<A HREF="#A1L43">A1L43</A>);


<P> --A1L43 is DATA_IO[15]~output
<P><A NAME="A1L43">A1L43</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L46">U1L46</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[16] is DATA_IO[16]
<P><A NAME="DATA_IO[16]">DATA_IO[16]</A> = BIDIR(<A HREF="#A1L45">A1L45</A>);


<P> --A1L45 is DATA_IO[16]~output
<P><A NAME="A1L45">A1L45</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L52">U1L52</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[17] is DATA_IO[17]
<P><A NAME="DATA_IO[17]">DATA_IO[17]</A> = BIDIR(<A HREF="#A1L47">A1L47</A>);


<P> --A1L47 is DATA_IO[17]~output
<P><A NAME="A1L47">A1L47</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L54">U1L54</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[18] is DATA_IO[18]
<P><A NAME="DATA_IO[18]">DATA_IO[18]</A> = BIDIR(<A HREF="#A1L49">A1L49</A>);


<P> --A1L49 is DATA_IO[18]~output
<P><A NAME="A1L49">A1L49</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L57">U1L57</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[19] is DATA_IO[19]
<P><A NAME="DATA_IO[19]">DATA_IO[19]</A> = BIDIR(<A HREF="#A1L51">A1L51</A>);


<P> --A1L51 is DATA_IO[19]~output
<P><A NAME="A1L51">A1L51</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L59">U1L59</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[20] is DATA_IO[20]
<P><A NAME="DATA_IO[20]">DATA_IO[20]</A> = BIDIR(<A HREF="#A1L53">A1L53</A>);


<P> --A1L53 is DATA_IO[20]~output
<P><A NAME="A1L53">A1L53</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L61">U1L61</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[21] is DATA_IO[21]
<P><A NAME="DATA_IO[21]">DATA_IO[21]</A> = BIDIR(<A HREF="#A1L55">A1L55</A>);


<P> --A1L55 is DATA_IO[21]~output
<P><A NAME="A1L55">A1L55</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L63">U1L63</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[22] is DATA_IO[22]
<P><A NAME="DATA_IO[22]">DATA_IO[22]</A> = BIDIR(<A HREF="#A1L57">A1L57</A>);


<P> --A1L57 is DATA_IO[22]~output
<P><A NAME="A1L57">A1L57</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L66">U1L66</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[23] is DATA_IO[23]
<P><A NAME="DATA_IO[23]">DATA_IO[23]</A> = BIDIR(<A HREF="#A1L59">A1L59</A>);


<P> --A1L59 is DATA_IO[23]~output
<P><A NAME="A1L59">A1L59</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L68">U1L68</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[24] is DATA_IO[24]
<P><A NAME="DATA_IO[24]">DATA_IO[24]</A> = BIDIR(<A HREF="#A1L61">A1L61</A>);


<P> --A1L61 is DATA_IO[24]~output
<P><A NAME="A1L61">A1L61</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L70">U1L70</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[25] is DATA_IO[25]
<P><A NAME="DATA_IO[25]">DATA_IO[25]</A> = BIDIR(<A HREF="#A1L63">A1L63</A>);


<P> --A1L63 is DATA_IO[25]~output
<P><A NAME="A1L63">A1L63</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L77">U1L77</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[26] is DATA_IO[26]
<P><A NAME="DATA_IO[26]">DATA_IO[26]</A> = BIDIR(<A HREF="#A1L65">A1L65</A>);


<P> --A1L65 is DATA_IO[26]~output
<P><A NAME="A1L65">A1L65</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L80">U1L80</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[27] is DATA_IO[27]
<P><A NAME="DATA_IO[27]">DATA_IO[27]</A> = BIDIR(<A HREF="#A1L67">A1L67</A>);


<P> --A1L67 is DATA_IO[27]~output
<P><A NAME="A1L67">A1L67</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L82">U1L82</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[28] is DATA_IO[28]
<P><A NAME="DATA_IO[28]">DATA_IO[28]</A> = BIDIR(<A HREF="#A1L69">A1L69</A>);


<P> --A1L69 is DATA_IO[28]~output
<P><A NAME="A1L69">A1L69</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L84">U1L84</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[29] is DATA_IO[29]
<P><A NAME="DATA_IO[29]">DATA_IO[29]</A> = BIDIR(<A HREF="#A1L71">A1L71</A>);


<P> --A1L71 is DATA_IO[29]~output
<P><A NAME="A1L71">A1L71</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L86">U1L86</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[30] is DATA_IO[30]
<P><A NAME="DATA_IO[30]">DATA_IO[30]</A> = BIDIR(<A HREF="#A1L73">A1L73</A>);


<P> --A1L73 is DATA_IO[30]~output
<P><A NAME="A1L73">A1L73</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L88">U1L88</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --DATA_IO[31] is DATA_IO[31]
<P><A NAME="DATA_IO[31]">DATA_IO[31]</A> = BIDIR(<A HREF="#A1L75">A1L75</A>);


<P> --A1L75 is DATA_IO[31]~output
<P><A NAME="A1L75">A1L75</A> = OUTPUT_BUFFER.O(.I(<A HREF="#U1L90">U1L90</A>), .OE(<A HREF="#A1L76">A1L76</A>), , , , , , , , , , , , , , , , );


<P> --_BGACK_IO is _BGACK_IO
<P><A NAME="_BGACK_IO">_BGACK_IO</A> = BIDIR(<A HREF="#A1L131">A1L131</A>);


<P> --A1L131 is _BGACK_IO~output
<P><A NAME="A1L131">A1L131</A> = OUTPUT_BUFFER.O(.I(!<A HREF="#C1_BGACK">C1_BGACK</A>), .OE(VCC), , , , , , , , , , , , , , , , );


<P> --PD_PORT[0] is PD_PORT[0]
<P><A NAME="PD_PORT[0]">PD_PORT[0]</A> = BIDIR(<A HREF="#A1L91">A1L91</A>);


<P> --A1L91 is PD_PORT[0]~output
<P><A NAME="A1L91">A1L91</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L3">V1L3</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[1] is PD_PORT[1]
<P><A NAME="PD_PORT[1]">PD_PORT[1]</A> = BIDIR(<A HREF="#A1L93">A1L93</A>);


<P> --A1L93 is PD_PORT[1]~output
<P><A NAME="A1L93">A1L93</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L4">V1L4</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[2] is PD_PORT[2]
<P><A NAME="PD_PORT[2]">PD_PORT[2]</A> = BIDIR(<A HREF="#A1L95">A1L95</A>);


<P> --A1L95 is PD_PORT[2]~output
<P><A NAME="A1L95">A1L95</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L5">V1L5</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[3] is PD_PORT[3]
<P><A NAME="PD_PORT[3]">PD_PORT[3]</A> = BIDIR(<A HREF="#A1L97">A1L97</A>);


<P> --A1L97 is PD_PORT[3]~output
<P><A NAME="A1L97">A1L97</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L6">V1L6</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[4] is PD_PORT[4]
<P><A NAME="PD_PORT[4]">PD_PORT[4]</A> = BIDIR(<A HREF="#A1L99">A1L99</A>);


<P> --A1L99 is PD_PORT[4]~output
<P><A NAME="A1L99">A1L99</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L7">V1L7</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[5] is PD_PORT[5]
<P><A NAME="PD_PORT[5]">PD_PORT[5]</A> = BIDIR(<A HREF="#A1L101">A1L101</A>);


<P> --A1L101 is PD_PORT[5]~output
<P><A NAME="A1L101">A1L101</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L8">V1L8</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[6] is PD_PORT[6]
<P><A NAME="PD_PORT[6]">PD_PORT[6]</A> = BIDIR(<A HREF="#A1L103">A1L103</A>);


<P> --A1L103 is PD_PORT[6]~output
<P><A NAME="A1L103">A1L103</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L9">V1L9</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[7] is PD_PORT[7]
<P><A NAME="PD_PORT[7]">PD_PORT[7]</A> = BIDIR(<A HREF="#A1L105">A1L105</A>);


<P> --A1L105 is PD_PORT[7]~output
<P><A NAME="A1L105">A1L105</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L10">V1L10</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[8] is PD_PORT[8]
<P><A NAME="PD_PORT[8]">PD_PORT[8]</A> = BIDIR(<A HREF="#A1L107">A1L107</A>);


<P> --A1L107 is PD_PORT[8]~output
<P><A NAME="A1L107">A1L107</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L3">V1L3</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[9] is PD_PORT[9]
<P><A NAME="PD_PORT[9]">PD_PORT[9]</A> = BIDIR(<A HREF="#A1L109">A1L109</A>);


<P> --A1L109 is PD_PORT[9]~output
<P><A NAME="A1L109">A1L109</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L4">V1L4</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[10] is PD_PORT[10]
<P><A NAME="PD_PORT[10]">PD_PORT[10]</A> = BIDIR(<A HREF="#A1L111">A1L111</A>);


<P> --A1L111 is PD_PORT[10]~output
<P><A NAME="A1L111">A1L111</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L5">V1L5</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[11] is PD_PORT[11]
<P><A NAME="PD_PORT[11]">PD_PORT[11]</A> = BIDIR(<A HREF="#A1L113">A1L113</A>);


<P> --A1L113 is PD_PORT[11]~output
<P><A NAME="A1L113">A1L113</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L6">V1L6</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[12] is PD_PORT[12]
<P><A NAME="PD_PORT[12]">PD_PORT[12]</A> = BIDIR(<A HREF="#A1L115">A1L115</A>);


<P> --A1L115 is PD_PORT[12]~output
<P><A NAME="A1L115">A1L115</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L7">V1L7</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[13] is PD_PORT[13]
<P><A NAME="PD_PORT[13]">PD_PORT[13]</A> = BIDIR(<A HREF="#A1L117">A1L117</A>);


<P> --A1L117 is PD_PORT[13]~output
<P><A NAME="A1L117">A1L117</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L8">V1L8</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[14] is PD_PORT[14]
<P><A NAME="PD_PORT[14]">PD_PORT[14]</A> = BIDIR(<A HREF="#A1L119">A1L119</A>);


<P> --A1L119 is PD_PORT[14]~output
<P><A NAME="A1L119">A1L119</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L9">V1L9</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --PD_PORT[15] is PD_PORT[15]
<P><A NAME="PD_PORT[15]">PD_PORT[15]</A> = BIDIR(<A HREF="#A1L121">A1L121</A>);


<P> --A1L121 is PD_PORT[15]~output
<P><A NAME="A1L121">A1L121</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L10">V1L10</A>), .OE(<A HREF="#V1_SCSI_OUT">V1_SCSI_OUT</A>), , , , , , , , , , , , , , , , );


<P> --C1_BGACK is CPU_SM:u_CPU_SM|BGACK
<P> --register power-up is low

<P><A NAME="C1_BGACK">C1_BGACK</A> = DFFEAS(<A HREF="#N1L38">N1L38</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --E1_DACK_o is SCSI_SM:u_SCSI_SM|DACK_o
<P> --register power-up is low

<P><A NAME="E1_DACK_o">E1_DACK_o</A> = DFFEAS(<A HREF="#S1L16">S1L16</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --E1_SCSI_CS_o is SCSI_SM:u_SCSI_SM|SCSI_CS_o
<P> --register power-up is low

<P><A NAME="E1_SCSI_CS_o">E1_SCSI_CS_o</A> = DFFEAS(<A HREF="#S1_WideOr15">S1_WideOr15</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_CNTR_O[4] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]
<P> --register power-up is low

<P><A NAME="Z1_CNTR_O[4]">Z1_CNTR_O[4]</A> = DFFEAS(<A HREF="#Z1L7">Z1L7</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --E1_RE_o is SCSI_SM:u_SCSI_SM|RE_o
<P> --register power-up is low

<P><A NAME="E1_RE_o">E1_RE_o</A> = DFFEAS(<A HREF="#S1L18">S1L18</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --A1L149 is _IOR~0
<P><A NAME="A1L149">A1L149</A> = (<A HREF="#Z1_CNTR_O[4]">Z1_CNTR_O[4]</A>) # (<A HREF="#E1_RE_o">E1_RE_o</A>);


<P> --E1_WE_o is SCSI_SM:u_SCSI_SM|WE_o
<P> --register power-up is low

<P><A NAME="E1_WE_o">E1_WE_o</A> = DFFEAS(<A HREF="#S1L21">S1L21</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --A1L152 is _IOW~0
<P><A NAME="A1L152">A1L152</A> = (<A HREF="#Z1_CNTR_O[4]">Z1_CNTR_O[4]</A>) # (<A HREF="#E1_WE_o">E1_WE_o</A>);


<P> --INTA is INTA
<P><A NAME="INTA">INTA</A> = INPUT();


<P> --Z1_CNTR_O[2] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]
<P> --register power-up is low

<P><A NAME="Z1_CNTR_O[2]">Z1_CNTR_O[2]</A> = DFFEAS(<A HREF="#Z1L5">Z1L5</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --AB1L5 is registers:u_registers|registers_istr:u_registers_istr|INT_O_~0
<P><A NAME="AB1L5">AB1L5</A> = (!<A HREF="#Z1_CNTR_O[2]">Z1_CNTR_O[2]</A>) # (!<A HREF="#INTA">INTA</A>);


<P> --C1_SIZE1 is CPU_SM:u_CPU_SM|SIZE1
<P> --register power-up is low

<P><A NAME="C1_SIZE1">C1_SIZE1</A> = DFFEAS(<A HREF="#N1L52">N1L52</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --C1_BREQ is CPU_SM:u_CPU_SM|BREQ
<P> --register power-up is low

<P><A NAME="C1_BREQ">C1_BREQ</A> = DFFEAS(<A HREF="#N1L32">N1L32</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --C1_BGRANT_ is CPU_SM:u_CPU_SM|BGRANT_
<P> --register power-up is low

<P><A NAME="C1_BGRANT_">C1_BGRANT_</A> = DFFEAS(<A HREF="#C1L4">C1L4</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --C1_nCYCLEDONE is CPU_SM:u_CPU_SM|nCYCLEDONE
<P> --register power-up is low

<P><A NAME="C1_nCYCLEDONE">C1_nCYCLEDONE</A> = DFFEAS(<A HREF="#C1L32">C1L32</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s1 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s1
<P> --register power-up is low

<P><A NAME="N1_state.s1">N1_state.s1</A> = DFFEAS(<A HREF="#N1L7">N1L7</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s21 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s21
<P> --register power-up is low

<P><A NAME="N1_state.s21">N1_state.s21</A> = DFFEAS(<A HREF="#N1L22">N1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L37 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector19~0
<P><A NAME="N1L37">N1L37</A> = (<A HREF="#C1_BGRANT_">C1_BGRANT_</A> & (<A HREF="#C1_nCYCLEDONE">C1_nCYCLEDONE</A> & ((<A HREF="#N1_state.s1">N1_state.s1</A>) # (<A HREF="#N1_state.s21">N1_state.s21</A>))));


<P> --N1_state.s0 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s0
<P> --register power-up is low

<P><A NAME="N1_state.s0">N1_state.s0</A> = DFFEAS(<A HREF="#N1L6">N1L6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s20
<P> --register power-up is low

<P><A NAME="N1_state.s20">N1_state.s20</A> = DFFEAS(<A HREF="#N1L21">N1L21</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L70 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr34~0
<P><A NAME="N1L70">N1L70</A> = (<A HREF="#N1_state.s0">N1_state.s0</A> & (!<A HREF="#N1_state.s1">N1_state.s1</A> & (!<A HREF="#N1_state.s21">N1_state.s21</A> & !<A HREF="#N1_state.s20">N1_state.s20</A>)));


<P> --N1_state.letgo is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.letgo
<P> --register power-up is low

<P><A NAME="N1_state.letgo">N1_state.letgo</A> = DFFEAS(<A HREF="#N1L31">N1L31</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L38 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector19~1
<P><A NAME="N1L38">N1L38</A> = (<A HREF="#N1L37">N1L37</A>) # ((<A HREF="#N1L70">N1L70</A> & !<A HREF="#N1_state.letgo">N1_state.letgo</A>));


<P> --C1_CCRESET_ is CPU_SM:u_CPU_SM|CCRESET_
<P> --register power-up is low

<P><A NAME="C1_CCRESET_">C1_CCRESET_</A> = DFFEAS(<A HREF="#_RST">_RST</A>, !<A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.F2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_1
<P> --register power-up is low

<P><A NAME="S1_state_reg.F2S_1">S1_state_reg.F2S_1</A> = DFFEAS(<A HREF="#S1L14">S1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_CNTR_O[1] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]
<P> --register power-up is low

<P><A NAME="Z1_CNTR_O[1]">Z1_CNTR_O[1]</A> = DFFEAS(<A HREF="#Z1L3">Z1L3</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --E1_CDREQ_ is SCSI_SM:u_SCSI_SM|CDREQ_
<P> --register power-up is low

<P><A NAME="E1_CDREQ_">E1_CDREQ_</A> = DFFEAS(<A HREF="#DREQ_">DREQ_</A>, !<A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --J1_FIFOEMPTY is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY
<P> --register power-up is low

<P><A NAME="J1_FIFOEMPTY">J1_FIFOEMPTY</A> = DFFEAS(<A HREF="#J1L19">J1L19</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --E1_RDFIFO_o is SCSI_SM:u_SCSI_SM|RDFIFO_o
<P> --register power-up is low

<P><A NAME="E1_RDFIFO_o">E1_RDFIFO_o</A> = DFFEAS(<A HREF="#E1L12">E1L12</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, !<A HREF="#E1L22">E1L22</A>,  ,  ,  ,  ,  ,  );


<P> --S1L13 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~0
<P><A NAME="S1L13">S1L13</A> = (<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A> & (<A HREF="#E1_CDREQ_">E1_CDREQ_</A> & (<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A> & !<A HREF="#E1_RDFIFO_o">E1_RDFIFO_o</A>)));


<P> --S1_state_reg.IDLE_DMA_WR is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR
<P> --register power-up is low

<P><A NAME="S1_state_reg.IDLE_DMA_WR">S1_state_reg.IDLE_DMA_WR</A> = DFFEAS(<A HREF="#S1L11">S1L11</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --E1_CCPUREQ is SCSI_SM:u_SCSI_SM|CCPUREQ
<P> --register power-up is low

<P><A NAME="E1_CCPUREQ">E1_CCPUREQ</A> = DFFEAS(<A HREF="#Y1_WDREGREQ">Y1_WDREGREQ</A>, !<A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~1
<P><A NAME="S1L14">S1L14</A> = (<A HREF="#S1L13">S1L13</A> & (<A HREF="#S1_state_reg.IDLE_DMA_WR">S1_state_reg.IDLE_DMA_WR</A> & !<A HREF="#E1_CCPUREQ">E1_CCPUREQ</A>));


<P> --S1_state_reg.IDLE_DMA_RD is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD
<P> --register power-up is low

<P><A NAME="S1_state_reg.IDLE_DMA_RD">S1_state_reg.IDLE_DMA_RD</A> = DFFEAS(<A HREF="#S1L8">S1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --J1_FIFOFULL is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL
<P> --register power-up is low

<P><A NAME="J1_FIFOFULL">J1_FIFOFULL</A> = DFFEAS(<A HREF="#J1L23">J1L23</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --E1_RIFIFO_o is SCSI_SM:u_SCSI_SM|RIFIFO_o
<P> --register power-up is low

<P><A NAME="E1_RIFIFO_o">E1_RIFIFO_o</A> = DFFEAS(<A HREF="#E1L15">E1L15</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, !<A HREF="#E1L21">E1L21</A>,  ,  ,  ,  ,  ,  );


<P> --S1L4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|START_S2F~0
<P><A NAME="S1L4">S1L4</A> = (<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A>) # ((<A HREF="#E1_CCPUREQ">E1_CCPUREQ</A>) # ((<A HREF="#E1_RIFIFO_o">E1_RIFIFO_o</A>) # (!<A HREF="#E1_CDREQ_">E1_CDREQ_</A>)));


<P> --S1_state_reg.S2F_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_1
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2F_1">S1_state_reg.S2F_1</A> = DFFEAS(<A HREF="#S1L51">S1L51</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~2
<P><A NAME="S1L15">S1L15</A> = (!<A HREF="#S1_state_reg.S2F_1">S1_state_reg.S2F_1</A> & ((<A HREF="#S1_state_reg.IDLE_DMA_RD">S1_state_reg.IDLE_DMA_RD</A>) # ((<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A>) # (<A HREF="#S1L4">S1L4</A>))));


<P> --S1L16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~3
<P><A NAME="S1L16">S1L16</A> = (<A HREF="#S1_state_reg.F2S_1">S1_state_reg.F2S_1</A>) # ((<A HREF="#S1L14">S1L14</A>) # (!<A HREF="#S1L15">S1L15</A>));


<P> --S1_state_reg.C2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_3
<P> --register power-up is low

<P><A NAME="S1_state_reg.C2S_3">S1_state_reg.C2S_3</A> = DFFEAS(<A HREF="#S1_state_reg.C2S_2">S1_state_reg.C2S_2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.CPUREQ is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.CPUREQ
<P> --register power-up is low

<P><A NAME="S1_state_reg.CPUREQ">S1_state_reg.CPUREQ</A> = DFFEAS(<A HREF="#S1L9">S1L9</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.S2C_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_3
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2C_3">S1_state_reg.S2C_3</A> = DFFEAS(<A HREF="#S1_state_reg.S2C_2">S1_state_reg.S2C_2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.S2C_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_1
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2C_1">S1_state_reg.S2C_1</A> = DFFEAS(<A HREF="#S1L17">S1L17</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.S2C_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_4
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2C_4">S1_state_reg.S2C_4</A> = DFFEAS(<A HREF="#S1_state_reg.S2C_3">S1_state_reg.S2C_3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.S2C_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_2
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2C_2">S1_state_reg.S2C_2</A> = DFFEAS(<A HREF="#S1_state_reg.S2C_1">S1_state_reg.S2C_1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L26 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr15~0
<P><A NAME="S1L26">S1L26</A> = (!<A HREF="#S1_state_reg.S2C_3">S1_state_reg.S2C_3</A> & (!<A HREF="#S1_state_reg.S2C_1">S1_state_reg.S2C_1</A> & (!<A HREF="#S1_state_reg.S2C_4">S1_state_reg.S2C_4</A> & !<A HREF="#S1_state_reg.S2C_2">S1_state_reg.S2C_2</A>)));


<P> --S1_state_reg.C2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_1
<P> --register power-up is low

<P><A NAME="S1_state_reg.C2S_1">S1_state_reg.C2S_1</A> = DFFEAS(<A HREF="#S1L20">S1L20</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.C2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_2
<P> --register power-up is low

<P><A NAME="S1_state_reg.C2S_2">S1_state_reg.C2S_2</A> = DFFEAS(<A HREF="#S1_state_reg.C2S_1">S1_state_reg.C2S_1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L27 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr15~1
<P><A NAME="S1L27">S1L27</A> = (!<A HREF="#S1_state_reg.C2S_1">S1_state_reg.C2S_1</A> & !<A HREF="#S1_state_reg.C2S_2">S1_state_reg.C2S_2</A>);


<P> --S1_WideOr15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr15
<P><A NAME="S1_WideOr15">S1_WideOr15</A> = (<A HREF="#S1_state_reg.C2S_3">S1_state_reg.C2S_3</A>) # ((<A HREF="#S1_state_reg.CPUREQ">S1_state_reg.CPUREQ</A>) # ((!<A HREF="#S1L27">S1L27</A>) # (!<A HREF="#S1L26">S1L26</A>)));


<P> --ADDR[3] is ADDR[3]
<P><A NAME="ADDR[3]">ADDR[3]</A> = INPUT();


<P> --ADDR[5] is ADDR[5]
<P><A NAME="ADDR[5]">ADDR[5]</A> = INPUT();


<P> --_CS is _CS
<P><A NAME="_CS">_CS</A> = INPUT();


<P> --Y1L14 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0
<P><A NAME="Y1L14">Y1L14</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (!<A HREF="#_AS_IO">_AS_IO</A> & (!<A HREF="#ADDR[5]">ADDR[5]</A> & !<A HREF="#_CS">_CS</A>)));


<P> --ADDR[6] is ADDR[6]
<P><A NAME="ADDR[6]">ADDR[6]</A> = INPUT();


<P> --Y1L15 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~1
<P><A NAME="Y1L15">Y1L15</A> = (<A HREF="#Y1L14">Y1L14</A> & !<A HREF="#ADDR[6]">ADDR[6]</A>);


<P> --ADDR[2] is ADDR[2]
<P><A NAME="ADDR[2]">ADDR[2]</A> = INPUT();


<P> --ADDR[4] is ADDR[4]
<P><A NAME="ADDR[4]">ADDR[4]</A> = INPUT();


<P> --Y1L3 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0
<P><A NAME="Y1L3">Y1L3</A> = (<A HREF="#Y1L15">Y1L15</A> & (!<A HREF="#R_W_IO">R_W_IO</A> & (!<A HREF="#ADDR[2]">ADDR[2]</A> & !<A HREF="#ADDR[4]">ADDR[4]</A>)));


<P> --Z1L7 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~0
<P><A NAME="Z1L7">Z1L7</A> = (<A HREF="#Y1L3">Y1L3</A> & (<A HREF="#DATA_IO[4]">DATA_IO[4]</A>)) # (!<A HREF="#Y1L3">Y1L3</A> & ((<A HREF="#Z1_CNTR_O[4]">Z1_CNTR_O[4]</A>)));


<P> --_RST is _RST
<P><A NAME="_RST">_RST</A> = INPUT();


<P> --S1L17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~2
<P><A NAME="S1L17">S1L17</A> = (<A HREF="#R_W_IO">R_W_IO</A> & <A HREF="#S1_state_reg.CPUREQ">S1_state_reg.CPUREQ</A>);


<P> --S1L20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~0
<P><A NAME="S1L20">S1L20</A> = (<A HREF="#S1_state_reg.CPUREQ">S1_state_reg.CPUREQ</A> & !<A HREF="#R_W_IO">R_W_IO</A>);


<P> --S1L21 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~1
<P><A NAME="S1L21">S1L21</A> = (<A HREF="#S1_state_reg.F2S_1">S1_state_reg.F2S_1</A>) # ((<A HREF="#S1L14">S1L14</A>) # ((<A HREF="#S1L20">S1L20</A>) # (!<A HREF="#S1L27">S1L27</A>)));


<P> --Z1L5 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~1
<P><A NAME="Z1L5">Z1L5</A> = (<A HREF="#Y1L3">Y1L3</A> & (<A HREF="#DATA_IO[2]">DATA_IO[2]</A>)) # (!<A HREF="#Y1L3">Y1L3</A> & ((<A HREF="#Z1_CNTR_O[2]">Z1_CNTR_O[2]</A>)));


<P> --N1_state.s30 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s30
<P> --register power-up is low

<P><A NAME="N1_state.s30">N1_state.s30</A> = DFFEAS(<A HREF="#N1L78">N1L78</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s31 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s31
<P> --register power-up is low

<P><A NAME="N1_state.s31">N1_state.s31</A> = DFFEAS(<A HREF="#N1_state.s30">N1_state.s30</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s32 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s32
<P> --register power-up is low

<P><A NAME="N1_state.s32">N1_state.s32</A> = DFFEAS(<A HREF="#N1L26">N1L26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s6
<P> --register power-up is low

<P><A NAME="N1_state.s6">N1_state.s6</A> = DFFEAS(<A HREF="#N1L12">N1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s7
<P> --register power-up is low

<P><A NAME="N1_state.s7">N1_state.s7</A> = DFFEAS(<A HREF="#N1_state.s6">N1_state.s6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s8 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s8
<P> --register power-up is low

<P><A NAME="N1_state.s8">N1_state.s8</A> = DFFEAS(<A HREF="#N1L13">N1L13</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L71 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr44~0
<P><A NAME="N1L71">N1L71</A> = (<A HREF="#N1_state.s6">N1_state.s6</A>) # ((<A HREF="#N1_state.s7">N1_state.s7</A>) # (<A HREF="#N1_state.s8">N1_state.s8</A>));


<P> --N1_state.s11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s11
<P> --register power-up is low

<P><A NAME="N1_state.s11">N1_state.s11</A> = DFFEAS(<A HREF="#N1L14">N1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s12
<P> --register power-up is low

<P><A NAME="N1_state.s12">N1_state.s12</A> = DFFEAS(<A HREF="#N1L15">N1L15</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L49 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~0
<P><A NAME="N1L49">N1L49</A> = (!<A HREF="#N1_state.s11">N1_state.s11</A> & !<A HREF="#N1_state.s12">N1_state.s12</A>);


<P> --N1L50 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~1
<P><A NAME="N1L50">N1L50</A> = (<A HREF="#N1_state.s31">N1_state.s31</A>) # ((<A HREF="#N1_state.s32">N1_state.s32</A>) # ((<A HREF="#N1L71">N1L71</A>) # (!<A HREF="#N1L49">N1L49</A>)));


<P> --N1_state.s15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s15
<P> --register power-up is low

<P><A NAME="N1_state.s15">N1_state.s15</A> = DFFEAS(<A HREF="#N1L19">N1L19</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --G1_FLUSHFIFO is registers:u_registers|FLUSHFIFO
<P> --register power-up is low

<P><A NAME="G1_FLUSHFIFO">G1_FLUSHFIFO</A> = DFFEAS(<A HREF="#G1L4">G1L4</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --H1_BO1 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1
<P> --register power-up is low

<P><A NAME="H1_BO1">H1_BO1</A> = DFFEAS(<A HREF="#H1L7">H1L7</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --H1_BO0 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0
<P> --register power-up is low

<P><A NAME="H1_BO0">H1_BO0</A> = DFFEAS(<A HREF="#H1L3">H1L3</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --N1L3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Decoder7~0
<P><A NAME="N1L3">N1L3</A> = (<A HREF="#G1_FLUSHFIFO">G1_FLUSHFIFO</A> & (!<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A> & (<A HREF="#H1_BO1">H1_BO1</A> $ (<A HREF="#H1_BO0">H1_BO0</A>))));


<P> --N1_state.s10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s10
<P> --register power-up is low

<P><A NAME="N1_state.s10">N1_state.s10</A> = DFFEAS(<A HREF="#N1L74">N1L74</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L14 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector6~0
<P><A NAME="N1L14">N1L14</A> = (<A HREF="#N1_state.s10">N1_state.s10</A>) # ((<A HREF="#N1_state.s15">N1_state.s15</A> & <A HREF="#N1L3">N1L3</A>));


<P> --N1_state.s28 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s28
<P> --register power-up is low

<P><A NAME="N1_state.s28">N1_state.s28</A> = DFFEAS(<A HREF="#N1L25">N1L25</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s26 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s26
<P> --register power-up is low

<P><A NAME="N1_state.s26">N1_state.s26</A> = DFFEAS(<A HREF="#N1L77">N1L77</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s27 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s27
<P> --register power-up is low

<P><A NAME="N1_state.s27">N1_state.s27</A> = DFFEAS(<A HREF="#N1_state.s26">N1_state.s26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L51 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~2
<P><A NAME="N1L51">N1L51</A> = (!<A HREF="#N1_state.s28">N1_state.s28</A> & (!<A HREF="#N1_state.s26">N1_state.s26</A> & !<A HREF="#N1_state.s27">N1_state.s27</A>));


<P> --N1L52 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~3
<P><A NAME="N1L52">N1L52</A> = (<A HREF="#N1_state.s30">N1_state.s30</A>) # ((<A HREF="#N1L50">N1L50</A>) # ((<A HREF="#N1L14">N1L14</A>) # (!<A HREF="#N1L51">N1L51</A>)));


<P> --C1L23 is CPU_SM:u_CPU_SM|LASTWORD~0
<P><A NAME="C1L23">C1L23</A> = (<A HREF="#G1_FLUSHFIFO">G1_FLUSHFIFO</A> & ((<A HREF="#H1_BO1">H1_BO1</A>) # (<A HREF="#H1_BO0">H1_BO0</A>)));


<P> --C1_FLUSHFIFO is CPU_SM:u_CPU_SM|FLUSHFIFO
<P> --register power-up is low

<P><A NAME="C1_FLUSHFIFO">C1_FLUSHFIFO</A> = DFFEAS(<A HREF="#G1_FLUSHFIFO">G1_FLUSHFIFO</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L65 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr24~0
<P><A NAME="N1L65">N1L65</A> = (<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A>) # ((<A HREF="#C1_FLUSHFIFO">C1_FLUSHFIFO</A> & ((<A HREF="#C1L23">C1L23</A>) # (<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A>))));


<P> --C1_DMAENA is CPU_SM:u_CPU_SM|DMAENA
<P> --register power-up is low

<P><A NAME="C1_DMAENA">C1_DMAENA</A> = DFFEAS(<A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L33 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~0
<P><A NAME="N1L33">N1L33</A> = (<A HREF="#C1_DMAENA">C1_DMAENA</A> & (!<A HREF="#N1_state.s0">N1_state.s0</A> & !<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A>));


<P> --N1L32 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector17~0
<P><A NAME="N1L32">N1L32</A> = (<A HREF="#N1_state.s1">N1_state.s1</A>) # ((<A HREF="#N1_state.s21">N1_state.s21</A>) # ((<A HREF="#N1L65">N1L65</A> & <A HREF="#N1L33">N1L33</A>)));


<P> --_BG is _BG
<P><A NAME="_BG">_BG</A> = INPUT();


<P> --_BERR is _BERR
<P><A NAME="_BERR">_BERR</A> = INPUT();


<P> --_STERM is _STERM
<P><A NAME="_STERM">_STERM</A> = INPUT();


<P> --C1L31 is CPU_SM:u_CPU_SM|aCYCLEDONE_~0
<P><A NAME="C1L31">C1L31</A> = (<A HREF="#_AS_IO">_AS_IO</A> & (<A HREF="#_DSACK_IO[1]">_DSACK_IO[1]</A> & (<A HREF="#_BERR">_BERR</A> & <A HREF="#_STERM">_STERM</A>)));


<P> --C1L32 is CPU_SM:u_CPU_SM|aCYCLEDONE_~1
<P><A NAME="C1L32">C1L32</A> = (<A HREF="#_DSACK_IO[0]">_DSACK_IO[0]</A> & (<A HREF="#_BGACK_IO">_BGACK_IO</A> & <A HREF="#C1L31">C1L31</A>));


<P> --N1L75 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s22~0
<P><A NAME="N1L75">N1L75</A> = (<A HREF="#C1_BGRANT_">C1_BGRANT_</A> & <A HREF="#C1_nCYCLEDONE">C1_nCYCLEDONE</A>);


<P> --N1L7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector1~0
<P><A NAME="N1L7">N1L7</A> = (<A HREF="#N1L65">N1L65</A> & ((<A HREF="#N1L33">N1L33</A>) # ((<A HREF="#N1_state.s1">N1_state.s1</A> & !<A HREF="#N1L75">N1L75</A>)))) # (!<A HREF="#N1L65">N1L65</A> & (((<A HREF="#N1_state.s1">N1_state.s1</A> & !<A HREF="#N1L75">N1L75</A>))));


<P> --C1_DREQ_ is CPU_SM:u_CPU_SM|DREQ_
<P> --register power-up is low

<P><A NAME="C1_DREQ_">C1_DREQ_</A> = DFFEAS(<A HREF="#DREQ_">DREQ_</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Decoder1~0
<P><A NAME="N1L2">N1L2</A> = (<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A> & (<A HREF="#C1_DMAENA">C1_DMAENA</A> & (<A HREF="#C1_DREQ_">C1_DREQ_</A> & !<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A>)));


<P> --N1L22 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector10~0
<P><A NAME="N1L22">N1L22</A> = (<A HREF="#N1_state.s20">N1_state.s20</A> & ((<A HREF="#N1L2">N1L2</A>) # ((<A HREF="#N1_state.s21">N1_state.s21</A> & !<A HREF="#N1L75">N1L75</A>)))) # (!<A HREF="#N1_state.s20">N1_state.s20</A> & (((<A HREF="#N1_state.s21">N1_state.s21</A> & !<A HREF="#N1L75">N1L75</A>))));


<P> --N1L5 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector0~0
<P><A NAME="N1L5">N1L5</A> = (<A HREF="#N1_state.s20">N1_state.s20</A> & (<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A> $ ((<A HREF="#N1_state.s0">N1_state.s0</A>)))) # (!<A HREF="#N1_state.s20">N1_state.s20</A> & (!<A HREF="#N1_state.s0">N1_state.s0</A> & ((<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A>) # (<A HREF="#N1L65">N1L65</A>))));


<P> --N1L6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector0~1
<P><A NAME="N1L6">N1L6</A> = (!<A HREF="#N1_state.letgo">N1_state.letgo</A> & (<A HREF="#N1_state.s0">N1_state.s0</A> $ (((<A HREF="#C1_DMAENA">C1_DMAENA</A> & <A HREF="#N1L5">N1L5</A>)))));


<P> --N1L20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector9~0
<P><A NAME="N1L20">N1L20</A> = (<A HREF="#N1_state.s20">N1_state.s20</A> & (!<A HREF="#N1L2">N1L2</A> & ((<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A>) # (!<A HREF="#C1_DMAENA">C1_DMAENA</A>))));


<P> --N1L21 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector9~1
<P><A NAME="N1L21">N1L21</A> = (<A HREF="#N1L20">N1L20</A>) # ((<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A> & (<A HREF="#C1_DMAENA">C1_DMAENA</A> & !<A HREF="#N1_state.s0">N1_state.s0</A>)));


<P> --N1L30 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector16~0
<P><A NAME="N1L30">N1L30</A> = (!<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A> & (((!<A HREF="#H1_BO1">H1_BO1</A> & !<A HREF="#H1_BO0">H1_BO0</A>)) # (!<A HREF="#G1_FLUSHFIFO">G1_FLUSHFIFO</A>)));


<P> --N1_state.s35 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s35
<P> --register power-up is low

<P><A NAME="N1_state.s35">N1_state.s35</A> = DFFEAS(<A HREF="#N1L29">N1L29</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L31 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector16~1
<P><A NAME="N1L31">N1L31</A> = (<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A> & ((<A HREF="#N1_state.s35">N1_state.s35</A>) # ((<A HREF="#N1_state.s15">N1_state.s15</A> & <A HREF="#N1L30">N1L30</A>)))) # (!<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A> & (<A HREF="#N1_state.s15">N1_state.s15</A> & (<A HREF="#N1L30">N1L30</A>)));


<P> --SCLK is SCLK
<P><A NAME="SCLK">SCLK</A> = INPUT();


<P> --Z1L3 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~2
<P><A NAME="Z1L3">Z1L3</A> = (<A HREF="#Y1L3">Y1L3</A> & (<A HREF="#DATA_IO[1]">DATA_IO[1]</A>)) # (!<A HREF="#Y1L3">Y1L3</A> & ((<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A>)));


<P> --_DREQ is _DREQ
<P><A NAME="_DREQ">_DREQ</A> = INPUT();


<P> --Z1_CNTR_O[8] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]
<P> --register power-up is low

<P><A NAME="Z1_CNTR_O[8]">Z1_CNTR_O[8]</A> = DFFEAS(<A HREF="#Z1L11">Z1L11</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --DREQ_ is DREQ_
<P><A NAME="DREQ_">DREQ_</A> = (!<A HREF="#_DREQ">_DREQ</A> & <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>);


<P> --J1_UP[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]
<P> --register power-up is low

<P><A NAME="J1_UP[3]">J1_UP[3]</A> = DFFEAS(<A HREF="#J1L34">J1L34</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#J1L35">J1L35</A>,  ,  ,  ,  );


<P> --J1_DOWN[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]
<P> --register power-up is low

<P><A NAME="J1_DOWN[3]">J1_DOWN[3]</A> = DFFEAS(<A HREF="#J1L13">J1L13</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#C1_DECFIFO">C1_DECFIFO</A>,  ,  ,  ,  );


<P> --J1L12 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0
<P><A NAME="J1L12">J1L12</A> = (<A HREF="#J1_UP[3]">J1_UP[3]</A>) # (<A HREF="#J1_DOWN[3]">J1_DOWN[3]</A>);


<P> --J1_UP[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]
<P> --register power-up is low

<P><A NAME="J1_UP[4]">J1_UP[4]</A> = DFFEAS(<A HREF="#J1L36">J1L36</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#J1L35">J1L35</A>,  ,  ,  ,  );


<P> --J1_DOWN[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]
<P> --register power-up is low

<P><A NAME="J1_DOWN[2]">J1_DOWN[2]</A> = DFFEAS(<A HREF="#J1L15">J1L15</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#C1_DECFIFO">C1_DECFIFO</A>,  ,  ,  ,  );


<P> --J1L13 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1
<P><A NAME="J1L13">J1L13</A> = (<A HREF="#J1_UP[4]">J1_UP[4]</A>) # (<A HREF="#J1_DOWN[2]">J1_DOWN[2]</A>);


<P> --C1_DECFIFO is CPU_SM:u_CPU_SM|DECFIFO
<P> --register power-up is low

<P><A NAME="C1_DECFIFO">C1_DECFIFO</A> = DFFEAS(<A HREF="#N1_DECFIFO">N1_DECFIFO</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --J1_UP[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]
<P> --register power-up is low

<P><A NAME="J1_UP[6]">J1_UP[6]</A> = DFFEAS(<A HREF="#J1L37">J1L37</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#J1L35">J1L35</A>,  ,  ,  ,  );


<P> --J1_DOWN[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]
<P> --register power-up is low

<P><A NAME="J1_DOWN[0]">J1_DOWN[0]</A> = DFFEAS(<A HREF="#J1_UP[7]">J1_UP[7]</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#C1_DECFIFO">C1_DECFIFO</A>,  ,  ,  ,  );


<P> --J1L14 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2
<P><A NAME="J1L14">J1L14</A> = (<A HREF="#J1_UP[6]">J1_UP[6]</A>) # (<A HREF="#J1_DOWN[0]">J1_DOWN[0]</A>);


<P> --J1_UP[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]
<P> --register power-up is low

<P><A NAME="J1_UP[5]">J1_UP[5]</A> = DFFEAS(<A HREF="#J1L38">J1L38</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#J1L35">J1L35</A>,  ,  ,  ,  );


<P> --J1_DOWN[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]
<P> --register power-up is low

<P><A NAME="J1_DOWN[1]">J1_DOWN[1]</A> = DFFEAS(<A HREF="#J1L14">J1L14</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#C1_DECFIFO">C1_DECFIFO</A>,  ,  ,  ,  );


<P> --J1L15 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3
<P><A NAME="J1L15">J1L15</A> = (<A HREF="#J1_UP[5]">J1_UP[5]</A>) # (<A HREF="#J1_DOWN[1]">J1_DOWN[1]</A>);


<P> --J1_UP[7] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]
<P> --register power-up is low

<P><A NAME="J1_UP[7]">J1_UP[7]</A> = DFFEAS(<A HREF="#J1L39">J1L39</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#J1L35">J1L35</A>,  ,  ,  ,  );


<P> --J1_DOWN[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]
<P> --register power-up is low

<P><A NAME="J1_DOWN[5]">J1_DOWN[5]</A> = DFFEAS(<A HREF="#J1L20">J1L20</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#C1_DECFIFO">C1_DECFIFO</A>,  ,  ,  ,  );


<P> --J1_UP[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]
<P> --register power-up is low

<P><A NAME="J1_UP[2]">J1_UP[2]</A> = DFFEAS(<A HREF="#J1L41">J1L41</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#J1L35">J1L35</A>,  ,  ,  ,  );


<P> --J1_DOWN[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]
<P> --register power-up is low

<P><A NAME="J1_DOWN[4]">J1_DOWN[4]</A> = DFFEAS(<A HREF="#J1L12">J1L12</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#C1_DECFIFO">C1_DECFIFO</A>,  ,  ,  ,  );


<P> --J1L16 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4
<P><A NAME="J1L16">J1L16</A> = (!<A HREF="#J1_DOWN[5]">J1_DOWN[5]</A> & (!<A HREF="#J1_UP[1]">J1_UP[1]</A> & (!<A HREF="#J1_UP[2]">J1_UP[2]</A> & !<A HREF="#J1_DOWN[4]">J1_DOWN[4]</A>)));


<P> --J1L17 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~5
<P><A NAME="J1L17">J1L17</A> = (!<A HREF="#J1L14">J1L14</A> & (!<A HREF="#J1L15">J1L15</A> & (!<A HREF="#J1_UP[7]">J1_UP[7]</A> & <A HREF="#J1L16">J1L16</A>)));


<P> --J1L18 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~6
<P><A NAME="J1L18">J1L18</A> = (!<A HREF="#J1L12">J1L12</A> & (!<A HREF="#J1L13">J1L13</A> & (<A HREF="#C1_DECFIFO">C1_DECFIFO</A> & <A HREF="#J1L17">J1L17</A>)));


<P> --C1_INCFIFO is CPU_SM:u_CPU_SM|INCFIFO
<P> --register power-up is low

<P><A NAME="C1_INCFIFO">C1_INCFIFO</A> = DFFEAS(<A HREF="#N1_INCFIFO">N1_INCFIFO</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --J1L19 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~7
<P><A NAME="J1L19">J1L19</A> = (<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A> & (!<A HREF="#J1L18">J1L18</A>)) # (!<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A> & ((<A HREF="#C1_INCFIFO">C1_INCFIFO</A>) # ((!<A HREF="#J1L18">J1L18</A> & <A HREF="#C1_DECFIFO">C1_DECFIFO</A>))));


<P> --E1_INCNO_o is SCSI_SM:u_SCSI_SM|INCNO_o
<P> --register power-up is low

<P><A NAME="E1_INCNO_o">E1_INCNO_o</A> = DFFEAS(<A HREF="#S1L3">S1L3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --E1L12 is SCSI_SM:u_SCSI_SM|RDFIFO_o~0
<P><A NAME="E1L12">E1L12</A> = (<A HREF="#E1_RDFIFO_o">E1_RDFIFO_o</A>) # (<A HREF="#E1_INCNO_o">E1_INCNO_o</A>);


<P> --E1L22 is SCSI_SM:u_SCSI_SM|always4~0
<P><A NAME="E1L22">E1L22</A> = (<A HREF="#C1_DECFIFO">C1_DECFIFO</A>) # (!<A HREF="#_RST">_RST</A>);


<P> --S1_state_reg.F2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_4
<P> --register power-up is low

<P><A NAME="S1_state_reg.F2S_4">S1_state_reg.F2S_4</A> = DFFEAS(<A HREF="#S1_state_reg.F2S_3">S1_state_reg.F2S_3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L11 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector3~0
<P><A NAME="S1L11">S1L11</A> = (<A HREF="#S1_state_reg.F2S_4">S1_state_reg.F2S_4</A>) # ((<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A> & (!<A HREF="#S1_state_reg.IDLE_DMA_RD">S1_state_reg.IDLE_DMA_RD</A> & !<A HREF="#E1_CCPUREQ">E1_CCPUREQ</A>)));


<P> --Y1L16 is registers:u_registers|addr_decoder:u_addr_decoder|h_14~0
<P><A NAME="Y1L16">Y1L16</A> = (!<A HREF="#_AS_IO">_AS_IO</A> & (!<A HREF="#ADDR[5]">ADDR[5]</A> & !<A HREF="#_CS">_CS</A>));


<P> --Y1_WDREGREQ is registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ
<P><A NAME="Y1_WDREGREQ">Y1_WDREGREQ</A> = (<A HREF="#ADDR[6]">ADDR[6]</A> & (<A HREF="#Y1L16">Y1L16</A> & !<A HREF="#ADDR[4]">ADDR[4]</A>));


<P> --S1_state_reg.S2F_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_4
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2F_4">S1_state_reg.S2F_4</A> = DFFEAS(<A HREF="#S1_state_reg.S2F_3">S1_state_reg.S2F_3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.C2S_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_5
<P> --register power-up is low

<P><A NAME="S1_state_reg.C2S_5">S1_state_reg.C2S_5</A> = DFFEAS(<A HREF="#S1L10">S1L10</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.S2C_6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_6
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2C_6">S1_state_reg.S2C_6</A> = DFFEAS(<A HREF="#S1L12">S1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --E1_CDSACK_ is SCSI_SM:u_SCSI_SM|CDSACK_
<P> --register power-up is low

<P><A NAME="E1_CDSACK_">E1_CDSACK_</A> = DFFEAS(<A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>, !<A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0
<P><A NAME="S1L5">S1L5</A> = (<A HREF="#S1_state_reg.S2F_4">S1_state_reg.S2F_4</A>) # ((!<A HREF="#E1_CDSACK_">E1_CDSACK_</A> & ((<A HREF="#S1_state_reg.C2S_5">S1_state_reg.C2S_5</A>) # (<A HREF="#S1_state_reg.S2C_6">S1_state_reg.S2C_6</A>))));


<P> --S1L6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1
<P><A NAME="S1L6">S1L6</A> = (<A HREF="#S1_state_reg.IDLE_DMA_WR">S1_state_reg.IDLE_DMA_WR</A> & !<A HREF="#S1L13">S1L13</A>);


<P> --S1L7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2
<P><A NAME="S1L7">S1L7</A> = (!<A HREF="#S1_state_reg.IDLE_DMA_RD">S1_state_reg.IDLE_DMA_RD</A> & (!<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A> & ((<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A>) # (<A HREF="#S1L4">S1L4</A>))));


<P> --S1L8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3
<P><A NAME="S1L8">S1L8</A> = (!<A HREF="#S1L5">S1L5</A> & ((<A HREF="#E1_CCPUREQ">E1_CCPUREQ</A>) # ((!<A HREF="#S1L6">S1L6</A> & !<A HREF="#S1L7">S1L7</A>))));


<P> --J1L23 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL~0
<P><A NAME="J1L23">J1L23</A> = (<A HREF="#C1_INCFIFO">C1_INCFIFO</A> & (<A HREF="#J1L14">J1L14</A> & ((!<A HREF="#C1_DECFIFO">C1_DECFIFO</A>) # (!<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A>)))) # (!<A HREF="#C1_INCFIFO">C1_INCFIFO</A> & (((<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A> & !<A HREF="#C1_DECFIFO">C1_DECFIFO</A>))));


<P> --E1_INCNI_o is SCSI_SM:u_SCSI_SM|INCNI_o
<P> --register power-up is low

<P><A NAME="E1_INCNI_o">E1_INCNI_o</A> = DFFEAS(<A HREF="#S1L2">S1L2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --E1L15 is SCSI_SM:u_SCSI_SM|RIFIFO_o~0
<P><A NAME="E1L15">E1L15</A> = (<A HREF="#E1_RIFIFO_o">E1_RIFIFO_o</A>) # (<A HREF="#E1_INCNI_o">E1_INCNI_o</A>);


<P> --E1L21 is SCSI_SM:u_SCSI_SM|always3~0
<P><A NAME="E1L21">E1L21</A> = (<A HREF="#C1_INCFIFO">C1_INCFIFO</A>) # (!<A HREF="#_RST">_RST</A>);


<P> --S1L50 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~31
<P><A NAME="S1L50">S1L50</A> = (!<A HREF="#S1_state_reg.IDLE_DMA_RD">S1_state_reg.IDLE_DMA_RD</A> & (!<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A> & !<A HREF="#E1_CCPUREQ">E1_CCPUREQ</A>));


<P> --S1L51 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~32
<P><A NAME="S1L51">S1L51</A> = (<A HREF="#S1L50">S1L50</A> & (!<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A> & !<A HREF="#S1L4">S1L4</A>));


<P> --S1L9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0
<P><A NAME="S1L9">S1L9</A> = (<A HREF="#E1_CCPUREQ">E1_CCPUREQ</A> & ((<A HREF="#S1_state_reg.IDLE_DMA_WR">S1_state_reg.IDLE_DMA_WR</A>) # (!<A HREF="#S1_state_reg.IDLE_DMA_RD">S1_state_reg.IDLE_DMA_RD</A>)));


<P> --AS_O_ is AS_O_
<P> --register power-up is low

<P><A NAME="AS_O_">AS_O_</A> = DFFEAS(<A HREF="#A1L8">A1L8</A>, !<A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --DS_O_ is DS_O_
<P> --register power-up is low

<P><A NAME="DS_O_">DS_O_</A> = DFFEAS(<A HREF="#A1L81">A1L81</A>, !<A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BB1_REG_DSK_ is registers:u_registers|registers_term:u_registers_term|REG_DSK_
<P> --register power-up is low

<P><A NAME="BB1_REG_DSK_">BB1_REG_DSK_</A> = DFFEAS(<A HREF="#BB1L3">BB1L3</A>, <A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, !<A HREF="#_AS_IO">_AS_IO</A>,  ,  ,  ,  ,  ,  );


<P> --E1_nLS2CPU is SCSI_SM:u_SCSI_SM|nLS2CPU
<P> --register power-up is low

<P><A NAME="E1_nLS2CPU">E1_nLS2CPU</A> = DFFEAS(<A HREF="#E1L24">E1L24</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, !<A HREF="#_AS_IO">_AS_IO</A>,  ,  ,  ,  ,  ,  );


<P> --dsack_int is dsack_int
<P><A NAME="dsack_int">dsack_int</A> = (!<A HREF="#BB1_REG_DSK_">BB1_REG_DSK_</A> & !<A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>);


<P> --V1_SCSI_DATA__RX_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[0]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__RX_LATCHED[0]">V1_SCSI_DATA__RX_LATCHED[0]</A> = DFFEAS(<A HREF="#PD_PORT[0]">PD_PORT[0]</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>,  , <A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>,  ,  ,  ,  );


<P> --C1_F2CPUL is CPU_SM:u_CPU_SM|F2CPUL
<P> --register power-up is low

<P><A NAME="C1_F2CPUL">C1_F2CPUL</A> = DFFEAS(<A HREF="#N1L44">N1L44</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --U1_LD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[0]">U1_LD_LATCH[0]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[0]">B1_FIFO_OD[0]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --E1_S2CPU_o is SCSI_SM:u_SCSI_SM|S2CPU_o
<P> --register power-up is low

<P><A NAME="E1_S2CPU_o">E1_S2CPU_o</A> = DFFEAS(<A HREF="#S1L23">S1L23</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --U1L1 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~8
<P><A NAME="U1L1">U1L1</A> = (<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (<A HREF="#V1_SCSI_DATA__RX_LATCHED[0]">V1_SCSI_DATA__RX_LATCHED[0]</A>)) # (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (((<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & <A HREF="#U1_LD_LATCH[0]">U1_LD_LATCH[0]</A>))));


<P> --U1L11 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~9
<P><A NAME="U1L11">U1L11</A> = (!<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>);


<P> --G1_SSPBDAT[0] is registers:u_registers|SSPBDAT[0]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[0]">G1_SSPBDAT[0]</A> = DFFEAS(<A HREF="#DATA_IO[0]">DATA_IO[0]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --Y1L6 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_RD_~0
<P><A NAME="Y1L6">Y1L6</A> = (<A HREF="#ADDR[4]">ADDR[4]</A> & (<A HREF="#ADDR[6]">ADDR[6]</A> & !<A HREF="#ADDR[2]">ADDR[2]</A>));


<P> --Y1L7 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_RD_~1
<P><A NAME="Y1L7">Y1L7</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#Y1L14">Y1L14</A> & <A HREF="#Y1L6">Y1L6</A>));


<P> --AB1_FE is registers:u_registers|registers_istr:u_registers_istr|FE
<P> --register power-up is low

<P><A NAME="AB1_FE">AB1_FE</A> = DFFEAS(<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L5">Y1L5</A>,  ,  ,  ,  );


<P> --Y1L4 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0
<P><A NAME="Y1L4">Y1L4</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#ADDR[2]">ADDR[2]</A> & <A HREF="#ADDR[4]">ADDR[4]</A>));


<P> --Y1L5 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~1
<P><A NAME="Y1L5">Y1L5</A> = (<A HREF="#Y1L14">Y1L14</A> & (<A HREF="#Y1L4">Y1L4</A> & !<A HREF="#ADDR[6]">ADDR[6]</A>));


<P> --U1L2 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~10
<P><A NAME="U1L2">U1L2</A> = (<A HREF="#Y1L7">Y1L7</A> & (<A HREF="#G1_SSPBDAT[0]">G1_SSPBDAT[0]</A> & ((!<A HREF="#Y1L5">Y1L5</A>)))) # (!<A HREF="#Y1L7">Y1L7</A> & (((!<A HREF="#AB1_FE">AB1_FE</A> & <A HREF="#Y1L5">Y1L5</A>))));


<P> --Y1L12 is registers:u_registers|addr_decoder:u_addr_decoder|WTC_RD_~0
<P><A NAME="Y1L12">Y1L12</A> = (!<A HREF="#_AS_IO">_AS_IO</A> & (!<A HREF="#ADDR[4]">ADDR[4]</A> & (!<A HREF="#ADDR[6]">ADDR[6]</A> & !<A HREF="#_CS">_CS</A>)));


<P> --Y1L9 is registers:u_registers|addr_decoder:u_addr_decoder|VERSION_RD_~0
<P><A NAME="Y1L9">Y1L9</A> = (<A HREF="#ADDR[5]">ADDR[5]</A> & (!<A HREF="#ADDR[2]">ADDR[2]</A> & !<A HREF="#ADDR[3]">ADDR[3]</A>));


<P> --Y1L10 is registers:u_registers|addr_decoder:u_addr_decoder|VERSION_RD_~1
<P><A NAME="Y1L10">Y1L10</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#Y1L12">Y1L12</A> & <A HREF="#Y1L9">Y1L9</A>));


<P> --U1L3 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~11
<P><A NAME="U1L3">U1L3</A> = (<A HREF="#U1L1">U1L1</A>) # ((<A HREF="#U1L11">U1L11</A> & ((<A HREF="#U1L2">U1L2</A>) # (<A HREF="#Y1L10">Y1L10</A>))));


<P> --Y1_h_0C is registers:u_registers|addr_decoder:u_addr_decoder|h_0C
<P><A NAME="Y1_h_0C">Y1_h_0C</A> = (<A HREF="#ADDR[2]">ADDR[2]</A> & (<A HREF="#Y1L14">Y1L14</A> & (!<A HREF="#ADDR[4]">ADDR[4]</A> & !<A HREF="#ADDR[6]">ADDR[6]</A>)));


<P> --A1L76 is DATA_IO~64
<P><A NAME="A1L76">A1L76</A> = (<A HREF="#C1_BGACK">C1_BGACK</A>) # ((<A HREF="#R_W_IO">R_W_IO</A> & (!<A HREF="#_CS">_CS</A> & !<A HREF="#Y1_h_0C">Y1_h_0C</A>)));


<P> --AB1_FF is registers:u_registers|registers_istr:u_registers_istr|FF
<P> --register power-up is low

<P><A NAME="AB1_FF">AB1_FF</A> = DFFEAS(<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L5">Y1L5</A>,  ,  ,  ,  );


<P> --Y1L2 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0
<P><A NAME="Y1L2">Y1L2</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#Y1L15">Y1L15</A> & (!<A HREF="#ADDR[2]">ADDR[2]</A> & !<A HREF="#ADDR[4]">ADDR[4]</A>)));


<P> --U1L4 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~12
<P><A NAME="U1L4">U1L4</A> = (<A HREF="#Y1L5">Y1L5</A> & (((<A HREF="#AB1_FF">AB1_FF</A> & !<A HREF="#Y1L2">Y1L2</A>)))) # (!<A HREF="#Y1L5">Y1L5</A> & (<A HREF="#Z1_CNTR_O[1]">Z1_CNTR_O[1]</A> & ((<A HREF="#Y1L2">Y1L2</A>))));


<P> --V1_SCSI_DATA__RX_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[1]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__RX_LATCHED[1]">V1_SCSI_DATA__RX_LATCHED[1]</A> = DFFEAS(<A HREF="#PD_PORT[1]">PD_PORT[1]</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>,  , <A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>,  ,  ,  ,  );


<P> --U1_LD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[1]">U1_LD_LATCH[1]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[1]">B1_FIFO_OD[1]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[1] is registers:u_registers|SSPBDAT[1]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[1]">G1_SSPBDAT[1]</A> = DFFEAS(<A HREF="#DATA_IO[1]">DATA_IO[1]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L5 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~13
<P><A NAME="U1L5">U1L5</A> = (<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (<A HREF="#U1_LD_LATCH[1]">U1_LD_LATCH[1]</A>)) # (!<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[1]">G1_SSPBDAT[1]</A>))));


<P> --U1L6 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~14
<P><A NAME="U1L6">U1L6</A> = (<A HREF="#U1L7">U1L7</A>) # ((<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (<A HREF="#V1_SCSI_DATA__RX_LATCHED[1]">V1_SCSI_DATA__RX_LATCHED[1]</A>)) # (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & ((<A HREF="#U1L5">U1L5</A>))));


<P> --V1_SCSI_DATA__RX_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[2]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__RX_LATCHED[2]">V1_SCSI_DATA__RX_LATCHED[2]</A> = DFFEAS(<A HREF="#PD_PORT[2]">PD_PORT[2]</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>,  , <A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>,  ,  ,  ,  );


<P> --U1_LD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[2]">U1_LD_LATCH[2]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[2]">B1_FIFO_OD[2]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L8 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~15
<P><A NAME="U1L8">U1L8</A> = (<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (<A HREF="#V1_SCSI_DATA__RX_LATCHED[2]">V1_SCSI_DATA__RX_LATCHED[2]</A>)) # (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (((<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & <A HREF="#U1_LD_LATCH[2]">U1_LD_LATCH[2]</A>))));


<P> --G1_SSPBDAT[2] is registers:u_registers|SSPBDAT[2]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[2]">G1_SSPBDAT[2]</A> = DFFEAS(<A HREF="#DATA_IO[2]">DATA_IO[2]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L9 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~16
<P><A NAME="U1L9">U1L9</A> = (<A HREF="#Y1L2">Y1L2</A> & (<A HREF="#Z1_CNTR_O[2]">Z1_CNTR_O[2]</A> & ((!<A HREF="#Y1L7">Y1L7</A>)))) # (!<A HREF="#Y1L2">Y1L2</A> & (((<A HREF="#G1_SSPBDAT[2]">G1_SSPBDAT[2]</A> & <A HREF="#Y1L7">Y1L7</A>))));


<P> --V1_SCSI_DATA__RX_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[3]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__RX_LATCHED[3]">V1_SCSI_DATA__RX_LATCHED[3]</A> = DFFEAS(<A HREF="#PD_PORT[3]">PD_PORT[3]</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>,  , <A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>,  ,  ,  ,  );


<P> --U1_LD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[3]">U1_LD_LATCH[3]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[3]">B1_FIFO_OD[3]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L12 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~17
<P><A NAME="U1L12">U1L12</A> = (<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (<A HREF="#V1_SCSI_DATA__RX_LATCHED[3]">V1_SCSI_DATA__RX_LATCHED[3]</A>)) # (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (((<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & <A HREF="#U1_LD_LATCH[3]">U1_LD_LATCH[3]</A>))));


<P> --G1_SSPBDAT[3] is registers:u_registers|SSPBDAT[3]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[3]">G1_SSPBDAT[3]</A> = DFFEAS(<A HREF="#DATA_IO[3]">DATA_IO[3]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L13 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~18
<P><A NAME="U1L13">U1L13</A> = (<A HREF="#U1L12">U1L12</A>) # ((<A HREF="#Y1L7">Y1L7</A> & (<A HREF="#U1L11">U1L11</A> & <A HREF="#G1_SSPBDAT[3]">G1_SSPBDAT[3]</A>)));


<P> --AB1_INT_P is registers:u_registers|registers_istr:u_registers_istr|INT_P
<P> --register power-up is low

<P><A NAME="AB1_INT_P">AB1_INT_P</A> = DFFEAS(<A HREF="#AB1L7">AB1L7</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --U1L15 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~19
<P><A NAME="U1L15">U1L15</A> = (<A HREF="#Y1L5">Y1L5</A> & (<A HREF="#U1L11">U1L11</A> & (<A HREF="#AB1_INT_P">AB1_INT_P</A> & !<A HREF="#Y1L2">Y1L2</A>)));


<P> --U1L14 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~20
<P><A NAME="U1L14">U1L14</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#Y1L14">Y1L14</A> & (<A HREF="#Y1L6">Y1L6</A> & <A HREF="#U1L11">U1L11</A>)));


<P> --G1_SSPBDAT[4] is registers:u_registers|SSPBDAT[4]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[4]">G1_SSPBDAT[4]</A> = DFFEAS(<A HREF="#DATA_IO[4]">DATA_IO[4]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L16 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~21
<P><A NAME="U1L16">U1L16</A> = (<A HREF="#U1L14">U1L14</A> & (<A HREF="#G1_SSPBDAT[4]">G1_SSPBDAT[4]</A> & (!<A HREF="#Y1L5">Y1L5</A> & !<A HREF="#Y1L2">Y1L2</A>)));


<P> --V1_SCSI_DATA__RX_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[4]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__RX_LATCHED[4]">V1_SCSI_DATA__RX_LATCHED[4]</A> = DFFEAS(<A HREF="#PD_PORT[4]">PD_PORT[4]</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>,  , <A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>,  ,  ,  ,  );


<P> --U1_LD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[4]">U1_LD_LATCH[4]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[4]">B1_FIFO_OD[4]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L17 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~22
<P><A NAME="U1L17">U1L17</A> = (<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (<A HREF="#V1_SCSI_DATA__RX_LATCHED[4]">V1_SCSI_DATA__RX_LATCHED[4]</A>)) # (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (((<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & <A HREF="#U1_LD_LATCH[4]">U1_LD_LATCH[4]</A>))));


<P> --U1L18 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~23
<P><A NAME="U1L18">U1L18</A> = (<A HREF="#U1L11">U1L11</A> & ((<A HREF="#Y1L10">Y1L10</A>) # ((<A HREF="#Z1_CNTR_O[4]">Z1_CNTR_O[4]</A> & <A HREF="#Y1L2">Y1L2</A>))));


<P> --U1L19 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~24
<P><A NAME="U1L19">U1L19</A> = (<A HREF="#U1L15">U1L15</A>) # ((<A HREF="#U1L16">U1L16</A>) # ((<A HREF="#U1L17">U1L17</A>) # (<A HREF="#U1L18">U1L18</A>)));


<P> --G1_SSPBDAT[5] is registers:u_registers|SSPBDAT[5]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[5]">G1_SSPBDAT[5]</A> = DFFEAS(<A HREF="#DATA_IO[5]">DATA_IO[5]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --AB1_E_INT is registers:u_registers|registers_istr:u_registers_istr|E_INT
<P> --register power-up is low

<P><A NAME="AB1_E_INT">AB1_E_INT</A> = DFFEAS(<A HREF="#AB1L2">AB1L2</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --G1L43 is registers:u_registers|Selector27~0
<P><A NAME="G1L43">G1L43</A> = (<A HREF="#Y1L14">Y1L14</A> & (<A HREF="#Y1L4">Y1L4</A> & (<A HREF="#AB1_E_INT">AB1_E_INT</A> & !<A HREF="#ADDR[6]">ADDR[6]</A>)));


<P> --U1L20 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~25
<P><A NAME="U1L20">U1L20</A> = (<A HREF="#U1L11">U1L11</A> & ((<A HREF="#Y1L7">Y1L7</A> & (<A HREF="#G1_SSPBDAT[5]">G1_SSPBDAT[5]</A>)) # (!<A HREF="#Y1L7">Y1L7</A> & ((<A HREF="#G1L43">G1L43</A>)))));


<P> --V1_SCSI_DATA__RX_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[5]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__RX_LATCHED[5]">V1_SCSI_DATA__RX_LATCHED[5]</A> = DFFEAS(<A HREF="#PD_PORT[5]">PD_PORT[5]</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>,  , <A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>,  ,  ,  ,  );


<P> --U1_LD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[5]">U1_LD_LATCH[5]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[5]">B1_FIFO_OD[5]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L21 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~26
<P><A NAME="U1L21">U1L21</A> = (<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (<A HREF="#V1_SCSI_DATA__RX_LATCHED[5]">V1_SCSI_DATA__RX_LATCHED[5]</A>)) # (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (((<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & <A HREF="#U1_LD_LATCH[5]">U1_LD_LATCH[5]</A>))));


<P> --U1L22 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~27
<P><A NAME="U1L22">U1L22</A> = (<A HREF="#U1L20">U1L20</A>) # ((<A HREF="#U1L21">U1L21</A>) # ((<A HREF="#U1L11">U1L11</A> & <A HREF="#Y1L10">Y1L10</A>)));


<P> --G1_SSPBDAT[6] is registers:u_registers|SSPBDAT[6]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[6]">G1_SSPBDAT[6]</A> = DFFEAS(<A HREF="#DATA_IO[6]">DATA_IO[6]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --V1_SCSI_DATA__RX_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[6]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__RX_LATCHED[6]">V1_SCSI_DATA__RX_LATCHED[6]</A> = DFFEAS(<A HREF="#PD_PORT[6]">PD_PORT[6]</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>,  , <A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>,  ,  ,  ,  );


<P> --U1_LD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[6]">U1_LD_LATCH[6]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[6]">B1_FIFO_OD[6]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L26 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~28
<P><A NAME="U1L26">U1L26</A> = (<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>) # ((<A HREF="#Y1L7">Y1L7</A> & !<A HREF="#C1_F2CPUL">C1_F2CPUL</A>));


<P> --U1L23 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~29
<P><A NAME="U1L23">U1L23</A> = (<A HREF="#U1L11">U1L11</A> & (((!<A HREF="#U1L26">U1L26</A>)))) # (!<A HREF="#U1L11">U1L11</A> & ((<A HREF="#U1L26">U1L26</A> & (<A HREF="#V1_SCSI_DATA__RX_LATCHED[6]">V1_SCSI_DATA__RX_LATCHED[6]</A>)) # (!<A HREF="#U1L26">U1L26</A> & ((<A HREF="#U1_LD_LATCH[6]">U1_LD_LATCH[6]</A>)))));


<P> --U1L24 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~30
<P><A NAME="U1L24">U1L24</A> = (<A HREF="#U1L11">U1L11</A> & ((<A HREF="#U1L23">U1L23</A> & ((<A HREF="#G1L43">G1L43</A>))) # (!<A HREF="#U1L23">U1L23</A> & (<A HREF="#G1_SSPBDAT[6]">G1_SSPBDAT[6]</A>)))) # (!<A HREF="#U1L11">U1L11</A> & (((<A HREF="#U1L23">U1L23</A>))));


<P> --U1L25 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~31
<P><A NAME="U1L25">U1L25</A> = (<A HREF="#U1L24">U1L24</A> & (((!<A HREF="#Y1L10">Y1L10</A> & !<A HREF="#Y1L2">Y1L2</A>)) # (!<A HREF="#U1L11">U1L11</A>)));


<P> --G1_SSPBDAT[7] is registers:u_registers|SSPBDAT[7]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[7]">G1_SSPBDAT[7]</A> = DFFEAS(<A HREF="#DATA_IO[7]">DATA_IO[7]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --V1_SCSI_DATA__RX_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[7]
<P> --register power-up is low

<P><A NAME="V1_SCSI_DATA__RX_LATCHED[7]">V1_SCSI_DATA__RX_LATCHED[7]</A> = DFFEAS(<A HREF="#PD_PORT[7]">PD_PORT[7]</A>, !<A HREF="#SCLK">SCLK</A>, <A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>,  , <A HREF="#E1_nLS2CPU">E1_nLS2CPU</A>,  ,  ,  ,  );


<P> --U1_LD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[7]">U1_LD_LATCH[7]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[7]">B1_FIFO_OD[7]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L27 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~32
<P><A NAME="U1L27">U1L27</A> = (<A HREF="#U1L11">U1L11</A> & (((!<A HREF="#U1L26">U1L26</A>)))) # (!<A HREF="#U1L11">U1L11</A> & ((<A HREF="#U1L26">U1L26</A> & (<A HREF="#V1_SCSI_DATA__RX_LATCHED[7]">V1_SCSI_DATA__RX_LATCHED[7]</A>)) # (!<A HREF="#U1L26">U1L26</A> & ((<A HREF="#U1_LD_LATCH[7]">U1_LD_LATCH[7]</A>)))));


<P> --U1L28 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~33
<P><A NAME="U1L28">U1L28</A> = (<A HREF="#U1L11">U1L11</A> & ((<A HREF="#U1L27">U1L27</A> & ((<A HREF="#G1L43">G1L43</A>))) # (!<A HREF="#U1L27">U1L27</A> & (<A HREF="#G1_SSPBDAT[7]">G1_SSPBDAT[7]</A>)))) # (!<A HREF="#U1L11">U1L11</A> & (((<A HREF="#U1L27">U1L27</A>))));


<P> --U1L29 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~34
<P><A NAME="U1L29">U1L29</A> = (<A HREF="#U1L28">U1L28</A> & (((!<A HREF="#Y1L10">Y1L10</A> & !<A HREF="#Y1L2">Y1L2</A>)) # (!<A HREF="#U1L11">U1L11</A>)));


<P> --U1_LD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[8]">U1_LD_LATCH[8]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[8]">B1_FIFO_OD[8]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[8] is registers:u_registers|SSPBDAT[8]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[8]">G1_SSPBDAT[8]</A> = DFFEAS(<A HREF="#DATA_IO[8]">DATA_IO[8]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L30 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~35
<P><A NAME="U1L30">U1L30</A> = (<A HREF="#Y1L2">Y1L2</A> & (<A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A> & ((!<A HREF="#Y1L7">Y1L7</A>)))) # (!<A HREF="#Y1L2">Y1L2</A> & (((<A HREF="#G1_SSPBDAT[8]">G1_SSPBDAT[8]</A> & <A HREF="#Y1L7">Y1L7</A>))));


<P> --U1L31 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~36
<P><A NAME="U1L31">U1L31</A> = (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & ((<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (<A HREF="#U1_LD_LATCH[8]">U1_LD_LATCH[8]</A>)) # (!<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & ((<A HREF="#U1L30">U1L30</A>)))));


<P> --U1_LD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[9]">U1_LD_LATCH[9]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[9]">B1_FIFO_OD[9]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L32 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~37
<P><A NAME="U1L32">U1L32</A> = (<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (<A HREF="#U1_LD_LATCH[9]">U1_LD_LATCH[9]</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>));


<P> --G1_SSPBDAT[9] is registers:u_registers|SSPBDAT[9]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[9]">G1_SSPBDAT[9]</A> = DFFEAS(<A HREF="#DATA_IO[9]">DATA_IO[9]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L33 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~38
<P><A NAME="U1L33">U1L33</A> = (<A HREF="#U1L34">U1L34</A>) # ((<A HREF="#U1L32">U1L32</A>) # ((<A HREF="#U1L14">U1L14</A> & <A HREF="#G1_SSPBDAT[9]">G1_SSPBDAT[9]</A>)));


<P> --U1_LD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[10]">U1_LD_LATCH[10]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[10]">B1_FIFO_OD[10]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L35 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~39
<P><A NAME="U1L35">U1L35</A> = (<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (<A HREF="#U1_LD_LATCH[10]">U1_LD_LATCH[10]</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>));


<P> --G1_SSPBDAT[10] is registers:u_registers|SSPBDAT[10]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[10]">G1_SSPBDAT[10]</A> = DFFEAS(<A HREF="#DATA_IO[10]">DATA_IO[10]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L36 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~40
<P><A NAME="U1L36">U1L36</A> = (<A HREF="#U1L34">U1L34</A>) # ((<A HREF="#U1L35">U1L35</A>) # ((<A HREF="#U1L14">U1L14</A> & <A HREF="#G1_SSPBDAT[10]">G1_SSPBDAT[10]</A>)));


<P> --U1_LD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[11]">U1_LD_LATCH[11]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[11]">B1_FIFO_OD[11]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[11] is registers:u_registers|SSPBDAT[11]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[11]">G1_SSPBDAT[11]</A> = DFFEAS(<A HREF="#DATA_IO[11]">DATA_IO[11]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L37 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~41
<P><A NAME="U1L37">U1L37</A> = (<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (<A HREF="#U1_LD_LATCH[11]">U1_LD_LATCH[11]</A>)) # (!<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[11]">G1_SSPBDAT[11]</A>))));


<P> --U1L38 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~42
<P><A NAME="U1L38">U1L38</A> = (<A HREF="#U1L37">U1L37</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>);


<P> --U1_LD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[12]">U1_LD_LATCH[12]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[12]">B1_FIFO_OD[12]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L39 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~43
<P><A NAME="U1L39">U1L39</A> = (<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (<A HREF="#U1_LD_LATCH[12]">U1_LD_LATCH[12]</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>));


<P> --G1_SSPBDAT[12] is registers:u_registers|SSPBDAT[12]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[12]">G1_SSPBDAT[12]</A> = DFFEAS(<A HREF="#DATA_IO[12]">DATA_IO[12]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L40 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~44
<P><A NAME="U1L40">U1L40</A> = (<A HREF="#U1L34">U1L34</A>) # ((<A HREF="#U1L39">U1L39</A>) # ((<A HREF="#U1L14">U1L14</A> & <A HREF="#G1_SSPBDAT[12]">G1_SSPBDAT[12]</A>)));


<P> --U1_LD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[13]">U1_LD_LATCH[13]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[13]">B1_FIFO_OD[13]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[13] is registers:u_registers|SSPBDAT[13]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[13]">G1_SSPBDAT[13]</A> = DFFEAS(<A HREF="#DATA_IO[13]">DATA_IO[13]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L41 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~45
<P><A NAME="U1L41">U1L41</A> = (<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (<A HREF="#U1_LD_LATCH[13]">U1_LD_LATCH[13]</A>)) # (!<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[13]">G1_SSPBDAT[13]</A>))));


<P> --U1L42 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~46
<P><A NAME="U1L42">U1L42</A> = (<A HREF="#U1L41">U1L41</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>);


<P> --U1_LD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[14]">U1_LD_LATCH[14]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[14]">B1_FIFO_OD[14]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L43 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~47
<P><A NAME="U1L43">U1L43</A> = (<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (<A HREF="#U1_LD_LATCH[14]">U1_LD_LATCH[14]</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>));


<P> --G1_SSPBDAT[14] is registers:u_registers|SSPBDAT[14]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[14]">G1_SSPBDAT[14]</A> = DFFEAS(<A HREF="#DATA_IO[14]">DATA_IO[14]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L44 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~48
<P><A NAME="U1L44">U1L44</A> = (<A HREF="#U1L34">U1L34</A>) # ((<A HREF="#U1L43">U1L43</A>) # ((<A HREF="#U1L14">U1L14</A> & <A HREF="#G1_SSPBDAT[14]">G1_SSPBDAT[14]</A>)));


<P> --U1_LD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]
<P> --register power-up is low

<P><A NAME="U1_LD_LATCH[15]">U1_LD_LATCH[15]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[15]">B1_FIFO_OD[15]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[15] is registers:u_registers|SSPBDAT[15]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[15]">G1_SSPBDAT[15]</A> = DFFEAS(<A HREF="#DATA_IO[15]">DATA_IO[15]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L45 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~49
<P><A NAME="U1L45">U1L45</A> = (<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (<A HREF="#U1_LD_LATCH[15]">U1_LD_LATCH[15]</A>)) # (!<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[15]">G1_SSPBDAT[15]</A>))));


<P> --U1L46 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~50
<P><A NAME="U1L46">U1L46</A> = (<A HREF="#U1L45">U1L45</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>);


<P> --U1_UD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[0]">U1_UD_LATCH[0]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[16]">B1_FIFO_OD[16]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --C1_F2CPUH is CPU_SM:u_CPU_SM|F2CPUH
<P> --register power-up is low

<P><A NAME="C1_F2CPUH">C1_F2CPUH</A> = DFFEAS(<A HREF="#N1L43">N1L43</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --U1L71 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~51
<P><A NAME="U1L71">U1L71</A> = (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & !<A HREF="#C1_F2CPUH">C1_F2CPUH</A>);


<P> --C1_BRIDGEOUT is CPU_SM:u_CPU_SM|BRIDGEOUT
<P> --register power-up is low

<P><A NAME="C1_BRIDGEOUT">C1_BRIDGEOUT</A> = DFFEAS(<A HREF="#N1L71">N1L71</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --U1L47 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~52
<P><A NAME="U1L47">U1L47</A> = (<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>) # ((<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & !<A HREF="#C1_F2CPUH">C1_F2CPUH</A>));


<P> --U1L48 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~53
<P><A NAME="U1L48">U1L48</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (((<A HREF="#ADDR[3]">ADDR[3]</A>) # (<A HREF="#ADDR[5]">ADDR[5]</A>)) # (!<A HREF="#ADDR[2]">ADDR[2]</A>)));


<P> --U1L49 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~54
<P><A NAME="U1L49">U1L49</A> = (<A HREF="#Y1L12">Y1L12</A> & (<A HREF="#Y1L9">Y1L9</A> & (!<A HREF="#Y1L7">Y1L7</A> & <A HREF="#U1L48">U1L48</A>)));


<P> --G1_SSPBDAT[16] is registers:u_registers|SSPBDAT[16]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[16]">G1_SSPBDAT[16]</A> = DFFEAS(<A HREF="#DATA_IO[16]">DATA_IO[16]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L50 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~55
<P><A NAME="U1L50">U1L50</A> = (<A HREF="#U1L49">U1L49</A>) # ((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[16]">G1_SSPBDAT[16]</A>));


<P> --U1L51 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~56
<P><A NAME="U1L51">U1L51</A> = (<A HREF="#U1L71">U1L71</A> & ((<A HREF="#U1L47">U1L47</A> & (<A HREF="#U1_LD_LATCH[0]">U1_LD_LATCH[0]</A>)) # (!<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L50">U1L50</A>))))) # (!<A HREF="#U1L71">U1L71</A> & (((<A HREF="#U1L47">U1L47</A>))));


<P> --U1L52 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~57
<P><A NAME="U1L52">U1L52</A> = (<A HREF="#U1L71">U1L71</A> & (((<A HREF="#U1L51">U1L51</A>)))) # (!<A HREF="#U1L71">U1L71</A> & ((<A HREF="#U1L51">U1L51</A> & ((<A HREF="#V1_SCSI_DATA__RX_LATCHED[0]">V1_SCSI_DATA__RX_LATCHED[0]</A>))) # (!<A HREF="#U1L51">U1L51</A> & (<A HREF="#U1_UD_LATCH[0]">U1_UD_LATCH[0]</A>))));


<P> --U1_UD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[1]">U1_UD_LATCH[1]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[17]">B1_FIFO_OD[17]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[17] is registers:u_registers|SSPBDAT[17]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[17]">G1_SSPBDAT[17]</A> = DFFEAS(<A HREF="#DATA_IO[17]">DATA_IO[17]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --G1L42 is registers:u_registers|Selector14~0
<P><A NAME="G1L42">G1L42</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#Y1L14">Y1L14</A> & (<A HREF="#Y1L6">Y1L6</A> & <A HREF="#G1_SSPBDAT[17]">G1_SSPBDAT[17]</A>)));


<P> --U1L53 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~58
<P><A NAME="U1L53">U1L53</A> = (<A HREF="#U1L47">U1L47</A> & (((!<A HREF="#U1L71">U1L71</A>)))) # (!<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L71">U1L71</A> & ((<A HREF="#G1L42">G1L42</A>))) # (!<A HREF="#U1L71">U1L71</A> & (<A HREF="#U1_UD_LATCH[1]">U1_UD_LATCH[1]</A>))));


<P> --U1L54 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~59
<P><A NAME="U1L54">U1L54</A> = (<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L53">U1L53</A> & ((<A HREF="#V1_SCSI_DATA__RX_LATCHED[1]">V1_SCSI_DATA__RX_LATCHED[1]</A>))) # (!<A HREF="#U1L53">U1L53</A> & (<A HREF="#U1_LD_LATCH[1]">U1_LD_LATCH[1]</A>)))) # (!<A HREF="#U1L47">U1L47</A> & (((<A HREF="#U1L53">U1L53</A>))));


<P> --U1_UD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[2]">U1_UD_LATCH[2]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[18]">B1_FIFO_OD[18]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[18] is registers:u_registers|SSPBDAT[18]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[18]">G1_SSPBDAT[18]</A> = DFFEAS(<A HREF="#DATA_IO[18]">DATA_IO[18]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L55 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~60
<P><A NAME="U1L55">U1L55</A> = (<A HREF="#U1L49">U1L49</A>) # ((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[18]">G1_SSPBDAT[18]</A>));


<P> --U1L56 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~61
<P><A NAME="U1L56">U1L56</A> = (<A HREF="#U1L71">U1L71</A> & ((<A HREF="#U1L47">U1L47</A> & (<A HREF="#U1_LD_LATCH[2]">U1_LD_LATCH[2]</A>)) # (!<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L55">U1L55</A>))))) # (!<A HREF="#U1L71">U1L71</A> & (((<A HREF="#U1L47">U1L47</A>))));


<P> --U1L57 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~62
<P><A NAME="U1L57">U1L57</A> = (<A HREF="#U1L71">U1L71</A> & (((<A HREF="#U1L56">U1L56</A>)))) # (!<A HREF="#U1L71">U1L71</A> & ((<A HREF="#U1L56">U1L56</A> & ((<A HREF="#V1_SCSI_DATA__RX_LATCHED[2]">V1_SCSI_DATA__RX_LATCHED[2]</A>))) # (!<A HREF="#U1L56">U1L56</A> & (<A HREF="#U1_UD_LATCH[2]">U1_UD_LATCH[2]</A>))));


<P> --U1_UD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[3]">U1_UD_LATCH[3]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[19]">B1_FIFO_OD[19]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[19] is registers:u_registers|SSPBDAT[19]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[19]">G1_SSPBDAT[19]</A> = DFFEAS(<A HREF="#DATA_IO[19]">DATA_IO[19]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --G1L41 is registers:u_registers|Selector12~0
<P><A NAME="G1L41">G1L41</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#Y1L14">Y1L14</A> & (<A HREF="#Y1L6">Y1L6</A> & <A HREF="#G1_SSPBDAT[19]">G1_SSPBDAT[19]</A>)));


<P> --U1L58 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~63
<P><A NAME="U1L58">U1L58</A> = (<A HREF="#U1L47">U1L47</A> & (((!<A HREF="#U1L71">U1L71</A>)))) # (!<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L71">U1L71</A> & ((<A HREF="#G1L41">G1L41</A>))) # (!<A HREF="#U1L71">U1L71</A> & (<A HREF="#U1_UD_LATCH[3]">U1_UD_LATCH[3]</A>))));


<P> --U1L59 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~64
<P><A NAME="U1L59">U1L59</A> = (<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L58">U1L58</A> & ((<A HREF="#V1_SCSI_DATA__RX_LATCHED[3]">V1_SCSI_DATA__RX_LATCHED[3]</A>))) # (!<A HREF="#U1L58">U1L58</A> & (<A HREF="#U1_LD_LATCH[3]">U1_LD_LATCH[3]</A>)))) # (!<A HREF="#U1L47">U1L47</A> & (((<A HREF="#U1L58">U1L58</A>))));


<P> --U1_UD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[4]">U1_UD_LATCH[4]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[20]">B1_FIFO_OD[20]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[20] is registers:u_registers|SSPBDAT[20]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[20]">G1_SSPBDAT[20]</A> = DFFEAS(<A HREF="#DATA_IO[20]">DATA_IO[20]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --G1L40 is registers:u_registers|Selector11~0
<P><A NAME="G1L40">G1L40</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#Y1L14">Y1L14</A> & (<A HREF="#Y1L6">Y1L6</A> & <A HREF="#G1_SSPBDAT[20]">G1_SSPBDAT[20]</A>)));


<P> --U1L60 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~65
<P><A NAME="U1L60">U1L60</A> = (<A HREF="#U1L71">U1L71</A> & ((<A HREF="#U1L47">U1L47</A> & (<A HREF="#U1_LD_LATCH[4]">U1_LD_LATCH[4]</A>)) # (!<A HREF="#U1L47">U1L47</A> & ((<A HREF="#G1L40">G1L40</A>))))) # (!<A HREF="#U1L71">U1L71</A> & (((<A HREF="#U1L47">U1L47</A>))));


<P> --U1L61 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~66
<P><A NAME="U1L61">U1L61</A> = (<A HREF="#U1L71">U1L71</A> & (((<A HREF="#U1L60">U1L60</A>)))) # (!<A HREF="#U1L71">U1L71</A> & ((<A HREF="#U1L60">U1L60</A> & ((<A HREF="#V1_SCSI_DATA__RX_LATCHED[4]">V1_SCSI_DATA__RX_LATCHED[4]</A>))) # (!<A HREF="#U1L60">U1L60</A> & (<A HREF="#U1_UD_LATCH[4]">U1_UD_LATCH[4]</A>))));


<P> --U1_UD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[5]">U1_UD_LATCH[5]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[21]">B1_FIFO_OD[21]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[21] is registers:u_registers|SSPBDAT[21]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[21]">G1_SSPBDAT[21]</A> = DFFEAS(<A HREF="#DATA_IO[21]">DATA_IO[21]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --G1L39 is registers:u_registers|Selector10~0
<P><A NAME="G1L39">G1L39</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#Y1L14">Y1L14</A> & (<A HREF="#Y1L6">Y1L6</A> & <A HREF="#G1_SSPBDAT[21]">G1_SSPBDAT[21]</A>)));


<P> --U1L62 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~67
<P><A NAME="U1L62">U1L62</A> = (<A HREF="#U1L47">U1L47</A> & (((!<A HREF="#U1L71">U1L71</A>)))) # (!<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L71">U1L71</A> & ((<A HREF="#G1L39">G1L39</A>))) # (!<A HREF="#U1L71">U1L71</A> & (<A HREF="#U1_UD_LATCH[5]">U1_UD_LATCH[5]</A>))));


<P> --U1L63 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~68
<P><A NAME="U1L63">U1L63</A> = (<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L62">U1L62</A> & ((<A HREF="#V1_SCSI_DATA__RX_LATCHED[5]">V1_SCSI_DATA__RX_LATCHED[5]</A>))) # (!<A HREF="#U1L62">U1L62</A> & (<A HREF="#U1_LD_LATCH[5]">U1_LD_LATCH[5]</A>)))) # (!<A HREF="#U1L47">U1L47</A> & (((<A HREF="#U1L62">U1L62</A>))));


<P> --U1_UD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[6]">U1_UD_LATCH[6]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[22]">B1_FIFO_OD[22]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[22] is registers:u_registers|SSPBDAT[22]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[22]">G1_SSPBDAT[22]</A> = DFFEAS(<A HREF="#DATA_IO[22]">DATA_IO[22]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L64 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~69
<P><A NAME="U1L64">U1L64</A> = (<A HREF="#U1L49">U1L49</A>) # ((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[22]">G1_SSPBDAT[22]</A>));


<P> --U1L65 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~70
<P><A NAME="U1L65">U1L65</A> = (<A HREF="#U1L71">U1L71</A> & ((<A HREF="#U1L47">U1L47</A> & (<A HREF="#U1_LD_LATCH[6]">U1_LD_LATCH[6]</A>)) # (!<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L64">U1L64</A>))))) # (!<A HREF="#U1L71">U1L71</A> & (((<A HREF="#U1L47">U1L47</A>))));


<P> --U1L66 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~71
<P><A NAME="U1L66">U1L66</A> = (<A HREF="#U1L71">U1L71</A> & (((<A HREF="#U1L65">U1L65</A>)))) # (!<A HREF="#U1L71">U1L71</A> & ((<A HREF="#U1L65">U1L65</A> & ((<A HREF="#V1_SCSI_DATA__RX_LATCHED[6]">V1_SCSI_DATA__RX_LATCHED[6]</A>))) # (!<A HREF="#U1L65">U1L65</A> & (<A HREF="#U1_UD_LATCH[6]">U1_UD_LATCH[6]</A>))));


<P> --U1_UD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[7]">U1_UD_LATCH[7]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[23]">B1_FIFO_OD[23]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[23] is registers:u_registers|SSPBDAT[23]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[23]">G1_SSPBDAT[23]</A> = DFFEAS(<A HREF="#DATA_IO[23]">DATA_IO[23]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --G1L38 is registers:u_registers|Selector8~0
<P><A NAME="G1L38">G1L38</A> = (<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#Y1L14">Y1L14</A> & (<A HREF="#Y1L6">Y1L6</A> & <A HREF="#G1_SSPBDAT[23]">G1_SSPBDAT[23]</A>)));


<P> --U1L67 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~72
<P><A NAME="U1L67">U1L67</A> = (<A HREF="#U1L47">U1L47</A> & (((!<A HREF="#U1L71">U1L71</A>)))) # (!<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L71">U1L71</A> & ((<A HREF="#G1L38">G1L38</A>))) # (!<A HREF="#U1L71">U1L71</A> & (<A HREF="#U1_UD_LATCH[7]">U1_UD_LATCH[7]</A>))));


<P> --U1L68 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~73
<P><A NAME="U1L68">U1L68</A> = (<A HREF="#U1L47">U1L47</A> & ((<A HREF="#U1L67">U1L67</A> & ((<A HREF="#V1_SCSI_DATA__RX_LATCHED[7]">V1_SCSI_DATA__RX_LATCHED[7]</A>))) # (!<A HREF="#U1L67">U1L67</A> & (<A HREF="#U1_LD_LATCH[7]">U1_LD_LATCH[7]</A>)))) # (!<A HREF="#U1L47">U1L47</A> & (((<A HREF="#U1L67">U1L67</A>))));


<P> --U1_UD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[8]">U1_UD_LATCH[8]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[24]">B1_FIFO_OD[24]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[24] is registers:u_registers|SSPBDAT[24]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[24]">G1_SSPBDAT[24]</A> = DFFEAS(<A HREF="#DATA_IO[24]">DATA_IO[24]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L69 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~74
<P><A NAME="U1L69">U1L69</A> = (<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (<A HREF="#U1_LD_LATCH[8]">U1_LD_LATCH[8]</A>)) # (!<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[24]">G1_SSPBDAT[24]</A>))));


<P> --U1L70 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~75
<P><A NAME="U1L70">U1L70</A> = (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & ((<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & (<A HREF="#U1_UD_LATCH[8]">U1_UD_LATCH[8]</A>)) # (!<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & ((<A HREF="#U1L69">U1L69</A>)))));


<P> --U1L72 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~76
<P><A NAME="U1L72">U1L72</A> = (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (!<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & !<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A>));


<P> --U1L73 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~77
<P><A NAME="U1L73">U1L73</A> = (<A HREF="#Y1L10">Y1L10</A> & (<A HREF="#U1L72">U1L72</A> & (!<A HREF="#Y1L7">Y1L7</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>)));


<P> --U1_UD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[9]">U1_UD_LATCH[9]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[25]">B1_FIFO_OD[25]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L74 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~78
<P><A NAME="U1L74">U1L74</A> = (<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & !<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A>);


<P> --U1L75 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~79
<P><A NAME="U1L75">U1L75</A> = (<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & !<A HREF="#C1_F2CPUH">C1_F2CPUH</A>));


<P> --U1L76 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~80
<P><A NAME="U1L76">U1L76</A> = (<A HREF="#U1_LD_LATCH[9]">U1_LD_LATCH[9]</A> & ((<A HREF="#U1L75">U1L75</A>) # ((<A HREF="#U1_UD_LATCH[9]">U1_UD_LATCH[9]</A> & <A HREF="#U1L74">U1L74</A>)))) # (!<A HREF="#U1_LD_LATCH[9]">U1_LD_LATCH[9]</A> & (<A HREF="#U1_UD_LATCH[9]">U1_UD_LATCH[9]</A> & (<A HREF="#U1L74">U1L74</A>)));


<P> --G1_SSPBDAT[25] is registers:u_registers|SSPBDAT[25]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[25]">G1_SSPBDAT[25]</A> = DFFEAS(<A HREF="#DATA_IO[25]">DATA_IO[25]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L77 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~81
<P><A NAME="U1L77">U1L77</A> = (<A HREF="#U1L73">U1L73</A>) # ((<A HREF="#U1L76">U1L76</A>) # ((<A HREF="#G1_SSPBDAT[25]">G1_SSPBDAT[25]</A> & <A HREF="#U1L78">U1L78</A>)));


<P> --U1_UD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[10]">U1_UD_LATCH[10]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[26]">B1_FIFO_OD[26]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[26] is registers:u_registers|SSPBDAT[26]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[26]">G1_SSPBDAT[26]</A> = DFFEAS(<A HREF="#DATA_IO[26]">DATA_IO[26]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L79 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~82
<P><A NAME="U1L79">U1L79</A> = (<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (<A HREF="#U1_LD_LATCH[10]">U1_LD_LATCH[10]</A>)) # (!<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[26]">G1_SSPBDAT[26]</A>))));


<P> --U1L80 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~83
<P><A NAME="U1L80">U1L80</A> = (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & ((<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & (<A HREF="#U1_UD_LATCH[10]">U1_UD_LATCH[10]</A>)) # (!<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & ((<A HREF="#U1L79">U1L79</A>)))));


<P> --U1_UD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[11]">U1_UD_LATCH[11]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[27]">B1_FIFO_OD[27]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[27] is registers:u_registers|SSPBDAT[27]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[27]">G1_SSPBDAT[27]</A> = DFFEAS(<A HREF="#DATA_IO[27]">DATA_IO[27]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L81 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~84
<P><A NAME="U1L81">U1L81</A> = (<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (<A HREF="#U1_LD_LATCH[11]">U1_LD_LATCH[11]</A>)) # (!<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[27]">G1_SSPBDAT[27]</A>))));


<P> --U1L82 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~85
<P><A NAME="U1L82">U1L82</A> = (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & ((<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & (<A HREF="#U1_UD_LATCH[11]">U1_UD_LATCH[11]</A>)) # (!<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & ((<A HREF="#U1L81">U1L81</A>)))));


<P> --U1_UD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[12]">U1_UD_LATCH[12]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[28]">B1_FIFO_OD[28]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L83 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~86
<P><A NAME="U1L83">U1L83</A> = (<A HREF="#U1_LD_LATCH[12]">U1_LD_LATCH[12]</A> & ((<A HREF="#U1L75">U1L75</A>) # ((<A HREF="#U1L74">U1L74</A> & <A HREF="#U1_UD_LATCH[12]">U1_UD_LATCH[12]</A>)))) # (!<A HREF="#U1_LD_LATCH[12]">U1_LD_LATCH[12]</A> & (<A HREF="#U1L74">U1L74</A> & (<A HREF="#U1_UD_LATCH[12]">U1_UD_LATCH[12]</A>)));


<P> --G1_SSPBDAT[28] is registers:u_registers|SSPBDAT[28]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[28]">G1_SSPBDAT[28]</A> = DFFEAS(<A HREF="#DATA_IO[28]">DATA_IO[28]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L84 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~87
<P><A NAME="U1L84">U1L84</A> = (<A HREF="#U1L73">U1L73</A>) # ((<A HREF="#U1L83">U1L83</A>) # ((<A HREF="#U1L78">U1L78</A> & <A HREF="#G1_SSPBDAT[28]">G1_SSPBDAT[28]</A>)));


<P> --U1_UD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[13]">U1_UD_LATCH[13]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[29]">B1_FIFO_OD[29]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[29] is registers:u_registers|SSPBDAT[29]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[29]">G1_SSPBDAT[29]</A> = DFFEAS(<A HREF="#DATA_IO[29]">DATA_IO[29]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L85 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~88
<P><A NAME="U1L85">U1L85</A> = (<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (<A HREF="#U1_LD_LATCH[13]">U1_LD_LATCH[13]</A>)) # (!<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[29]">G1_SSPBDAT[29]</A>))));


<P> --U1L86 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~89
<P><A NAME="U1L86">U1L86</A> = (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & ((<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & (<A HREF="#U1_UD_LATCH[13]">U1_UD_LATCH[13]</A>)) # (!<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & ((<A HREF="#U1L85">U1L85</A>)))));


<P> --U1_UD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[14]">U1_UD_LATCH[14]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[30]">B1_FIFO_OD[30]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --U1L87 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~90
<P><A NAME="U1L87">U1L87</A> = (<A HREF="#U1_LD_LATCH[14]">U1_LD_LATCH[14]</A> & ((<A HREF="#U1L75">U1L75</A>) # ((<A HREF="#U1L74">U1L74</A> & <A HREF="#U1_UD_LATCH[14]">U1_UD_LATCH[14]</A>)))) # (!<A HREF="#U1_LD_LATCH[14]">U1_LD_LATCH[14]</A> & (<A HREF="#U1L74">U1L74</A> & (<A HREF="#U1_UD_LATCH[14]">U1_UD_LATCH[14]</A>)));


<P> --G1_SSPBDAT[30] is registers:u_registers|SSPBDAT[30]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[30]">G1_SSPBDAT[30]</A> = DFFEAS(<A HREF="#DATA_IO[30]">DATA_IO[30]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L88 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~91
<P><A NAME="U1L88">U1L88</A> = (<A HREF="#U1L73">U1L73</A>) # ((<A HREF="#U1L87">U1L87</A>) # ((<A HREF="#U1L78">U1L78</A> & <A HREF="#G1_SSPBDAT[30]">G1_SSPBDAT[30]</A>)));


<P> --U1_UD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]
<P> --register power-up is low

<P><A NAME="U1_UD_LATCH[15]">U1_UD_LATCH[15]</A> = DFFEAS(<A HREF="#B1_FIFO_OD[31]">B1_FIFO_OD[31]</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>,  ,  , <A HREF="#C1_PAS">C1_PAS</A>,  ,  ,  ,  );


<P> --G1_SSPBDAT[31] is registers:u_registers|SSPBDAT[31]
<P> --register power-up is low

<P><A NAME="G1_SSPBDAT[31]">G1_SSPBDAT[31]</A> = DFFEAS(<A HREF="#DATA_IO[31]">DATA_IO[31]</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  , <A HREF="#Y1L8">Y1L8</A>,  ,  ,  ,  );


<P> --U1L89 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~92
<P><A NAME="U1L89">U1L89</A> = (<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (<A HREF="#U1_LD_LATCH[15]">U1_LD_LATCH[15]</A>)) # (!<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A> & (((<A HREF="#Y1L7">Y1L7</A> & <A HREF="#G1_SSPBDAT[31]">G1_SSPBDAT[31]</A>))));


<P> --U1L90 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~93
<P><A NAME="U1L90">U1L90</A> = (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & ((<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & (<A HREF="#U1_UD_LATCH[15]">U1_UD_LATCH[15]</A>)) # (!<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & ((<A HREF="#U1L89">U1L89</A>)))));


<P> --E1_CPU2S_o is SCSI_SM:u_SCSI_SM|CPU2S_o
<P> --register power-up is low

<P><A NAME="E1_CPU2S_o">E1_CPU2S_o</A> = DFFEAS(<A HREF="#S1L24">S1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --E1_F2S_o is SCSI_SM:u_SCSI_SM|F2S_o
<P> --register power-up is low

<P><A NAME="E1_F2S_o">E1_F2S_o</A> = DFFEAS(<A HREF="#S1L22">S1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --V1L3 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0
<P><A NAME="V1L3">V1L3</A> = (<A HREF="#V1_SCSI_DATA__TX_LATCHED[0]">V1_SCSI_DATA__TX_LATCHED[0]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#E1_F2S_o">E1_F2S_o</A>)));


<P> --V1_SCSI_OUT is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_OUT
<P><A NAME="V1_SCSI_OUT">V1_SCSI_OUT</A> = (<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#E1_F2S_o">E1_F2S_o</A>);


<P> --V1L4 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~1
<P><A NAME="V1L4">V1L4</A> = (<A HREF="#V1_SCSI_DATA__TX_LATCHED[1]">V1_SCSI_DATA__TX_LATCHED[1]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#E1_F2S_o">E1_F2S_o</A>)));


<P> --V1L5 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~2
<P><A NAME="V1L5">V1L5</A> = (<A HREF="#V1_SCSI_DATA__TX_LATCHED[2]">V1_SCSI_DATA__TX_LATCHED[2]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#E1_F2S_o">E1_F2S_o</A>)));


<P> --V1L6 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~3
<P><A NAME="V1L6">V1L6</A> = (<A HREF="#V1_SCSI_DATA__TX_LATCHED[3]">V1_SCSI_DATA__TX_LATCHED[3]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#E1_F2S_o">E1_F2S_o</A>)));


<P> --V1L7 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~4
<P><A NAME="V1L7">V1L7</A> = (<A HREF="#V1_SCSI_DATA__TX_LATCHED[4]">V1_SCSI_DATA__TX_LATCHED[4]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#E1_F2S_o">E1_F2S_o</A>)));


<P> --V1L8 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~5
<P><A NAME="V1L8">V1L8</A> = (<A HREF="#V1_SCSI_DATA__TX_LATCHED[5]">V1_SCSI_DATA__TX_LATCHED[5]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#E1_F2S_o">E1_F2S_o</A>)));


<P> --V1L9 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~6
<P><A NAME="V1L9">V1L9</A> = (<A HREF="#V1_SCSI_DATA__TX_LATCHED[6]">V1_SCSI_DATA__TX_LATCHED[6]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#E1_F2S_o">E1_F2S_o</A>)));


<P> --V1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~7
<P><A NAME="V1L10">V1L10</A> = (<A HREF="#V1_SCSI_DATA__TX_LATCHED[7]">V1_SCSI_DATA__TX_LATCHED[7]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#E1_F2S_o">E1_F2S_o</A>)));


<P> --G1_A1 is registers:u_registers|A1
<P> --register power-up is low

<P><A NAME="G1_A1">G1_A1</A> = DFFEAS(<A HREF="#G1L2">G1L2</A>, !<A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, <A HREF="#_RST">_RST</A>,  ,  ,  ,  ,  ,  );


<P> --N1L78 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s30~0
<P><A NAME="N1L78">N1L78</A> = (<A HREF="#C1_BGRANT_">C1_BGRANT_</A> & (<A HREF="#C1_nCYCLEDONE">C1_nCYCLEDONE</A> & (<A HREF="#N1_state.s21">N1_state.s21</A> & <A HREF="#G1_A1">G1_A1</A>)));


<P> --A1L79 is DSK1_IN_~0
<P><A NAME="A1L79">A1L79</A> = (!<A HREF="#_BERR">_BERR</A>) # (!<A HREF="#_DSACK_IO[1]">_DSACK_IO[1]</A>);


<P> --C1_DSACK_LATCHED_[0] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]
<P> --register power-up is low

<P><A NAME="C1_DSACK_LATCHED_[0]">C1_DSACK_LATCHED_[0]</A> = DFFEAS(<A HREF="#DSK0_IN_">DSK0_IN_</A>, !<A HREF="#SCLK">SCLK</A>, !<A HREF="#_AS_IO">_AS_IO</A>,  ,  ,  ,  ,  ,  );


<P> --C1_DSACK_LATCHED_[1] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]
<P> --register power-up is low

<P><A NAME="C1_DSACK_LATCHED_[1]">C1_DSACK_LATCHED_[1]</A> = DFFEAS(<A HREF="#A1L79">A1L79</A>, !<A HREF="#SCLK">SCLK</A>, !<A HREF="#_AS_IO">_AS_IO</A>,  ,  ,  ,  ,  ,  );


<P> --C1L33 is CPU_SM:u_CPU_SM|iDSACK~0
<P><A NAME="C1L33">C1L33</A> = (!<A HREF="#C1_DSACK_LATCHED_[0]">C1_DSACK_LATCHED_[0]</A> & !<A HREF="#C1_DSACK_LATCHED_[1]">C1_DSACK_LATCHED_[1]</A>);


<P> --N1L26 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector14~0
<P><A NAME="N1L26">N1L26</A> = (<A HREF="#N1_state.s31">N1_state.s31</A> & ((<A HREF="#_STERM">_STERM</A>) # ((<A HREF="#N1_state.s32">N1_state.s32</A> & !<A HREF="#N1L66">N1L66</A>)))) # (!<A HREF="#N1_state.s31">N1_state.s31</A> & (((<A HREF="#N1_state.s32">N1_state.s32</A> & !<A HREF="#N1L66">N1L66</A>))));


<P> --N1_state.s4 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s4
<P> --register power-up is low

<P><A NAME="N1_state.s4">N1_state.s4</A> = DFFEAS(<A HREF="#N1L9">N1L9</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --DSK0_IN_ is DSK0_IN_
<P><A NAME="DSK0_IN_">DSK0_IN_</A> = (!<A HREF="#_BERR">_BERR</A>) # (!<A HREF="#_DSACK_IO[0]">_DSACK_IO[0]</A>);


<P> --N1L10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector4~0
<P><A NAME="N1L10">N1L10</A> = (<A HREF="#_STERM">_STERM</A> & (!<A HREF="#DSK0_IN_">DSK0_IN_</A> & (<A HREF="#A1L79">A1L79</A> & !<A HREF="#C1L33">C1L33</A>)));


<P> --N1L11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector4~1
<P><A NAME="N1L11">N1L11</A> = (<A HREF="#C1_BGRANT_">C1_BGRANT_</A> & (<A HREF="#C1_nCYCLEDONE">C1_nCYCLEDONE</A> & <A HREF="#N1_state.s1">N1_state.s1</A>));


<P> --N1L12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector4~2
<P><A NAME="N1L12">N1L12</A> = (<A HREF="#G1_A1">G1_A1</A> & ((<A HREF="#N1L11">N1L11</A>) # ((<A HREF="#N1_state.s4">N1_state.s4</A> & <A HREF="#N1L10">N1L10</A>)))) # (!<A HREF="#G1_A1">G1_A1</A> & (<A HREF="#N1_state.s4">N1_state.s4</A> & (<A HREF="#N1L10">N1L10</A>)));


<P> --N1L13 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector5~0
<P><A NAME="N1L13">N1L13</A> = (<A HREF="#N1_state.s7">N1_state.s7</A> & ((<A HREF="#_STERM">_STERM</A>) # ((<A HREF="#N1_state.s8">N1_state.s8</A> & !<A HREF="#N1L66">N1L66</A>)))) # (!<A HREF="#N1_state.s7">N1_state.s7</A> & (((<A HREF="#N1_state.s8">N1_state.s8</A> & !<A HREF="#N1L66">N1L66</A>))));


<P> --N1L15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector7~0
<P><A NAME="N1L15">N1L15</A> = (<A HREF="#N1_state.s11">N1_state.s11</A> & ((<A HREF="#_STERM">_STERM</A>) # ((<A HREF="#N1_state.s12">N1_state.s12</A> & !<A HREF="#N1L66">N1L66</A>)))) # (!<A HREF="#N1_state.s11">N1_state.s11</A> & (((<A HREF="#N1_state.s12">N1_state.s12</A> & !<A HREF="#N1L66">N1L66</A>))));


<P> --N1L67 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr29~0
<P><A NAME="N1L67">N1L67</A> = (<A HREF="#_STERM">_STERM</A> & (((<A HREF="#C1L33">C1L33</A>) # (!<A HREF="#A1L79">A1L79</A>)) # (!<A HREF="#DSK0_IN_">DSK0_IN_</A>)));


<P> --N1L16 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~0
<P><A NAME="N1L16">N1L16</A> = (<A HREF="#N1_state.s4">N1_state.s4</A> & !<A HREF="#N1L67">N1L67</A>);


<P> --N1L17 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~1
<P><A NAME="N1L17">N1L17</A> = (<A HREF="#N1L66">N1L66</A> & ((<A HREF="#N1_state.s8">N1_state.s8</A>) # (<A HREF="#N1_state.s12">N1_state.s12</A>)));


<P> --N1_state.s3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s3
<P> --register power-up is low

<P><A NAME="N1_state.s3">N1_state.s3</A> = DFFEAS(<A HREF="#N1L8">N1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L18 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~2
<P><A NAME="N1L18">N1L18</A> = (!<A HREF="#N1_state.s7">N1_state.s7</A> & (!<A HREF="#N1_state.s11">N1_state.s11</A> & !<A HREF="#N1_state.s3">N1_state.s3</A>));


<P> --N1L19 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~3
<P><A NAME="N1L19">N1L19</A> = (<A HREF="#N1L16">N1L16</A>) # ((<A HREF="#N1L17">N1L17</A>) # ((!<A HREF="#_STERM">_STERM</A> & !<A HREF="#N1L18">N1L18</A>)));


<P> --Y1L17 is registers:u_registers|addr_decoder:u_addr_decoder|h_14~1
<P><A NAME="Y1L17">Y1L17</A> = (<A HREF="#ADDR[2]">ADDR[2]</A> & (<A HREF="#ADDR[4]">ADDR[4]</A> & (!<A HREF="#ADDR[6]">ADDR[6]</A> & !<A HREF="#ADDR[3]">ADDR[3]</A>)));


<P> --C1_STOPFLUSH is CPU_SM:u_CPU_SM|STOPFLUSH
<P> --register power-up is low

<P><A NAME="C1_STOPFLUSH">C1_STOPFLUSH</A> = DFFEAS(<A HREF="#N1L36">N1L36</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --G1L4 is registers:u_registers|FLUSHFIFO~0
<P><A NAME="G1L4">G1L4</A> = (<A HREF="#Y1L16">Y1L16</A> & ((<A HREF="#Y1L17">Y1L17</A>) # ((<A HREF="#G1_FLUSHFIFO">G1_FLUSHFIFO</A> & !<A HREF="#C1_STOPFLUSH">C1_STOPFLUSH</A>)))) # (!<A HREF="#Y1L16">Y1L16</A> & (((<A HREF="#G1_FLUSHFIFO">G1_FLUSHFIFO</A> & !<A HREF="#C1_STOPFLUSH">C1_STOPFLUSH</A>))));


<P> --H1_B is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|B
<P> --register power-up is low

<P><A NAME="H1_B">H1_B</A> = DFFEAS(<A HREF="#DATA_IO[25]">DATA_IO[25]</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --H1_S is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|S
<P> --register power-up is low

<P><A NAME="H1_S">H1_S</A> = DFFEAS(<A HREF="#Y1_h_0C">Y1_h_0C</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --H1L5 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~0
<P><A NAME="H1L5">H1L5</A> = (<A HREF="#H1_S">H1_S</A> & (<A HREF="#H1_B">H1_B</A>)) # (!<A HREF="#H1_S">H1_S</A> & ((<A HREF="#H1_BO1">H1_BO1</A> $ (<A HREF="#H1_BO0">H1_BO0</A>))));


<P> --E1_INCBO_o is SCSI_SM:u_SCSI_SM|INCBO_o
<P> --register power-up is low

<P><A NAME="E1_INCBO_o">E1_INCBO_o</A> = DFFEAS(<A HREF="#S1_INCBO">S1_INCBO</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1L6 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~1
<P><A NAME="H1L6">H1L6</A> = (!<A HREF="#E1_INCBO_o">E1_INCBO_o</A> & ((<A HREF="#R_W_IO">R_W_IO</A>) # (!<A HREF="#Y1_h_0C">Y1_h_0C</A>)));


<P> --H1L7 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~2
<P><A NAME="H1L7">H1L7</A> = (<A HREF="#H1L6">H1L6</A> & (<A HREF="#H1_BO1">H1_BO1</A>)) # (!<A HREF="#H1L6">H1L6</A> & ((<A HREF="#H1L5">H1L5</A>)));


<P> --H1L3 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0~0
<P><A NAME="H1L3">H1L3</A> = <A HREF="#H1_BO0">H1_BO0</A> $ (<A HREF="#E1_INCBO_o">E1_INCBO_o</A>);


<P> --C1L24 is CPU_SM:u_CPU_SM|LASTWORD~1
<P><A NAME="C1L24">C1L24</A> = (<A HREF="#G1_FLUSHFIFO">G1_FLUSHFIFO</A> & (!<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A> & ((<A HREF="#H1_BO1">H1_BO1</A>) # (<A HREF="#H1_BO0">H1_BO0</A>))));


<P> --X1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|D1~0
<P><A NAME="X1L1">X1L1</A> = (<A HREF="#H1_BO1">H1_BO1</A> & <A HREF="#H1_BO0">H1_BO0</A>);


<P> --N1L74 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s10~0
<P><A NAME="N1L74">N1L74</A> = (<A HREF="#C1L24">C1L24</A> & (<A HREF="#N1L11">N1L11</A> & (!<A HREF="#X1L1">X1L1</A> & !<A HREF="#G1_A1">G1_A1</A>)));


<P> --N1L25 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector13~0
<P><A NAME="N1L25">N1L25</A> = (<A HREF="#N1_state.s27">N1_state.s27</A>) # ((<A HREF="#N1_state.s28">N1_state.s28</A> & (!<A HREF="#C1_DSACK_LATCHED_[0]">C1_DSACK_LATCHED_[0]</A> & !<A HREF="#C1_DSACK_LATCHED_[1]">C1_DSACK_LATCHED_[1]</A>)));


<P> --N1_state.s24 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s24
<P> --register power-up is low

<P><A NAME="N1_state.s24">N1_state.s24</A> = DFFEAS(<A HREF="#N1L24">N1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L77 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s26~0
<P><A NAME="N1L77">N1L77</A> = (<A HREF="#N1_state.s24">N1_state.s24</A> & <A HREF="#N1L10">N1L10</A>);


<P> --N1_state.s34 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s34
<P> --register power-up is low

<P><A NAME="N1_state.s34">N1_state.s34</A> = DFFEAS(<A HREF="#N1_state.s33">N1_state.s33</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L27 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector15~0
<P><A NAME="N1L27">N1L27</A> = (!<A HREF="#N1_state.s32">N1_state.s32</A> & !<A HREF="#N1_state.s24">N1_state.s24</A>);


<P> --N1_state.s23 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s23
<P> --register power-up is low

<P><A NAME="N1_state.s23">N1_state.s23</A> = DFFEAS(<A HREF="#N1L23">N1L23</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L59 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~2
<P><A NAME="N1L59">N1L59</A> = (!<A HREF="#N1_state.s31">N1_state.s31</A> & !<A HREF="#N1_state.s23">N1_state.s23</A>);


<P> --N1L28 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector15~1
<P><A NAME="N1L28">N1L28</A> = (<A HREF="#_STERM">_STERM</A> & (!<A HREF="#N1L67">N1L67</A> & (!<A HREF="#N1L27">N1L27</A>))) # (!<A HREF="#_STERM">_STERM</A> & (((!<A HREF="#N1L67">N1L67</A> & !<A HREF="#N1L27">N1L27</A>)) # (!<A HREF="#N1L59">N1L59</A>)));


<P> --N1L29 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector15~2
<P><A NAME="N1L29">N1L29</A> = (<A HREF="#N1_state.s34">N1_state.s34</A>) # ((<A HREF="#N1L28">N1L28</A>) # ((<A HREF="#N1_state.s28">N1_state.s28</A> & !<A HREF="#C1L33">C1L33</A>)));


<P> --Z1L9 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~3
<P><A NAME="Z1L9">Z1L9</A> = (<A HREF="#ADDR[4]">ADDR[4]</A> & (!<A HREF="#_AS_IO">_AS_IO</A> & (!<A HREF="#ADDR[6]">ADDR[6]</A> & !<A HREF="#_CS">_CS</A>)));


<P> --Z1L10 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4
<P><A NAME="Z1L10">Z1L10</A> = (<A HREF="#ADDR[2]">ADDR[2]</A> & ((<A HREF="#ADDR[5]">ADDR[5]</A>) # (!<A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>))) # (!<A HREF="#ADDR[2]">ADDR[2]</A> & (<A HREF="#ADDR[5]">ADDR[5]</A> & !<A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>));


<P> --Z1L11 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5
<P><A NAME="Z1L11">Z1L11</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A> & ((!<A HREF="#Z1L10">Z1L10</A>) # (!<A HREF="#Z1L9">Z1L9</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & ((<A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>) # ((<A HREF="#Z1L9">Z1L9</A> & !<A HREF="#Z1L10">Z1L10</A>))));


<P> --J1L34 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0
<P><A NAME="J1L34">J1L34</A> = (!<A HREF="#C1_DECFIFO">C1_DECFIFO</A> & ((<A HREF="#J1_UP[2]">J1_UP[2]</A>) # (<A HREF="#J1_DOWN[4]">J1_DOWN[4]</A>)));


<P> --J1L9 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~0
<P><A NAME="J1L9">J1L9</A> = (<A HREF="#J1_UP[6]">J1_UP[6]</A>) # ((<A HREF="#J1_UP[4]">J1_UP[4]</A>) # ((<A HREF="#J1_UP[5]">J1_UP[5]</A>) # (<A HREF="#J1_UP[7]">J1_UP[7]</A>)));


<P> --J1_UP[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]
<P> --register power-up is low

<P><A NAME="J1_UP[0]">J1_UP[0]</A> = DFFEAS(<A HREF="#J1L26">J1L26</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#J1L35">J1L35</A>,  ,  ,  ,  );


<P> --J1L10 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~1
<P><A NAME="J1L10">J1L10</A> = (<A HREF="#J1_UP[1]">J1_UP[1]</A>) # ((<A HREF="#J1_UP[2]">J1_UP[2]</A>) # ((<A HREF="#J1_UP[3]">J1_UP[3]</A>) # (<A HREF="#J1_UP[0]">J1_UP[0]</A>)));


<P> --J1L35 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1
<P><A NAME="J1L35">J1L35</A> = (<A HREF="#C1_DECFIFO">C1_DECFIFO</A> & (((<A HREF="#J1L9">J1L9</A>) # (<A HREF="#J1L10">J1L10</A>)))) # (!<A HREF="#C1_DECFIFO">C1_DECFIFO</A> & (<A HREF="#C1_INCFIFO">C1_INCFIFO</A>));


<P> --J1L36 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2
<P><A NAME="J1L36">J1L36</A> = (!<A HREF="#C1_DECFIFO">C1_DECFIFO</A> & ((<A HREF="#J1_UP[3]">J1_UP[3]</A>) # (<A HREF="#J1_DOWN[3]">J1_DOWN[3]</A>)));


<P> --N1L47 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector24~0
<P><A NAME="N1L47">N1L47</A> = (!<A HREF="#_STERM">_STERM</A> & ((<A HREF="#N1_state.s7">N1_state.s7</A>) # (<A HREF="#N1_state.s3">N1_state.s3</A>)));


<P> --N1L48 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector24~1
<P><A NAME="N1L48">N1L48</A> = (<A HREF="#N1L16">N1L16</A>) # ((<A HREF="#N1L47">N1L47</A>) # ((<A HREF="#N1_state.s8">N1_state.s8</A> & <A HREF="#N1L66">N1L66</A>)));


<P> --N1_DECFIFO is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|DECFIFO
<P><A NAME="N1_DECFIFO">N1_DECFIFO</A> = (<A HREF="#N1L48">N1L48</A>) # ((<A HREF="#E1_RDFIFO_o">E1_RDFIFO_o</A> & !<A HREF="#N1L29">N1L29</A>));


<P> --J1L37 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3
<P><A NAME="J1L37">J1L37</A> = (!<A HREF="#C1_DECFIFO">C1_DECFIFO</A> & ((<A HREF="#J1_UP[5]">J1_UP[5]</A>) # (<A HREF="#J1_DOWN[1]">J1_DOWN[1]</A>)));


<P> --J1L38 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4
<P><A NAME="J1L38">J1L38</A> = (!<A HREF="#C1_DECFIFO">C1_DECFIFO</A> & ((<A HREF="#J1_UP[4]">J1_UP[4]</A>) # (<A HREF="#J1_DOWN[2]">J1_DOWN[2]</A>)));


<P> --J1L39 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5
<P><A NAME="J1L39">J1L39</A> = (!<A HREF="#C1_DECFIFO">C1_DECFIFO</A> & ((<A HREF="#J1_UP[6]">J1_UP[6]</A>) # (<A HREF="#J1_DOWN[0]">J1_DOWN[0]</A>)));


<P> --J1L20 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~8
<P><A NAME="J1L20">J1L20</A> = (<A HREF="#J1_UP[2]">J1_UP[2]</A>) # (<A HREF="#J1_DOWN[4]">J1_DOWN[4]</A>);


<P> --J1_DOWN[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]
<P> --register power-up is low

<P><A NAME="J1_DOWN[6]">J1_DOWN[6]</A> = DFFEAS(<A HREF="#J1L21">J1L21</A>, <A HREF="#SCLK">SCLK</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#C1_DECFIFO">C1_DECFIFO</A>,  ,  ,  ,  );


<P> --J1L40 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6
<P><A NAME="J1L40">J1L40</A> = (<A HREF="#J1_UP[0]">J1_UP[0]</A>) # (<A HREF="#J1_DOWN[6]">J1_DOWN[6]</A>);


<P> --J1L41 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7
<P><A NAME="J1L41">J1L41</A> = (!<A HREF="#C1_DECFIFO">C1_DECFIFO</A> & ((<A HREF="#J1_DOWN[5]">J1_DOWN[5]</A>) # (<A HREF="#J1_UP[1]">J1_UP[1]</A>)));


<P> --N1_INCFIFO is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|INCFIFO
<P><A NAME="N1_INCFIFO">N1_INCFIFO</A> = (<A HREF="#N1L29">N1L29</A>) # ((<A HREF="#E1_RIFIFO_o">E1_RIFIFO_o</A> & !<A HREF="#N1L48">N1L48</A>));


<P> --S1_state_reg.F2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_3
<P> --register power-up is low

<P><A NAME="S1_state_reg.F2S_3">S1_state_reg.F2S_3</A> = DFFEAS(<A HREF="#S1_state_reg.F2S_2">S1_state_reg.F2S_2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCNO~0
<P><A NAME="S1L3">S1L3</A> = (<A HREF="#H1_BO1">H1_BO1</A> & (<A HREF="#H1_BO0">H1_BO0</A> & <A HREF="#S1_state_reg.F2S_3">S1_state_reg.F2S_3</A>));


<P> --S1_state_reg.S2F_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_3
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2F_3">S1_state_reg.S2F_3</A> = DFFEAS(<A HREF="#S1_state_reg.S2F_2">S1_state_reg.S2F_2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1_state_reg.C2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_4
<P> --register power-up is low

<P><A NAME="S1_state_reg.C2S_4">S1_state_reg.C2S_4</A> = DFFEAS(<A HREF="#S1_state_reg.C2S_3">S1_state_reg.C2S_3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector2~0
<P><A NAME="S1L10">S1L10</A> = (<A HREF="#S1_state_reg.C2S_4">S1_state_reg.C2S_4</A>) # ((<A HREF="#E1_CDSACK_">E1_CDSACK_</A> & <A HREF="#S1_state_reg.C2S_5">S1_state_reg.C2S_5</A>));


<P> --S1_state_reg.S2C_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_5
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2C_5">S1_state_reg.S2C_5</A> = DFFEAS(<A HREF="#S1_state_reg.S2C_4">S1_state_reg.S2C_4</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector4~0
<P><A NAME="S1L12">S1L12</A> = (<A HREF="#S1_state_reg.S2C_5">S1_state_reg.S2C_5</A>) # ((<A HREF="#E1_CDSACK_">E1_CDSACK_</A> & <A HREF="#S1_state_reg.S2C_6">S1_state_reg.S2C_6</A>));


<P> --S1L2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCNI~0
<P><A NAME="S1L2">S1L2</A> = (<A HREF="#H1_BO1">H1_BO1</A> & (<A HREF="#H1_BO0">H1_BO0</A> & <A HREF="#S1_state_reg.S2F_3">S1_state_reg.S2F_3</A>));


<P> --C1_PAS is CPU_SM:u_CPU_SM|PAS
<P> --register power-up is low

<P><A NAME="C1_PAS">C1_PAS</A> = DFFEAS(<A HREF="#N1L42">N1L42</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --C1_PDS is CPU_SM:u_CPU_SM|PDS
<P> --register power-up is low

<P><A NAME="C1_PDS">C1_PDS</A> = DFFEAS(<A HREF="#N1L46">N1L46</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_TERM_COUNTER[2] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]
<P> --register power-up is low

<P><A NAME="BB1_TERM_COUNTER[2]">BB1_TERM_COUNTER[2]</A> = DFFEAS(<A HREF="#BB1L11">BB1L11</A>, <A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, !<A HREF="#_AS_IO">_AS_IO</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_TERM_COUNTER[1] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]
<P> --register power-up is low

<P><A NAME="BB1_TERM_COUNTER[1]">BB1_TERM_COUNTER[1]</A> = DFFEAS(<A HREF="#BB1L8">BB1L8</A>, <A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, !<A HREF="#_AS_IO">_AS_IO</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_TERM_COUNTER[0] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]
<P> --register power-up is low

<P><A NAME="BB1_TERM_COUNTER[0]">BB1_TERM_COUNTER[0]</A> = DFFEAS(<A HREF="#BB1L6">BB1L6</A>, <A HREF="#R1_wire_pll1_clk[0]">R1_wire_pll1_clk[0]</A>, !<A HREF="#_AS_IO">_AS_IO</A>,  ,  ,  ,  ,  ,  );


<P> --BB1L1 is registers:u_registers|registers_term:u_registers_term|LessThan0~0
<P><A NAME="BB1L1">BB1L1</A> = (<A HREF="#BB1_TERM_COUNTER[1]">BB1_TERM_COUNTER[1]</A> & <A HREF="#BB1_TERM_COUNTER[0]">BB1_TERM_COUNTER[0]</A>);


<P> --BB1L10 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]~0
<P><A NAME="BB1L10">BB1L10</A> = (!<A HREF="#_AS_IO">_AS_IO</A> & (!<A HREF="#_CS">_CS</A> & (!<A HREF="#Y1_WDREGREQ">Y1_WDREGREQ</A> & !<A HREF="#Y1_h_0C">Y1_h_0C</A>)));


<P> --BB1L3 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~0
<P><A NAME="BB1L3">BB1L3</A> = (<A HREF="#BB1_REG_DSK_">BB1_REG_DSK_</A>) # ((!<A HREF="#BB1_TERM_COUNTER[2]">BB1_TERM_COUNTER[2]</A> & (<A HREF="#BB1L1">BB1L1</A> & <A HREF="#BB1L10">BB1L10</A>)));


<P> --E1L24 is SCSI_SM:u_SCSI_SM|nLS2CPU~0
<P><A NAME="E1L24">E1L24</A> = (!<A HREF="#E1_nLS2CPU">E1_nLS2CPU</A> & ((<A HREF="#S1_state_reg.S2C_4">S1_state_reg.S2C_4</A>) # (<A HREF="#S1_state_reg.C2S_3">S1_state_reg.C2S_3</A>)));


<P> --N1_state.s2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s2
<P> --register power-up is low

<P><A NAME="N1_state.s2">N1_state.s2</A> = DFFEAS(<A HREF="#N1L73">N1L73</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L39 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~0
<P><A NAME="N1L39">N1L39</A> = (!<A HREF="#N1_state.s10">N1_state.s10</A> & (!<A HREF="#N1_state.s2">N1_state.s2</A> & ((<A HREF="#N1L30">N1L30</A>) # (!<A HREF="#N1_state.s15">N1_state.s15</A>))));


<P> --N1L43 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector22~2
<P><A NAME="N1L43">N1L43</A> = (((<A HREF="#N1_state.s4">N1_state.s4</A>) # (<A HREF="#N1_state.s3">N1_state.s3</A>)) # (!<A HREF="#N1L39">N1L39</A>)) # (!<A HREF="#N1L49">N1L49</A>);


<P> --B1_FIFO_OD[0] is fifo:int_fifo|FIFO_OD[0]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[0]">B1_FIFO_OD[0]</A> = DFFEAS(<A HREF="#B1L489">B1L489</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --S1L23 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector10~0
<P><A NAME="S1L23">S1L23</A> = (<A HREF="#S1L17">S1L17</A>) # ((<A HREF="#S1_state_reg.S2C_6">S1_state_reg.S2C_6</A>) # ((<A HREF="#S1_state_reg.S2C_5">S1_state_reg.S2C_5</A>) # (!<A HREF="#S1L26">S1L26</A>)));


<P> --Y1L8 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_WR~0
<P><A NAME="Y1L8">Y1L8</A> = (<A HREF="#Y1L14">Y1L14</A> & (<A HREF="#Y1L6">Y1L6</A> & !<A HREF="#R_W_IO">R_W_IO</A>));


<P> --B1_FIFO_OD[1] is fifo:int_fifo|FIFO_OD[1]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[1]">B1_FIFO_OD[1]</A> = DFFEAS(<A HREF="#B1L484">B1L484</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[2] is fifo:int_fifo|FIFO_OD[2]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[2]">B1_FIFO_OD[2]</A> = DFFEAS(<A HREF="#B1L479">B1L479</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[3] is fifo:int_fifo|FIFO_OD[3]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[3]">B1_FIFO_OD[3]</A> = DFFEAS(<A HREF="#B1L474">B1L474</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Y1_CLR_INT is registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT
<P><A NAME="Y1_CLR_INT">Y1_CLR_INT</A> = (<A HREF="#ADDR[4]">ADDR[4]</A> & (<A HREF="#Y1L14">Y1L14</A> & (!<A HREF="#ADDR[2]">ADDR[2]</A> & !<A HREF="#ADDR[6]">ADDR[6]</A>)));


<P> --AB1L7 is registers:u_registers|registers_istr:u_registers_istr|INT_P~0
<P><A NAME="AB1L7">AB1L7</A> = (!<A HREF="#Y1_CLR_INT">Y1_CLR_INT</A> & ((<A HREF="#Y1L5">Y1L5</A> & ((!<A HREF="#AB1L5">AB1L5</A>))) # (!<A HREF="#Y1L5">Y1L5</A> & (<A HREF="#AB1_INT_P">AB1_INT_P</A>))));


<P> --B1_FIFO_OD[4] is fifo:int_fifo|FIFO_OD[4]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[4]">B1_FIFO_OD[4]</A> = DFFEAS(<A HREF="#B1L469">B1L469</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1L2 is registers:u_registers|registers_istr:u_registers_istr|E_INT~0
<P><A NAME="AB1L2">AB1L2</A> = (!<A HREF="#Y1_CLR_INT">Y1_CLR_INT</A> & ((<A HREF="#Y1L5">Y1L5</A> & (<A HREF="#INTA">INTA</A>)) # (!<A HREF="#Y1L5">Y1L5</A> & ((<A HREF="#AB1_E_INT">AB1_E_INT</A>)))));


<P> --B1_FIFO_OD[5] is fifo:int_fifo|FIFO_OD[5]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[5]">B1_FIFO_OD[5]</A> = DFFEAS(<A HREF="#B1L464">B1L464</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[6] is fifo:int_fifo|FIFO_OD[6]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[6]">B1_FIFO_OD[6]</A> = DFFEAS(<A HREF="#B1L459">B1L459</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[7] is fifo:int_fifo|FIFO_OD[7]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[7]">B1_FIFO_OD[7]</A> = DFFEAS(<A HREF="#B1L454">B1L454</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[8] is fifo:int_fifo|FIFO_OD[8]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[8]">B1_FIFO_OD[8]</A> = DFFEAS(<A HREF="#B1L449">B1L449</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[9] is fifo:int_fifo|FIFO_OD[9]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[9]">B1_FIFO_OD[9]</A> = DFFEAS(<A HREF="#B1L444">B1L444</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[10] is fifo:int_fifo|FIFO_OD[10]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[10]">B1_FIFO_OD[10]</A> = DFFEAS(<A HREF="#B1L439">B1L439</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[11] is fifo:int_fifo|FIFO_OD[11]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[11]">B1_FIFO_OD[11]</A> = DFFEAS(<A HREF="#B1L434">B1L434</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[12] is fifo:int_fifo|FIFO_OD[12]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[12]">B1_FIFO_OD[12]</A> = DFFEAS(<A HREF="#B1L429">B1L429</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[13] is fifo:int_fifo|FIFO_OD[13]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[13]">B1_FIFO_OD[13]</A> = DFFEAS(<A HREF="#B1L424">B1L424</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[14] is fifo:int_fifo|FIFO_OD[14]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[14]">B1_FIFO_OD[14]</A> = DFFEAS(<A HREF="#B1L419">B1L419</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[15] is fifo:int_fifo|FIFO_OD[15]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[15]">B1_FIFO_OD[15]</A> = DFFEAS(<A HREF="#B1L414">B1L414</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[16] is fifo:int_fifo|FIFO_OD[16]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[16]">B1_FIFO_OD[16]</A> = DFFEAS(<A HREF="#B1L409">B1L409</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[17] is fifo:int_fifo|FIFO_OD[17]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[17]">B1_FIFO_OD[17]</A> = DFFEAS(<A HREF="#B1L404">B1L404</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[18] is fifo:int_fifo|FIFO_OD[18]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[18]">B1_FIFO_OD[18]</A> = DFFEAS(<A HREF="#B1L399">B1L399</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[19] is fifo:int_fifo|FIFO_OD[19]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[19]">B1_FIFO_OD[19]</A> = DFFEAS(<A HREF="#B1L394">B1L394</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[20] is fifo:int_fifo|FIFO_OD[20]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[20]">B1_FIFO_OD[20]</A> = DFFEAS(<A HREF="#B1L389">B1L389</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[21] is fifo:int_fifo|FIFO_OD[21]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[21]">B1_FIFO_OD[21]</A> = DFFEAS(<A HREF="#B1L384">B1L384</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[22] is fifo:int_fifo|FIFO_OD[22]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[22]">B1_FIFO_OD[22]</A> = DFFEAS(<A HREF="#B1L379">B1L379</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[23] is fifo:int_fifo|FIFO_OD[23]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[23]">B1_FIFO_OD[23]</A> = DFFEAS(<A HREF="#B1L374">B1L374</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[24] is fifo:int_fifo|FIFO_OD[24]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[24]">B1_FIFO_OD[24]</A> = DFFEAS(<A HREF="#B1L369">B1L369</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[25] is fifo:int_fifo|FIFO_OD[25]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[25]">B1_FIFO_OD[25]</A> = DFFEAS(<A HREF="#B1L364">B1L364</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[26] is fifo:int_fifo|FIFO_OD[26]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[26]">B1_FIFO_OD[26]</A> = DFFEAS(<A HREF="#B1L359">B1L359</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[27] is fifo:int_fifo|FIFO_OD[27]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[27]">B1_FIFO_OD[27]</A> = DFFEAS(<A HREF="#B1L354">B1L354</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[28] is fifo:int_fifo|FIFO_OD[28]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[28]">B1_FIFO_OD[28]</A> = DFFEAS(<A HREF="#B1L349">B1L349</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[29] is fifo:int_fifo|FIFO_OD[29]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[29]">B1_FIFO_OD[29]</A> = DFFEAS(<A HREF="#B1L344">B1L344</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[30] is fifo:int_fifo|FIFO_OD[30]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[30]">B1_FIFO_OD[30]</A> = DFFEAS(<A HREF="#B1L339">B1L339</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_FIFO_OD[31] is fifo:int_fifo|FIFO_OD[31]
<P> --register power-up is low

<P><A NAME="B1_FIFO_OD[31]">B1_FIFO_OD[31]</A> = DFFEAS(<A HREF="#B1L334">B1L334</A>, <A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --T1_UD_LATCH[0] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[0]">T1_UD_LATCH[0]</A> = DFFEAS(<A HREF="#DATA_IO[16]">DATA_IO[16]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --C1_BRIDGEIN is CPU_SM:u_CPU_SM|BRIDGEIN
<P> --register power-up is low

<P><A NAME="C1_BRIDGEIN">C1_BRIDGEIN</A> = DFFEAS(<A HREF="#N1_WideOr55">N1_WideOr55</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --C1_DIEL is CPU_SM:u_CPU_SM|DIEL
<P> --register power-up is low

<P><A NAME="C1_DIEL">C1_DIEL</A> = DFFEAS(<A HREF="#N1L58">N1L58</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_bDIEL is datapath:u_datapath|bDIEL
<P><A NAME="F1_bDIEL">F1_bDIEL</A> = (<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEL">C1_DIEL</A>);


<P> --T1L1 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[0]~0
<P><A NAME="T1L1">T1L1</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[0]">DATA_IO[0]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#T1_UD_LATCH[0]">T1_UD_LATCH[0]</A> & <A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A>))));


<P> --C1_DIEH is CPU_SM:u_CPU_SM|DIEH
<P> --register power-up is low

<P><A NAME="C1_DIEH">C1_DIEH</A> = DFFEAS(<A HREF="#N1L62">N1L62</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --T1L9 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[16]~1
<P><A NAME="T1L9">T1L9</A> = (<A HREF="#DATA_IO[16]">DATA_IO[16]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEH">C1_DIEH</A>)));


<P> --V1_MuxSelect[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|MuxSelect[4]
<P><A NAME="V1_MuxSelect[4]">V1_MuxSelect[4]</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & <A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>);


<P> --V1L33 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~8
<P><A NAME="V1L33">V1L33</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & !<A HREF="#H1_BO0">H1_BO0</A>);


<P> --W1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~0
<P><A NAME="W1L22">W1L22</A> = (<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[16]">B1_FIFO_OD[16]</A>) # (<A HREF="#H1_BO1">H1_BO1</A>))) # (!<A HREF="#H1_BO0">H1_BO0</A> & ((!<A HREF="#H1_BO1">H1_BO1</A>)));


<P> --W1L23 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~1
<P><A NAME="W1L23">W1L23</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#W1L22">W1L22</A> & ((<A HREF="#B1_FIFO_OD[0]">B1_FIFO_OD[0]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>)))) # (!<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#B1_FIFO_OD[0]">B1_FIFO_OD[0]</A>));


<P> --W1L24 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~2
<P><A NAME="W1L24">W1L24</A> = (<A HREF="#V1L33">V1L33</A> & ((<A HREF="#W1L23">W1L23</A> & ((<A HREF="#B1_FIFO_OD[24]">B1_FIFO_OD[24]</A>))) # (!<A HREF="#W1L23">W1L23</A> & (<A HREF="#B1_FIFO_OD[8]">B1_FIFO_OD[8]</A>)))) # (!<A HREF="#V1L33">V1L33</A> & (((<A HREF="#W1L23">W1L23</A>))));


<P> --V1L34 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~9
<P><A NAME="V1L34">V1L34</A> = <A HREF="#E1_CPU2S_o">E1_CPU2S_o</A> $ (!<A HREF="#E1_F2S_o">E1_F2S_o</A>);


<P> --S1_state_reg.F2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_2
<P> --register power-up is low

<P><A NAME="S1_state_reg.F2S_2">S1_state_reg.F2S_2</A> = DFFEAS(<A HREF="#S1_state_reg.F2S_1">S1_state_reg.F2S_1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --S1L22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector9~0
<P><A NAME="S1L22">S1L22</A> = (<A HREF="#S1_state_reg.F2S_1">S1_state_reg.F2S_1</A>) # ((<A HREF="#S1L14">S1L14</A>) # ((<A HREF="#S1_state_reg.F2S_3">S1_state_reg.F2S_3</A>) # (<A HREF="#S1_state_reg.F2S_2">S1_state_reg.F2S_2</A>)));


<P> --T1_UD_LATCH[1] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[1]">T1_UD_LATCH[1]</A> = DFFEAS(<A HREF="#DATA_IO[17]">DATA_IO[17]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --T1L2 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[1]~2
<P><A NAME="T1L2">T1L2</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[1]">DATA_IO[1]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[1]">T1_UD_LATCH[1]</A>))));


<P> --T1L10 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[17]~3
<P><A NAME="T1L10">T1L10</A> = (<A HREF="#DATA_IO[17]">DATA_IO[17]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEH">C1_DIEH</A>)));


<P> --W1L19 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~0
<P><A NAME="W1L19">W1L19</A> = (<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[17]">B1_FIFO_OD[17]</A>) # ((<A HREF="#H1_BO1">H1_BO1</A>)))) # (!<A HREF="#H1_BO0">H1_BO0</A> & (((<A HREF="#B1_FIFO_OD[9]">B1_FIFO_OD[9]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>))));


<P> --W1L20 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~1
<P><A NAME="W1L20">W1L20</A> = (<A HREF="#H1_BO0">H1_BO0</A> & (((<A HREF="#B1_FIFO_OD[1]">B1_FIFO_OD[1]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>)))) # (!<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[25]">B1_FIFO_OD[25]</A>) # ((<A HREF="#H1_BO1">H1_BO1</A>))));


<P> --W1L21 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~2
<P><A NAME="W1L21">W1L21</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & (((<A HREF="#W1L19">W1L19</A> & <A HREF="#W1L20">W1L20</A>)))) # (!<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#B1_FIFO_OD[1]">B1_FIFO_OD[1]</A>));


<P> --T1_UD_LATCH[2] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[2]">T1_UD_LATCH[2]</A> = DFFEAS(<A HREF="#DATA_IO[18]">DATA_IO[18]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --T1L3 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[2]~4
<P><A NAME="T1L3">T1L3</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[2]">DATA_IO[2]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[2]">T1_UD_LATCH[2]</A>))));


<P> --T1L11 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[18]~5
<P><A NAME="T1L11">T1L11</A> = (<A HREF="#DATA_IO[18]">DATA_IO[18]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEH">C1_DIEH</A>)));


<P> --W1L16 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~0
<P><A NAME="W1L16">W1L16</A> = (<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[18]">B1_FIFO_OD[18]</A>) # (<A HREF="#H1_BO1">H1_BO1</A>))) # (!<A HREF="#H1_BO0">H1_BO0</A> & ((!<A HREF="#H1_BO1">H1_BO1</A>)));


<P> --W1L17 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~1
<P><A NAME="W1L17">W1L17</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#W1L16">W1L16</A> & ((<A HREF="#B1_FIFO_OD[2]">B1_FIFO_OD[2]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>)))) # (!<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#B1_FIFO_OD[2]">B1_FIFO_OD[2]</A>));


<P> --W1L18 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~2
<P><A NAME="W1L18">W1L18</A> = (<A HREF="#V1L33">V1L33</A> & ((<A HREF="#W1L17">W1L17</A> & ((<A HREF="#B1_FIFO_OD[26]">B1_FIFO_OD[26]</A>))) # (!<A HREF="#W1L17">W1L17</A> & (<A HREF="#B1_FIFO_OD[10]">B1_FIFO_OD[10]</A>)))) # (!<A HREF="#V1L33">V1L33</A> & (((<A HREF="#W1L17">W1L17</A>))));


<P> --T1_UD_LATCH[3] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[3]">T1_UD_LATCH[3]</A> = DFFEAS(<A HREF="#DATA_IO[19]">DATA_IO[19]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --T1L4 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[3]~6
<P><A NAME="T1L4">T1L4</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[3]">DATA_IO[3]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[3]">T1_UD_LATCH[3]</A>))));


<P> --T1L12 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[19]~7
<P><A NAME="T1L12">T1L12</A> = (<A HREF="#DATA_IO[19]">DATA_IO[19]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEH">C1_DIEH</A>)));


<P> --W1L13 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~0
<P><A NAME="W1L13">W1L13</A> = (<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[19]">B1_FIFO_OD[19]</A>) # ((<A HREF="#H1_BO1">H1_BO1</A>)))) # (!<A HREF="#H1_BO0">H1_BO0</A> & (((<A HREF="#B1_FIFO_OD[11]">B1_FIFO_OD[11]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>))));


<P> --W1L14 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~1
<P><A NAME="W1L14">W1L14</A> = (<A HREF="#H1_BO0">H1_BO0</A> & (((<A HREF="#B1_FIFO_OD[3]">B1_FIFO_OD[3]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>)))) # (!<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[27]">B1_FIFO_OD[27]</A>) # ((<A HREF="#H1_BO1">H1_BO1</A>))));


<P> --W1L15 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~2
<P><A NAME="W1L15">W1L15</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & (((<A HREF="#W1L13">W1L13</A> & <A HREF="#W1L14">W1L14</A>)))) # (!<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#B1_FIFO_OD[3]">B1_FIFO_OD[3]</A>));


<P> --T1_UD_LATCH[4] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[4]">T1_UD_LATCH[4]</A> = DFFEAS(<A HREF="#DATA_IO[20]">DATA_IO[20]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --T1L5 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[4]~8
<P><A NAME="T1L5">T1L5</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[4]">DATA_IO[4]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[4]">T1_UD_LATCH[4]</A>))));


<P> --T1L13 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[20]~9
<P><A NAME="T1L13">T1L13</A> = (<A HREF="#DATA_IO[20]">DATA_IO[20]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEH">C1_DIEH</A>)));


<P> --W1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~0
<P><A NAME="W1L10">W1L10</A> = (<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[20]">B1_FIFO_OD[20]</A>) # (<A HREF="#H1_BO1">H1_BO1</A>))) # (!<A HREF="#H1_BO0">H1_BO0</A> & ((!<A HREF="#H1_BO1">H1_BO1</A>)));


<P> --W1L11 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~1
<P><A NAME="W1L11">W1L11</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#W1L10">W1L10</A> & ((<A HREF="#B1_FIFO_OD[4]">B1_FIFO_OD[4]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>)))) # (!<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#B1_FIFO_OD[4]">B1_FIFO_OD[4]</A>));


<P> --W1L12 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~2
<P><A NAME="W1L12">W1L12</A> = (<A HREF="#V1L33">V1L33</A> & ((<A HREF="#W1L11">W1L11</A> & ((<A HREF="#B1_FIFO_OD[28]">B1_FIFO_OD[28]</A>))) # (!<A HREF="#W1L11">W1L11</A> & (<A HREF="#B1_FIFO_OD[12]">B1_FIFO_OD[12]</A>)))) # (!<A HREF="#V1L33">V1L33</A> & (((<A HREF="#W1L11">W1L11</A>))));


<P> --T1_UD_LATCH[5] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[5]">T1_UD_LATCH[5]</A> = DFFEAS(<A HREF="#DATA_IO[21]">DATA_IO[21]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --T1L6 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[5]~10
<P><A NAME="T1L6">T1L6</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[5]">DATA_IO[5]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[5]">T1_UD_LATCH[5]</A>))));


<P> --T1L14 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[21]~11
<P><A NAME="T1L14">T1L14</A> = (<A HREF="#DATA_IO[21]">DATA_IO[21]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEH">C1_DIEH</A>)));


<P> --V1L35 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~10
<P><A NAME="V1L35">V1L35</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & !<A HREF="#H1_BO1">H1_BO1</A>);


<P> --W1L7 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~0
<P><A NAME="W1L7">W1L7</A> = (<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#H1_BO1">H1_BO1</A>))) # (!<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[13]">B1_FIFO_OD[13]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>)));


<P> --W1L8 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~1
<P><A NAME="W1L8">W1L8</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#W1L7">W1L7</A> & ((<A HREF="#B1_FIFO_OD[5]">B1_FIFO_OD[5]</A>) # (!<A HREF="#H1_BO0">H1_BO0</A>)))) # (!<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#B1_FIFO_OD[5]">B1_FIFO_OD[5]</A>));


<P> --W1L9 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~2
<P><A NAME="W1L9">W1L9</A> = (<A HREF="#V1L35">V1L35</A> & ((<A HREF="#W1L8">W1L8</A> & ((<A HREF="#B1_FIFO_OD[29]">B1_FIFO_OD[29]</A>))) # (!<A HREF="#W1L8">W1L8</A> & (<A HREF="#B1_FIFO_OD[21]">B1_FIFO_OD[21]</A>)))) # (!<A HREF="#V1L35">V1L35</A> & (((<A HREF="#W1L8">W1L8</A>))));


<P> --T1_UD_LATCH[6] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[6]">T1_UD_LATCH[6]</A> = DFFEAS(<A HREF="#DATA_IO[22]">DATA_IO[22]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --T1L7 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[6]~12
<P><A NAME="T1L7">T1L7</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[6]">DATA_IO[6]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[6]">T1_UD_LATCH[6]</A>))));


<P> --T1L15 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[22]~13
<P><A NAME="T1L15">T1L15</A> = (<A HREF="#DATA_IO[22]">DATA_IO[22]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEH">C1_DIEH</A>)));


<P> --W1L4 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~0
<P><A NAME="W1L4">W1L4</A> = (<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[22]">B1_FIFO_OD[22]</A>) # (<A HREF="#H1_BO1">H1_BO1</A>))) # (!<A HREF="#H1_BO0">H1_BO0</A> & ((!<A HREF="#H1_BO1">H1_BO1</A>)));


<P> --W1L5 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~1
<P><A NAME="W1L5">W1L5</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#W1L4">W1L4</A> & ((<A HREF="#B1_FIFO_OD[6]">B1_FIFO_OD[6]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>)))) # (!<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#B1_FIFO_OD[6]">B1_FIFO_OD[6]</A>));


<P> --W1L6 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~2
<P><A NAME="W1L6">W1L6</A> = (<A HREF="#V1L33">V1L33</A> & ((<A HREF="#W1L5">W1L5</A> & ((<A HREF="#B1_FIFO_OD[30]">B1_FIFO_OD[30]</A>))) # (!<A HREF="#W1L5">W1L5</A> & (<A HREF="#B1_FIFO_OD[14]">B1_FIFO_OD[14]</A>)))) # (!<A HREF="#V1L33">V1L33</A> & (((<A HREF="#W1L5">W1L5</A>))));


<P> --T1_UD_LATCH[7] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[7]">T1_UD_LATCH[7]</A> = DFFEAS(<A HREF="#DATA_IO[23]">DATA_IO[23]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --T1L8 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~14
<P><A NAME="T1L8">T1L8</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[7]">DATA_IO[7]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[7]">T1_UD_LATCH[7]</A>))));


<P> --T1L16 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[23]~15
<P><A NAME="T1L16">T1L16</A> = (<A HREF="#DATA_IO[23]">DATA_IO[23]</A> & ((<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEH">C1_DIEH</A>)));


<P> --W1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~0
<P><A NAME="W1L1">W1L1</A> = (<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#H1_BO1">H1_BO1</A>))) # (!<A HREF="#H1_BO0">H1_BO0</A> & ((<A HREF="#B1_FIFO_OD[15]">B1_FIFO_OD[15]</A>) # (!<A HREF="#H1_BO1">H1_BO1</A>)));


<P> --W1L2 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~1
<P><A NAME="W1L2">W1L2</A> = (<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#W1L1">W1L1</A> & ((<A HREF="#B1_FIFO_OD[7]">B1_FIFO_OD[7]</A>) # (!<A HREF="#H1_BO0">H1_BO0</A>)))) # (!<A HREF="#E1_F2S_o">E1_F2S_o</A> & (<A HREF="#B1_FIFO_OD[7]">B1_FIFO_OD[7]</A>));


<P> --W1L3 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~2
<P><A NAME="W1L3">W1L3</A> = (<A HREF="#V1L35">V1L35</A> & ((<A HREF="#W1L2">W1L2</A> & ((<A HREF="#B1_FIFO_OD[31]">B1_FIFO_OD[31]</A>))) # (!<A HREF="#W1L2">W1L2</A> & (<A HREF="#B1_FIFO_OD[23]">B1_FIFO_OD[23]</A>)))) # (!<A HREF="#V1L35">V1L35</A> & (((<A HREF="#W1L2">W1L2</A>))));


<P> --G1L2 is registers:u_registers|A1~0
<P><A NAME="G1L2">G1L2</A> = (<A HREF="#Y1_h_0C">Y1_h_0C</A> & ((<A HREF="#R_W_IO">R_W_IO</A> & (<A HREF="#G1_A1">G1_A1</A>)) # (!<A HREF="#R_W_IO">R_W_IO</A> & ((<A HREF="#DATA_IO[25]">DATA_IO[25]</A>))))) # (!<A HREF="#Y1_h_0C">Y1_h_0C</A> & (<A HREF="#G1_A1">G1_A1</A>));


<P> --N1L9 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector3~0
<P><A NAME="N1L9">N1L9</A> = (<A HREF="#_STERM">_STERM</A> & ((<A HREF="#N1_state.s3">N1_state.s3</A>) # ((<A HREF="#N1_state.s4">N1_state.s4</A> & !<A HREF="#N1L66">N1L66</A>)))) # (!<A HREF="#_STERM">_STERM</A> & (((<A HREF="#N1_state.s4">N1_state.s4</A> & !<A HREF="#N1L66">N1L66</A>))));


<P> --N1L8 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector2~0
<P><A NAME="N1L8">N1L8</A> = (<A HREF="#N1_state.s2">N1_state.s2</A>) # ((<A HREF="#N1_state.s15">N1_state.s15</A> & (!<A HREF="#N1L3">N1L3</A> & !<A HREF="#N1L30">N1L30</A>)));


<P> --N1L34 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~1
<P><A NAME="N1L34">N1L34</A> = (<A HREF="#C1_FLUSHFIFO">C1_FLUSHFIFO</A> & (<A HREF="#N1L33">N1L33</A> & !<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A>));


<P> --N1L35 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~2
<P><A NAME="N1L35">N1L35</A> = (!<A HREF="#J1_FIFOEMPTY">J1_FIFOEMPTY</A> & ((<A HREF="#N1_state.s15">N1_state.s15</A>) # ((<A HREF="#N1L34">N1L34</A> & !<A HREF="#C1L24">C1L24</A>))));


<P> --N1L36 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~3
<P><A NAME="N1L36">N1L36</A> = (<A HREF="#N1L35">N1L35</A>) # ((<A HREF="#C1L24">C1L24</A> & (<A HREF="#N1L11">N1L11</A> & !<A HREF="#G1_A1">G1_A1</A>)));


<P> --S1_INCBO is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO
<P><A NAME="S1_INCBO">S1_INCBO</A> = (<A HREF="#S1_state_reg.S2F_3">S1_state_reg.S2F_3</A>) # (<A HREF="#S1_state_reg.F2S_3">S1_state_reg.F2S_3</A>);


<P> --N1L24 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector12~0
<P><A NAME="N1L24">N1L24</A> = (<A HREF="#_STERM">_STERM</A> & ((<A HREF="#N1_state.s23">N1_state.s23</A>) # ((<A HREF="#N1_state.s24">N1_state.s24</A> & !<A HREF="#N1L66">N1L66</A>)))) # (!<A HREF="#_STERM">_STERM</A> & (((<A HREF="#N1_state.s24">N1_state.s24</A> & !<A HREF="#N1L66">N1L66</A>))));


<P> --N1_state.s33 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s33
<P> --register power-up is low

<P><A NAME="N1_state.s33">N1_state.s33</A> = DFFEAS(<A HREF="#N1L79">N1L79</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1_state.s22 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s22
<P> --register power-up is low

<P><A NAME="N1_state.s22">N1_state.s22</A> = DFFEAS(<A HREF="#N1L76">N1L76</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L23 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector11~0
<P><A NAME="N1L23">N1L23</A> = (<A HREF="#N1_state.s22">N1_state.s22</A>) # ((!<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A> & <A HREF="#N1_state.s35">N1_state.s35</A>));


<P> --J1L21 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~9
<P><A NAME="J1L21">J1L21</A> = (<A HREF="#J1_DOWN[5]">J1_DOWN[5]</A>) # (<A HREF="#J1_UP[1]">J1_UP[1]</A>);


<P> --S1_state_reg.S2F_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_2
<P> --register power-up is low

<P><A NAME="S1_state_reg.S2F_2">S1_state_reg.S2F_2</A> = DFFEAS(<A HREF="#S1_state_reg.S2F_1">S1_state_reg.S2F_1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L60 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~3
<P><A NAME="N1L60">N1L60</A> = (!<A HREF="#N1L23">N1L23</A> & (!<A HREF="#N1_state.s30">N1_state.s30</A> & (!<A HREF="#N1_state.s26">N1_state.s26</A> & !<A HREF="#N1_state.s27">N1_state.s27</A>)));


<P> --N1L40 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~1
<P><A NAME="N1L40">N1L40</A> = (<A HREF="#N1_state.s8">N1_state.s8</A>) # ((<A HREF="#N1_state.s32">N1_state.s32</A>) # ((<A HREF="#N1_state.s12">N1_state.s12</A>) # (<A HREF="#N1_state.s24">N1_state.s24</A>)));


<P> --N1L41 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~2
<P><A NAME="N1L41">N1L41</A> = (!<A HREF="#C1_DSACK_LATCHED_[0]">C1_DSACK_LATCHED_[0]</A> & (!<A HREF="#C1_DSACK_LATCHED_[1]">C1_DSACK_LATCHED_[1]</A> & ((<A HREF="#N1_state.s4">N1_state.s4</A>) # (<A HREF="#N1L40">N1L40</A>))));


<P> --N1L45 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector23~0
<P><A NAME="N1L45">N1L45</A> = (<A HREF="#_STERM">_STERM</A> & ((<A HREF="#N1L41">N1L41</A>) # ((!<A HREF="#N1L59">N1L59</A>) # (!<A HREF="#N1L18">N1L18</A>))));


<P> --N1L46 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector23~1
<P><A NAME="N1L46">N1L46</A> = ((<A HREF="#N1L45">N1L45</A>) # ((<A HREF="#N1_state.s28">N1_state.s28</A> & <A HREF="#C1L33">C1L33</A>))) # (!<A HREF="#N1L60">N1L60</A>);


<P> --N1L42 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~3
<P><A NAME="N1L42">N1L42</A> = (<A HREF="#N1_state.s6">N1_state.s6</A>) # ((<A HREF="#N1L46">N1L46</A>) # (!<A HREF="#N1L39">N1L39</A>));


<P> --BB1L11 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]~1
<P><A NAME="BB1L11">BB1L11</A> = (<A HREF="#BB1_TERM_COUNTER[2]">BB1_TERM_COUNTER[2]</A>) # ((<A HREF="#BB1_TERM_COUNTER[1]">BB1_TERM_COUNTER[1]</A> & (<A HREF="#BB1_TERM_COUNTER[0]">BB1_TERM_COUNTER[0]</A> & <A HREF="#BB1L10">BB1L10</A>)));


<P> --BB1L8 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~2
<P><A NAME="BB1L8">BB1L8</A> = (<A HREF="#BB1_TERM_COUNTER[1]">BB1_TERM_COUNTER[1]</A> & ((<A HREF="#BB1_TERM_COUNTER[2]">BB1_TERM_COUNTER[2]</A>) # ((!<A HREF="#BB1L10">BB1L10</A>) # (!<A HREF="#BB1_TERM_COUNTER[0]">BB1_TERM_COUNTER[0]</A>)))) # (!<A HREF="#BB1_TERM_COUNTER[1]">BB1_TERM_COUNTER[1]</A> & (((<A HREF="#BB1_TERM_COUNTER[0]">BB1_TERM_COUNTER[0]</A> & <A HREF="#BB1L10">BB1L10</A>))));


<P> --BB1L6 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]~3
<P><A NAME="BB1L6">BB1L6</A> = (<A HREF="#BB1_TERM_COUNTER[0]">BB1_TERM_COUNTER[0]</A> & (((<A HREF="#BB1_TERM_COUNTER[2]">BB1_TERM_COUNTER[2]</A> & <A HREF="#BB1_TERM_COUNTER[1]">BB1_TERM_COUNTER[1]</A>)) # (!<A HREF="#BB1L10">BB1L10</A>))) # (!<A HREF="#BB1_TERM_COUNTER[0]">BB1_TERM_COUNTER[0]</A> & (((<A HREF="#BB1L10">BB1L10</A>))));


<P> --N1L64 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr2~0
<P><A NAME="N1L64">N1L64</A> = (<A HREF="#G1_A1">G1_A1</A>) # (((!<A HREF="#X1L1">X1L1</A> & <A HREF="#C1L24">C1L24</A>)) # (!<A HREF="#C1_nCYCLEDONE">C1_nCYCLEDONE</A>));


<P> --N1L73 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s2~0
<P><A NAME="N1L73">N1L73</A> = (<A HREF="#C1_BGRANT_">C1_BGRANT_</A> & (<A HREF="#N1_state.s1">N1_state.s1</A> & !<A HREF="#N1L64">N1L64</A>));


<P> --B1_BUFFER[6][0] is fifo:int_fifo|BUFFER[6][0]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][0]">B1_BUFFER[6][0]</A> = DFFEAS(<A HREF="#F1L1">F1L1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L225">B1L225</A>,  ,  ,  ,  );


<P> --K2_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]
<P> --register power-up is low

<P><A NAME="K2_COUNT[1]">K2_COUNT[1]</A> = DFFEAS(<A HREF="#K2L5">K2L5</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --B1_BUFFER[5][0] is fifo:int_fifo|BUFFER[5][0]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][0]">B1_BUFFER[5][0]</A> = DFFEAS(<A HREF="#F1L1">F1L1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L188">B1L188</A>,  ,  ,  ,  );


<P> --K2_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]
<P> --register power-up is low

<P><A NAME="K2_COUNT[0]">K2_COUNT[0]</A> = DFFEAS(<A HREF="#K2L3">K2L3</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --B1_BUFFER[4][0] is fifo:int_fifo|BUFFER[4][0]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][0]">B1_BUFFER[4][0]</A> = DFFEAS(<A HREF="#F1L1">F1L1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L151">B1L151</A>,  ,  ,  ,  );


<P> --B1L485 is fifo:int_fifo|Mux31~0
<P><A NAME="B1L485">B1L485</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][0]">B1_BUFFER[5][0]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][0]">B1_BUFFER[4][0]</A>)))));


<P> --B1_BUFFER[7][0] is fifo:int_fifo|BUFFER[7][0]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][0]">B1_BUFFER[7][0]</A> = DFFEAS(<A HREF="#F1L1">F1L1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L262">B1L262</A>,  ,  ,  ,  );


<P> --B1L486 is fifo:int_fifo|Mux31~1
<P><A NAME="B1L486">B1L486</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L485">B1L485</A> & ((<A HREF="#B1_BUFFER[7][0]">B1_BUFFER[7][0]</A>))) # (!<A HREF="#B1L485">B1L485</A> & (<A HREF="#B1_BUFFER[6][0]">B1_BUFFER[6][0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L485">B1L485</A>))));


<P> --B1_BUFFER[2][0] is fifo:int_fifo|BUFFER[2][0]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][0]">B1_BUFFER[2][0]</A> = DFFEAS(<A HREF="#F1L1">F1L1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L77">B1L77</A>,  ,  ,  ,  );


<P> --B1_BUFFER[1][0] is fifo:int_fifo|BUFFER[1][0]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][0]">B1_BUFFER[1][0]</A> = DFFEAS(<A HREF="#F1L1">F1L1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L40">B1L40</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][0] is fifo:int_fifo|BUFFER[0][0]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][0]">B1_BUFFER[0][0]</A> = DFFEAS(<A HREF="#F1L1">F1L1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L3">B1L3</A>,  ,  ,  ,  );


<P> --B1L487 is fifo:int_fifo|Mux31~2
<P><A NAME="B1L487">B1L487</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[1][0]">B1_BUFFER[1][0]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[0][0]">B1_BUFFER[0][0]</A>)))));


<P> --B1_BUFFER[3][0] is fifo:int_fifo|BUFFER[3][0]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][0]">B1_BUFFER[3][0]</A> = DFFEAS(<A HREF="#F1L1">F1L1</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L114">B1L114</A>,  ,  ,  ,  );


<P> --B1L488 is fifo:int_fifo|Mux31~3
<P><A NAME="B1L488">B1L488</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L487">B1L487</A> & ((<A HREF="#B1_BUFFER[3][0]">B1_BUFFER[3][0]</A>))) # (!<A HREF="#B1L487">B1L487</A> & (<A HREF="#B1_BUFFER[2][0]">B1_BUFFER[2][0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L487">B1L487</A>))));


<P> --K2_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]
<P> --register power-up is low

<P><A NAME="K2_COUNT[2]">K2_COUNT[2]</A> = DFFEAS(<A HREF="#K2L8">K2L8</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --B1L489 is fifo:int_fifo|Mux31~4
<P><A NAME="B1L489">B1L489</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L486">B1L486</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L488">B1L488</A>)));


<P> --B1_BUFFER[6][1] is fifo:int_fifo|BUFFER[6][1]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][1]">B1_BUFFER[6][1]</A> = DFFEAS(<A HREF="#F1L2">F1L2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L225">B1L225</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][1] is fifo:int_fifo|BUFFER[5][1]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][1]">B1_BUFFER[5][1]</A> = DFFEAS(<A HREF="#F1L2">F1L2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L188">B1L188</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][1] is fifo:int_fifo|BUFFER[4][1]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][1]">B1_BUFFER[4][1]</A> = DFFEAS(<A HREF="#F1L2">F1L2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L151">B1L151</A>,  ,  ,  ,  );


<P> --B1L480 is fifo:int_fifo|Mux30~0
<P><A NAME="B1L480">B1L480</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][1]">B1_BUFFER[5][1]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][1]">B1_BUFFER[4][1]</A>)))));


<P> --B1_BUFFER[7][1] is fifo:int_fifo|BUFFER[7][1]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][1]">B1_BUFFER[7][1]</A> = DFFEAS(<A HREF="#F1L2">F1L2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L262">B1L262</A>,  ,  ,  ,  );


<P> --B1L481 is fifo:int_fifo|Mux30~1
<P><A NAME="B1L481">B1L481</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L480">B1L480</A> & ((<A HREF="#B1_BUFFER[7][1]">B1_BUFFER[7][1]</A>))) # (!<A HREF="#B1L480">B1L480</A> & (<A HREF="#B1_BUFFER[6][1]">B1_BUFFER[6][1]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L480">B1L480</A>))));


<P> --B1_BUFFER[1][1] is fifo:int_fifo|BUFFER[1][1]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][1]">B1_BUFFER[1][1]</A> = DFFEAS(<A HREF="#F1L2">F1L2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L40">B1L40</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][1] is fifo:int_fifo|BUFFER[2][1]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][1]">B1_BUFFER[2][1]</A> = DFFEAS(<A HREF="#F1L2">F1L2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L77">B1L77</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][1] is fifo:int_fifo|BUFFER[0][1]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][1]">B1_BUFFER[0][1]</A> = DFFEAS(<A HREF="#F1L2">F1L2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L3">B1L3</A>,  ,  ,  ,  );


<P> --B1L482 is fifo:int_fifo|Mux30~2
<P><A NAME="B1L482">B1L482</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][1]">B1_BUFFER[2][1]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][1]">B1_BUFFER[0][1]</A>)))));


<P> --B1_BUFFER[3][1] is fifo:int_fifo|BUFFER[3][1]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][1]">B1_BUFFER[3][1]</A> = DFFEAS(<A HREF="#F1L2">F1L2</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L114">B1L114</A>,  ,  ,  ,  );


<P> --B1L483 is fifo:int_fifo|Mux30~3
<P><A NAME="B1L483">B1L483</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L482">B1L482</A> & ((<A HREF="#B1_BUFFER[3][1]">B1_BUFFER[3][1]</A>))) # (!<A HREF="#B1L482">B1L482</A> & (<A HREF="#B1_BUFFER[1][1]">B1_BUFFER[1][1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L482">B1L482</A>))));


<P> --B1L484 is fifo:int_fifo|Mux30~4
<P><A NAME="B1L484">B1L484</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L481">B1L481</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L483">B1L483</A>)));


<P> --B1_BUFFER[6][2] is fifo:int_fifo|BUFFER[6][2]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][2]">B1_BUFFER[6][2]</A> = DFFEAS(<A HREF="#F1L3">F1L3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L225">B1L225</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][2] is fifo:int_fifo|BUFFER[5][2]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][2]">B1_BUFFER[5][2]</A> = DFFEAS(<A HREF="#F1L3">F1L3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L188">B1L188</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][2] is fifo:int_fifo|BUFFER[4][2]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][2]">B1_BUFFER[4][2]</A> = DFFEAS(<A HREF="#F1L3">F1L3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L151">B1L151</A>,  ,  ,  ,  );


<P> --B1L475 is fifo:int_fifo|Mux29~0
<P><A NAME="B1L475">B1L475</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][2]">B1_BUFFER[5][2]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][2]">B1_BUFFER[4][2]</A>)))));


<P> --B1_BUFFER[7][2] is fifo:int_fifo|BUFFER[7][2]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][2]">B1_BUFFER[7][2]</A> = DFFEAS(<A HREF="#F1L3">F1L3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L262">B1L262</A>,  ,  ,  ,  );


<P> --B1L476 is fifo:int_fifo|Mux29~1
<P><A NAME="B1L476">B1L476</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L475">B1L475</A> & ((<A HREF="#B1_BUFFER[7][2]">B1_BUFFER[7][2]</A>))) # (!<A HREF="#B1L475">B1L475</A> & (<A HREF="#B1_BUFFER[6][2]">B1_BUFFER[6][2]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L475">B1L475</A>))));


<P> --B1_BUFFER[1][2] is fifo:int_fifo|BUFFER[1][2]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][2]">B1_BUFFER[1][2]</A> = DFFEAS(<A HREF="#F1L3">F1L3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L40">B1L40</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][2] is fifo:int_fifo|BUFFER[2][2]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][2]">B1_BUFFER[2][2]</A> = DFFEAS(<A HREF="#F1L3">F1L3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L77">B1L77</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][2] is fifo:int_fifo|BUFFER[0][2]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][2]">B1_BUFFER[0][2]</A> = DFFEAS(<A HREF="#F1L3">F1L3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L3">B1L3</A>,  ,  ,  ,  );


<P> --B1L477 is fifo:int_fifo|Mux29~2
<P><A NAME="B1L477">B1L477</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][2]">B1_BUFFER[2][2]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][2]">B1_BUFFER[0][2]</A>)))));


<P> --B1_BUFFER[3][2] is fifo:int_fifo|BUFFER[3][2]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][2]">B1_BUFFER[3][2]</A> = DFFEAS(<A HREF="#F1L3">F1L3</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L114">B1L114</A>,  ,  ,  ,  );


<P> --B1L478 is fifo:int_fifo|Mux29~3
<P><A NAME="B1L478">B1L478</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L477">B1L477</A> & ((<A HREF="#B1_BUFFER[3][2]">B1_BUFFER[3][2]</A>))) # (!<A HREF="#B1L477">B1L477</A> & (<A HREF="#B1_BUFFER[1][2]">B1_BUFFER[1][2]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L477">B1L477</A>))));


<P> --B1L479 is fifo:int_fifo|Mux29~4
<P><A NAME="B1L479">B1L479</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L476">B1L476</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L478">B1L478</A>)));


<P> --B1_BUFFER[6][3] is fifo:int_fifo|BUFFER[6][3]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][3]">B1_BUFFER[6][3]</A> = DFFEAS(<A HREF="#F1L4">F1L4</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L225">B1L225</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][3] is fifo:int_fifo|BUFFER[5][3]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][3]">B1_BUFFER[5][3]</A> = DFFEAS(<A HREF="#F1L4">F1L4</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L188">B1L188</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][3] is fifo:int_fifo|BUFFER[4][3]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][3]">B1_BUFFER[4][3]</A> = DFFEAS(<A HREF="#F1L4">F1L4</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L151">B1L151</A>,  ,  ,  ,  );


<P> --B1L470 is fifo:int_fifo|Mux28~0
<P><A NAME="B1L470">B1L470</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][3]">B1_BUFFER[5][3]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][3]">B1_BUFFER[4][3]</A>)))));


<P> --B1_BUFFER[7][3] is fifo:int_fifo|BUFFER[7][3]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][3]">B1_BUFFER[7][3]</A> = DFFEAS(<A HREF="#F1L4">F1L4</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L262">B1L262</A>,  ,  ,  ,  );


<P> --B1L471 is fifo:int_fifo|Mux28~1
<P><A NAME="B1L471">B1L471</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L470">B1L470</A> & ((<A HREF="#B1_BUFFER[7][3]">B1_BUFFER[7][3]</A>))) # (!<A HREF="#B1L470">B1L470</A> & (<A HREF="#B1_BUFFER[6][3]">B1_BUFFER[6][3]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L470">B1L470</A>))));


<P> --B1_BUFFER[1][3] is fifo:int_fifo|BUFFER[1][3]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][3]">B1_BUFFER[1][3]</A> = DFFEAS(<A HREF="#F1L4">F1L4</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L40">B1L40</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][3] is fifo:int_fifo|BUFFER[2][3]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][3]">B1_BUFFER[2][3]</A> = DFFEAS(<A HREF="#F1L4">F1L4</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L77">B1L77</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][3] is fifo:int_fifo|BUFFER[0][3]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][3]">B1_BUFFER[0][3]</A> = DFFEAS(<A HREF="#F1L4">F1L4</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L3">B1L3</A>,  ,  ,  ,  );


<P> --B1L472 is fifo:int_fifo|Mux28~2
<P><A NAME="B1L472">B1L472</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][3]">B1_BUFFER[2][3]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][3]">B1_BUFFER[0][3]</A>)))));


<P> --B1_BUFFER[3][3] is fifo:int_fifo|BUFFER[3][3]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][3]">B1_BUFFER[3][3]</A> = DFFEAS(<A HREF="#F1L4">F1L4</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L114">B1L114</A>,  ,  ,  ,  );


<P> --B1L473 is fifo:int_fifo|Mux28~3
<P><A NAME="B1L473">B1L473</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L472">B1L472</A> & ((<A HREF="#B1_BUFFER[3][3]">B1_BUFFER[3][3]</A>))) # (!<A HREF="#B1L472">B1L472</A> & (<A HREF="#B1_BUFFER[1][3]">B1_BUFFER[1][3]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L472">B1L472</A>))));


<P> --B1L474 is fifo:int_fifo|Mux28~4
<P><A NAME="B1L474">B1L474</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L471">B1L471</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L473">B1L473</A>)));


<P> --B1_BUFFER[6][4] is fifo:int_fifo|BUFFER[6][4]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][4]">B1_BUFFER[6][4]</A> = DFFEAS(<A HREF="#F1L5">F1L5</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L225">B1L225</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][4] is fifo:int_fifo|BUFFER[5][4]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][4]">B1_BUFFER[5][4]</A> = DFFEAS(<A HREF="#F1L5">F1L5</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L188">B1L188</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][4] is fifo:int_fifo|BUFFER[4][4]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][4]">B1_BUFFER[4][4]</A> = DFFEAS(<A HREF="#F1L5">F1L5</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L151">B1L151</A>,  ,  ,  ,  );


<P> --B1L465 is fifo:int_fifo|Mux27~0
<P><A NAME="B1L465">B1L465</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][4]">B1_BUFFER[5][4]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][4]">B1_BUFFER[4][4]</A>)))));


<P> --B1_BUFFER[7][4] is fifo:int_fifo|BUFFER[7][4]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][4]">B1_BUFFER[7][4]</A> = DFFEAS(<A HREF="#F1L5">F1L5</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L262">B1L262</A>,  ,  ,  ,  );


<P> --B1L466 is fifo:int_fifo|Mux27~1
<P><A NAME="B1L466">B1L466</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L465">B1L465</A> & ((<A HREF="#B1_BUFFER[7][4]">B1_BUFFER[7][4]</A>))) # (!<A HREF="#B1L465">B1L465</A> & (<A HREF="#B1_BUFFER[6][4]">B1_BUFFER[6][4]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L465">B1L465</A>))));


<P> --B1_BUFFER[1][4] is fifo:int_fifo|BUFFER[1][4]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][4]">B1_BUFFER[1][4]</A> = DFFEAS(<A HREF="#F1L5">F1L5</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L40">B1L40</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][4] is fifo:int_fifo|BUFFER[2][4]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][4]">B1_BUFFER[2][4]</A> = DFFEAS(<A HREF="#F1L5">F1L5</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L77">B1L77</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][4] is fifo:int_fifo|BUFFER[0][4]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][4]">B1_BUFFER[0][4]</A> = DFFEAS(<A HREF="#F1L5">F1L5</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L3">B1L3</A>,  ,  ,  ,  );


<P> --B1L467 is fifo:int_fifo|Mux27~2
<P><A NAME="B1L467">B1L467</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][4]">B1_BUFFER[2][4]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][4]">B1_BUFFER[0][4]</A>)))));


<P> --B1_BUFFER[3][4] is fifo:int_fifo|BUFFER[3][4]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][4]">B1_BUFFER[3][4]</A> = DFFEAS(<A HREF="#F1L5">F1L5</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L114">B1L114</A>,  ,  ,  ,  );


<P> --B1L468 is fifo:int_fifo|Mux27~3
<P><A NAME="B1L468">B1L468</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L467">B1L467</A> & ((<A HREF="#B1_BUFFER[3][4]">B1_BUFFER[3][4]</A>))) # (!<A HREF="#B1L467">B1L467</A> & (<A HREF="#B1_BUFFER[1][4]">B1_BUFFER[1][4]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L467">B1L467</A>))));


<P> --B1L469 is fifo:int_fifo|Mux27~4
<P><A NAME="B1L469">B1L469</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L466">B1L466</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L468">B1L468</A>)));


<P> --B1_BUFFER[6][5] is fifo:int_fifo|BUFFER[6][5]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][5]">B1_BUFFER[6][5]</A> = DFFEAS(<A HREF="#F1L6">F1L6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L225">B1L225</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][5] is fifo:int_fifo|BUFFER[5][5]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][5]">B1_BUFFER[5][5]</A> = DFFEAS(<A HREF="#F1L6">F1L6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L188">B1L188</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][5] is fifo:int_fifo|BUFFER[4][5]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][5]">B1_BUFFER[4][5]</A> = DFFEAS(<A HREF="#F1L6">F1L6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L151">B1L151</A>,  ,  ,  ,  );


<P> --B1L460 is fifo:int_fifo|Mux26~0
<P><A NAME="B1L460">B1L460</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][5]">B1_BUFFER[5][5]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][5]">B1_BUFFER[4][5]</A>)))));


<P> --B1_BUFFER[7][5] is fifo:int_fifo|BUFFER[7][5]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][5]">B1_BUFFER[7][5]</A> = DFFEAS(<A HREF="#F1L6">F1L6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L262">B1L262</A>,  ,  ,  ,  );


<P> --B1L461 is fifo:int_fifo|Mux26~1
<P><A NAME="B1L461">B1L461</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L460">B1L460</A> & ((<A HREF="#B1_BUFFER[7][5]">B1_BUFFER[7][5]</A>))) # (!<A HREF="#B1L460">B1L460</A> & (<A HREF="#B1_BUFFER[6][5]">B1_BUFFER[6][5]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L460">B1L460</A>))));


<P> --B1_BUFFER[1][5] is fifo:int_fifo|BUFFER[1][5]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][5]">B1_BUFFER[1][5]</A> = DFFEAS(<A HREF="#F1L6">F1L6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L40">B1L40</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][5] is fifo:int_fifo|BUFFER[2][5]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][5]">B1_BUFFER[2][5]</A> = DFFEAS(<A HREF="#F1L6">F1L6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L77">B1L77</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][5] is fifo:int_fifo|BUFFER[0][5]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][5]">B1_BUFFER[0][5]</A> = DFFEAS(<A HREF="#F1L6">F1L6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L3">B1L3</A>,  ,  ,  ,  );


<P> --B1L462 is fifo:int_fifo|Mux26~2
<P><A NAME="B1L462">B1L462</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][5]">B1_BUFFER[2][5]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][5]">B1_BUFFER[0][5]</A>)))));


<P> --B1_BUFFER[3][5] is fifo:int_fifo|BUFFER[3][5]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][5]">B1_BUFFER[3][5]</A> = DFFEAS(<A HREF="#F1L6">F1L6</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L114">B1L114</A>,  ,  ,  ,  );


<P> --B1L463 is fifo:int_fifo|Mux26~3
<P><A NAME="B1L463">B1L463</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L462">B1L462</A> & ((<A HREF="#B1_BUFFER[3][5]">B1_BUFFER[3][5]</A>))) # (!<A HREF="#B1L462">B1L462</A> & (<A HREF="#B1_BUFFER[1][5]">B1_BUFFER[1][5]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L462">B1L462</A>))));


<P> --B1L464 is fifo:int_fifo|Mux26~4
<P><A NAME="B1L464">B1L464</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L461">B1L461</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L463">B1L463</A>)));


<P> --B1_BUFFER[6][6] is fifo:int_fifo|BUFFER[6][6]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][6]">B1_BUFFER[6][6]</A> = DFFEAS(<A HREF="#F1L7">F1L7</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L225">B1L225</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][6] is fifo:int_fifo|BUFFER[5][6]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][6]">B1_BUFFER[5][6]</A> = DFFEAS(<A HREF="#F1L7">F1L7</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L188">B1L188</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][6] is fifo:int_fifo|BUFFER[4][6]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][6]">B1_BUFFER[4][6]</A> = DFFEAS(<A HREF="#F1L7">F1L7</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L151">B1L151</A>,  ,  ,  ,  );


<P> --B1L455 is fifo:int_fifo|Mux25~0
<P><A NAME="B1L455">B1L455</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][6]">B1_BUFFER[5][6]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][6]">B1_BUFFER[4][6]</A>)))));


<P> --B1_BUFFER[7][6] is fifo:int_fifo|BUFFER[7][6]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][6]">B1_BUFFER[7][6]</A> = DFFEAS(<A HREF="#F1L7">F1L7</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L262">B1L262</A>,  ,  ,  ,  );


<P> --B1L456 is fifo:int_fifo|Mux25~1
<P><A NAME="B1L456">B1L456</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L455">B1L455</A> & ((<A HREF="#B1_BUFFER[7][6]">B1_BUFFER[7][6]</A>))) # (!<A HREF="#B1L455">B1L455</A> & (<A HREF="#B1_BUFFER[6][6]">B1_BUFFER[6][6]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L455">B1L455</A>))));


<P> --B1_BUFFER[1][6] is fifo:int_fifo|BUFFER[1][6]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][6]">B1_BUFFER[1][6]</A> = DFFEAS(<A HREF="#F1L7">F1L7</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L40">B1L40</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][6] is fifo:int_fifo|BUFFER[2][6]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][6]">B1_BUFFER[2][6]</A> = DFFEAS(<A HREF="#F1L7">F1L7</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L77">B1L77</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][6] is fifo:int_fifo|BUFFER[0][6]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][6]">B1_BUFFER[0][6]</A> = DFFEAS(<A HREF="#F1L7">F1L7</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L3">B1L3</A>,  ,  ,  ,  );


<P> --B1L457 is fifo:int_fifo|Mux25~2
<P><A NAME="B1L457">B1L457</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][6]">B1_BUFFER[2][6]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][6]">B1_BUFFER[0][6]</A>)))));


<P> --B1_BUFFER[3][6] is fifo:int_fifo|BUFFER[3][6]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][6]">B1_BUFFER[3][6]</A> = DFFEAS(<A HREF="#F1L7">F1L7</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L114">B1L114</A>,  ,  ,  ,  );


<P> --B1L458 is fifo:int_fifo|Mux25~3
<P><A NAME="B1L458">B1L458</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L457">B1L457</A> & ((<A HREF="#B1_BUFFER[3][6]">B1_BUFFER[3][6]</A>))) # (!<A HREF="#B1L457">B1L457</A> & (<A HREF="#B1_BUFFER[1][6]">B1_BUFFER[1][6]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L457">B1L457</A>))));


<P> --B1L459 is fifo:int_fifo|Mux25~4
<P><A NAME="B1L459">B1L459</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L456">B1L456</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L458">B1L458</A>)));


<P> --B1_BUFFER[6][7] is fifo:int_fifo|BUFFER[6][7]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][7]">B1_BUFFER[6][7]</A> = DFFEAS(<A HREF="#F1L8">F1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L225">B1L225</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][7] is fifo:int_fifo|BUFFER[5][7]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][7]">B1_BUFFER[5][7]</A> = DFFEAS(<A HREF="#F1L8">F1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L188">B1L188</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][7] is fifo:int_fifo|BUFFER[4][7]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][7]">B1_BUFFER[4][7]</A> = DFFEAS(<A HREF="#F1L8">F1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L151">B1L151</A>,  ,  ,  ,  );


<P> --B1L450 is fifo:int_fifo|Mux24~0
<P><A NAME="B1L450">B1L450</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][7]">B1_BUFFER[5][7]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][7]">B1_BUFFER[4][7]</A>)))));


<P> --B1_BUFFER[7][7] is fifo:int_fifo|BUFFER[7][7]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][7]">B1_BUFFER[7][7]</A> = DFFEAS(<A HREF="#F1L8">F1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L262">B1L262</A>,  ,  ,  ,  );


<P> --B1L451 is fifo:int_fifo|Mux24~1
<P><A NAME="B1L451">B1L451</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L450">B1L450</A> & ((<A HREF="#B1_BUFFER[7][7]">B1_BUFFER[7][7]</A>))) # (!<A HREF="#B1L450">B1L450</A> & (<A HREF="#B1_BUFFER[6][7]">B1_BUFFER[6][7]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L450">B1L450</A>))));


<P> --B1_BUFFER[1][7] is fifo:int_fifo|BUFFER[1][7]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][7]">B1_BUFFER[1][7]</A> = DFFEAS(<A HREF="#F1L8">F1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L40">B1L40</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][7] is fifo:int_fifo|BUFFER[2][7]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][7]">B1_BUFFER[2][7]</A> = DFFEAS(<A HREF="#F1L8">F1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L77">B1L77</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][7] is fifo:int_fifo|BUFFER[0][7]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][7]">B1_BUFFER[0][7]</A> = DFFEAS(<A HREF="#F1L8">F1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L3">B1L3</A>,  ,  ,  ,  );


<P> --B1L452 is fifo:int_fifo|Mux24~2
<P><A NAME="B1L452">B1L452</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][7]">B1_BUFFER[2][7]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][7]">B1_BUFFER[0][7]</A>)))));


<P> --B1_BUFFER[3][7] is fifo:int_fifo|BUFFER[3][7]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][7]">B1_BUFFER[3][7]</A> = DFFEAS(<A HREF="#F1L8">F1L8</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L114">B1L114</A>,  ,  ,  ,  );


<P> --B1L453 is fifo:int_fifo|Mux24~3
<P><A NAME="B1L453">B1L453</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L452">B1L452</A> & ((<A HREF="#B1_BUFFER[3][7]">B1_BUFFER[3][7]</A>))) # (!<A HREF="#B1L452">B1L452</A> & (<A HREF="#B1_BUFFER[1][7]">B1_BUFFER[1][7]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L452">B1L452</A>))));


<P> --B1L454 is fifo:int_fifo|Mux24~4
<P><A NAME="B1L454">B1L454</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L451">B1L451</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L453">B1L453</A>)));


<P> --B1_BUFFER[6][8] is fifo:int_fifo|BUFFER[6][8]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][8]">B1_BUFFER[6][8]</A> = DFFEAS(<A HREF="#F1L10">F1L10</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L234">B1L234</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][8] is fifo:int_fifo|BUFFER[5][8]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][8]">B1_BUFFER[5][8]</A> = DFFEAS(<A HREF="#F1L10">F1L10</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L197">B1L197</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][8] is fifo:int_fifo|BUFFER[4][8]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][8]">B1_BUFFER[4][8]</A> = DFFEAS(<A HREF="#F1L10">F1L10</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L160">B1L160</A>,  ,  ,  ,  );


<P> --B1L445 is fifo:int_fifo|Mux23~0
<P><A NAME="B1L445">B1L445</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][8]">B1_BUFFER[5][8]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][8]">B1_BUFFER[4][8]</A>)))));


<P> --B1_BUFFER[7][8] is fifo:int_fifo|BUFFER[7][8]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][8]">B1_BUFFER[7][8]</A> = DFFEAS(<A HREF="#F1L10">F1L10</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L271">B1L271</A>,  ,  ,  ,  );


<P> --B1L446 is fifo:int_fifo|Mux23~1
<P><A NAME="B1L446">B1L446</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L445">B1L445</A> & ((<A HREF="#B1_BUFFER[7][8]">B1_BUFFER[7][8]</A>))) # (!<A HREF="#B1L445">B1L445</A> & (<A HREF="#B1_BUFFER[6][8]">B1_BUFFER[6][8]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L445">B1L445</A>))));


<P> --B1_BUFFER[1][8] is fifo:int_fifo|BUFFER[1][8]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][8]">B1_BUFFER[1][8]</A> = DFFEAS(<A HREF="#F1L10">F1L10</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L49">B1L49</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][8] is fifo:int_fifo|BUFFER[2][8]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][8]">B1_BUFFER[2][8]</A> = DFFEAS(<A HREF="#F1L10">F1L10</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L86">B1L86</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][8] is fifo:int_fifo|BUFFER[0][8]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][8]">B1_BUFFER[0][8]</A> = DFFEAS(<A HREF="#F1L10">F1L10</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L12">B1L12</A>,  ,  ,  ,  );


<P> --B1L447 is fifo:int_fifo|Mux23~2
<P><A NAME="B1L447">B1L447</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][8]">B1_BUFFER[2][8]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][8]">B1_BUFFER[0][8]</A>)))));


<P> --B1_BUFFER[3][8] is fifo:int_fifo|BUFFER[3][8]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][8]">B1_BUFFER[3][8]</A> = DFFEAS(<A HREF="#F1L10">F1L10</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L123">B1L123</A>,  ,  ,  ,  );


<P> --B1L448 is fifo:int_fifo|Mux23~3
<P><A NAME="B1L448">B1L448</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L447">B1L447</A> & ((<A HREF="#B1_BUFFER[3][8]">B1_BUFFER[3][8]</A>))) # (!<A HREF="#B1L447">B1L447</A> & (<A HREF="#B1_BUFFER[1][8]">B1_BUFFER[1][8]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L447">B1L447</A>))));


<P> --B1L449 is fifo:int_fifo|Mux23~4
<P><A NAME="B1L449">B1L449</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L446">B1L446</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L448">B1L448</A>)));


<P> --B1_BUFFER[6][9] is fifo:int_fifo|BUFFER[6][9]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][9]">B1_BUFFER[6][9]</A> = DFFEAS(<A HREF="#F1L12">F1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L234">B1L234</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][9] is fifo:int_fifo|BUFFER[5][9]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][9]">B1_BUFFER[5][9]</A> = DFFEAS(<A HREF="#F1L12">F1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L197">B1L197</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][9] is fifo:int_fifo|BUFFER[4][9]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][9]">B1_BUFFER[4][9]</A> = DFFEAS(<A HREF="#F1L12">F1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L160">B1L160</A>,  ,  ,  ,  );


<P> --B1L440 is fifo:int_fifo|Mux22~0
<P><A NAME="B1L440">B1L440</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][9]">B1_BUFFER[5][9]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][9]">B1_BUFFER[4][9]</A>)))));


<P> --B1_BUFFER[7][9] is fifo:int_fifo|BUFFER[7][9]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][9]">B1_BUFFER[7][9]</A> = DFFEAS(<A HREF="#F1L12">F1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L271">B1L271</A>,  ,  ,  ,  );


<P> --B1L441 is fifo:int_fifo|Mux22~1
<P><A NAME="B1L441">B1L441</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L440">B1L440</A> & ((<A HREF="#B1_BUFFER[7][9]">B1_BUFFER[7][9]</A>))) # (!<A HREF="#B1L440">B1L440</A> & (<A HREF="#B1_BUFFER[6][9]">B1_BUFFER[6][9]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L440">B1L440</A>))));


<P> --B1_BUFFER[1][9] is fifo:int_fifo|BUFFER[1][9]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][9]">B1_BUFFER[1][9]</A> = DFFEAS(<A HREF="#F1L12">F1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L49">B1L49</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][9] is fifo:int_fifo|BUFFER[2][9]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][9]">B1_BUFFER[2][9]</A> = DFFEAS(<A HREF="#F1L12">F1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L86">B1L86</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][9] is fifo:int_fifo|BUFFER[0][9]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][9]">B1_BUFFER[0][9]</A> = DFFEAS(<A HREF="#F1L12">F1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L12">B1L12</A>,  ,  ,  ,  );


<P> --B1L442 is fifo:int_fifo|Mux22~2
<P><A NAME="B1L442">B1L442</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][9]">B1_BUFFER[2][9]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][9]">B1_BUFFER[0][9]</A>)))));


<P> --B1_BUFFER[3][9] is fifo:int_fifo|BUFFER[3][9]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][9]">B1_BUFFER[3][9]</A> = DFFEAS(<A HREF="#F1L12">F1L12</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L123">B1L123</A>,  ,  ,  ,  );


<P> --B1L443 is fifo:int_fifo|Mux22~3
<P><A NAME="B1L443">B1L443</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L442">B1L442</A> & ((<A HREF="#B1_BUFFER[3][9]">B1_BUFFER[3][9]</A>))) # (!<A HREF="#B1L442">B1L442</A> & (<A HREF="#B1_BUFFER[1][9]">B1_BUFFER[1][9]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L442">B1L442</A>))));


<P> --B1L444 is fifo:int_fifo|Mux22~4
<P><A NAME="B1L444">B1L444</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L441">B1L441</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L443">B1L443</A>)));


<P> --B1_BUFFER[6][10] is fifo:int_fifo|BUFFER[6][10]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][10]">B1_BUFFER[6][10]</A> = DFFEAS(<A HREF="#F1L14">F1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L234">B1L234</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][10] is fifo:int_fifo|BUFFER[5][10]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][10]">B1_BUFFER[5][10]</A> = DFFEAS(<A HREF="#F1L14">F1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L197">B1L197</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][10] is fifo:int_fifo|BUFFER[4][10]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][10]">B1_BUFFER[4][10]</A> = DFFEAS(<A HREF="#F1L14">F1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L160">B1L160</A>,  ,  ,  ,  );


<P> --B1L435 is fifo:int_fifo|Mux21~0
<P><A NAME="B1L435">B1L435</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][10]">B1_BUFFER[5][10]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][10]">B1_BUFFER[4][10]</A>)))));


<P> --B1_BUFFER[7][10] is fifo:int_fifo|BUFFER[7][10]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][10]">B1_BUFFER[7][10]</A> = DFFEAS(<A HREF="#F1L14">F1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L271">B1L271</A>,  ,  ,  ,  );


<P> --B1L436 is fifo:int_fifo|Mux21~1
<P><A NAME="B1L436">B1L436</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L435">B1L435</A> & ((<A HREF="#B1_BUFFER[7][10]">B1_BUFFER[7][10]</A>))) # (!<A HREF="#B1L435">B1L435</A> & (<A HREF="#B1_BUFFER[6][10]">B1_BUFFER[6][10]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L435">B1L435</A>))));


<P> --B1_BUFFER[1][10] is fifo:int_fifo|BUFFER[1][10]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][10]">B1_BUFFER[1][10]</A> = DFFEAS(<A HREF="#F1L14">F1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L49">B1L49</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][10] is fifo:int_fifo|BUFFER[2][10]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][10]">B1_BUFFER[2][10]</A> = DFFEAS(<A HREF="#F1L14">F1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L86">B1L86</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][10] is fifo:int_fifo|BUFFER[0][10]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][10]">B1_BUFFER[0][10]</A> = DFFEAS(<A HREF="#F1L14">F1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L12">B1L12</A>,  ,  ,  ,  );


<P> --B1L437 is fifo:int_fifo|Mux21~2
<P><A NAME="B1L437">B1L437</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][10]">B1_BUFFER[2][10]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][10]">B1_BUFFER[0][10]</A>)))));


<P> --B1_BUFFER[3][10] is fifo:int_fifo|BUFFER[3][10]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][10]">B1_BUFFER[3][10]</A> = DFFEAS(<A HREF="#F1L14">F1L14</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L123">B1L123</A>,  ,  ,  ,  );


<P> --B1L438 is fifo:int_fifo|Mux21~3
<P><A NAME="B1L438">B1L438</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L437">B1L437</A> & ((<A HREF="#B1_BUFFER[3][10]">B1_BUFFER[3][10]</A>))) # (!<A HREF="#B1L437">B1L437</A> & (<A HREF="#B1_BUFFER[1][10]">B1_BUFFER[1][10]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L437">B1L437</A>))));


<P> --B1L439 is fifo:int_fifo|Mux21~4
<P><A NAME="B1L439">B1L439</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L436">B1L436</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L438">B1L438</A>)));


<P> --B1_BUFFER[6][11] is fifo:int_fifo|BUFFER[6][11]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][11]">B1_BUFFER[6][11]</A> = DFFEAS(<A HREF="#F1L16">F1L16</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L234">B1L234</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][11] is fifo:int_fifo|BUFFER[5][11]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][11]">B1_BUFFER[5][11]</A> = DFFEAS(<A HREF="#F1L16">F1L16</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L197">B1L197</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][11] is fifo:int_fifo|BUFFER[4][11]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][11]">B1_BUFFER[4][11]</A> = DFFEAS(<A HREF="#F1L16">F1L16</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L160">B1L160</A>,  ,  ,  ,  );


<P> --B1L430 is fifo:int_fifo|Mux20~0
<P><A NAME="B1L430">B1L430</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][11]">B1_BUFFER[5][11]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][11]">B1_BUFFER[4][11]</A>)))));


<P> --B1_BUFFER[7][11] is fifo:int_fifo|BUFFER[7][11]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][11]">B1_BUFFER[7][11]</A> = DFFEAS(<A HREF="#F1L16">F1L16</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L271">B1L271</A>,  ,  ,  ,  );


<P> --B1L431 is fifo:int_fifo|Mux20~1
<P><A NAME="B1L431">B1L431</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L430">B1L430</A> & ((<A HREF="#B1_BUFFER[7][11]">B1_BUFFER[7][11]</A>))) # (!<A HREF="#B1L430">B1L430</A> & (<A HREF="#B1_BUFFER[6][11]">B1_BUFFER[6][11]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L430">B1L430</A>))));


<P> --B1_BUFFER[1][11] is fifo:int_fifo|BUFFER[1][11]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][11]">B1_BUFFER[1][11]</A> = DFFEAS(<A HREF="#F1L16">F1L16</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L49">B1L49</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][11] is fifo:int_fifo|BUFFER[2][11]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][11]">B1_BUFFER[2][11]</A> = DFFEAS(<A HREF="#F1L16">F1L16</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L86">B1L86</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][11] is fifo:int_fifo|BUFFER[0][11]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][11]">B1_BUFFER[0][11]</A> = DFFEAS(<A HREF="#F1L16">F1L16</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L12">B1L12</A>,  ,  ,  ,  );


<P> --B1L432 is fifo:int_fifo|Mux20~2
<P><A NAME="B1L432">B1L432</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][11]">B1_BUFFER[2][11]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][11]">B1_BUFFER[0][11]</A>)))));


<P> --B1_BUFFER[3][11] is fifo:int_fifo|BUFFER[3][11]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][11]">B1_BUFFER[3][11]</A> = DFFEAS(<A HREF="#F1L16">F1L16</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L123">B1L123</A>,  ,  ,  ,  );


<P> --B1L433 is fifo:int_fifo|Mux20~3
<P><A NAME="B1L433">B1L433</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L432">B1L432</A> & ((<A HREF="#B1_BUFFER[3][11]">B1_BUFFER[3][11]</A>))) # (!<A HREF="#B1L432">B1L432</A> & (<A HREF="#B1_BUFFER[1][11]">B1_BUFFER[1][11]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L432">B1L432</A>))));


<P> --B1L434 is fifo:int_fifo|Mux20~4
<P><A NAME="B1L434">B1L434</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L431">B1L431</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L433">B1L433</A>)));


<P> --B1_BUFFER[6][12] is fifo:int_fifo|BUFFER[6][12]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][12]">B1_BUFFER[6][12]</A> = DFFEAS(<A HREF="#F1L18">F1L18</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L234">B1L234</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][12] is fifo:int_fifo|BUFFER[5][12]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][12]">B1_BUFFER[5][12]</A> = DFFEAS(<A HREF="#F1L18">F1L18</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L197">B1L197</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][12] is fifo:int_fifo|BUFFER[4][12]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][12]">B1_BUFFER[4][12]</A> = DFFEAS(<A HREF="#F1L18">F1L18</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L160">B1L160</A>,  ,  ,  ,  );


<P> --B1L425 is fifo:int_fifo|Mux19~0
<P><A NAME="B1L425">B1L425</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][12]">B1_BUFFER[5][12]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][12]">B1_BUFFER[4][12]</A>)))));


<P> --B1_BUFFER[7][12] is fifo:int_fifo|BUFFER[7][12]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][12]">B1_BUFFER[7][12]</A> = DFFEAS(<A HREF="#F1L18">F1L18</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L271">B1L271</A>,  ,  ,  ,  );


<P> --B1L426 is fifo:int_fifo|Mux19~1
<P><A NAME="B1L426">B1L426</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L425">B1L425</A> & ((<A HREF="#B1_BUFFER[7][12]">B1_BUFFER[7][12]</A>))) # (!<A HREF="#B1L425">B1L425</A> & (<A HREF="#B1_BUFFER[6][12]">B1_BUFFER[6][12]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L425">B1L425</A>))));


<P> --B1_BUFFER[1][12] is fifo:int_fifo|BUFFER[1][12]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][12]">B1_BUFFER[1][12]</A> = DFFEAS(<A HREF="#F1L18">F1L18</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L49">B1L49</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][12] is fifo:int_fifo|BUFFER[2][12]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][12]">B1_BUFFER[2][12]</A> = DFFEAS(<A HREF="#F1L18">F1L18</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L86">B1L86</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][12] is fifo:int_fifo|BUFFER[0][12]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][12]">B1_BUFFER[0][12]</A> = DFFEAS(<A HREF="#F1L18">F1L18</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L12">B1L12</A>,  ,  ,  ,  );


<P> --B1L427 is fifo:int_fifo|Mux19~2
<P><A NAME="B1L427">B1L427</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][12]">B1_BUFFER[2][12]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][12]">B1_BUFFER[0][12]</A>)))));


<P> --B1_BUFFER[3][12] is fifo:int_fifo|BUFFER[3][12]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][12]">B1_BUFFER[3][12]</A> = DFFEAS(<A HREF="#F1L18">F1L18</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L123">B1L123</A>,  ,  ,  ,  );


<P> --B1L428 is fifo:int_fifo|Mux19~3
<P><A NAME="B1L428">B1L428</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L427">B1L427</A> & ((<A HREF="#B1_BUFFER[3][12]">B1_BUFFER[3][12]</A>))) # (!<A HREF="#B1L427">B1L427</A> & (<A HREF="#B1_BUFFER[1][12]">B1_BUFFER[1][12]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L427">B1L427</A>))));


<P> --B1L429 is fifo:int_fifo|Mux19~4
<P><A NAME="B1L429">B1L429</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L426">B1L426</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L428">B1L428</A>)));


<P> --B1_BUFFER[6][13] is fifo:int_fifo|BUFFER[6][13]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][13]">B1_BUFFER[6][13]</A> = DFFEAS(<A HREF="#F1L20">F1L20</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L234">B1L234</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][13] is fifo:int_fifo|BUFFER[5][13]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][13]">B1_BUFFER[5][13]</A> = DFFEAS(<A HREF="#F1L20">F1L20</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L197">B1L197</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][13] is fifo:int_fifo|BUFFER[4][13]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][13]">B1_BUFFER[4][13]</A> = DFFEAS(<A HREF="#F1L20">F1L20</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L160">B1L160</A>,  ,  ,  ,  );


<P> --B1L420 is fifo:int_fifo|Mux18~0
<P><A NAME="B1L420">B1L420</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][13]">B1_BUFFER[5][13]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][13]">B1_BUFFER[4][13]</A>)))));


<P> --B1_BUFFER[7][13] is fifo:int_fifo|BUFFER[7][13]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][13]">B1_BUFFER[7][13]</A> = DFFEAS(<A HREF="#F1L20">F1L20</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L271">B1L271</A>,  ,  ,  ,  );


<P> --B1L421 is fifo:int_fifo|Mux18~1
<P><A NAME="B1L421">B1L421</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L420">B1L420</A> & ((<A HREF="#B1_BUFFER[7][13]">B1_BUFFER[7][13]</A>))) # (!<A HREF="#B1L420">B1L420</A> & (<A HREF="#B1_BUFFER[6][13]">B1_BUFFER[6][13]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L420">B1L420</A>))));


<P> --B1_BUFFER[1][13] is fifo:int_fifo|BUFFER[1][13]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][13]">B1_BUFFER[1][13]</A> = DFFEAS(<A HREF="#F1L20">F1L20</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L49">B1L49</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][13] is fifo:int_fifo|BUFFER[2][13]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][13]">B1_BUFFER[2][13]</A> = DFFEAS(<A HREF="#F1L20">F1L20</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L86">B1L86</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][13] is fifo:int_fifo|BUFFER[0][13]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][13]">B1_BUFFER[0][13]</A> = DFFEAS(<A HREF="#F1L20">F1L20</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L12">B1L12</A>,  ,  ,  ,  );


<P> --B1L422 is fifo:int_fifo|Mux18~2
<P><A NAME="B1L422">B1L422</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][13]">B1_BUFFER[2][13]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][13]">B1_BUFFER[0][13]</A>)))));


<P> --B1_BUFFER[3][13] is fifo:int_fifo|BUFFER[3][13]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][13]">B1_BUFFER[3][13]</A> = DFFEAS(<A HREF="#F1L20">F1L20</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L123">B1L123</A>,  ,  ,  ,  );


<P> --B1L423 is fifo:int_fifo|Mux18~3
<P><A NAME="B1L423">B1L423</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L422">B1L422</A> & ((<A HREF="#B1_BUFFER[3][13]">B1_BUFFER[3][13]</A>))) # (!<A HREF="#B1L422">B1L422</A> & (<A HREF="#B1_BUFFER[1][13]">B1_BUFFER[1][13]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L422">B1L422</A>))));


<P> --B1L424 is fifo:int_fifo|Mux18~4
<P><A NAME="B1L424">B1L424</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L421">B1L421</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L423">B1L423</A>)));


<P> --B1_BUFFER[6][14] is fifo:int_fifo|BUFFER[6][14]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][14]">B1_BUFFER[6][14]</A> = DFFEAS(<A HREF="#F1L22">F1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L234">B1L234</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][14] is fifo:int_fifo|BUFFER[5][14]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][14]">B1_BUFFER[5][14]</A> = DFFEAS(<A HREF="#F1L22">F1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L197">B1L197</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][14] is fifo:int_fifo|BUFFER[4][14]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][14]">B1_BUFFER[4][14]</A> = DFFEAS(<A HREF="#F1L22">F1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L160">B1L160</A>,  ,  ,  ,  );


<P> --B1L415 is fifo:int_fifo|Mux17~0
<P><A NAME="B1L415">B1L415</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][14]">B1_BUFFER[5][14]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][14]">B1_BUFFER[4][14]</A>)))));


<P> --B1_BUFFER[7][14] is fifo:int_fifo|BUFFER[7][14]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][14]">B1_BUFFER[7][14]</A> = DFFEAS(<A HREF="#F1L22">F1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L271">B1L271</A>,  ,  ,  ,  );


<P> --B1L416 is fifo:int_fifo|Mux17~1
<P><A NAME="B1L416">B1L416</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L415">B1L415</A> & ((<A HREF="#B1_BUFFER[7][14]">B1_BUFFER[7][14]</A>))) # (!<A HREF="#B1L415">B1L415</A> & (<A HREF="#B1_BUFFER[6][14]">B1_BUFFER[6][14]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L415">B1L415</A>))));


<P> --B1_BUFFER[1][14] is fifo:int_fifo|BUFFER[1][14]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][14]">B1_BUFFER[1][14]</A> = DFFEAS(<A HREF="#F1L22">F1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L49">B1L49</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][14] is fifo:int_fifo|BUFFER[2][14]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][14]">B1_BUFFER[2][14]</A> = DFFEAS(<A HREF="#F1L22">F1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L86">B1L86</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][14] is fifo:int_fifo|BUFFER[0][14]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][14]">B1_BUFFER[0][14]</A> = DFFEAS(<A HREF="#F1L22">F1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L12">B1L12</A>,  ,  ,  ,  );


<P> --B1L417 is fifo:int_fifo|Mux17~2
<P><A NAME="B1L417">B1L417</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][14]">B1_BUFFER[2][14]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][14]">B1_BUFFER[0][14]</A>)))));


<P> --B1_BUFFER[3][14] is fifo:int_fifo|BUFFER[3][14]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][14]">B1_BUFFER[3][14]</A> = DFFEAS(<A HREF="#F1L22">F1L22</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L123">B1L123</A>,  ,  ,  ,  );


<P> --B1L418 is fifo:int_fifo|Mux17~3
<P><A NAME="B1L418">B1L418</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L417">B1L417</A> & ((<A HREF="#B1_BUFFER[3][14]">B1_BUFFER[3][14]</A>))) # (!<A HREF="#B1L417">B1L417</A> & (<A HREF="#B1_BUFFER[1][14]">B1_BUFFER[1][14]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L417">B1L417</A>))));


<P> --B1L419 is fifo:int_fifo|Mux17~4
<P><A NAME="B1L419">B1L419</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L416">B1L416</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L418">B1L418</A>)));


<P> --B1_BUFFER[6][15] is fifo:int_fifo|BUFFER[6][15]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][15]">B1_BUFFER[6][15]</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L234">B1L234</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][15] is fifo:int_fifo|BUFFER[5][15]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][15]">B1_BUFFER[5][15]</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L197">B1L197</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][15] is fifo:int_fifo|BUFFER[4][15]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][15]">B1_BUFFER[4][15]</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L160">B1L160</A>,  ,  ,  ,  );


<P> --B1L410 is fifo:int_fifo|Mux16~0
<P><A NAME="B1L410">B1L410</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][15]">B1_BUFFER[5][15]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][15]">B1_BUFFER[4][15]</A>)))));


<P> --B1_BUFFER[7][15] is fifo:int_fifo|BUFFER[7][15]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][15]">B1_BUFFER[7][15]</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L271">B1L271</A>,  ,  ,  ,  );


<P> --B1L411 is fifo:int_fifo|Mux16~1
<P><A NAME="B1L411">B1L411</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L410">B1L410</A> & ((<A HREF="#B1_BUFFER[7][15]">B1_BUFFER[7][15]</A>))) # (!<A HREF="#B1L410">B1L410</A> & (<A HREF="#B1_BUFFER[6][15]">B1_BUFFER[6][15]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L410">B1L410</A>))));


<P> --B1_BUFFER[1][15] is fifo:int_fifo|BUFFER[1][15]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][15]">B1_BUFFER[1][15]</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L49">B1L49</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][15] is fifo:int_fifo|BUFFER[2][15]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][15]">B1_BUFFER[2][15]</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L86">B1L86</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][15] is fifo:int_fifo|BUFFER[0][15]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][15]">B1_BUFFER[0][15]</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L12">B1L12</A>,  ,  ,  ,  );


<P> --B1L412 is fifo:int_fifo|Mux16~2
<P><A NAME="B1L412">B1L412</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][15]">B1_BUFFER[2][15]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][15]">B1_BUFFER[0][15]</A>)))));


<P> --B1_BUFFER[3][15] is fifo:int_fifo|BUFFER[3][15]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][15]">B1_BUFFER[3][15]</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L123">B1L123</A>,  ,  ,  ,  );


<P> --B1L413 is fifo:int_fifo|Mux16~3
<P><A NAME="B1L413">B1L413</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L412">B1L412</A> & ((<A HREF="#B1_BUFFER[3][15]">B1_BUFFER[3][15]</A>))) # (!<A HREF="#B1L412">B1L412</A> & (<A HREF="#B1_BUFFER[1][15]">B1_BUFFER[1][15]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L412">B1L412</A>))));


<P> --B1L414 is fifo:int_fifo|Mux16~4
<P><A NAME="B1L414">B1L414</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L411">B1L411</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L413">B1L413</A>)));


<P> --B1_BUFFER[6][16] is fifo:int_fifo|BUFFER[6][16]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][16]">B1_BUFFER[6][16]</A> = DFFEAS(<A HREF="#F1L25">F1L25</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L243">B1L243</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][16] is fifo:int_fifo|BUFFER[5][16]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][16]">B1_BUFFER[5][16]</A> = DFFEAS(<A HREF="#F1L25">F1L25</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L206">B1L206</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][16] is fifo:int_fifo|BUFFER[4][16]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][16]">B1_BUFFER[4][16]</A> = DFFEAS(<A HREF="#F1L25">F1L25</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L169">B1L169</A>,  ,  ,  ,  );


<P> --B1L405 is fifo:int_fifo|Mux15~0
<P><A NAME="B1L405">B1L405</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][16]">B1_BUFFER[5][16]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][16]">B1_BUFFER[4][16]</A>)))));


<P> --B1_BUFFER[7][16] is fifo:int_fifo|BUFFER[7][16]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][16]">B1_BUFFER[7][16]</A> = DFFEAS(<A HREF="#F1L25">F1L25</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L280">B1L280</A>,  ,  ,  ,  );


<P> --B1L406 is fifo:int_fifo|Mux15~1
<P><A NAME="B1L406">B1L406</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L405">B1L405</A> & ((<A HREF="#B1_BUFFER[7][16]">B1_BUFFER[7][16]</A>))) # (!<A HREF="#B1L405">B1L405</A> & (<A HREF="#B1_BUFFER[6][16]">B1_BUFFER[6][16]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L405">B1L405</A>))));


<P> --B1_BUFFER[1][16] is fifo:int_fifo|BUFFER[1][16]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][16]">B1_BUFFER[1][16]</A> = DFFEAS(<A HREF="#F1L25">F1L25</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L58">B1L58</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][16] is fifo:int_fifo|BUFFER[2][16]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][16]">B1_BUFFER[2][16]</A> = DFFEAS(<A HREF="#F1L25">F1L25</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L95">B1L95</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][16] is fifo:int_fifo|BUFFER[0][16]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][16]">B1_BUFFER[0][16]</A> = DFFEAS(<A HREF="#F1L25">F1L25</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L21">B1L21</A>,  ,  ,  ,  );


<P> --B1L407 is fifo:int_fifo|Mux15~2
<P><A NAME="B1L407">B1L407</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][16]">B1_BUFFER[2][16]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][16]">B1_BUFFER[0][16]</A>)))));


<P> --B1_BUFFER[3][16] is fifo:int_fifo|BUFFER[3][16]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][16]">B1_BUFFER[3][16]</A> = DFFEAS(<A HREF="#F1L25">F1L25</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L132">B1L132</A>,  ,  ,  ,  );


<P> --B1L408 is fifo:int_fifo|Mux15~3
<P><A NAME="B1L408">B1L408</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L407">B1L407</A> & ((<A HREF="#B1_BUFFER[3][16]">B1_BUFFER[3][16]</A>))) # (!<A HREF="#B1L407">B1L407</A> & (<A HREF="#B1_BUFFER[1][16]">B1_BUFFER[1][16]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L407">B1L407</A>))));


<P> --B1L409 is fifo:int_fifo|Mux15~4
<P><A NAME="B1L409">B1L409</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L406">B1L406</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L408">B1L408</A>)));


<P> --B1_BUFFER[6][17] is fifo:int_fifo|BUFFER[6][17]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][17]">B1_BUFFER[6][17]</A> = DFFEAS(<A HREF="#F1L26">F1L26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L243">B1L243</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][17] is fifo:int_fifo|BUFFER[5][17]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][17]">B1_BUFFER[5][17]</A> = DFFEAS(<A HREF="#F1L26">F1L26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L206">B1L206</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][17] is fifo:int_fifo|BUFFER[4][17]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][17]">B1_BUFFER[4][17]</A> = DFFEAS(<A HREF="#F1L26">F1L26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L169">B1L169</A>,  ,  ,  ,  );


<P> --B1L400 is fifo:int_fifo|Mux14~0
<P><A NAME="B1L400">B1L400</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][17]">B1_BUFFER[5][17]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][17]">B1_BUFFER[4][17]</A>)))));


<P> --B1_BUFFER[7][17] is fifo:int_fifo|BUFFER[7][17]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][17]">B1_BUFFER[7][17]</A> = DFFEAS(<A HREF="#F1L26">F1L26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L280">B1L280</A>,  ,  ,  ,  );


<P> --B1L401 is fifo:int_fifo|Mux14~1
<P><A NAME="B1L401">B1L401</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L400">B1L400</A> & ((<A HREF="#B1_BUFFER[7][17]">B1_BUFFER[7][17]</A>))) # (!<A HREF="#B1L400">B1L400</A> & (<A HREF="#B1_BUFFER[6][17]">B1_BUFFER[6][17]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L400">B1L400</A>))));


<P> --B1_BUFFER[1][17] is fifo:int_fifo|BUFFER[1][17]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][17]">B1_BUFFER[1][17]</A> = DFFEAS(<A HREF="#F1L26">F1L26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L58">B1L58</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][17] is fifo:int_fifo|BUFFER[2][17]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][17]">B1_BUFFER[2][17]</A> = DFFEAS(<A HREF="#F1L26">F1L26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L95">B1L95</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][17] is fifo:int_fifo|BUFFER[0][17]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][17]">B1_BUFFER[0][17]</A> = DFFEAS(<A HREF="#F1L26">F1L26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L21">B1L21</A>,  ,  ,  ,  );


<P> --B1L402 is fifo:int_fifo|Mux14~2
<P><A NAME="B1L402">B1L402</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][17]">B1_BUFFER[2][17]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][17]">B1_BUFFER[0][17]</A>)))));


<P> --B1_BUFFER[3][17] is fifo:int_fifo|BUFFER[3][17]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][17]">B1_BUFFER[3][17]</A> = DFFEAS(<A HREF="#F1L26">F1L26</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L132">B1L132</A>,  ,  ,  ,  );


<P> --B1L403 is fifo:int_fifo|Mux14~3
<P><A NAME="B1L403">B1L403</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L402">B1L402</A> & ((<A HREF="#B1_BUFFER[3][17]">B1_BUFFER[3][17]</A>))) # (!<A HREF="#B1L402">B1L402</A> & (<A HREF="#B1_BUFFER[1][17]">B1_BUFFER[1][17]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L402">B1L402</A>))));


<P> --B1L404 is fifo:int_fifo|Mux14~4
<P><A NAME="B1L404">B1L404</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L401">B1L401</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L403">B1L403</A>)));


<P> --B1_BUFFER[6][18] is fifo:int_fifo|BUFFER[6][18]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][18]">B1_BUFFER[6][18]</A> = DFFEAS(<A HREF="#F1L27">F1L27</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L243">B1L243</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][18] is fifo:int_fifo|BUFFER[5][18]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][18]">B1_BUFFER[5][18]</A> = DFFEAS(<A HREF="#F1L27">F1L27</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L206">B1L206</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][18] is fifo:int_fifo|BUFFER[4][18]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][18]">B1_BUFFER[4][18]</A> = DFFEAS(<A HREF="#F1L27">F1L27</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L169">B1L169</A>,  ,  ,  ,  );


<P> --B1L395 is fifo:int_fifo|Mux13~0
<P><A NAME="B1L395">B1L395</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][18]">B1_BUFFER[5][18]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][18]">B1_BUFFER[4][18]</A>)))));


<P> --B1_BUFFER[7][18] is fifo:int_fifo|BUFFER[7][18]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][18]">B1_BUFFER[7][18]</A> = DFFEAS(<A HREF="#F1L27">F1L27</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L280">B1L280</A>,  ,  ,  ,  );


<P> --B1L396 is fifo:int_fifo|Mux13~1
<P><A NAME="B1L396">B1L396</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L395">B1L395</A> & ((<A HREF="#B1_BUFFER[7][18]">B1_BUFFER[7][18]</A>))) # (!<A HREF="#B1L395">B1L395</A> & (<A HREF="#B1_BUFFER[6][18]">B1_BUFFER[6][18]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L395">B1L395</A>))));


<P> --B1_BUFFER[1][18] is fifo:int_fifo|BUFFER[1][18]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][18]">B1_BUFFER[1][18]</A> = DFFEAS(<A HREF="#F1L27">F1L27</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L58">B1L58</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][18] is fifo:int_fifo|BUFFER[2][18]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][18]">B1_BUFFER[2][18]</A> = DFFEAS(<A HREF="#F1L27">F1L27</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L95">B1L95</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][18] is fifo:int_fifo|BUFFER[0][18]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][18]">B1_BUFFER[0][18]</A> = DFFEAS(<A HREF="#F1L27">F1L27</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L21">B1L21</A>,  ,  ,  ,  );


<P> --B1L397 is fifo:int_fifo|Mux13~2
<P><A NAME="B1L397">B1L397</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][18]">B1_BUFFER[2][18]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][18]">B1_BUFFER[0][18]</A>)))));


<P> --B1_BUFFER[3][18] is fifo:int_fifo|BUFFER[3][18]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][18]">B1_BUFFER[3][18]</A> = DFFEAS(<A HREF="#F1L27">F1L27</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L132">B1L132</A>,  ,  ,  ,  );


<P> --B1L398 is fifo:int_fifo|Mux13~3
<P><A NAME="B1L398">B1L398</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L397">B1L397</A> & ((<A HREF="#B1_BUFFER[3][18]">B1_BUFFER[3][18]</A>))) # (!<A HREF="#B1L397">B1L397</A> & (<A HREF="#B1_BUFFER[1][18]">B1_BUFFER[1][18]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L397">B1L397</A>))));


<P> --B1L399 is fifo:int_fifo|Mux13~4
<P><A NAME="B1L399">B1L399</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L396">B1L396</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L398">B1L398</A>)));


<P> --B1_BUFFER[6][19] is fifo:int_fifo|BUFFER[6][19]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][19]">B1_BUFFER[6][19]</A> = DFFEAS(<A HREF="#F1L28">F1L28</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L243">B1L243</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][19] is fifo:int_fifo|BUFFER[5][19]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][19]">B1_BUFFER[5][19]</A> = DFFEAS(<A HREF="#F1L28">F1L28</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L206">B1L206</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][19] is fifo:int_fifo|BUFFER[4][19]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][19]">B1_BUFFER[4][19]</A> = DFFEAS(<A HREF="#F1L28">F1L28</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L169">B1L169</A>,  ,  ,  ,  );


<P> --B1L390 is fifo:int_fifo|Mux12~0
<P><A NAME="B1L390">B1L390</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][19]">B1_BUFFER[5][19]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][19]">B1_BUFFER[4][19]</A>)))));


<P> --B1_BUFFER[7][19] is fifo:int_fifo|BUFFER[7][19]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][19]">B1_BUFFER[7][19]</A> = DFFEAS(<A HREF="#F1L28">F1L28</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L280">B1L280</A>,  ,  ,  ,  );


<P> --B1L391 is fifo:int_fifo|Mux12~1
<P><A NAME="B1L391">B1L391</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L390">B1L390</A> & ((<A HREF="#B1_BUFFER[7][19]">B1_BUFFER[7][19]</A>))) # (!<A HREF="#B1L390">B1L390</A> & (<A HREF="#B1_BUFFER[6][19]">B1_BUFFER[6][19]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L390">B1L390</A>))));


<P> --B1_BUFFER[1][19] is fifo:int_fifo|BUFFER[1][19]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][19]">B1_BUFFER[1][19]</A> = DFFEAS(<A HREF="#F1L28">F1L28</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L58">B1L58</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][19] is fifo:int_fifo|BUFFER[2][19]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][19]">B1_BUFFER[2][19]</A> = DFFEAS(<A HREF="#F1L28">F1L28</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L95">B1L95</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][19] is fifo:int_fifo|BUFFER[0][19]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][19]">B1_BUFFER[0][19]</A> = DFFEAS(<A HREF="#F1L28">F1L28</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L21">B1L21</A>,  ,  ,  ,  );


<P> --B1L392 is fifo:int_fifo|Mux12~2
<P><A NAME="B1L392">B1L392</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][19]">B1_BUFFER[2][19]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][19]">B1_BUFFER[0][19]</A>)))));


<P> --B1_BUFFER[3][19] is fifo:int_fifo|BUFFER[3][19]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][19]">B1_BUFFER[3][19]</A> = DFFEAS(<A HREF="#F1L28">F1L28</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L132">B1L132</A>,  ,  ,  ,  );


<P> --B1L393 is fifo:int_fifo|Mux12~3
<P><A NAME="B1L393">B1L393</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L392">B1L392</A> & ((<A HREF="#B1_BUFFER[3][19]">B1_BUFFER[3][19]</A>))) # (!<A HREF="#B1L392">B1L392</A> & (<A HREF="#B1_BUFFER[1][19]">B1_BUFFER[1][19]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L392">B1L392</A>))));


<P> --B1L394 is fifo:int_fifo|Mux12~4
<P><A NAME="B1L394">B1L394</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L391">B1L391</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L393">B1L393</A>)));


<P> --B1_BUFFER[6][20] is fifo:int_fifo|BUFFER[6][20]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][20]">B1_BUFFER[6][20]</A> = DFFEAS(<A HREF="#F1L29">F1L29</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L243">B1L243</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][20] is fifo:int_fifo|BUFFER[5][20]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][20]">B1_BUFFER[5][20]</A> = DFFEAS(<A HREF="#F1L29">F1L29</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L206">B1L206</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][20] is fifo:int_fifo|BUFFER[4][20]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][20]">B1_BUFFER[4][20]</A> = DFFEAS(<A HREF="#F1L29">F1L29</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L169">B1L169</A>,  ,  ,  ,  );


<P> --B1L385 is fifo:int_fifo|Mux11~0
<P><A NAME="B1L385">B1L385</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][20]">B1_BUFFER[5][20]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][20]">B1_BUFFER[4][20]</A>)))));


<P> --B1_BUFFER[7][20] is fifo:int_fifo|BUFFER[7][20]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][20]">B1_BUFFER[7][20]</A> = DFFEAS(<A HREF="#F1L29">F1L29</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L280">B1L280</A>,  ,  ,  ,  );


<P> --B1L386 is fifo:int_fifo|Mux11~1
<P><A NAME="B1L386">B1L386</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L385">B1L385</A> & ((<A HREF="#B1_BUFFER[7][20]">B1_BUFFER[7][20]</A>))) # (!<A HREF="#B1L385">B1L385</A> & (<A HREF="#B1_BUFFER[6][20]">B1_BUFFER[6][20]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L385">B1L385</A>))));


<P> --B1_BUFFER[1][20] is fifo:int_fifo|BUFFER[1][20]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][20]">B1_BUFFER[1][20]</A> = DFFEAS(<A HREF="#F1L29">F1L29</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L58">B1L58</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][20] is fifo:int_fifo|BUFFER[2][20]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][20]">B1_BUFFER[2][20]</A> = DFFEAS(<A HREF="#F1L29">F1L29</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L95">B1L95</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][20] is fifo:int_fifo|BUFFER[0][20]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][20]">B1_BUFFER[0][20]</A> = DFFEAS(<A HREF="#F1L29">F1L29</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L21">B1L21</A>,  ,  ,  ,  );


<P> --B1L387 is fifo:int_fifo|Mux11~2
<P><A NAME="B1L387">B1L387</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][20]">B1_BUFFER[2][20]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][20]">B1_BUFFER[0][20]</A>)))));


<P> --B1_BUFFER[3][20] is fifo:int_fifo|BUFFER[3][20]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][20]">B1_BUFFER[3][20]</A> = DFFEAS(<A HREF="#F1L29">F1L29</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L132">B1L132</A>,  ,  ,  ,  );


<P> --B1L388 is fifo:int_fifo|Mux11~3
<P><A NAME="B1L388">B1L388</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L387">B1L387</A> & ((<A HREF="#B1_BUFFER[3][20]">B1_BUFFER[3][20]</A>))) # (!<A HREF="#B1L387">B1L387</A> & (<A HREF="#B1_BUFFER[1][20]">B1_BUFFER[1][20]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L387">B1L387</A>))));


<P> --B1L389 is fifo:int_fifo|Mux11~4
<P><A NAME="B1L389">B1L389</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L386">B1L386</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L388">B1L388</A>)));


<P> --B1_BUFFER[6][21] is fifo:int_fifo|BUFFER[6][21]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][21]">B1_BUFFER[6][21]</A> = DFFEAS(<A HREF="#F1L30">F1L30</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L243">B1L243</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][21] is fifo:int_fifo|BUFFER[5][21]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][21]">B1_BUFFER[5][21]</A> = DFFEAS(<A HREF="#F1L30">F1L30</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L206">B1L206</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][21] is fifo:int_fifo|BUFFER[4][21]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][21]">B1_BUFFER[4][21]</A> = DFFEAS(<A HREF="#F1L30">F1L30</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L169">B1L169</A>,  ,  ,  ,  );


<P> --B1L380 is fifo:int_fifo|Mux10~0
<P><A NAME="B1L380">B1L380</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][21]">B1_BUFFER[5][21]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][21]">B1_BUFFER[4][21]</A>)))));


<P> --B1_BUFFER[7][21] is fifo:int_fifo|BUFFER[7][21]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][21]">B1_BUFFER[7][21]</A> = DFFEAS(<A HREF="#F1L30">F1L30</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L280">B1L280</A>,  ,  ,  ,  );


<P> --B1L381 is fifo:int_fifo|Mux10~1
<P><A NAME="B1L381">B1L381</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L380">B1L380</A> & ((<A HREF="#B1_BUFFER[7][21]">B1_BUFFER[7][21]</A>))) # (!<A HREF="#B1L380">B1L380</A> & (<A HREF="#B1_BUFFER[6][21]">B1_BUFFER[6][21]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L380">B1L380</A>))));


<P> --B1_BUFFER[1][21] is fifo:int_fifo|BUFFER[1][21]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][21]">B1_BUFFER[1][21]</A> = DFFEAS(<A HREF="#F1L30">F1L30</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L58">B1L58</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][21] is fifo:int_fifo|BUFFER[2][21]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][21]">B1_BUFFER[2][21]</A> = DFFEAS(<A HREF="#F1L30">F1L30</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L95">B1L95</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][21] is fifo:int_fifo|BUFFER[0][21]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][21]">B1_BUFFER[0][21]</A> = DFFEAS(<A HREF="#F1L30">F1L30</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L21">B1L21</A>,  ,  ,  ,  );


<P> --B1L382 is fifo:int_fifo|Mux10~2
<P><A NAME="B1L382">B1L382</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][21]">B1_BUFFER[2][21]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][21]">B1_BUFFER[0][21]</A>)))));


<P> --B1_BUFFER[3][21] is fifo:int_fifo|BUFFER[3][21]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][21]">B1_BUFFER[3][21]</A> = DFFEAS(<A HREF="#F1L30">F1L30</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L132">B1L132</A>,  ,  ,  ,  );


<P> --B1L383 is fifo:int_fifo|Mux10~3
<P><A NAME="B1L383">B1L383</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L382">B1L382</A> & ((<A HREF="#B1_BUFFER[3][21]">B1_BUFFER[3][21]</A>))) # (!<A HREF="#B1L382">B1L382</A> & (<A HREF="#B1_BUFFER[1][21]">B1_BUFFER[1][21]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L382">B1L382</A>))));


<P> --B1L384 is fifo:int_fifo|Mux10~4
<P><A NAME="B1L384">B1L384</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L381">B1L381</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L383">B1L383</A>)));


<P> --B1_BUFFER[6][22] is fifo:int_fifo|BUFFER[6][22]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][22]">B1_BUFFER[6][22]</A> = DFFEAS(<A HREF="#F1L31">F1L31</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L243">B1L243</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][22] is fifo:int_fifo|BUFFER[5][22]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][22]">B1_BUFFER[5][22]</A> = DFFEAS(<A HREF="#F1L31">F1L31</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L206">B1L206</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][22] is fifo:int_fifo|BUFFER[4][22]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][22]">B1_BUFFER[4][22]</A> = DFFEAS(<A HREF="#F1L31">F1L31</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L169">B1L169</A>,  ,  ,  ,  );


<P> --B1L375 is fifo:int_fifo|Mux9~0
<P><A NAME="B1L375">B1L375</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][22]">B1_BUFFER[5][22]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][22]">B1_BUFFER[4][22]</A>)))));


<P> --B1_BUFFER[7][22] is fifo:int_fifo|BUFFER[7][22]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][22]">B1_BUFFER[7][22]</A> = DFFEAS(<A HREF="#F1L31">F1L31</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L280">B1L280</A>,  ,  ,  ,  );


<P> --B1L376 is fifo:int_fifo|Mux9~1
<P><A NAME="B1L376">B1L376</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L375">B1L375</A> & ((<A HREF="#B1_BUFFER[7][22]">B1_BUFFER[7][22]</A>))) # (!<A HREF="#B1L375">B1L375</A> & (<A HREF="#B1_BUFFER[6][22]">B1_BUFFER[6][22]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L375">B1L375</A>))));


<P> --B1_BUFFER[1][22] is fifo:int_fifo|BUFFER[1][22]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][22]">B1_BUFFER[1][22]</A> = DFFEAS(<A HREF="#F1L31">F1L31</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L58">B1L58</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][22] is fifo:int_fifo|BUFFER[2][22]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][22]">B1_BUFFER[2][22]</A> = DFFEAS(<A HREF="#F1L31">F1L31</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L95">B1L95</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][22] is fifo:int_fifo|BUFFER[0][22]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][22]">B1_BUFFER[0][22]</A> = DFFEAS(<A HREF="#F1L31">F1L31</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L21">B1L21</A>,  ,  ,  ,  );


<P> --B1L377 is fifo:int_fifo|Mux9~2
<P><A NAME="B1L377">B1L377</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][22]">B1_BUFFER[2][22]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][22]">B1_BUFFER[0][22]</A>)))));


<P> --B1_BUFFER[3][22] is fifo:int_fifo|BUFFER[3][22]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][22]">B1_BUFFER[3][22]</A> = DFFEAS(<A HREF="#F1L31">F1L31</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L132">B1L132</A>,  ,  ,  ,  );


<P> --B1L378 is fifo:int_fifo|Mux9~3
<P><A NAME="B1L378">B1L378</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L377">B1L377</A> & ((<A HREF="#B1_BUFFER[3][22]">B1_BUFFER[3][22]</A>))) # (!<A HREF="#B1L377">B1L377</A> & (<A HREF="#B1_BUFFER[1][22]">B1_BUFFER[1][22]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L377">B1L377</A>))));


<P> --B1L379 is fifo:int_fifo|Mux9~4
<P><A NAME="B1L379">B1L379</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L376">B1L376</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L378">B1L378</A>)));


<P> --B1_BUFFER[6][23] is fifo:int_fifo|BUFFER[6][23]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][23]">B1_BUFFER[6][23]</A> = DFFEAS(<A HREF="#F1L32">F1L32</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L243">B1L243</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][23] is fifo:int_fifo|BUFFER[5][23]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][23]">B1_BUFFER[5][23]</A> = DFFEAS(<A HREF="#F1L32">F1L32</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L206">B1L206</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][23] is fifo:int_fifo|BUFFER[4][23]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][23]">B1_BUFFER[4][23]</A> = DFFEAS(<A HREF="#F1L32">F1L32</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L169">B1L169</A>,  ,  ,  ,  );


<P> --B1L370 is fifo:int_fifo|Mux8~0
<P><A NAME="B1L370">B1L370</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][23]">B1_BUFFER[5][23]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][23]">B1_BUFFER[4][23]</A>)))));


<P> --B1_BUFFER[7][23] is fifo:int_fifo|BUFFER[7][23]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][23]">B1_BUFFER[7][23]</A> = DFFEAS(<A HREF="#F1L32">F1L32</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L280">B1L280</A>,  ,  ,  ,  );


<P> --B1L371 is fifo:int_fifo|Mux8~1
<P><A NAME="B1L371">B1L371</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L370">B1L370</A> & ((<A HREF="#B1_BUFFER[7][23]">B1_BUFFER[7][23]</A>))) # (!<A HREF="#B1L370">B1L370</A> & (<A HREF="#B1_BUFFER[6][23]">B1_BUFFER[6][23]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L370">B1L370</A>))));


<P> --B1_BUFFER[1][23] is fifo:int_fifo|BUFFER[1][23]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][23]">B1_BUFFER[1][23]</A> = DFFEAS(<A HREF="#F1L32">F1L32</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L58">B1L58</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][23] is fifo:int_fifo|BUFFER[2][23]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][23]">B1_BUFFER[2][23]</A> = DFFEAS(<A HREF="#F1L32">F1L32</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L95">B1L95</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][23] is fifo:int_fifo|BUFFER[0][23]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][23]">B1_BUFFER[0][23]</A> = DFFEAS(<A HREF="#F1L32">F1L32</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L21">B1L21</A>,  ,  ,  ,  );


<P> --B1L372 is fifo:int_fifo|Mux8~2
<P><A NAME="B1L372">B1L372</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][23]">B1_BUFFER[2][23]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][23]">B1_BUFFER[0][23]</A>)))));


<P> --B1_BUFFER[3][23] is fifo:int_fifo|BUFFER[3][23]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][23]">B1_BUFFER[3][23]</A> = DFFEAS(<A HREF="#F1L32">F1L32</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L132">B1L132</A>,  ,  ,  ,  );


<P> --B1L373 is fifo:int_fifo|Mux8~3
<P><A NAME="B1L373">B1L373</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L372">B1L372</A> & ((<A HREF="#B1_BUFFER[3][23]">B1_BUFFER[3][23]</A>))) # (!<A HREF="#B1L372">B1L372</A> & (<A HREF="#B1_BUFFER[1][23]">B1_BUFFER[1][23]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L372">B1L372</A>))));


<P> --B1L374 is fifo:int_fifo|Mux8~4
<P><A NAME="B1L374">B1L374</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L371">B1L371</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L373">B1L373</A>)));


<P> --B1_BUFFER[6][24] is fifo:int_fifo|BUFFER[6][24]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][24]">B1_BUFFER[6][24]</A> = DFFEAS(<A HREF="#F1L33">F1L33</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L252">B1L252</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][24] is fifo:int_fifo|BUFFER[5][24]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][24]">B1_BUFFER[5][24]</A> = DFFEAS(<A HREF="#F1L33">F1L33</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L215">B1L215</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][24] is fifo:int_fifo|BUFFER[4][24]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][24]">B1_BUFFER[4][24]</A> = DFFEAS(<A HREF="#F1L33">F1L33</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L178">B1L178</A>,  ,  ,  ,  );


<P> --B1L365 is fifo:int_fifo|Mux7~0
<P><A NAME="B1L365">B1L365</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][24]">B1_BUFFER[5][24]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][24]">B1_BUFFER[4][24]</A>)))));


<P> --B1_BUFFER[7][24] is fifo:int_fifo|BUFFER[7][24]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][24]">B1_BUFFER[7][24]</A> = DFFEAS(<A HREF="#F1L33">F1L33</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L289">B1L289</A>,  ,  ,  ,  );


<P> --B1L366 is fifo:int_fifo|Mux7~1
<P><A NAME="B1L366">B1L366</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L365">B1L365</A> & ((<A HREF="#B1_BUFFER[7][24]">B1_BUFFER[7][24]</A>))) # (!<A HREF="#B1L365">B1L365</A> & (<A HREF="#B1_BUFFER[6][24]">B1_BUFFER[6][24]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L365">B1L365</A>))));


<P> --B1_BUFFER[1][24] is fifo:int_fifo|BUFFER[1][24]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][24]">B1_BUFFER[1][24]</A> = DFFEAS(<A HREF="#F1L33">F1L33</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L67">B1L67</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][24] is fifo:int_fifo|BUFFER[2][24]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][24]">B1_BUFFER[2][24]</A> = DFFEAS(<A HREF="#F1L33">F1L33</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L104">B1L104</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][24] is fifo:int_fifo|BUFFER[0][24]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][24]">B1_BUFFER[0][24]</A> = DFFEAS(<A HREF="#F1L33">F1L33</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L30">B1L30</A>,  ,  ,  ,  );


<P> --B1L367 is fifo:int_fifo|Mux7~2
<P><A NAME="B1L367">B1L367</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][24]">B1_BUFFER[2][24]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][24]">B1_BUFFER[0][24]</A>)))));


<P> --B1_BUFFER[3][24] is fifo:int_fifo|BUFFER[3][24]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][24]">B1_BUFFER[3][24]</A> = DFFEAS(<A HREF="#F1L33">F1L33</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L141">B1L141</A>,  ,  ,  ,  );


<P> --B1L368 is fifo:int_fifo|Mux7~3
<P><A NAME="B1L368">B1L368</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L367">B1L367</A> & ((<A HREF="#B1_BUFFER[3][24]">B1_BUFFER[3][24]</A>))) # (!<A HREF="#B1L367">B1L367</A> & (<A HREF="#B1_BUFFER[1][24]">B1_BUFFER[1][24]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L367">B1L367</A>))));


<P> --B1L369 is fifo:int_fifo|Mux7~4
<P><A NAME="B1L369">B1L369</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L366">B1L366</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L368">B1L368</A>)));


<P> --B1_BUFFER[6][25] is fifo:int_fifo|BUFFER[6][25]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][25]">B1_BUFFER[6][25]</A> = DFFEAS(<A HREF="#F1L34">F1L34</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L252">B1L252</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][25] is fifo:int_fifo|BUFFER[5][25]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][25]">B1_BUFFER[5][25]</A> = DFFEAS(<A HREF="#F1L34">F1L34</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L215">B1L215</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][25] is fifo:int_fifo|BUFFER[4][25]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][25]">B1_BUFFER[4][25]</A> = DFFEAS(<A HREF="#F1L34">F1L34</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L178">B1L178</A>,  ,  ,  ,  );


<P> --B1L360 is fifo:int_fifo|Mux6~0
<P><A NAME="B1L360">B1L360</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][25]">B1_BUFFER[5][25]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][25]">B1_BUFFER[4][25]</A>)))));


<P> --B1_BUFFER[7][25] is fifo:int_fifo|BUFFER[7][25]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][25]">B1_BUFFER[7][25]</A> = DFFEAS(<A HREF="#F1L34">F1L34</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L289">B1L289</A>,  ,  ,  ,  );


<P> --B1L361 is fifo:int_fifo|Mux6~1
<P><A NAME="B1L361">B1L361</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L360">B1L360</A> & ((<A HREF="#B1_BUFFER[7][25]">B1_BUFFER[7][25]</A>))) # (!<A HREF="#B1L360">B1L360</A> & (<A HREF="#B1_BUFFER[6][25]">B1_BUFFER[6][25]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L360">B1L360</A>))));


<P> --B1_BUFFER[1][25] is fifo:int_fifo|BUFFER[1][25]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][25]">B1_BUFFER[1][25]</A> = DFFEAS(<A HREF="#F1L34">F1L34</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L67">B1L67</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][25] is fifo:int_fifo|BUFFER[2][25]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][25]">B1_BUFFER[2][25]</A> = DFFEAS(<A HREF="#F1L34">F1L34</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L104">B1L104</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][25] is fifo:int_fifo|BUFFER[0][25]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][25]">B1_BUFFER[0][25]</A> = DFFEAS(<A HREF="#F1L34">F1L34</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L30">B1L30</A>,  ,  ,  ,  );


<P> --B1L362 is fifo:int_fifo|Mux6~2
<P><A NAME="B1L362">B1L362</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][25]">B1_BUFFER[2][25]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][25]">B1_BUFFER[0][25]</A>)))));


<P> --B1_BUFFER[3][25] is fifo:int_fifo|BUFFER[3][25]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][25]">B1_BUFFER[3][25]</A> = DFFEAS(<A HREF="#F1L34">F1L34</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L141">B1L141</A>,  ,  ,  ,  );


<P> --B1L363 is fifo:int_fifo|Mux6~3
<P><A NAME="B1L363">B1L363</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L362">B1L362</A> & ((<A HREF="#B1_BUFFER[3][25]">B1_BUFFER[3][25]</A>))) # (!<A HREF="#B1L362">B1L362</A> & (<A HREF="#B1_BUFFER[1][25]">B1_BUFFER[1][25]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L362">B1L362</A>))));


<P> --B1L364 is fifo:int_fifo|Mux6~4
<P><A NAME="B1L364">B1L364</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L361">B1L361</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L363">B1L363</A>)));


<P> --B1_BUFFER[6][26] is fifo:int_fifo|BUFFER[6][26]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][26]">B1_BUFFER[6][26]</A> = DFFEAS(<A HREF="#F1L35">F1L35</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L252">B1L252</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][26] is fifo:int_fifo|BUFFER[5][26]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][26]">B1_BUFFER[5][26]</A> = DFFEAS(<A HREF="#F1L35">F1L35</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L215">B1L215</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][26] is fifo:int_fifo|BUFFER[4][26]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][26]">B1_BUFFER[4][26]</A> = DFFEAS(<A HREF="#F1L35">F1L35</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L178">B1L178</A>,  ,  ,  ,  );


<P> --B1L355 is fifo:int_fifo|Mux5~0
<P><A NAME="B1L355">B1L355</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][26]">B1_BUFFER[5][26]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][26]">B1_BUFFER[4][26]</A>)))));


<P> --B1_BUFFER[7][26] is fifo:int_fifo|BUFFER[7][26]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][26]">B1_BUFFER[7][26]</A> = DFFEAS(<A HREF="#F1L35">F1L35</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L289">B1L289</A>,  ,  ,  ,  );


<P> --B1L356 is fifo:int_fifo|Mux5~1
<P><A NAME="B1L356">B1L356</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L355">B1L355</A> & ((<A HREF="#B1_BUFFER[7][26]">B1_BUFFER[7][26]</A>))) # (!<A HREF="#B1L355">B1L355</A> & (<A HREF="#B1_BUFFER[6][26]">B1_BUFFER[6][26]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L355">B1L355</A>))));


<P> --B1_BUFFER[1][26] is fifo:int_fifo|BUFFER[1][26]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][26]">B1_BUFFER[1][26]</A> = DFFEAS(<A HREF="#F1L35">F1L35</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L67">B1L67</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][26] is fifo:int_fifo|BUFFER[2][26]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][26]">B1_BUFFER[2][26]</A> = DFFEAS(<A HREF="#F1L35">F1L35</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L104">B1L104</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][26] is fifo:int_fifo|BUFFER[0][26]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][26]">B1_BUFFER[0][26]</A> = DFFEAS(<A HREF="#F1L35">F1L35</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L30">B1L30</A>,  ,  ,  ,  );


<P> --B1L357 is fifo:int_fifo|Mux5~2
<P><A NAME="B1L357">B1L357</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][26]">B1_BUFFER[2][26]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][26]">B1_BUFFER[0][26]</A>)))));


<P> --B1_BUFFER[3][26] is fifo:int_fifo|BUFFER[3][26]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][26]">B1_BUFFER[3][26]</A> = DFFEAS(<A HREF="#F1L35">F1L35</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L141">B1L141</A>,  ,  ,  ,  );


<P> --B1L358 is fifo:int_fifo|Mux5~3
<P><A NAME="B1L358">B1L358</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L357">B1L357</A> & ((<A HREF="#B1_BUFFER[3][26]">B1_BUFFER[3][26]</A>))) # (!<A HREF="#B1L357">B1L357</A> & (<A HREF="#B1_BUFFER[1][26]">B1_BUFFER[1][26]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L357">B1L357</A>))));


<P> --B1L359 is fifo:int_fifo|Mux5~4
<P><A NAME="B1L359">B1L359</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L356">B1L356</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L358">B1L358</A>)));


<P> --B1_BUFFER[6][27] is fifo:int_fifo|BUFFER[6][27]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][27]">B1_BUFFER[6][27]</A> = DFFEAS(<A HREF="#F1L36">F1L36</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L252">B1L252</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][27] is fifo:int_fifo|BUFFER[5][27]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][27]">B1_BUFFER[5][27]</A> = DFFEAS(<A HREF="#F1L36">F1L36</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L215">B1L215</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][27] is fifo:int_fifo|BUFFER[4][27]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][27]">B1_BUFFER[4][27]</A> = DFFEAS(<A HREF="#F1L36">F1L36</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L178">B1L178</A>,  ,  ,  ,  );


<P> --B1L350 is fifo:int_fifo|Mux4~0
<P><A NAME="B1L350">B1L350</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][27]">B1_BUFFER[5][27]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][27]">B1_BUFFER[4][27]</A>)))));


<P> --B1_BUFFER[7][27] is fifo:int_fifo|BUFFER[7][27]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][27]">B1_BUFFER[7][27]</A> = DFFEAS(<A HREF="#F1L36">F1L36</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L289">B1L289</A>,  ,  ,  ,  );


<P> --B1L351 is fifo:int_fifo|Mux4~1
<P><A NAME="B1L351">B1L351</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L350">B1L350</A> & ((<A HREF="#B1_BUFFER[7][27]">B1_BUFFER[7][27]</A>))) # (!<A HREF="#B1L350">B1L350</A> & (<A HREF="#B1_BUFFER[6][27]">B1_BUFFER[6][27]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L350">B1L350</A>))));


<P> --B1_BUFFER[1][27] is fifo:int_fifo|BUFFER[1][27]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][27]">B1_BUFFER[1][27]</A> = DFFEAS(<A HREF="#F1L36">F1L36</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L67">B1L67</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][27] is fifo:int_fifo|BUFFER[2][27]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][27]">B1_BUFFER[2][27]</A> = DFFEAS(<A HREF="#F1L36">F1L36</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L104">B1L104</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][27] is fifo:int_fifo|BUFFER[0][27]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][27]">B1_BUFFER[0][27]</A> = DFFEAS(<A HREF="#F1L36">F1L36</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L30">B1L30</A>,  ,  ,  ,  );


<P> --B1L352 is fifo:int_fifo|Mux4~2
<P><A NAME="B1L352">B1L352</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][27]">B1_BUFFER[2][27]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][27]">B1_BUFFER[0][27]</A>)))));


<P> --B1_BUFFER[3][27] is fifo:int_fifo|BUFFER[3][27]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][27]">B1_BUFFER[3][27]</A> = DFFEAS(<A HREF="#F1L36">F1L36</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L141">B1L141</A>,  ,  ,  ,  );


<P> --B1L353 is fifo:int_fifo|Mux4~3
<P><A NAME="B1L353">B1L353</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L352">B1L352</A> & ((<A HREF="#B1_BUFFER[3][27]">B1_BUFFER[3][27]</A>))) # (!<A HREF="#B1L352">B1L352</A> & (<A HREF="#B1_BUFFER[1][27]">B1_BUFFER[1][27]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L352">B1L352</A>))));


<P> --B1L354 is fifo:int_fifo|Mux4~4
<P><A NAME="B1L354">B1L354</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L351">B1L351</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L353">B1L353</A>)));


<P> --B1_BUFFER[6][28] is fifo:int_fifo|BUFFER[6][28]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][28]">B1_BUFFER[6][28]</A> = DFFEAS(<A HREF="#F1L37">F1L37</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L252">B1L252</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][28] is fifo:int_fifo|BUFFER[5][28]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][28]">B1_BUFFER[5][28]</A> = DFFEAS(<A HREF="#F1L37">F1L37</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L215">B1L215</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][28] is fifo:int_fifo|BUFFER[4][28]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][28]">B1_BUFFER[4][28]</A> = DFFEAS(<A HREF="#F1L37">F1L37</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L178">B1L178</A>,  ,  ,  ,  );


<P> --B1L345 is fifo:int_fifo|Mux3~0
<P><A NAME="B1L345">B1L345</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][28]">B1_BUFFER[5][28]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][28]">B1_BUFFER[4][28]</A>)))));


<P> --B1_BUFFER[7][28] is fifo:int_fifo|BUFFER[7][28]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][28]">B1_BUFFER[7][28]</A> = DFFEAS(<A HREF="#F1L37">F1L37</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L289">B1L289</A>,  ,  ,  ,  );


<P> --B1L346 is fifo:int_fifo|Mux3~1
<P><A NAME="B1L346">B1L346</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L345">B1L345</A> & ((<A HREF="#B1_BUFFER[7][28]">B1_BUFFER[7][28]</A>))) # (!<A HREF="#B1L345">B1L345</A> & (<A HREF="#B1_BUFFER[6][28]">B1_BUFFER[6][28]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L345">B1L345</A>))));


<P> --B1_BUFFER[1][28] is fifo:int_fifo|BUFFER[1][28]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][28]">B1_BUFFER[1][28]</A> = DFFEAS(<A HREF="#F1L37">F1L37</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L67">B1L67</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][28] is fifo:int_fifo|BUFFER[2][28]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][28]">B1_BUFFER[2][28]</A> = DFFEAS(<A HREF="#F1L37">F1L37</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L104">B1L104</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][28] is fifo:int_fifo|BUFFER[0][28]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][28]">B1_BUFFER[0][28]</A> = DFFEAS(<A HREF="#F1L37">F1L37</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L30">B1L30</A>,  ,  ,  ,  );


<P> --B1L347 is fifo:int_fifo|Mux3~2
<P><A NAME="B1L347">B1L347</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][28]">B1_BUFFER[2][28]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][28]">B1_BUFFER[0][28]</A>)))));


<P> --B1_BUFFER[3][28] is fifo:int_fifo|BUFFER[3][28]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][28]">B1_BUFFER[3][28]</A> = DFFEAS(<A HREF="#F1L37">F1L37</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L141">B1L141</A>,  ,  ,  ,  );


<P> --B1L348 is fifo:int_fifo|Mux3~3
<P><A NAME="B1L348">B1L348</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L347">B1L347</A> & ((<A HREF="#B1_BUFFER[3][28]">B1_BUFFER[3][28]</A>))) # (!<A HREF="#B1L347">B1L347</A> & (<A HREF="#B1_BUFFER[1][28]">B1_BUFFER[1][28]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L347">B1L347</A>))));


<P> --B1L349 is fifo:int_fifo|Mux3~4
<P><A NAME="B1L349">B1L349</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L346">B1L346</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L348">B1L348</A>)));


<P> --B1_BUFFER[6][29] is fifo:int_fifo|BUFFER[6][29]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][29]">B1_BUFFER[6][29]</A> = DFFEAS(<A HREF="#F1L38">F1L38</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L252">B1L252</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][29] is fifo:int_fifo|BUFFER[5][29]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][29]">B1_BUFFER[5][29]</A> = DFFEAS(<A HREF="#F1L38">F1L38</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L215">B1L215</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][29] is fifo:int_fifo|BUFFER[4][29]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][29]">B1_BUFFER[4][29]</A> = DFFEAS(<A HREF="#F1L38">F1L38</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L178">B1L178</A>,  ,  ,  ,  );


<P> --B1L340 is fifo:int_fifo|Mux2~0
<P><A NAME="B1L340">B1L340</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][29]">B1_BUFFER[5][29]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][29]">B1_BUFFER[4][29]</A>)))));


<P> --B1_BUFFER[7][29] is fifo:int_fifo|BUFFER[7][29]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][29]">B1_BUFFER[7][29]</A> = DFFEAS(<A HREF="#F1L38">F1L38</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L289">B1L289</A>,  ,  ,  ,  );


<P> --B1L341 is fifo:int_fifo|Mux2~1
<P><A NAME="B1L341">B1L341</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L340">B1L340</A> & ((<A HREF="#B1_BUFFER[7][29]">B1_BUFFER[7][29]</A>))) # (!<A HREF="#B1L340">B1L340</A> & (<A HREF="#B1_BUFFER[6][29]">B1_BUFFER[6][29]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L340">B1L340</A>))));


<P> --B1_BUFFER[1][29] is fifo:int_fifo|BUFFER[1][29]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][29]">B1_BUFFER[1][29]</A> = DFFEAS(<A HREF="#F1L38">F1L38</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L67">B1L67</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][29] is fifo:int_fifo|BUFFER[2][29]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][29]">B1_BUFFER[2][29]</A> = DFFEAS(<A HREF="#F1L38">F1L38</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L104">B1L104</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][29] is fifo:int_fifo|BUFFER[0][29]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][29]">B1_BUFFER[0][29]</A> = DFFEAS(<A HREF="#F1L38">F1L38</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L30">B1L30</A>,  ,  ,  ,  );


<P> --B1L342 is fifo:int_fifo|Mux2~2
<P><A NAME="B1L342">B1L342</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][29]">B1_BUFFER[2][29]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][29]">B1_BUFFER[0][29]</A>)))));


<P> --B1_BUFFER[3][29] is fifo:int_fifo|BUFFER[3][29]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][29]">B1_BUFFER[3][29]</A> = DFFEAS(<A HREF="#F1L38">F1L38</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L141">B1L141</A>,  ,  ,  ,  );


<P> --B1L343 is fifo:int_fifo|Mux2~3
<P><A NAME="B1L343">B1L343</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L342">B1L342</A> & ((<A HREF="#B1_BUFFER[3][29]">B1_BUFFER[3][29]</A>))) # (!<A HREF="#B1L342">B1L342</A> & (<A HREF="#B1_BUFFER[1][29]">B1_BUFFER[1][29]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L342">B1L342</A>))));


<P> --B1L344 is fifo:int_fifo|Mux2~4
<P><A NAME="B1L344">B1L344</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L341">B1L341</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L343">B1L343</A>)));


<P> --B1_BUFFER[6][30] is fifo:int_fifo|BUFFER[6][30]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][30]">B1_BUFFER[6][30]</A> = DFFEAS(<A HREF="#F1L39">F1L39</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L252">B1L252</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][30] is fifo:int_fifo|BUFFER[5][30]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][30]">B1_BUFFER[5][30]</A> = DFFEAS(<A HREF="#F1L39">F1L39</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L215">B1L215</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][30] is fifo:int_fifo|BUFFER[4][30]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][30]">B1_BUFFER[4][30]</A> = DFFEAS(<A HREF="#F1L39">F1L39</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L178">B1L178</A>,  ,  ,  ,  );


<P> --B1L335 is fifo:int_fifo|Mux1~0
<P><A NAME="B1L335">B1L335</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][30]">B1_BUFFER[5][30]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][30]">B1_BUFFER[4][30]</A>)))));


<P> --B1_BUFFER[7][30] is fifo:int_fifo|BUFFER[7][30]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][30]">B1_BUFFER[7][30]</A> = DFFEAS(<A HREF="#F1L39">F1L39</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L289">B1L289</A>,  ,  ,  ,  );


<P> --B1L336 is fifo:int_fifo|Mux1~1
<P><A NAME="B1L336">B1L336</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L335">B1L335</A> & ((<A HREF="#B1_BUFFER[7][30]">B1_BUFFER[7][30]</A>))) # (!<A HREF="#B1L335">B1L335</A> & (<A HREF="#B1_BUFFER[6][30]">B1_BUFFER[6][30]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L335">B1L335</A>))));


<P> --B1_BUFFER[1][30] is fifo:int_fifo|BUFFER[1][30]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][30]">B1_BUFFER[1][30]</A> = DFFEAS(<A HREF="#F1L39">F1L39</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L67">B1L67</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][30] is fifo:int_fifo|BUFFER[2][30]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][30]">B1_BUFFER[2][30]</A> = DFFEAS(<A HREF="#F1L39">F1L39</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L104">B1L104</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][30] is fifo:int_fifo|BUFFER[0][30]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][30]">B1_BUFFER[0][30]</A> = DFFEAS(<A HREF="#F1L39">F1L39</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L30">B1L30</A>,  ,  ,  ,  );


<P> --B1L337 is fifo:int_fifo|Mux1~2
<P><A NAME="B1L337">B1L337</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][30]">B1_BUFFER[2][30]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][30]">B1_BUFFER[0][30]</A>)))));


<P> --B1_BUFFER[3][30] is fifo:int_fifo|BUFFER[3][30]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][30]">B1_BUFFER[3][30]</A> = DFFEAS(<A HREF="#F1L39">F1L39</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L141">B1L141</A>,  ,  ,  ,  );


<P> --B1L338 is fifo:int_fifo|Mux1~3
<P><A NAME="B1L338">B1L338</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L337">B1L337</A> & ((<A HREF="#B1_BUFFER[3][30]">B1_BUFFER[3][30]</A>))) # (!<A HREF="#B1L337">B1L337</A> & (<A HREF="#B1_BUFFER[1][30]">B1_BUFFER[1][30]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L337">B1L337</A>))));


<P> --B1L339 is fifo:int_fifo|Mux1~4
<P><A NAME="B1L339">B1L339</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L336">B1L336</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L338">B1L338</A>)));


<P> --B1_BUFFER[6][31] is fifo:int_fifo|BUFFER[6][31]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[6][31]">B1_BUFFER[6][31]</A> = DFFEAS(<A HREF="#F1L40">F1L40</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L252">B1L252</A>,  ,  ,  ,  );


<P> --B1_BUFFER[5][31] is fifo:int_fifo|BUFFER[5][31]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[5][31]">B1_BUFFER[5][31]</A> = DFFEAS(<A HREF="#F1L40">F1L40</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L215">B1L215</A>,  ,  ,  ,  );


<P> --B1_BUFFER[4][31] is fifo:int_fifo|BUFFER[4][31]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[4][31]">B1_BUFFER[4][31]</A> = DFFEAS(<A HREF="#F1L40">F1L40</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L178">B1L178</A>,  ,  ,  ,  );


<P> --B1L330 is fifo:int_fifo|Mux0~0
<P><A NAME="B1L330">B1L330</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (<A HREF="#B1_BUFFER[5][31]">B1_BUFFER[5][31]</A>)) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1_BUFFER[4][31]">B1_BUFFER[4][31]</A>)))));


<P> --B1_BUFFER[7][31] is fifo:int_fifo|BUFFER[7][31]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[7][31]">B1_BUFFER[7][31]</A> = DFFEAS(<A HREF="#F1L40">F1L40</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L289">B1L289</A>,  ,  ,  ,  );


<P> --B1L331 is fifo:int_fifo|Mux0~1
<P><A NAME="B1L331">B1L331</A> = (<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1L330">B1L330</A> & ((<A HREF="#B1_BUFFER[7][31]">B1_BUFFER[7][31]</A>))) # (!<A HREF="#B1L330">B1L330</A> & (<A HREF="#B1_BUFFER[6][31]">B1_BUFFER[6][31]</A>)))) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (((<A HREF="#B1L330">B1L330</A>))));


<P> --B1_BUFFER[1][31] is fifo:int_fifo|BUFFER[1][31]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[1][31]">B1_BUFFER[1][31]</A> = DFFEAS(<A HREF="#F1L40">F1L40</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L67">B1L67</A>,  ,  ,  ,  );


<P> --B1_BUFFER[2][31] is fifo:int_fifo|BUFFER[2][31]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[2][31]">B1_BUFFER[2][31]</A> = DFFEAS(<A HREF="#F1L40">F1L40</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L104">B1L104</A>,  ,  ,  ,  );


<P> --B1_BUFFER[0][31] is fifo:int_fifo|BUFFER[0][31]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[0][31]">B1_BUFFER[0][31]</A> = DFFEAS(<A HREF="#F1L40">F1L40</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L30">B1L30</A>,  ,  ,  ,  );


<P> --B1L332 is fifo:int_fifo|Mux0~2
<P><A NAME="B1L332">B1L332</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & (<A HREF="#B1_BUFFER[2][31]">B1_BUFFER[2][31]</A>)) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> & ((<A HREF="#B1_BUFFER[0][31]">B1_BUFFER[0][31]</A>)))));


<P> --B1_BUFFER[3][31] is fifo:int_fifo|BUFFER[3][31]
<P> --register power-up is low

<P><A NAME="B1_BUFFER[3][31]">B1_BUFFER[3][31]</A> = DFFEAS(<A HREF="#F1L40">F1L40</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  , <A HREF="#B1L141">B1L141</A>,  ,  ,  ,  );


<P> --B1L333 is fifo:int_fifo|Mux0~3
<P><A NAME="B1L333">B1L333</A> = (<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#B1L332">B1L332</A> & ((<A HREF="#B1_BUFFER[3][31]">B1_BUFFER[3][31]</A>))) # (!<A HREF="#B1L332">B1L332</A> & (<A HREF="#B1_BUFFER[1][31]">B1_BUFFER[1][31]</A>)))) # (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & (((<A HREF="#B1L332">B1L332</A>))));


<P> --B1L334 is fifo:int_fifo|Mux0~4
<P><A NAME="B1L334">B1L334</A> = (<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & (<A HREF="#B1L331">B1L331</A>)) # (!<A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> & ((<A HREF="#B1L333">B1L333</A>)));


<P> --N1_WideOr55 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr55
<P><A NAME="N1_WideOr55">N1_WideOr55</A> = (<A HREF="#N1_state.s34">N1_state.s34</A>) # ((<A HREF="#N1_state.s33">N1_state.s33</A>) # (!<A HREF="#N1L51">N1L51</A>));


<P> --N1L69 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr31~0
<P><A NAME="N1L69">N1L69</A> = (!<A HREF="#C1L33">C1L33</A> & (<A HREF="#_STERM">_STERM</A> & ((!<A HREF="#A1L79">A1L79</A>) # (!<A HREF="#DSK0_IN_">DSK0_IN_</A>))));


<P> --N1L61 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~4
<P><A NAME="N1L61">N1L61</A> = (!<A HREF="#N1_state.s30">N1_state.s30</A> & (!<A HREF="#N1_state.s22">N1_state.s22</A> & ((<A HREF="#J1_FIFOFULL">J1_FIFOFULL</A>) # (!<A HREF="#N1_state.s35">N1_state.s35</A>))));


<P> --N1L58 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector28~0
<P><A NAME="N1L58">N1L58</A> = (((!<A HREF="#N1L27">N1L27</A> & !<A HREF="#N1L69">N1L69</A>)) # (!<A HREF="#N1L61">N1L61</A>)) # (!<A HREF="#N1L59">N1L59</A>);


<P> --N1L62 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~5
<P><A NAME="N1L62">N1L62</A> = (<A HREF="#N1_state.s28">N1_state.s28</A>) # ((<A HREF="#N1_state.s24">N1_state.s24</A>) # ((<A HREF="#N1L63">N1L63</A>) # (!<A HREF="#N1L60">N1L60</A>)));


<P> --N1L79 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s33~0
<P><A NAME="N1L79">N1L79</A> = (<A HREF="#N1_state.s32">N1_state.s32</A> & <A HREF="#N1L10">N1L10</A>);


<P> --N1L76 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s22~1
<P><A NAME="N1L76">N1L76</A> = (<A HREF="#C1_BGRANT_">C1_BGRANT_</A> & (<A HREF="#C1_nCYCLEDONE">C1_nCYCLEDONE</A> & (<A HREF="#N1_state.s21">N1_state.s21</A> & !<A HREF="#G1_A1">G1_A1</A>)));


<P> --E1_S2F_o is SCSI_SM:u_SCSI_SM|S2F_o
<P> --register power-up is low

<P><A NAME="E1_S2F_o">E1_S2F_o</A> = DFFEAS(<A HREF="#S1L19">S1L19</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1L1 is datapath:u_datapath|FIFO_ID[0]~0
<P><A NAME="F1L1">F1L1</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[0]">PD_PORT[0]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L1">T1L1</A>)));


<P> --LLW is LLW
<P> --register power-up is low

<P><A NAME="LLW">LLW</A> = DFFEAS(<A HREF="#C1_PLLW">C1_PLLW</A>, !<A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --L1L2 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~0
<P><A NAME="L1L2">L1L2</A> = (<A HREF="#E1_DACK_o">E1_DACK_o</A> & <A HREF="#E1_RE_o">E1_RE_o</A>);


<P> --L1_LLWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS
<P><A NAME="L1_LLWS">L1_LLWS</A> = (<A HREF="#LLW">LLW</A>) # ((<A HREF="#L1L2">L1L2</A> & (<A HREF="#H1_BO1">H1_BO1</A> & <A HREF="#H1_BO0">H1_BO0</A>)));


<P> --K1_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]
<P> --register power-up is low

<P><A NAME="K1_COUNT[1]">K1_COUNT[1]</A> = DFFEAS(<A HREF="#K1L5">K1L5</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --K1_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]
<P> --register power-up is low

<P><A NAME="K1_COUNT[2]">K1_COUNT[2]</A> = DFFEAS(<A HREF="#K1L8">K1L8</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --K1_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]
<P> --register power-up is low

<P><A NAME="K1_COUNT[0]">K1_COUNT[0]</A> = DFFEAS(<A HREF="#K1L3">K1L3</A>, <A HREF="#R1_wire_pll1_clk[2]">R1_wire_pll1_clk[2]</A>, <A HREF="#Z1_CNTR_O[8]">Z1_CNTR_O[8]</A>,  ,  ,  ,  ,  ,  );


<P> --B1L225 is fifo:int_fifo|BUFFER[6][0]~16
<P><A NAME="B1L225">B1L225</A> = (<A HREF="#L1_LLWS">L1_LLWS</A> & (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & !<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A>)));


<P> --C1_INCNO is CPU_SM:u_CPU_SM|INCNO
<P> --register power-up is low

<P><A NAME="C1_INCNO">C1_INCNO</A> = DFFEAS(<A HREF="#N1L48">N1L48</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --K2L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~0
<P><A NAME="K2L5">K2L5</A> = <A HREF="#K2_COUNT[1]">K2_COUNT[1]</A> $ (((<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> & ((<A HREF="#E1_INCNO_o">E1_INCNO_o</A>) # (<A HREF="#C1_INCNO">C1_INCNO</A>)))));


<P> --B1L188 is fifo:int_fifo|BUFFER[5][0]~17
<P><A NAME="B1L188">B1L188</A> = (<A HREF="#L1_LLWS">L1_LLWS</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & !<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A>)));


<P> --K2L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~1
<P><A NAME="K2L3">K2L3</A> = <A HREF="#K2_COUNT[0]">K2_COUNT[0]</A> $ (((<A HREF="#E1_INCNO_o">E1_INCNO_o</A>) # (<A HREF="#C1_INCNO">C1_INCNO</A>)));


<P> --B1L151 is fifo:int_fifo|BUFFER[4][0]~18
<P><A NAME="B1L151">B1L151</A> = (<A HREF="#L1_LLWS">L1_LLWS</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & !<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A>)));


<P> --K1L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~0
<P><A NAME="K1L7">K1L7</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & <A HREF="#K1_COUNT[0]">K1_COUNT[0]</A>);


<P> --B1L77 is fifo:int_fifo|BUFFER[2][0]~19
<P><A NAME="B1L77">B1L77</A> = (<A HREF="#L1_LLWS">L1_LLWS</A> & (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (!<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L40 is fifo:int_fifo|BUFFER[1][0]~20
<P><A NAME="B1L40">B1L40</A> = (<A HREF="#L1_LLWS">L1_LLWS</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L3 is fifo:int_fifo|BUFFER[0][0]~21
<P><A NAME="B1L3">B1L3</A> = (<A HREF="#L1_LLWS">L1_LLWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (!<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --K2L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2
<P><A NAME="K2L7">K2L7</A> = (!<A HREF="#K2_COUNT[0]">K2_COUNT[0]</A>) # (!<A HREF="#K2_COUNT[1]">K2_COUNT[1]</A>);


<P> --K2L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~3
<P><A NAME="K2L8">K2L8</A> = <A HREF="#K2_COUNT[2]">K2_COUNT[2]</A> $ (((!<A HREF="#K2L7">K2L7</A> & ((<A HREF="#E1_INCNO_o">E1_INCNO_o</A>) # (<A HREF="#C1_INCNO">C1_INCNO</A>)))));


<P> --F1L2 is datapath:u_datapath|FIFO_ID[1]~1
<P><A NAME="F1L2">F1L2</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[1]">PD_PORT[1]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L2">T1L2</A>)));


<P> --F1L3 is datapath:u_datapath|FIFO_ID[2]~2
<P><A NAME="F1L3">F1L3</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[2]">PD_PORT[2]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L3">T1L3</A>)));


<P> --F1L4 is datapath:u_datapath|FIFO_ID[3]~3
<P><A NAME="F1L4">F1L4</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[3]">PD_PORT[3]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L4">T1L4</A>)));


<P> --F1L5 is datapath:u_datapath|FIFO_ID[4]~4
<P><A NAME="F1L5">F1L5</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[4]">PD_PORT[4]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L5">T1L5</A>)));


<P> --F1L6 is datapath:u_datapath|FIFO_ID[5]~5
<P><A NAME="F1L6">F1L6</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[5]">PD_PORT[5]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L6">T1L6</A>)));


<P> --F1L7 is datapath:u_datapath|FIFO_ID[6]~6
<P><A NAME="F1L7">F1L7</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[6]">PD_PORT[6]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L7">T1L7</A>)));


<P> --F1L8 is datapath:u_datapath|FIFO_ID[7]~7
<P><A NAME="F1L8">F1L8</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[7]">PD_PORT[7]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L8">T1L8</A>)));


<P> --T1_UD_LATCH[8] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[8]">T1_UD_LATCH[8]</A> = DFFEAS(<A HREF="#DATA_IO[24]">DATA_IO[24]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --F1L9 is datapath:u_datapath|FIFO_ID[8]~8
<P><A NAME="F1L9">F1L9</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[8]">DATA_IO[8]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[8]">T1_UD_LATCH[8]</A>))));


<P> --F1L10 is datapath:u_datapath|FIFO_ID[8]~9
<P><A NAME="F1L10">F1L10</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[0]">PD_PORT[0]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#F1L9">F1L9</A>)));


<P> --L1_LMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS
<P><A NAME="L1_LMWS">L1_LMWS</A> = (<A HREF="#LLW">LLW</A>) # ((<A HREF="#H1_BO1">H1_BO1</A> & (<A HREF="#L1L2">L1L2</A> & !<A HREF="#H1_BO0">H1_BO0</A>)));


<P> --B1L234 is fifo:int_fifo|BUFFER[6][8]~22
<P><A NAME="B1L234">B1L234</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (<A HREF="#L1_LMWS">L1_LMWS</A> & !<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A>)));


<P> --B1L197 is fifo:int_fifo|BUFFER[5][8]~23
<P><A NAME="B1L197">B1L197</A> = (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (<A HREF="#L1_LMWS">L1_LMWS</A> & !<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A>)));


<P> --B1L160 is fifo:int_fifo|BUFFER[4][8]~24
<P><A NAME="B1L160">B1L160</A> = (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (<A HREF="#L1_LMWS">L1_LMWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & !<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A>)));


<P> --B1L49 is fifo:int_fifo|BUFFER[1][8]~25
<P><A NAME="B1L49">B1L49</A> = (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#L1_LMWS">L1_LMWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L86 is fifo:int_fifo|BUFFER[2][8]~26
<P><A NAME="B1L86">B1L86</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#L1_LMWS">L1_LMWS</A> & (!<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L12 is fifo:int_fifo|BUFFER[0][8]~27
<P><A NAME="B1L12">B1L12</A> = (<A HREF="#L1_LMWS">L1_LMWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (!<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --T1_UD_LATCH[9] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[9]">T1_UD_LATCH[9]</A> = DFFEAS(<A HREF="#DATA_IO[25]">DATA_IO[25]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --F1L11 is datapath:u_datapath|FIFO_ID[9]~10
<P><A NAME="F1L11">F1L11</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[9]">DATA_IO[9]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[9]">T1_UD_LATCH[9]</A>))));


<P> --F1L12 is datapath:u_datapath|FIFO_ID[9]~11
<P><A NAME="F1L12">F1L12</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[1]">PD_PORT[1]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#F1L11">F1L11</A>)));


<P> --T1_UD_LATCH[10] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[10]">T1_UD_LATCH[10]</A> = DFFEAS(<A HREF="#DATA_IO[26]">DATA_IO[26]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --F1L13 is datapath:u_datapath|FIFO_ID[10]~12
<P><A NAME="F1L13">F1L13</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[10]">DATA_IO[10]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[10]">T1_UD_LATCH[10]</A>))));


<P> --F1L14 is datapath:u_datapath|FIFO_ID[10]~13
<P><A NAME="F1L14">F1L14</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[2]">PD_PORT[2]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#F1L13">F1L13</A>)));


<P> --T1_UD_LATCH[11] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[11]">T1_UD_LATCH[11]</A> = DFFEAS(<A HREF="#DATA_IO[27]">DATA_IO[27]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --F1L15 is datapath:u_datapath|FIFO_ID[11]~14
<P><A NAME="F1L15">F1L15</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[11]">DATA_IO[11]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[11]">T1_UD_LATCH[11]</A>))));


<P> --F1L16 is datapath:u_datapath|FIFO_ID[11]~15
<P><A NAME="F1L16">F1L16</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[3]">PD_PORT[3]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#F1L15">F1L15</A>)));


<P> --T1_UD_LATCH[12] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[12]">T1_UD_LATCH[12]</A> = DFFEAS(<A HREF="#DATA_IO[28]">DATA_IO[28]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --F1L17 is datapath:u_datapath|FIFO_ID[12]~16
<P><A NAME="F1L17">F1L17</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[12]">DATA_IO[12]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[12]">T1_UD_LATCH[12]</A>))));


<P> --F1L18 is datapath:u_datapath|FIFO_ID[12]~17
<P><A NAME="F1L18">F1L18</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[4]">PD_PORT[4]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#F1L17">F1L17</A>)));


<P> --T1_UD_LATCH[13] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[13]">T1_UD_LATCH[13]</A> = DFFEAS(<A HREF="#DATA_IO[29]">DATA_IO[29]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --F1L19 is datapath:u_datapath|FIFO_ID[13]~18
<P><A NAME="F1L19">F1L19</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[13]">DATA_IO[13]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[13]">T1_UD_LATCH[13]</A>))));


<P> --F1L20 is datapath:u_datapath|FIFO_ID[13]~19
<P><A NAME="F1L20">F1L20</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[5]">PD_PORT[5]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#F1L19">F1L19</A>)));


<P> --T1_UD_LATCH[14] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[14]">T1_UD_LATCH[14]</A> = DFFEAS(<A HREF="#DATA_IO[30]">DATA_IO[30]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --F1L21 is datapath:u_datapath|FIFO_ID[14]~20
<P><A NAME="F1L21">F1L21</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[14]">DATA_IO[14]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[14]">T1_UD_LATCH[14]</A>))));


<P> --F1L22 is datapath:u_datapath|FIFO_ID[14]~21
<P><A NAME="F1L22">F1L22</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[6]">PD_PORT[6]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#F1L21">F1L21</A>)));


<P> --T1_UD_LATCH[15] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]
<P> --register power-up is low

<P><A NAME="T1_UD_LATCH[15]">T1_UD_LATCH[15]</A> = DFFEAS(<A HREF="#DATA_IO[31]">DATA_IO[31]</A>, !<A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>,  ,  , !<A HREF="#DS_O_">DS_O_</A>,  ,  ,  ,  );


<P> --F1L23 is datapath:u_datapath|FIFO_ID[15]~22
<P><A NAME="F1L23">F1L23</A> = (<A HREF="#F1_bDIEL">F1_bDIEL</A> & (<A HREF="#DATA_IO[15]">DATA_IO[15]</A>)) # (!<A HREF="#F1_bDIEL">F1_bDIEL</A> & (((<A HREF="#C1_BRIDGEIN">C1_BRIDGEIN</A> & <A HREF="#T1_UD_LATCH[15]">T1_UD_LATCH[15]</A>))));


<P> --F1L24 is datapath:u_datapath|FIFO_ID[15]~23
<P><A NAME="F1L24">F1L24</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[7]">PD_PORT[7]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#F1L23">F1L23</A>)));


<P> --F1L25 is datapath:u_datapath|FIFO_ID[16]~24
<P><A NAME="F1L25">F1L25</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[0]">PD_PORT[0]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L9">T1L9</A>)));


<P> --LHW is LHW
<P> --register power-up is low

<P><A NAME="LHW">LHW</A> = DFFEAS(<A HREF="#C1_PLHW">C1_PLHW</A>, !<A HREF="#SCLK">SCLK</A>,  ,  ,  ,  ,  ,  ,  );


<P> --L1_UMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS
<P><A NAME="L1_UMWS">L1_UMWS</A> = (<A HREF="#LHW">LHW</A>) # ((<A HREF="#H1_BO0">H1_BO0</A> & (<A HREF="#L1L2">L1L2</A> & !<A HREF="#H1_BO1">H1_BO1</A>)));


<P> --B1L243 is fifo:int_fifo|BUFFER[6][16]~28
<P><A NAME="B1L243">B1L243</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (<A HREF="#L1_UMWS">L1_UMWS</A> & !<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A>)));


<P> --B1L206 is fifo:int_fifo|BUFFER[5][16]~29
<P><A NAME="B1L206">B1L206</A> = (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (<A HREF="#L1_UMWS">L1_UMWS</A> & !<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A>)));


<P> --B1L169 is fifo:int_fifo|BUFFER[4][16]~30
<P><A NAME="B1L169">B1L169</A> = (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (<A HREF="#L1_UMWS">L1_UMWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & !<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A>)));


<P> --B1L58 is fifo:int_fifo|BUFFER[1][16]~31
<P><A NAME="B1L58">B1L58</A> = (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#L1_UMWS">L1_UMWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L95 is fifo:int_fifo|BUFFER[2][16]~32
<P><A NAME="B1L95">B1L95</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#L1_UMWS">L1_UMWS</A> & (!<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L21 is fifo:int_fifo|BUFFER[0][16]~33
<P><A NAME="B1L21">B1L21</A> = (<A HREF="#L1_UMWS">L1_UMWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (!<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --F1L26 is datapath:u_datapath|FIFO_ID[17]~25
<P><A NAME="F1L26">F1L26</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[1]">PD_PORT[1]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L10">T1L10</A>)));


<P> --F1L27 is datapath:u_datapath|FIFO_ID[18]~26
<P><A NAME="F1L27">F1L27</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[2]">PD_PORT[2]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L11">T1L11</A>)));


<P> --F1L28 is datapath:u_datapath|FIFO_ID[19]~27
<P><A NAME="F1L28">F1L28</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[3]">PD_PORT[3]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L12">T1L12</A>)));


<P> --F1L29 is datapath:u_datapath|FIFO_ID[20]~28
<P><A NAME="F1L29">F1L29</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[4]">PD_PORT[4]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L13">T1L13</A>)));


<P> --F1L30 is datapath:u_datapath|FIFO_ID[21]~29
<P><A NAME="F1L30">F1L30</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[5]">PD_PORT[5]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L14">T1L14</A>)));


<P> --F1L31 is datapath:u_datapath|FIFO_ID[22]~30
<P><A NAME="F1L31">F1L31</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[6]">PD_PORT[6]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L15">T1L15</A>)));


<P> --F1L32 is datapath:u_datapath|FIFO_ID[23]~31
<P><A NAME="F1L32">F1L32</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[7]">PD_PORT[7]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & ((<A HREF="#T1L16">T1L16</A>)));


<P> --F1_bDIEH is datapath:u_datapath|bDIEH
<P><A NAME="F1_bDIEH">F1_bDIEH</A> = (<A HREF="#E1_CPU2S_o">E1_CPU2S_o</A>) # (<A HREF="#C1_DIEH">C1_DIEH</A>);


<P> --F1L33 is datapath:u_datapath|FIFO_ID[24]~32
<P><A NAME="F1L33">F1L33</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[0]">PD_PORT[0]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & (((<A HREF="#DATA_IO[24]">DATA_IO[24]</A> & <A HREF="#F1_bDIEH">F1_bDIEH</A>))));


<P> --L1_UUWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS
<P><A NAME="L1_UUWS">L1_UUWS</A> = (<A HREF="#LHW">LHW</A>) # ((<A HREF="#L1L2">L1L2</A> & (!<A HREF="#H1_BO1">H1_BO1</A> & !<A HREF="#H1_BO0">H1_BO0</A>)));


<P> --B1L252 is fifo:int_fifo|BUFFER[6][24]~34
<P><A NAME="B1L252">B1L252</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (<A HREF="#L1_UUWS">L1_UUWS</A> & !<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A>)));


<P> --B1L215 is fifo:int_fifo|BUFFER[5][24]~35
<P><A NAME="B1L215">B1L215</A> = (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (<A HREF="#L1_UUWS">L1_UUWS</A> & !<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A>)));


<P> --B1L178 is fifo:int_fifo|BUFFER[4][24]~36
<P><A NAME="B1L178">B1L178</A> = (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & (<A HREF="#L1_UUWS">L1_UUWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & !<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A>)));


<P> --B1L67 is fifo:int_fifo|BUFFER[1][24]~37
<P><A NAME="B1L67">B1L67</A> = (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#L1_UUWS">L1_UUWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L104 is fifo:int_fifo|BUFFER[2][24]~38
<P><A NAME="B1L104">B1L104</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#L1_UUWS">L1_UUWS</A> & (!<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L30 is fifo:int_fifo|BUFFER[0][24]~39
<P><A NAME="B1L30">B1L30</A> = (<A HREF="#L1_UUWS">L1_UUWS</A> & (!<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (!<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --F1L34 is datapath:u_datapath|FIFO_ID[25]~33
<P><A NAME="F1L34">F1L34</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[1]">PD_PORT[1]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & (((<A HREF="#DATA_IO[25]">DATA_IO[25]</A> & <A HREF="#F1_bDIEH">F1_bDIEH</A>))));


<P> --F1L35 is datapath:u_datapath|FIFO_ID[26]~34
<P><A NAME="F1L35">F1L35</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[2]">PD_PORT[2]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & (((<A HREF="#DATA_IO[26]">DATA_IO[26]</A> & <A HREF="#F1_bDIEH">F1_bDIEH</A>))));


<P> --F1L36 is datapath:u_datapath|FIFO_ID[27]~35
<P><A NAME="F1L36">F1L36</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[3]">PD_PORT[3]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & (((<A HREF="#DATA_IO[27]">DATA_IO[27]</A> & <A HREF="#F1_bDIEH">F1_bDIEH</A>))));


<P> --F1L37 is datapath:u_datapath|FIFO_ID[28]~36
<P><A NAME="F1L37">F1L37</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[4]">PD_PORT[4]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & (((<A HREF="#DATA_IO[28]">DATA_IO[28]</A> & <A HREF="#F1_bDIEH">F1_bDIEH</A>))));


<P> --F1L38 is datapath:u_datapath|FIFO_ID[29]~37
<P><A NAME="F1L38">F1L38</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[5]">PD_PORT[5]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & (((<A HREF="#DATA_IO[29]">DATA_IO[29]</A> & <A HREF="#F1_bDIEH">F1_bDIEH</A>))));


<P> --F1L39 is datapath:u_datapath|FIFO_ID[30]~38
<P><A NAME="F1L39">F1L39</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[6]">PD_PORT[6]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & (((<A HREF="#DATA_IO[30]">DATA_IO[30]</A> & <A HREF="#F1_bDIEH">F1_bDIEH</A>))));


<P> --F1L40 is datapath:u_datapath|FIFO_ID[31]~39
<P><A NAME="F1L40">F1L40</A> = (<A HREF="#E1_S2F_o">E1_S2F_o</A> & (<A HREF="#PD_PORT[7]">PD_PORT[7]</A>)) # (!<A HREF="#E1_S2F_o">E1_S2F_o</A> & (((<A HREF="#DATA_IO[31]">DATA_IO[31]</A> & <A HREF="#F1_bDIEH">F1_bDIEH</A>))));


<P> --S1L19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0
<P><A NAME="S1L19">S1L19</A> = (<A HREF="#S1_state_reg.S2F_3">S1_state_reg.S2F_3</A>) # ((<A HREF="#S1_state_reg.S2F_2">S1_state_reg.S2F_2</A>) # (!<A HREF="#S1L15">S1L15</A>));


<P> --C1_PLLW is CPU_SM:u_CPU_SM|PLLW
<P> --register power-up is low

<P><A NAME="C1_PLLW">C1_PLLW</A> = DFFEAS(<A HREF="#N1L56">N1L56</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --C1_INCNI is CPU_SM:u_CPU_SM|INCNI
<P> --register power-up is low

<P><A NAME="C1_INCNI">C1_INCNI</A> = DFFEAS(<A HREF="#N1_state.s35">N1_state.s35</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --K1L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1
<P><A NAME="K1L5">K1L5</A> = <A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> $ (((<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & ((<A HREF="#E1_INCNI_o">E1_INCNI_o</A>) # (<A HREF="#C1_INCNI">C1_INCNI</A>)))));


<P> --K1L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2
<P><A NAME="K1L8">K1L8</A> = <A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> $ (((<A HREF="#K1L7">K1L7</A> & ((<A HREF="#E1_INCNI_o">E1_INCNI_o</A>) # (<A HREF="#C1_INCNI">C1_INCNI</A>)))));


<P> --K1L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~3
<P><A NAME="K1L3">K1L3</A> = <A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> $ (((<A HREF="#E1_INCNI_o">E1_INCNI_o</A>) # (<A HREF="#C1_INCNI">C1_INCNI</A>)));


<P> --C1_PLHW is CPU_SM:u_CPU_SM|PLHW
<P> --register power-up is low

<P><A NAME="C1_PLHW">C1_PLHW</A> = DFFEAS(<A HREF="#N1L53">N1L53</A>, <A HREF="#R1_wire_pll1_clk[1]">R1_wire_pll1_clk[1]</A>, <A HREF="#C1_CCRESET_">C1_CCRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --N1L54 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~0
<P><A NAME="N1L54">N1L54</A> = (<A HREF="#_STERM">_STERM</A> & (((<A HREF="#C1L33">C1L33</A> & <A HREF="#N1_state.s24">N1_state.s24</A>)) # (!<A HREF="#N1L59">N1L59</A>)));


<P> --N1L68 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr30~0
<P><A NAME="N1L68">N1L68</A> = (<A HREF="#_STERM">_STERM</A> & ((<A HREF="#C1L33">C1L33</A>) # ((!<A HREF="#DSK0_IN_">DSK0_IN_</A> & <A HREF="#A1L79">A1L79</A>))));


<P> --N1L55 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~1
<P><A NAME="N1L55">N1L55</A> = (<A HREF="#N1_state.s33">N1_state.s33</A>) # ((<A HREF="#N1L54">N1L54</A>) # ((<A HREF="#N1_state.s32">N1_state.s32</A> & <A HREF="#N1L68">N1L68</A>)));


<P> --N1L56 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~2
<P><A NAME="N1L56">N1L56</A> = (<A HREF="#N1L55">N1L55</A>) # (((<A HREF="#N1_state.s28">N1_state.s28</A> & <A HREF="#C1L33">C1L33</A>)) # (!<A HREF="#N1L60">N1L60</A>));


<P> --N1L57 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~3
<P><A NAME="N1L57">N1L57</A> = (<A HREF="#N1_state.s24">N1_state.s24</A> & (!<A HREF="#C1_DSACK_LATCHED_[0]">C1_DSACK_LATCHED_[0]</A> & !<A HREF="#C1_DSACK_LATCHED_[1]">C1_DSACK_LATCHED_[1]</A>));


<P> --N1L53 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector26~0
<P><A NAME="N1L53">N1L53</A> = (<A HREF="#N1L23">N1L23</A>) # ((<A HREF="#_STERM">_STERM</A> & ((<A HREF="#N1_state.s23">N1_state.s23</A>) # (<A HREF="#N1L57">N1L57</A>))));


<P> --S1L18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~3
<P><A NAME="S1L18">S1L18</A> = (((<A HREF="#R_W_IO">R_W_IO</A> & <A HREF="#S1_state_reg.CPUREQ">S1_state_reg.CPUREQ</A>)) # (!<A HREF="#S1L26">S1L26</A>)) # (!<A HREF="#S1L15">S1L15</A>);


<P> --U1L7 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~94
<P><A NAME="U1L7">U1L7</A> = (!<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (<A HREF="#U1L4">U1L4</A> & !<A HREF="#Y1L7">Y1L7</A>)));


<P> --U1L10 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~95
<P><A NAME="U1L10">U1L10</A> = (<A HREF="#U1L8">U1L8</A>) # ((!<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & <A HREF="#U1L9">U1L9</A>)));


<P> --U1L34 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~96
<P><A NAME="U1L34">U1L34</A> = (!<A HREF="#C1_F2CPUL">C1_F2CPUL</A> & (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (<A HREF="#Y1L10">Y1L10</A> & !<A HREF="#Y1L7">Y1L7</A>)));


<P> --U1L78 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~97
<P><A NAME="U1L78">U1L78</A> = (!<A HREF="#E1_S2CPU_o">E1_S2CPU_o</A> & (!<A HREF="#C1_F2CPUH">C1_F2CPUH</A> & (<A HREF="#Y1L7">Y1L7</A> & !<A HREF="#C1_BRIDGEOUT">C1_BRIDGEOUT</A>)));


<P> --N1L66 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr27~4
<P><A NAME="N1L66">N1L66</A> = ((!<A HREF="#C1L33">C1L33</A> & ((!<A HREF="#_BERR">_BERR</A>) # (!<A HREF="#_DSACK_IO[1]">_DSACK_IO[1]</A>)))) # (!<A HREF="#_STERM">_STERM</A>);


<P> --N1L44 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector22~3
<P><A NAME="N1L44">N1L44</A> = (<A HREF="#N1_state.s6">N1_state.s6</A>) # ((<A HREF="#N1_state.s7">N1_state.s7</A>) # ((<A HREF="#N1_state.s8">N1_state.s8</A>) # (<A HREF="#N1L43">N1L43</A>)));


<P> --S1L24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~4
<P><A NAME="S1L24">S1L24</A> = (<A HREF="#S1_state_reg.C2S_3">S1_state_reg.C2S_3</A>) # (((<A HREF="#S1_state_reg.CPUREQ">S1_state_reg.CPUREQ</A> & !<A HREF="#R_W_IO">R_W_IO</A>)) # (!<A HREF="#S1L27">S1L27</A>));


<P> --N1L63 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~6
<P><A NAME="N1L63">N1L63</A> = (<A HREF="#N1_state.s31">N1_state.s31</A>) # ((<A HREF="#N1_state.s23">N1_state.s23</A>) # ((<A HREF="#N1_state.s32">N1_state.s32</A> & !<A HREF="#N1L69">N1L69</A>)));


<P> --B1L262 is fifo:int_fifo|BUFFER[7][0]~40
<P><A NAME="B1L262">B1L262</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#L1_LLWS">L1_LLWS</A> & <A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L114 is fifo:int_fifo|BUFFER[3][0]~41
<P><A NAME="B1L114">B1L114</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#L1_LLWS">L1_LLWS</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L271 is fifo:int_fifo|BUFFER[7][8]~42
<P><A NAME="B1L271">B1L271</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & <A HREF="#L1_LMWS">L1_LMWS</A>)));


<P> --B1L123 is fifo:int_fifo|BUFFER[3][8]~43
<P><A NAME="B1L123">B1L123</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#L1_LMWS">L1_LMWS</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L280 is fifo:int_fifo|BUFFER[7][16]~44
<P><A NAME="B1L280">B1L280</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & <A HREF="#L1_UMWS">L1_UMWS</A>)));


<P> --B1L132 is fifo:int_fifo|BUFFER[3][16]~45
<P><A NAME="B1L132">B1L132</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#L1_UMWS">L1_UMWS</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --B1L289 is fifo:int_fifo|BUFFER[7][24]~46
<P><A NAME="B1L289">B1L289</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A> & <A HREF="#L1_UUWS">L1_UUWS</A>)));


<P> --B1L141 is fifo:int_fifo|BUFFER[3][24]~47
<P><A NAME="B1L141">B1L141</A> = (<A HREF="#K1_COUNT[1]">K1_COUNT[1]</A> & (<A HREF="#K1_COUNT[0]">K1_COUNT[0]</A> & (<A HREF="#L1_UUWS">L1_UUWS</A> & !<A HREF="#K1_COUNT[2]">K1_COUNT[2]</A>)));


<P> --C1L4 is CPU_SM:u_CPU_SM|BGRANT_~0
<P><A NAME="C1L4">C1L4</A> = !<A HREF="#_BG">_BG</A>;


<P> --A1L8 is AS_O_~0
<P><A NAME="A1L8">A1L8</A> = !<A HREF="#C1_PAS">C1_PAS</A>;


<P> --A1L81 is DS_O_~0
<P><A NAME="A1L81">A1L81</A> = !<A HREF="#C1_PDS">C1_PDS</A>;


<P> --J1L26 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]~8
<P><A NAME="J1L26">J1L26</A> = !<A HREF="#C1_DECFIFO">C1_DECFIFO</A>;


<P> --C1L2 is CPU_SM:u_CPU_SM|BGACK~_wirecell
<P><A NAME="C1L2">C1L2</A> = !<A HREF="#C1_BGACK">C1_BGACK</A>;


<P> --E1L6 is SCSI_SM:u_SCSI_SM|DACK_o~_wirecell
<P><A NAME="E1L6">E1L6</A> = !<A HREF="#E1_DACK_o">E1_DACK_o</A>;


<P> --E1L19 is SCSI_SM:u_SCSI_SM|SCSI_CS_o~_wirecell
<P><A NAME="E1L19">E1L19</A> = !<A HREF="#E1_SCSI_CS_o">E1_SCSI_CS_o</A>;


<P> --A1L150 is _IOR~0_wirecell
<P><A NAME="A1L150">A1L150</A> = !<A HREF="#A1L149">A1L149</A>;


<P> --A1L153 is _IOW~0_wirecell
<P><A NAME="A1L153">A1L153</A> = !<A HREF="#A1L152">A1L152</A>;


</body></html>