#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul 24 20:08:24 2021
# Process ID: 6996
# Current directory: F:/singlecpu3/singlecpu2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3196 F:\singlecpu3\singlecpu2\SingleCPU.xpr
# Log file: F:/singlecpu3/singlecpu2/vivado.log
# Journal file: F:/singlecpu3/singlecpu2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/singlecpu3/singlecpu2/SingleCPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado/2021/singlecpu2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 728.781 ; gain = 97.348
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 825.344 ; gain = 60.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:88]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [F:/singlecpu3/singlecpu2/.Xil/Vivado-6996-612-37/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [F:/singlecpu3/singlecpu2/.Xil/Vivado-6996-612-37/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [F:/singlecpu3/singlecpu2/.Xil/Vivado-6996-612-37/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [F:/singlecpu3/singlecpu2/.Xil/Vivado-6996-612-37/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [F:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 871.184 ; gain = 106.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 871.184 ; gain = 106.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 871.184 ; gain = 106.820
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'f:/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1222.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1267.590 ; gain = 503.227
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1267.590 ; gain = 503.227
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 24 20:09:39 2021...
