# Digital_Clock_using_FPGA
The project involves the design of seven segment driver module and binary to BCD converter module using Verilog thereby the four seven segment display of Basys-3 FPGA kit are coded to get 12 hr format clock.
