$date
	Wed Feb 28 21:20:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module clock_divide_by_3_testbench $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$scope module design_instance $end
$var wire 1 " clkin $end
$var wire 1 ! clkout $end
$var wire 1 # reset $end
$var reg 3 $ i [2:0] $end
$var reg 1 % myclkout $end
$var reg 3 & nexti [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
0%
bx $
1#
0"
0!
$end
#10
b1 &
b0 $
1"
#20
1!
1%
b10 &
b1 $
0"
#30
b1 &
b0 $
0!
0%
1"
#40
1!
1%
b10 &
b1 $
0"
0#
#50
b11 &
b10 $
1"
#60
b100 &
b11 $
0"
#70
0!
0%
b101 &
b100 $
1"
#80
b0 &
b101 $
0"
#90
b1 &
b0 $
1"
#100
1!
1%
b10 &
b1 $
0"
#110
b11 &
b10 $
1"
#120
b100 &
b11 $
0"
#130
0!
0%
b101 &
b100 $
1"
#140
b0 &
b101 $
0"
#150
b1 &
b0 $
1"
#160
1!
1%
b10 &
b1 $
0"
#170
b11 &
b10 $
1"
#180
b100 &
b11 $
0"
#190
0!
0%
b101 &
b100 $
1"
#200
b0 &
b101 $
0"
#210
b1 &
b0 $
1"
#220
1!
1%
b10 &
b1 $
0"
#230
b11 &
b10 $
1"
#240
b100 &
b11 $
0"
#250
0!
0%
b101 &
b100 $
1"
#260
b0 &
b101 $
0"
#270
b1 &
b0 $
1"
#280
1!
1%
b10 &
b1 $
0"
#290
b11 &
b10 $
1"
#300
b100 &
b11 $
0"
#310
0!
0%
b101 &
b100 $
1"
#320
b0 &
b101 $
0"
#330
b1 &
b0 $
1"
#340
1!
1%
b10 &
b1 $
0"
#350
b11 &
b10 $
1"
#360
b100 &
b11 $
0"
#370
0!
0%
b101 &
b100 $
1"
#380
b0 &
b101 $
0"
