// Seed: 807687231
module module_0;
  wire id_1;
  assign module_1.id_13 = 0;
  wire  id_2;
  logic id_3;
  assign id_3 = -1;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    output wire id_3,
    input tri id_4,
    output wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11,
    input tri id_12,
    input wand id_13,
    input supply0 id_14,
    input wor id_15,
    input tri1 id_16,
    output tri1 id_17,
    input tri0 id_18,
    input wand id_19,
    output supply1 id_20,
    output tri id_21,
    input wire id_22,
    output wor id_23,
    output wire id_24,
    input supply0 id_25
    , id_29,
    input tri1 id_26,
    output wire id_27
);
  logic [-1 'b0 : 1] id_30;
  logic id_31;
  assign id_27 = id_30;
  assign id_31 = (1);
  assign id_27 = (id_10) == 1'd0;
  module_0 modCall_1 ();
  assign id_27 = id_16 ^ id_26;
endmodule
