Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 13 18:47:51 2024
| Host         : anon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cifru_timing_summary_routed.rpt -pb cifru_timing_summary_routed.pb -rpx cifru_timing_summary_routed.rpx -warn_on_violation
| Design       : cifru
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: addCifra (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: executie/mpgDisplay/Q2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: executie/mpgDisplay/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.366        0.000                      0                   20       -0.563       -0.563                      1                   20        4.500        0.000                       0                    29  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.366        0.000                      0                   20       -0.563       -0.563                      1                   20        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.366ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.563ns,  Total Violation       -0.563ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.101ns  (logic 0.467ns (22.201%)  route 1.635ns (77.799%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.936     7.101    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         f  executie/mpgDisplay/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597    11.516    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)       -0.014    11.467    executie/mpgDisplay/Q1_reg
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.704ns (24.039%)  route 2.225ns (75.961%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  executie/mpgUp/cnt_reg[11]/Q
                         net (fo=2, routed)           0.812     6.578    executie/mpgUp/mpgDisplay/cnt_reg[11]
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124     6.702 r  executie/mpgUp/Q1_i_2/O
                         net (fo=1, routed)           0.941     7.644    executie/mpgUp/Q1_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  executie/mpgUp/Q1_i_1/O
                         net (fo=1, routed)           0.471     8.239    executie/mpgDisplay/eqOp
    SLICE_X5Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.045    executie/mpgDisplay/Q1_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.692ns (75.470%)  route 0.550ns (24.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     6.317    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  executie/mpgUp/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    executie/mpgUp/cnt_reg[8]_i_1_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.553 r  executie/mpgUp/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.553    executie/mpgUp/cnt_reg[12]_i_1_n_6
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[13]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.062    15.312    executie/mpgUp/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.671ns (75.238%)  route 0.550ns (24.762%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     6.317    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  executie/mpgUp/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    executie/mpgUp/cnt_reg[8]_i_1_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 r  executie/mpgUp/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.532    executie/mpgUp/cnt_reg[12]_i_1_n_4
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[15]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.062    15.312    executie/mpgUp/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.597ns (74.384%)  route 0.550ns (25.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     6.317    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  executie/mpgUp/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    executie/mpgUp/cnt_reg[8]_i_1_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.458 r  executie/mpgUp/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.458    executie/mpgUp/cnt_reg[12]_i_1_n_5
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[14]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.062    15.312    executie/mpgUp/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.581ns (74.192%)  route 0.550ns (25.808%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     6.317    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  executie/mpgUp/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    executie/mpgUp/cnt_reg[8]_i_1_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.442 r  executie/mpgUp/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.442    executie/mpgUp/cnt_reg[12]_i_1_n_7
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[12]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.062    15.312    executie/mpgUp/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.578ns (74.156%)  route 0.550ns (25.844%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     6.317    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.439 r  executie/mpgUp/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.439    executie/mpgUp/cnt_reg[8]_i_1_n_6
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[9]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_D)        0.062    15.312    executie/mpgUp/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  7.873    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.557ns (73.898%)  route 0.550ns (26.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     6.317    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.418 r  executie/mpgUp/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.418    executie/mpgUp/cnt_reg[8]_i_1_n_4
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[11]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_D)        0.062    15.312    executie/mpgUp/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 1.483ns (72.948%)  route 0.550ns (27.052%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     6.317    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.344 r  executie/mpgUp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.344    executie/mpgUp/cnt_reg[8]_i_1_n_5
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[10]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_D)        0.062    15.312    executie/mpgUp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 1.467ns (72.733%)  route 0.550ns (27.267%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     6.317    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.328 r  executie/mpgUp/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.328    executie/mpgUp/cnt_reg[8]_i_1_n_7
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[8]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_D)        0.062    15.312    executie/mpgUp/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  7.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.563ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.276ns (17.501%)  route 1.299ns (82.499%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.655     1.575    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.035     2.068    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.070     2.138    executie/mpgDisplay/Q1_reg
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 executie/mpgDisplay/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  executie/mpgDisplay/Q1_reg/Q
                         net (fo=1, routed)           0.169     1.826    executie/mpgDisplay/Q1_reg_n_0
    SLICE_X3Y103         FDRE                                         r  executie/mpgDisplay/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  executie/mpgDisplay/Q2_reg/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.070     1.626    executie/mpgDisplay/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  executie/mpgUp/cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     1.790    executie/mpgUp/mpgDisplay/cnt_reg[14]
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  executie/mpgUp/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    executie/mpgUp/cnt_reg[12]_i_1_n_5
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[14]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y105         FDRE (Hold_fdre_C_D)         0.105     1.621    executie/mpgUp/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  executie/mpgUp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  executie/mpgUp/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.790    executie/mpgUp/mpgDisplay/cnt_reg[6]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  executie/mpgUp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    executie/mpgUp/cnt_reg[4]_i_1_n_5
    SLICE_X4Y103         FDRE                                         r  executie/mpgUp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  executie/mpgUp/cnt_reg[6]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105     1.621    executie/mpgUp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  executie/mpgUp/cnt_reg[10]/Q
                         net (fo=2, routed)           0.134     1.791    executie/mpgUp/mpgDisplay/cnt_reg[10]
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  executie/mpgUp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    executie/mpgUp/cnt_reg[8]_i_1_n_5
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[10]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.105     1.621    executie/mpgUp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  executie/mpgUp/cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     1.790    executie/mpgUp/mpgDisplay/cnt_reg[14]
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.934 r  executie/mpgUp/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    executie/mpgUp/cnt_reg[12]_i_1_n_4
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  executie/mpgUp/cnt_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y105         FDRE (Hold_fdre_C_D)         0.105     1.621    executie/mpgUp/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  executie/mpgUp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  executie/mpgUp/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.790    executie/mpgUp/mpgDisplay/cnt_reg[6]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.934 r  executie/mpgUp/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    executie/mpgUp/cnt_reg[4]_i_1_n_4
    SLICE_X4Y103         FDRE                                         r  executie/mpgUp/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  executie/mpgUp/cnt_reg[7]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105     1.621    executie/mpgUp/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  executie/mpgUp/cnt_reg[10]/Q
                         net (fo=2, routed)           0.134     1.791    executie/mpgUp/mpgDisplay/cnt_reg[10]
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.935 r  executie/mpgUp/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    executie/mpgUp/cnt_reg[8]_i_1_n_4
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  executie/mpgUp/cnt_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.105     1.621    executie/mpgUp/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 executie/mpgDisplay/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.850%)  route 0.242ns (63.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  executie/mpgDisplay/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  executie/mpgDisplay/Q2_reg/Q
                         net (fo=2, routed)           0.242     1.900    executie/mpgDisplay/Q2
    SLICE_X3Y103         FDRE                                         r  executie/mpgDisplay/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  executie/mpgDisplay/Q3_reg/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.066     1.583    executie/mpgDisplay/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  executie/mpgUp/cnt_reg[0]/Q
                         net (fo=2, routed)           0.184     1.842    executie/mpgUp/mpgDisplay/cnt_reg[0]
    SLICE_X4Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  executie/mpgUp/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.887    executie/mpgUp/cnt[0]_i_2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  executie/mpgUp/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    executie/mpgUp/cnt_reg[0]_i_1_n_7
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.034    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  executie/mpgUp/cnt_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.105     1.622    executie/mpgUp/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    control/FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    control/FSM_onehot_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    control/FSM_onehot_currentState_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    control/FSM_onehot_currentState_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    control/FSM_onehot_currentState_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    control/FSM_onehot_currentState_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    control/FSM_onehot_currentState_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    control/FSM_onehot_currentState_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    control/FSM_onehot_currentState_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_onehot_currentState_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_onehot_currentState_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    control/FSM_onehot_currentState_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_onehot_currentState_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_onehot_currentState_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 4.216ns (50.003%)  route 4.216ns (49.997%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.821     1.339    executie/display/count[1]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.124     1.463 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.394     4.858    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.432 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.432    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 4.408ns (63.879%)  route 2.492ns (36.121%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.821     1.339    executie/display/count[1]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.152     1.491 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.162    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738     6.900 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.900    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 4.178ns (62.310%)  route 2.527ns (37.690%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.830     1.348    executie/display/count[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.124     1.472 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.697     3.169    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.704 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.704    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            control/FSM_onehot_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.219ns  (logic 1.601ns (37.937%)  route 2.618ns (62.063%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  addCifra_IBUF_inst/O
                         net (fo=3, routed)           1.955     3.431    control/addCifra_IBUF
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.124     3.555 r  control/FSM_onehot_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.664     4.219    control/FSM_onehot_nextState_reg[1]_i_1_n_0
    SLICE_X0Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            control/FSM_onehot_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.176ns  (logic 1.595ns (50.210%)  route 1.581ns (49.790%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  addCifra_IBUF_inst/O
                         net (fo=3, routed)           1.581     3.058    control/addCifra_IBUF
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.118     3.176 r  control/FSM_onehot_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.176    control/FSM_onehot_nextState_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_nextState_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.199ns  (logic 0.749ns (34.067%)  route 1.450ns (65.933%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X2Y102         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  executie/comparator_a/match_reg/Q
                         net (fo=2, routed)           0.790     1.415    control/match
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.124     1.539 r  control/FSM_onehot_nextState_reg[4]_i_1/O
                         net (fo=1, routed)           0.659     2.199    control/FSM_onehot_nextState_reg[4]_i_1_n_0
    SLICE_X0Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/display/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.326ns  (logic 0.642ns (48.404%)  route 0.684ns (51.596%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.684     1.202    executie/display/count[0]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.326    executie/display/count[1]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/display/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.318ns  (logic 0.642ns (48.698%)  route 0.676ns (51.302%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.676     1.194    executie/display/count[0]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124     1.318 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.318    executie/display/count[0]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/display/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.186     0.350    executie/display/count[1]
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.045     0.395 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    executie/display/count[0]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/display/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.186     0.350    executie/display/count[1]
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.045     0.395 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    executie/display/count[1]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.222ns (45.663%)  route 0.264ns (54.337%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X2Y102         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/comparator_a/match_reg/Q
                         net (fo=2, routed)           0.264     0.442    control/match
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.044     0.486 r  control/FSM_onehot_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.486    control/FSM_onehot_nextState_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_nextState_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.223ns (27.342%)  route 0.593ns (72.658%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X2Y102         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  executie/comparator_a/match_reg/Q
                         net (fo=2, routed)           0.264     0.442    control/match
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.045     0.487 r  control/FSM_onehot_nextState_reg[4]_i_1/O
                         net (fo=1, routed)           0.328     0.816    control/FSM_onehot_nextState_reg[4]_i_1_n_0
    SLICE_X0Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            control/FSM_onehot_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.401ns  (logic 0.289ns (20.663%)  route 1.111ns (79.337%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  addCifra_IBUF_inst/O
                         net (fo=3, routed)           0.779     1.023    control/addCifra_IBUF
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.068 r  control/FSM_onehot_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.333     1.401    control/FSM_onehot_nextState_reg[1]_i_1_n_0
    SLICE_X0Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.445ns (75.464%)  route 0.470ns (24.536%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.125     0.289    executie/display/count[1]
    SLICE_X1Y103         LUT2 (Prop_lut2_I0_O)        0.045     0.334 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.345     0.679    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.915 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.915    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.508ns (73.411%)  route 0.546ns (26.589%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.210     0.374    executie/display/count[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I0_O)        0.046     0.420 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     0.756    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     2.055 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.055    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.484ns (53.690%)  route 1.280ns (46.310%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.210     0.374    executie/display/count[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I0_O)        0.045     0.419 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.069     1.489    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.764 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.764    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.235ns (59.581%)  route 2.873ns (40.419%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=5, routed)           0.952     6.683    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.296     6.979 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.921     8.899    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.420 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000    12.420    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            introduCaractereLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.646ns  (logic 4.115ns (61.920%)  route 2.531ns (38.080%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  control/FSM_onehot_currentState_reg[1]/Q
                         net (fo=5, routed)           1.002     6.769    control/Q[0]
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  control/introduCaractereLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     8.422    introduCaractereLED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.957 r  introduCaractereLED_OBUF_inst/O
                         net (fo=0)                   0.000    11.957    introduCaractereLED
    K15                                                               r  introduCaractereLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.393ns  (logic 0.839ns (35.054%)  route 1.554ns (64.946%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=5, routed)           1.125     6.856    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X1Y103         LUT4 (Prop_lut4_I1_O)        0.296     7.152 r  control/count[1]_i_3/O
                         net (fo=2, routed)           0.429     7.581    executie/display/count_reg[0]_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.124     7.705 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.705    executie/display/count[0]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.382ns  (logic 0.839ns (35.215%)  route 1.543ns (64.785%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=5, routed)           1.125     6.856    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X1Y103         LUT4 (Prop_lut4_I1_O)        0.296     7.152 r  control/count[1]_i_3/O
                         net (fo=2, routed)           0.418     7.570    executie/display/count_reg[0]_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.124     7.694 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.694    executie/display/count[1]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.211ns  (logic 0.580ns (26.235%)  route 1.631ns (73.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  control/FSM_onehot_currentState_reg[8]/Q
                         net (fo=5, routed)           0.971     6.740    control/Q[3]
    SLICE_X1Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.864 r  control/FSM_onehot_nextState_reg[4]_i_1/O
                         net (fo=1, routed)           0.659     7.523    control/FSM_onehot_nextState_reg[4]_i_1_n_0
    SLICE_X0Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.077ns  (logic 0.580ns (27.923%)  route 1.497ns (72.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 r  control/FSM_onehot_currentState_reg[0]/Q
                         net (fo=3, routed)           0.834     6.602    control/FSM_onehot_currentState_reg_n_0_[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     6.726 r  control/FSM_onehot_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.664     7.389    control/FSM_onehot_nextState_reg[1]_i_1_n_0
    SLICE_X0Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.579ns  (logic 0.608ns (38.497%)  route 0.971ns (61.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  control/FSM_onehot_currentState_reg[8]/Q
                         net (fo=5, routed)           0.971     6.740    control/Q[3]
    SLICE_X1Y102         LUT4 (Prop_lut4_I1_O)        0.152     6.892 r  control/FSM_onehot_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.892    control/FSM_onehot_nextState_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.518ns  (logic 0.419ns (27.606%)  route 1.099ns (72.394%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  control/FSM_onehot_currentState_reg[6]/Q
                         net (fo=5, routed)           1.099     6.829    control/FSM_onehot_currentState_reg_n_0_[6]
    SLICE_X1Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.236ns  (logic 0.456ns (36.880%)  route 0.780ns (63.120%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  control/FSM_onehot_currentState_reg[1]/Q
                         net (fo=5, routed)           0.780     6.548    control/Q[0]
    SLICE_X1Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.105ns  (logic 0.456ns (41.261%)  route 0.649ns (58.739%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  control/FSM_onehot_currentState_reg[5]/Q
                         net (fo=7, routed)           0.649     6.416    control/Q[2]
    SLICE_X1Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.981%)  route 0.135ns (42.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  control/FSM_onehot_currentState_reg[1]/Q
                         net (fo=5, routed)           0.135     1.793    executie/display/Q[0]
    SLICE_X2Y103         LUT6 (Prop_lut6_I3_O)        0.045     1.838 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    executie/display/count[0]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.519%)  route 0.137ns (42.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  control/FSM_onehot_currentState_reg[5]/Q
                         net (fo=7, routed)           0.137     1.796    executie/display/Q[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    executie/display/count[1]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.004%)  route 0.187ns (56.996%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_onehot_currentState_reg[4]/Q
                         net (fo=3, routed)           0.187     1.846    control/FSM_onehot_currentState_reg_n_0_[4]
    SLICE_X0Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.922%)  route 0.195ns (58.078%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  control/FSM_onehot_currentState_reg[2]/Q
                         net (fo=4, routed)           0.195     1.854    control/FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X1Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.829%)  route 0.210ns (62.171%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=5, routed)           0.210     1.856    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X0Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/comparator_a/match_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.396%)  route 0.208ns (59.604%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_onehot_currentState_reg[8]/Q
                         net (fo=5, routed)           0.208     1.867    executie/comparator_a/Q[0]
    SLICE_X2Y102         LDCE                                         r  executie/comparator_a/match_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.141ns (37.585%)  route 0.234ns (62.415%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  control/FSM_onehot_currentState_reg[5]/Q
                         net (fo=7, routed)           0.234     1.893    control/Q[2]
    SLICE_X1Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.183ns (43.903%)  route 0.234ns (56.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  control/FSM_onehot_currentState_reg[0]/Q
                         net (fo=3, routed)           0.234     1.893    control/FSM_onehot_currentState_reg_n_0_[0]
    SLICE_X1Y102         LUT4 (Prop_lut4_I3_O)        0.042     1.935 r  control/FSM_onehot_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.935    control/FSM_onehot_nextState_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.141ns (32.232%)  route 0.296ns (67.768%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  control/FSM_onehot_currentState_reg[1]/Q
                         net (fo=5, routed)           0.296     1.955    control/Q[0]
    SLICE_X1Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.128ns (20.619%)  route 0.493ns (79.381%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  control/FSM_onehot_currentState_reg[6]/Q
                         net (fo=5, routed)           0.493     2.138    control/FSM_onehot_currentState_reg_n_0_[6]
    SLICE_X1Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.717ns  (logic 1.478ns (54.379%)  route 1.240ns (45.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.240     2.717    control/AS[0]
    SLICE_X0Y103         FDCE                                         f  control/FSM_onehot_currentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.717ns  (logic 1.478ns (54.379%)  route 1.240ns (45.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.240     2.717    control/AS[0]
    SLICE_X0Y103         FDCE                                         f  control/FSM_onehot_currentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.717ns  (logic 1.478ns (54.379%)  route 1.240ns (45.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.240     2.717    control/AS[0]
    SLICE_X0Y103         FDCE                                         f  control/FSM_onehot_currentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.717ns  (logic 1.478ns (54.379%)  route 1.240ns (45.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.240     2.717    control/AS[0]
    SLICE_X0Y103         FDCE                                         f  control/FSM_onehot_currentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.717ns  (logic 1.478ns (54.379%)  route 1.240ns (45.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.240     2.717    control/AS[0]
    SLICE_X0Y103         FDCE                                         f  control/FSM_onehot_currentState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.717ns  (logic 1.478ns (54.379%)  route 1.240ns (45.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.240     2.717    control/AS[0]
    SLICE_X0Y103         FDCE                                         f  control/FSM_onehot_currentState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 1.478ns (61.887%)  route 0.910ns (38.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           0.910     2.388    control/AS[0]
    SLICE_X0Y101         FDPE                                         f  control/FSM_onehot_currentState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 1.478ns (61.887%)  route 0.910ns (38.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           0.910     2.388    control/AS[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_onehot_currentState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 1.478ns (61.887%)  route 0.910ns (38.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           0.910     2.388    control/AS[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_onehot_currentState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.222ns  (logic 0.559ns (45.731%)  route 0.663ns (54.269%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[6]/G
    SLICE_X1Y103         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control/FSM_onehot_nextState_reg[6]/Q
                         net (fo=1, routed)           0.663     1.222    control/FSM_onehot_nextState_reg_n_0_[6]
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[4]/G
    SLICE_X0Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[4]/Q
                         net (fo=1, routed)           0.112     0.270    control/FSM_onehot_nextState_reg_n_0_[4]
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[7]/G
    SLICE_X1Y103         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[7]/Q
                         net (fo=1, routed)           0.112     0.270    control/FSM_onehot_nextState_reg_n_0_[7]
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.693%)  route 0.116ns (42.307%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[0]/G
    SLICE_X1Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[0]/Q
                         net (fo=1, routed)           0.116     0.274    control/FSM_onehot_nextState_reg_n_0_[0]
    SLICE_X0Y101         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.158ns (51.809%)  route 0.147ns (48.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[8]/G
    SLICE_X0Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[8]/Q
                         net (fo=1, routed)           0.147     0.305    control/FSM_onehot_nextState_reg_n_0_[8]
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.158ns (51.144%)  route 0.151ns (48.856%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[5]/G
    SLICE_X0Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[5]/Q
                         net (fo=1, routed)           0.151     0.309    control/FSM_onehot_nextState_reg_n_0_[5]
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.898%)  route 0.172ns (52.102%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[2]/G
    SLICE_X1Y103         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[2]/Q
                         net (fo=1, routed)           0.172     0.330    control/FSM_onehot_nextState_reg_n_0_[2]
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[2]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.158ns (43.066%)  route 0.209ns (56.934%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[1]/G
    SLICE_X0Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[1]/Q
                         net (fo=1, routed)           0.209     0.367    control/FSM_onehot_nextState_reg_n_0_[1]
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.158ns (32.418%)  route 0.329ns (67.582%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[3]/G
    SLICE_X1Y103         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[3]/Q
                         net (fo=1, routed)           0.329     0.487    control/FSM_onehot_nextState_reg_n_0_[3]
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.158ns (32.221%)  route 0.332ns (67.779%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[6]/G
    SLICE_X1Y103         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[6]/Q
                         net (fo=1, routed)           0.332     0.490    control/FSM_onehot_nextState_reg_n_0_[6]
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.245ns (40.541%)  route 0.360ns (59.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=9, routed)           0.360     0.605    control/AS[0]
    SLICE_X0Y101         FDPE                                         f  control/FSM_onehot_currentState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/C





