;****************************************************************        
;*                                                              *
;*      This program (CKAD.ASC) will walk ones across the       *
;*      Detector Controller's Analog to Digital Converter port. *
;*                                                              *
;****************************************************************
 
;------- Detector Instructions ----------------------------------

NO_OP	EQU	%000000000000000000000000       ;No Operation.
NPA     EQU     %000000000000000000000010       ;Normal Pixel A.
OPEN	EQU	%000000000000000001000000       ;Open shutter.
CLOSE	EQU	%000000000000000010000000       ;Close shutter.
SET_A	EQU	%000000000000000100000000       ;Set Trigger A.
RS_A	EQU	%000000000000001000000000       ;Reset Trigger A.
SET_B	EQU	%000000000000010000000000       ;Set Trigger B.
RS_B	EQU	%000000000000100000000000       ;Reset Trigger B.
CUE	EQU	%100000000000000000000000	;Cue DMA Controller.

;------- Address Calculation Instructions ----------------------

ADDA    EQU     %000000000000000000000000       ;Use A Pointers.
RPP	EQU	%000010000000000000000000       ;Reset Pixel Pointer A.
IPP	EQU	%000100000000000000000000       ;Increament Pixel Pointer A.
RTP	EQU	%000110000000000000000000       ;Reset Track Pointer A.
ITP	EQU	%001000000000000000000000       ;Increament Track Pointer A.
RPP_RTP	EQU	%001010000000000000000000       ;Reset A Pointers.
RPP_ITP	EQU	%001100000000000000000000       ;RS PPTRA & INC TPTRA.
IPP_RTP	EQU	%001110000000000000000000       ;INC PPTRA & RS TPTRA.
ADDB    EQU     %010000000000000000000000       ;Use B Pointers.
LPP	EQU	%010010000000000000000000       ;Load Pixel Pointer B.
DPP	EQU	%010100000000000000000000       ;Decreament Pixel Pointer B.
LTP	EQU	%010110000000000000000000       ;Load Track Pointer B.
DTP	EQU	%011000000000000000000000       ;Decreament Track Pointer B.
LPP_LTP	EQU	%011010000000000000000000       ;Load B Pointers.
LPP_DTP	EQU	%011100000000000000000000       ;LD PPTRB & DEC TPTRB.
DPP_LTP	EQU	%011110000000000000000000       ;DEC PPTRB & LD TPTRB.

;------- AUX Bus Address assignments ---------------------------

ANPROC  EQU	$001100                         ;Analog Processing bd.
ATOD 	EQU	$001200                         ;A/D bd.
TESERVO EQU	$001300                         ;TE servo bd.
AUX_4	EQU	$001400                         ;Not defined.
CLKBIAS EQU	$001500                         ;Clock/Bias bd.
AUX_6   EQU	$001600                         ;Not defined.
SHUTTER EQU	$001700                         ;Shutter Control bd.
AUX_8	EQU	$001800                         ;Not defined.
AUX_9	EQU	$001900                         ;Not defined.
AUX_10	EQU	$001A00                         ;Not defined.
AUX_11	EQU	$001B00                         ;Not defined.
AUX_12	EQU	$001C00                         ;Not defined.
TSTREG0 EQU     $001A00                         ;Test Register zero.
TSTREG1 EQU     $001B00                         ;Test Register one. 
TSTREG2 EQU     $001C00                         ;Test Register two. 
PIAIN 	EQU	$001D00                         ;PIA Input port.
PIAOUT	EQU	$001E00                         ;PIA Output port.
DETCNTL EQU	$001F00                         ;Detector Controller bd.

;------- DMA Instructions --------------------------------------

NOTHING	EQU	%00000000	                ;Do nothing.
REPLACE	EQU	%00000111	                ; +A/D = Memory
AD_M_MEM EQU	%00000010	                ; +A/D - Memory = Memory
AD_P_MEM EQU	%00000110	                ; +A/D + Memory = Memory	    
MEM_M_AD EQU	%00000100	                ; Memory-A/D = Memory
AD_M_BG EQU	%00000011	                ; +A/D - Bkgnd = Memory
AD_P_BG EQU	%00000001	                ; +A/D + Bkgnd = Memory
BG_M_AD EQU	%00000101	                ; Bkgnd - A/D = Memory

LD_BGB	EQU	%00001000	                ;Load background base.
LD_FB	EQU	%00010000	                ;Load frame base.
LD_ADDR	EQU	%00011000	                ;Load both bases.

;------- General Equates ----------------------------------------

DCADDR  EQU     %000000000000000000000001       ;DC Proc. loads address.
FCADDR  EQU     %000000000000000000000000       ;FC Proc. loads address.
LB      EQU     %000000000000000000000000       ;Set Pipeline for Loopback.
QNS     EQU     %000000000000000000000110       ;Set Pipeline for QNS data.
XMIT13  EQU     %000000000000000001101000       ;Xmit 13 bits to detector.
REC18   EQU     %000000111111111100000000       ;Receive 18 data bits.
RECTRIG EQU     %100000000000000000000000       ;Receive the trigger bit.
RECTEMP EQU     %010000000000000000000000       ;Receive the Temp locked bit.
DB_PREC	EQU	%010000000000000000000000       ;Double precision.

;****************************************************************
;*								*
;* Routine:	INIT, Initialize the system.                    *
;* Purpose:                                                     *
;*	To initialise the FC processor and the detector,        *
;*	and to synchronise with the DC and DAC processors.      *
;*                                                              *
;****************************************************************

;********  Frame Control program  *******************************

FCINIT	FC_BLOCK                                              
	WAIT                                    ;Configure ASIC.
        LDCFG   DCADDR | QNS | XMIT13 | REC18  
        LDPCNT  DB_PREC
	LOAD    NO_OP			

 	WAIT                                    ;Insure the detector is 
 	LOAD 	DETCNTL | 4                     ; not in Loop-back mode.
        LDCNTRB 30               

FC1     WAIT                                    ;Send 5 NOPs to kill time.
	LOAD	NO_OP
	JUNTILB FC1

	WAIT                                    ;Sync FC & DC Ends.
	LOAD    NO_OP | CUE
	END			

;********  DMA Control program  *********************************

DCINIT	DMA_BLOCK
	WAIT                                    ;Sync FC & DC Ends.
	LOAD	NOTHING
	END

;****************************************************************
;*								*
;* Routine:	AD                                              *
;* Purpose: This program walks ones though the AD port.         *
;*                                                              *
;****************************************************************
 
;*******  Frame Control program  *********************************
 
FCAD    FC_BLOCK
        WAIT                            ;Set LSB on A/D data.
        LOAD    TSTREG0 | %00000001 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | RPP_RTP | CUE

        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit1 on A/D data.
        LOAD    TSTREG0 | %00000010 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit2 on A/D data.
        LOAD    TSTREG0 | %00000100 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit3 on A/D data.
        LOAD    TSTREG0 | %00001000 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit4 on A/D data.
        LOAD    TSTREG0 | %00010000 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit5 on A/D data.
        LOAD    TSTREG0 | %00100000 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit6 on A/D data.
        LOAD    TSTREG0 | %01000000 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit7 on A/D data.
        LOAD    TSTREG0 | %10000000 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit8 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %00000001 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit9 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %00000010 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit10 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %00000100 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit11 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %00001000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit12 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %00010000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit13 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %00100000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit14 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %01000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit15 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %10000000 
 
        WAIT
        LOAD    TSTREG2 | %00000000 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit16 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000001 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Set bit17 on A/D data.
        LOAD    TSTREG0 | %00000000 
 
        WAIT
        LOAD    TSTREG1 | %00000000 
 
        WAIT
        LOAD    TSTREG2 | %00000010 
 
        WAIT
        LOAD    NPA | IPP | CUE
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Pipeline compensation.
        LOAD    NPA
 
        WAIT                            ;Sync FC & DC End instructions.
        LOAD    NO_OP | CUE
        END
 
;*******  DMA Control program  **************************************** 

DCAD    DMA_BLOCK
        WAIT
        LOAD AD_P_MEM | LD_ADDR
        LDCNTRA 17


DCLOOP  WAIT
        LOAD    AD_P_MEM	
        JUNTILA DCLOOP

        WAIT    
        LOAD    NOTHING
        END
