{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433481451690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433481451693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 14:17:29 2015 " "Processing started: Fri Jun 05 14:17:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433481451693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433481451693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433481451693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1433481452488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M3 " "Found entity 1: M3" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/led.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_demo " "Found entity 1: led_demo" {  } { { "FPGA_IF/led.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/led_pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/led_pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_pwm_gen " "Found entity 1: led_pwm_gen" {  } { { "FPGA_IF/led_pwm_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_pwm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/led_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/led_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_clk_gen " "Found entity 1: led_clk_gen" {  } { { "FPGA_IF/led_clk_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_test " "Found entity 1: seg_test" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/dotmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotmatrix_test " "Found entity 1: dotmatrix_test" {  } { { "FPGA_IF/dotmatrix.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/dot_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/dot_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_disp " "Found entity 1: dot_disp" {  } { { "FPGA_IF/dot_disp.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/dot_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_demo " "Found entity 1: lcd_demo" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/logic_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/logic_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_out " "Found entity 1: Logic_out" {  } { { "FPGA_IF/logic_out.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/logic_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/clk_div_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/clk_div_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_div_gen " "Found entity 1: CLK_div_gen" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/data_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/data_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_CONT " "Found entity 1: data_CONT" {  } { { "FPGA_IF/data_CONT.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/data_CONT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_io.v 1 1 " "Found 1 design units, including 1 entities, in source file host_if/host_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_io " "Found entity 1: host_io" {  } { { "Host_IF/host_io.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file host_if/host_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_itf " "Found entity 1: host_itf" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433481452631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433481452631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M3 " "Elaborating entity \"M3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1433481452680 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "M_nRESET " "Pin \"M_nRESET\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -40 24 200 -24 "M_nRESET" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452705 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XCLKOUT " "Pin \"XCLKOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 296 24 200 312 "XCLKOUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452705 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_8 " "Pin \"CPLD_8\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -104 24 200 -88 "CPLD_8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452705 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_1 " "Pin \"CPLD_1\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -72 24 200 -56 "CPLD_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452706 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XEINT8 " "Pin \"XEINT8\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 0 24 200 16 "XEINT8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452706 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_A " "Pin \"STEP_A\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 528 24 200 544 "STEP_A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452706 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nA " "Pin \"STEP_nA\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 544 24 200 560 "STEP_nA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452706 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_B " "Pin \"STEP_B\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 560 24 200 576 "STEP_B" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452706 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nB " "Pin \"STEP_nB\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 576 24 200 592 "STEP_nB" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452706 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_0 " "Pin \"GPJ4_0\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 16 24 200 32 "GPJ4_0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452706 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_1 " "Pin \"GPJ4_1\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 32 24 200 48 "GPJ4_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452707 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_2 " "Pin \"GPJ4_2\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 48 24 200 64 "GPJ4_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452707 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_3 " "Pin \"GPJ4_3\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 64 24 200 80 "GPJ4_3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452707 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_4 " "Pin \"GPJ4_4\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 80 24 200 96 "GPJ4_4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452707 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ1_5 " "Pin \"GPJ1_5\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 96 24 200 112 "GPJ1_5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452707 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DOUT " "Pin \"SPI_DOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 840 24 200 856 "SPI_DOUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452707 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DIN " "Pin \"SPI_DIN\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 856 24 200 872 "SPI_DIN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452707 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_SCLK " "Pin \"SPI_SCLK\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 872 24 200 888 "SPI_SCLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452708 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DA_CS " "Pin \"SPI_DA_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 808 24 200 824 "SPI_DA_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452708 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_AD_CS " "Pin \"SPI_AD_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 824 24 200 840 "SPI_AD_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1433481452708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_CONT data_CONT:inst5 " "Elaborating entity \"data_CONT\" for hierarchy \"data_CONT:inst5\"" {  } { { "M3.bdf" "inst5" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 200 1000 1232 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_div_gen CLK_div_gen:inst2 " "Elaborating entity \"CLK_div_gen\" for hierarchy \"CLK_div_gen:inst2\"" {  } { { "M3.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 248 472 640 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_itf host_itf:inst1 " "Elaborating entity \"host_itf\" for hierarchy \"host_itf:inst1\"" {  } { { "M3.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -56 472 704 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452729 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x8800_0090 host_itf.v(34) " "Verilog HDL Always Construct warning at host_itf.v(34): inferring latch(es) for variable \"x8800_0090\", which holds its previous value in one or more paths through the always construct" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433481452734 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[0\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[0\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452734 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[1\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[1\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452734 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[2\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[2\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452734 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[3\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[3\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452734 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[4\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[4\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452734 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[5\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[5\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452734 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[6\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[6\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452734 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[7\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[7\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452735 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[8\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[8\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452735 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[9\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[9\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452735 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[10\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[10\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452735 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[11\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[11\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452735 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[12\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[12\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452735 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[13\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[13\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452735 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[14\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[14\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452735 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[15\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[15\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433481452735 "|M3|host_itf:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_io host_io:inst " "Elaborating entity \"host_io\" for hierarchy \"host_io:inst\"" {  } { { "M3.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -200 472 640 -72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_demo lcd_demo:inst8 " "Elaborating entity \"lcd_demo\" for hierarchy \"lcd_demo:inst8\"" {  } { { "M3.bdf" "inst8" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 920 408 648 1128 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452741 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(148) " "Verilog HDL Case Statement warning at lcd.v(148): case item expression covers a value already covered by a previous case item" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 148 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1433481452746 "|M3|lcd_demo:inst8"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(155) " "Verilog HDL Case Statement warning at lcd.v(155): case item expression covers a value already covered by a previous case item" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 155 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1433481452746 "|M3|lcd_demo:inst8"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(162) " "Verilog HDL Case Statement warning at lcd.v(162): case item expression covers a value already covered by a previous case item" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 162 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1433481452746 "|M3|lcd_demo:inst8"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(169) " "Verilog HDL Case Statement warning at lcd.v(169): case item expression covers a value already covered by a previous case item" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 169 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1433481452746 "|M3|lcd_demo:inst8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd.v(105) " "Verilog HDL Case Statement information at lcd.v(105): all case item expressions in this case statement are onehot" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1433481452747 "|M3|lcd_demo:inst8"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(297) " "Verilog HDL Case Statement warning at lcd.v(297): case item expression covers a value already covered by a previous case item" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 297 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1433481452749 "|M3|lcd_demo:inst8"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(302) " "Verilog HDL Case Statement warning at lcd.v(302): case item expression covers a value already covered by a previous case item" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 302 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1433481452749 "|M3|lcd_demo:inst8"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(307) " "Verilog HDL Case Statement warning at lcd.v(307): case item expression covers a value already covered by a previous case item" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 307 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1433481452749 "|M3|lcd_demo:inst8"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(374) " "Verilog HDL Case Statement warning at lcd.v(374): case item expression covers a value already covered by a previous case item" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 374 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1433481452749 "|M3|lcd_demo:inst8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd.v(251) " "Verilog HDL Case Statement information at lcd.v(251): all case item expressions in this case statement are onehot" {  } { { "FPGA_IF/lcd.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/lcd.v" 251 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1433481452749 "|M3|lcd_demo:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_test seg_test:inst4 " "Elaborating entity \"seg_test\" for hierarchy \"seg_test:inst4\"" {  } { { "M3.bdf" "inst4" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 560 472 624 784 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotmatrix_test dotmatrix_test:inst6 " "Elaborating entity \"dotmatrix_test\" for hierarchy \"dotmatrix_test:inst6\"" {  } { { "M3.bdf" "inst6" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 800 472 624 896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_disp dotmatrix_test:inst6\|dot_disp:b1 " "Elaborating entity \"dot_disp\" for hierarchy \"dotmatrix_test:inst6\|dot_disp:b1\"" {  } { { "FPGA_IF/dotmatrix.v" "b1" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_demo led_demo:inst3 " "Elaborating entity \"led_demo\" for hierarchy \"led_demo:inst3\"" {  } { { "M3.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 472 624 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_clk_gen led_demo:inst3\|led_clk_gen:b1 " "Elaborating entity \"led_clk_gen\" for hierarchy \"led_demo:inst3\|led_clk_gen:b1\"" {  } { { "FPGA_IF/led.v" "b1" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pwm_gen led_demo:inst3\|led_pwm_gen:b2 " "Elaborating entity \"led_pwm_gen\" for hierarchy \"led_demo:inst3\|led_pwm_gen:b2\"" {  } { { "FPGA_IF/led.v" "b2" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433481452860 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[15\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[15\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[14\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[14\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[13\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[13\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[12\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[12\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[11\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[11\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[10\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[10\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[9\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[9\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[8\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[8\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[7\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[6\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[5\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[4\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[3\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[2\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[1\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"SRAM_DATA\[0\]\" and its non-tri-state driver." {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433481454689 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1433481454689 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[15\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[14\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[13\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[12\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[11\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[10\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[9\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[8\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[7\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[6\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[5\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[4\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[3\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[2\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[1\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DATA\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DATA\[0\]\" is moved to its source" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1433481454715 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1433481454715 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_IF/dot_disp.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/dot_disp.v" 26 -1 0 } } { "FPGA_IF/led_clk_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 7 -1 0 } } { "Host_IF/host_itf.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/Host_IF/host_itf.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1433481454738 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1433481454739 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DATA~synth " "Node \"SRAM_DATA~synth\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } { 1048 648 744 1064 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433481455127 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1433481455127 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nOE VCC " "Pin \"SRAM_nOE\" is stuck at VCC" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } { 1016 648 715 1032 "SRAM_nOE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_nOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nWE GND " "Pin \"SRAM_nWE\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } { 1032 648 718 1048 "SRAM_nWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_nWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nCS GND " "Pin \"SRAM_nCS\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } { 1000 648 715 1016 "SRAM_nCS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } { 1064 648 748 1080 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433481455130 "|M3|SRAM_ADDR[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1433481455130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1433481455884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1433481456154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1433481456154 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XM0_ADDR\[20\] " "No output dependent on input pin \"XM0_ADDR\[20\]\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 192 24 200 208 "XM0_ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|XM0_ADDR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_nRESET " "No output dependent on input pin \"M_nRESET\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -40 24 200 -24 "M_nRESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|M_nRESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XCLKOUT " "No output dependent on input pin \"XCLKOUT\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 296 24 200 312 "XCLKOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|XCLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_8 " "No output dependent on input pin \"CPLD_8\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -104 24 200 -88 "CPLD_8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|CPLD_8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_1 " "No output dependent on input pin \"CPLD_1\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -72 24 200 -56 "CPLD_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|CPLD_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XEINT8 " "No output dependent on input pin \"XEINT8\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 0 24 200 16 "XEINT8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|XEINT8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_A " "No output dependent on input pin \"STEP_A\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 528 24 200 544 "STEP_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|STEP_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nA " "No output dependent on input pin \"STEP_nA\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 544 24 200 560 "STEP_nA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|STEP_nA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_B " "No output dependent on input pin \"STEP_B\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 560 24 200 576 "STEP_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|STEP_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nB " "No output dependent on input pin \"STEP_nB\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 576 24 200 592 "STEP_nB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|STEP_nB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_0 " "No output dependent on input pin \"GPJ4_0\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 16 24 200 32 "GPJ4_0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|GPJ4_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_1 " "No output dependent on input pin \"GPJ4_1\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 32 24 200 48 "GPJ4_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|GPJ4_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_2 " "No output dependent on input pin \"GPJ4_2\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 48 24 200 64 "GPJ4_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|GPJ4_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_3 " "No output dependent on input pin \"GPJ4_3\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 64 24 200 80 "GPJ4_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|GPJ4_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_4 " "No output dependent on input pin \"GPJ4_4\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 80 24 200 96 "GPJ4_4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|GPJ4_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ1_5 " "No output dependent on input pin \"GPJ1_5\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 96 24 200 112 "GPJ1_5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|GPJ1_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DOUT " "No output dependent on input pin \"SPI_DOUT\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 840 24 200 856 "SPI_DOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|SPI_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DIN " "No output dependent on input pin \"SPI_DIN\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 856 24 200 872 "SPI_DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|SPI_DIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SCLK " "No output dependent on input pin \"SPI_SCLK\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 872 24 200 888 "SPI_SCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|SPI_SCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DA_CS " "No output dependent on input pin \"SPI_DA_CS\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 808 24 200 824 "SPI_DA_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|SPI_DA_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_AD_CS " "No output dependent on input pin \"SPI_AD_CS\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 824 24 200 840 "SPI_AD_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433481456327 "|M3|SPI_AD_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1433481456327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1387 " "Implemented 1387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1433481456330 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1433481456330 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1433481456330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1208 " "Implemented 1208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1433481456330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1433481456330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433481456374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 14:17:36 2015 " "Processing ended: Fri Jun 05 14:17:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433481456374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433481456374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433481456374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433481456374 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 104 s " "Quartus II Flow was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433481457022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433481458008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433481458009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 14:17:37 2015 " "Processing started: Fri Jun 05 14:17:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433481458009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433481458009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M3 -c M3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433481458010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1433481458316 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "M3 EP2C8F256C8 " "Selected device EP2C8F256C8 for design \"M3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1433481458606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433481458650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433481458650 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1433481458842 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C8 " "Device EP2C5F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Device EP2C5F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Device EP2C5AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Device EP2C8F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Device EP2C8AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C8 " "Device EP2C15AF256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256I8 " "Device EP2C15AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C8 " "Device EP2C20F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256I8 " "Device EP2C20F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256I8 " "Device EP2C20AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433481459124 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1433481459124 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 2262 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1433481459128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 2263 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1433481459128 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1433481459128 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 179 " "No exact pin location assignment(s) for 20 pins of 179 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_nRESET " "Pin M_nRESET not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { M_nRESET } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -40 24 200 -24 "M_nRESET" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_nRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 187 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XCLKOUT " "Pin XCLKOUT not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { XCLKOUT } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 296 24 200 312 "XCLKOUT" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XCLKOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 188 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPLD_8 " "Pin CPLD_8 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { CPLD_8 } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -104 24 200 -88 "CPLD_8" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPLD_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 189 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPLD_1 " "Pin CPLD_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { CPLD_1 } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -72 24 200 -56 "CPLD_1" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPLD_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 190 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XEINT8 " "Pin XEINT8 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { XEINT8 } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 0 24 200 16 "XEINT8" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XEINT8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 191 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_A " "Pin STEP_A not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { STEP_A } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 528 24 200 544 "STEP_A" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 192 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_nA " "Pin STEP_nA not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { STEP_nA } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 544 24 200 560 "STEP_nA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_nA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 193 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_B " "Pin STEP_B not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { STEP_B } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 560 24 200 576 "STEP_B" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 194 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_nB " "Pin STEP_nB not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { STEP_nB } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 576 24 200 592 "STEP_nB" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_nB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 195 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_0 " "Pin GPJ4_0 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_0 } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 16 24 200 32 "GPJ4_0" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 196 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_1 " "Pin GPJ4_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_1 } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 32 24 200 48 "GPJ4_1" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 197 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_2 " "Pin GPJ4_2 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_2 } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 48 24 200 64 "GPJ4_2" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 198 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_3 " "Pin GPJ4_3 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_3 } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 64 24 200 80 "GPJ4_3" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 199 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_4 " "Pin GPJ4_4 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_4 } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 80 24 200 96 "GPJ4_4" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 200 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ1_5 " "Pin GPJ1_5 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ1_5 } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 96 24 200 112 "GPJ1_5" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ1_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 201 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DOUT " "Pin SPI_DOUT not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_DOUT } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 840 24 200 856 "SPI_DOUT" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 202 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DIN " "Pin SPI_DIN not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_DIN } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 856 24 200 872 "SPI_DIN" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 203 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_SCLK " "Pin SPI_SCLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_SCLK } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 872 24 200 888 "SPI_SCLK" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 204 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DA_CS " "Pin SPI_DA_CS not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_DA_CS } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 808 24 200 824 "SPI_DA_CS" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DA_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 205 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_AD_CS " "Pin SPI_AD_CS not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_AD_CS } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 824 24 200 840 "SPI_AD_CS" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_AD_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 206 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433481459223 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1433481459223 ""}
{ "Info" "ISTA_SDC_FOUND" "M3.sdc " "Reading SDC File: 'M3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1433481459415 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_1KHz " "Node: CLK_div_gen:inst2\|BCLK_1KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1433481459455 "|M3|CLK_div_gen:inst2|BCLK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_demo:inst3\|led_clk_gen:b1\|led_clk " "Node: led_demo:inst3\|led_clk_gen:b1\|led_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1433481459455 "|M3|led_demo:inst3|led_clk_gen:b1|led_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\] " "Node: led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1433481459455 "|M3|led_demo:inst3|led_clk_gen:b1|clk_cnt[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_1MHz " "Node: CLK_div_gen:inst2\|BCLK_1MHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1433481459456 "|M3|CLK_div_gen:inst2|BCLK_1MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_demo:inst3\|led_clk_gen:b1\|iclk " "Node: led_demo:inst3\|led_clk_gen:b1\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1433481459456 "|M3|led_demo:inst3|led_clk_gen:b1|iclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_demo:inst3\|led_pwm_gen:b2\|fclk " "Node: led_demo:inst3\|led_pwm_gen:b2\|fclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1433481459456 "|M3|led_demo:inst3|led_pwm_gen:b2|fclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_3KHz " "Node: CLK_div_gen:inst2\|BCLK_3KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1433481459456 "|M3|CLK_div_gen:inst2|BCLK_3KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dotmatrix_test:inst6\|clk_20h " "Node: dotmatrix_test:inst6\|clk_20h was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1433481459456 "|M3|dotmatrix_test:inst6|clk_20h"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPLD_0 " "Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1433481459457 "|M3|CPLD_0"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1433481459467 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1433481459467 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1433481459467 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     FPGA_CLK " "  10.000     FPGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1433481459467 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1433481459467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_demo:inst3\|led_clk_gen:b1\|iclk  " "Automatically promoted node led_demo:inst3\|led_clk_gen:b1\|iclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433481459553 ""}  } { { "FPGA_IF/led_clk_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 7 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|iclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 329 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433481459553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA_CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node FPGA_CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433481459553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1KHz " "Destination node CLK_div_gen:inst2\|BCLK_1KHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 35 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1096 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_3KHz " "Destination node CLK_div_gen:inst2\|BCLK_3KHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1099 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1MHz " "Destination node CLK_div_gen:inst2\|BCLK_1MHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 19 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1093 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433481459553 ""}  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { FPGA_CLK } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { -176 24 200 -160 "FPGA_CLK" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433481459553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_div_gen:inst2\|BCLK_1KHz  " "Automatically promoted node CLK_div_gen:inst2\|BCLK_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433481459554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1KHz~0 " "Destination node CLK_div_gen:inst2\|BCLK_1KHz~0" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 35 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1529 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dotmatrix_test:inst6\|clk_20h " "Destination node dotmatrix_test:inst6\|clk_20h" {  } { { "FPGA_IF/dotmatrix.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 11 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotmatrix_test:inst6|clk_20h } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 436 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433481459554 ""}  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 35 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1096 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433481459554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dotmatrix_test:inst6\|clk_20h  " "Automatically promoted node dotmatrix_test:inst6\|clk_20h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433481459555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dotmatrix_test:inst6\|clk_20h~0 " "Destination node dotmatrix_test:inst6\|clk_20h~0" {  } { { "FPGA_IF/dotmatrix.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 11 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotmatrix_test:inst6|clk_20h~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1705 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459555 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433481459555 ""}  } { { "FPGA_IF/dotmatrix.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 11 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotmatrix_test:inst6|clk_20h } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 436 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433481459555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_div_gen:inst2\|BCLK_3KHz  " "Automatically promoted node CLK_div_gen:inst2\|BCLK_3KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433481459555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_3KHz~0 " "Destination node CLK_div_gen:inst2\|BCLK_3KHz~0" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 2033 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459555 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433481459555 ""}  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1099 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433481459555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_demo:inst3\|led_clk_gen:b1\|led_clk  " "Automatically promoted node led_demo:inst3\|led_clk_gen:b1\|led_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433481459555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_demo:inst3\|led_pwm_gen:b2\|fclk " "Destination node led_demo:inst3\|led_pwm_gen:b2\|fclk" {  } { { "FPGA_IF/led_pwm_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_pwm_gen.v" 6 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_pwm_gen:b2|fclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 225 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459555 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433481459555 ""}  } { { "FPGA_IF/led_clk_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 3 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|led_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 328 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433481459555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\]  " "Automatically promoted node led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433481459557 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\]~1 " "Destination node led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\]~1" {  } { { "FPGA_IF/led_clk_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|clk_cnt[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1730 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459557 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_demo:inst3\|led_clk_gen:b1\|led_clk " "Destination node led_demo:inst3\|led_clk_gen:b1\|led_clk" {  } { { "FPGA_IF/led_clk_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 3 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|led_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 328 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459557 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433481459557 ""}  } { { "FPGA_IF/led_clk_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|clk_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 250 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433481459557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_demo:inst3\|led_pwm_gen:b2\|fclk  " "Automatically promoted node led_demo:inst3\|led_pwm_gen:b2\|fclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433481459558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_demo:inst3\|led_clk_gen:b1\|iclk " "Destination node led_demo:inst3\|led_clk_gen:b1\|iclk" {  } { { "FPGA_IF/led_clk_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 7 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|iclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 329 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433481459558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433481459558 ""}  } { { "FPGA_IF/led_pwm_gen.v" "" { Text "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/FPGA_IF/led_pwm_gen.v" 6 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_pwm_gen:b2|fclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 225 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433481459558 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1433481459725 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1433481459728 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1433481459728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1433481459731 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1433481459734 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1433481459736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1433481459736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1433481459738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1433481459774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1433481459777 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1433481459777 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 20 0 0 " "Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 20 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1433481459832 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1433481459832 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1433481459832 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 3 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433481459833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 41 5 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433481459833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 40 7 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433481459833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 40 6 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433481459833 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1433481459833 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1433481459833 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433481459955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1433481460441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433481460811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1433481460819 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1433481461253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433481461253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1433481461599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y0 X34_Y9 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } { { "loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9"} 23 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1433481462500 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1433481462500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433481462734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1433481462736 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1433481462736 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1433481462736 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1433481462771 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "108 " "Found 108 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[15\] 0 " "Pin \"XM0_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[14\] 0 " "Pin \"XM0_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[13\] 0 " "Pin \"XM0_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[12\] 0 " "Pin \"XM0_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[11\] 0 " "Pin \"XM0_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[10\] 0 " "Pin \"XM0_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[9\] 0 " "Pin \"XM0_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[8\] 0 " "Pin \"XM0_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[7\] 0 " "Pin \"XM0_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[6\] 0 " "Pin \"XM0_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[5\] 0 " "Pin \"XM0_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[4\] 0 " "Pin \"XM0_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[3\] 0 " "Pin \"XM0_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[2\] 0 " "Pin \"XM0_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[1\] 0 " "Pin \"XM0_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[0\] 0 " "Pin \"XM0_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[15\] 0 " "Pin \"SRAM_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[14\] 0 " "Pin \"SRAM_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[13\] 0 " "Pin \"SRAM_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[12\] 0 " "Pin \"SRAM_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[11\] 0 " "Pin \"SRAM_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[10\] 0 " "Pin \"SRAM_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[9\] 0 " "Pin \"SRAM_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[8\] 0 " "Pin \"SRAM_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[7\] 0 " "Pin \"SRAM_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[6\] 0 " "Pin \"SRAM_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[5\] 0 " "Pin \"SRAM_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[4\] 0 " "Pin \"SRAM_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[3\] 0 " "Pin \"SRAM_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[2\] 0 " "Pin \"SRAM_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[1\] 0 " "Pin \"SRAM_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[0\] 0 " "Pin \"SRAM_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_e 0 " "Pin \"lcd_e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piezo 0 " "Pin \"piezo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nOE 0 " "Pin \"SRAM_nOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nWE 0 " "Pin \"SRAM_nWE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nCS 0 " "Pin \"SRAM_nCS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[6\] 0 " "Pin \"dot_d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[5\] 0 " "Pin \"dot_d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[4\] 0 " "Pin \"dot_d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[3\] 0 " "Pin \"dot_d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[2\] 0 " "Pin \"dot_d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[1\] 0 " "Pin \"dot_d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[0\] 0 " "Pin \"dot_d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[9\] 0 " "Pin \"dot_scan\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[8\] 0 " "Pin \"dot_scan\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[7\] 0 " "Pin \"dot_scan\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[6\] 0 " "Pin \"dot_scan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[5\] 0 " "Pin \"dot_scan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[4\] 0 " "Pin \"dot_scan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[3\] 0 " "Pin \"dot_scan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[2\] 0 " "Pin \"dot_scan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[1\] 0 " "Pin \"dot_scan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[0\] 0 " "Pin \"dot_scan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[3\] 0 " "Pin \"key_scan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[2\] 0 " "Pin \"key_scan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[1\] 0 " "Pin \"key_scan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[0\] 0 " "Pin \"key_scan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[5\] 0 " "Pin \"seg_com\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[4\] 0 " "Pin \"seg_com\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[3\] 0 " "Pin \"seg_com\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[2\] 0 " "Pin \"seg_com\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[1\] 0 " "Pin \"seg_com\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[0\] 0 " "Pin \"seg_com\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[7\] 0 " "Pin \"seg_disp\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[6\] 0 " "Pin \"seg_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[5\] 0 " "Pin \"seg_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[4\] 0 " "Pin \"seg_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[3\] 0 " "Pin \"seg_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[2\] 0 " "Pin \"seg_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[1\] 0 " "Pin \"seg_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[0\] 0 " "Pin \"seg_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433481462809 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1433481462809 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1433481463091 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1433481463202 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1433481463517 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433481463702 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[15\] a permanently enabled " "Pin SRAM_DATA\[15\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[15] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[15\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 89 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[14\] a permanently enabled " "Pin SRAM_DATA\[14\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[14] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[14\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[13\] a permanently enabled " "Pin SRAM_DATA\[13\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[13] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[13\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[12\] a permanently enabled " "Pin SRAM_DATA\[12\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[12] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[12\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[11\] a permanently enabled " "Pin SRAM_DATA\[11\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[11] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[11\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 93 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[10\] a permanently enabled " "Pin SRAM_DATA\[10\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[10] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[10\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[9\] a permanently enabled " "Pin SRAM_DATA\[9\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[9] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[9\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[8\] a permanently enabled " "Pin SRAM_DATA\[8\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[8] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[8\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[7\] a permanently enabled " "Pin SRAM_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[7] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[7\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[6\] a permanently enabled " "Pin SRAM_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[6] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[6\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 98 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[5\] a permanently enabled " "Pin SRAM_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[5] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[5\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 99 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[4\] a permanently enabled " "Pin SRAM_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[4] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[4\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 100 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[3\] a permanently enabled " "Pin SRAM_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[3] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[3\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 101 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[2\] a permanently enabled " "Pin SRAM_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[2] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[2\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 102 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[1\] a permanently enabled " "Pin SRAM_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[1] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[1\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 103 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[0\] a permanently enabled " "Pin SRAM_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[0] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[0\]" } } } } { "M3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/" { { 0 { 0 ""} 0 104 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433481463883 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1433481463883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.fit.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/Lab4_2/SM3_M3_FPGA/M3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1433481464088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433481464469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 14:17:44 2015 " "Processing ended: Fri Jun 05 14:17:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433481464469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433481464469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433481464469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433481464469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 116 s " "Quartus II Flow was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433481465119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433481466313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433481466315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 14:17:45 2015 " "Processing started: Fri Jun 05 14:17:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433481466315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433481466315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off M3 -c M3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433481466315 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1433481467144 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1433481467164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433481467500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 14:17:47 2015 " "Processing ended: Fri Jun 05 14:17:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433481467500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433481467500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433481467500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433481467500 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 116 s " "Quartus II Flow was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433481468105 ""}
