#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May  9 08:26:45 2020
# Process ID: 11400
# Current directory: C:/Users/aliza/Documents/cmpe_140/assignment_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16116 C:\Users\aliza\Documents\cmpe_140\assignment_8\Lab_5.xpr
# Log file: C:/Users/aliza/Documents/cmpe_140/assignment_8/vivado.log
# Journal file: C:/Users/aliza/Documents/cmpe_140/assignment_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 733.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 757.746 ; gain = 2.602
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 771.449 ; gain = 31.469
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 771.449 ; gain = 38.430
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 774.984 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/data_mux}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 792.641 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 792.641 ; gain = 0.000
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 792.641 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fpga_top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1204.629 ; gain = 162.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fpga_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'soc' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (3#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'main_ad' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main_ad' (4#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v:3]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (5#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'PilelinedProcessor' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:3]
INFO: [Synth 8-6157] synthesizing module 'mipsPilelined' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v:3]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (6#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (7#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (8#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipelined_DP' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (9#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_reg_withStall' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc_reg_withStall' (10#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (11#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (12#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (13#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signext' (14#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (15#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v:3]
WARNING: [Synth 8-689] width (6) of port connection 'shamtD' does not match port width (5) of module 'reg_D' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [Synth 8-689] width (6) of port connection 'shamtE' does not match port width (5) of module 'reg_D' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (16#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (16#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v:1]
WARNING: [Synth 8-567] referenced signal 'shamt' should be on the sensitivity list [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu' (17#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'shamt' does not match port width (5) of module 'alu' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (18#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_M' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_M' (19#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipelined_DP' (20#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_CU' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_CU' (21#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mipsPilelined' (22#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ra3' does not match port width (5) of module 'mipsPilelined' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [Synth 8-3848] Net ra3 in module/entity PilelinedProcessor does not have driver. [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:10]
INFO: [Synth 8-6155] done synthesizing module 'PilelinedProcessor' (23#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:3]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpio_ad' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v:12]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ad' (24#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v:3]
INFO: [Synth 8-6157] synthesizing module 'Gate' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v:3]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gate' (25#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (26#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v:1]
INFO: [Synth 8-6157] synthesizing module 'FactorialAccelerator' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v:3]
INFO: [Synth 8-6157] synthesizing module 'fact_ad' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fact_ad' (27#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v:3]
INFO: [Synth 8-6157] synthesizing module 'Gate__parameterized0' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v:3]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gate__parameterized0' (27#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v:3]
INFO: [Synth 8-6157] synthesizing module 'Gate__parameterized1' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v:3]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gate__parameterized1' (27#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v:3]
INFO: [Synth 8-6157] synthesizing module 'Factorial' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v:3]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Factorial_CU' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v:3]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Factorial_CU' (28#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v:3]
INFO: [Synth 8-6157] synthesizing module 'Factorial_DP' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:3]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_Register' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_Register' (29#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v:3]
INFO: [Synth 8-6157] synthesizing module 'cnt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cnt' (30#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (31#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Parallel_Multiplier' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v:3]
	Parameter width bound to: 32 - type: integer 
	Parameter aWidth bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLA_Adder' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v:9]
INFO: [Synth 8-6157] synthesizing module 'HalfAdder' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HalfAdder' (32#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v:3]
INFO: [Synth 8-6157] synthesizing module 'CarryLookBlock' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CarryLookBlock' (33#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v:7]
INFO: [Synth 8-6157] synthesizing module 'XOR' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'XOR' (34#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Adder' (35#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Parallel_Multiplier' (36#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (28) of module 'Parallel_Multiplier' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Factorial_DP' (37#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Factorial' (38#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v:3]
INFO: [Synth 8-6157] synthesizing module 'SRLatch' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SRLatch' (39#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FactorialAccelerator' (40#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'soc' (41#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (41#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'disp_driver' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/7seg_driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (42#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (43#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'disp_driver' (44#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/7seg_driver.v:1]
WARNING: [Synth 8-7023] instance 'disp_driver' of module 'disp_driver' has 9 connections declared, but only 8 given [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fpga_top.v:37]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (45#1) [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fpga_top.v:1]
WARNING: [Synth 8-3331] design disp_driver has unconnected port dp_in[3]
WARNING: [Synth 8-3331] design disp_driver has unconnected port dp_in[2]
WARNING: [Synth 8-3331] design disp_driver has unconnected port dp_in[1]
WARNING: [Synth 8-3331] design disp_driver has unconnected port dp_in[0]
WARNING: [Synth 8-3331] design GPIO has unconnected port rst
WARNING: [Synth 8-3331] design pipelined_DP has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.680 ; gain = 208.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.680 ; gain = 208.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.680 ; gain = 208.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Finished Parsing XDC File [C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1391.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1405.820 ; gain = 364.141
109 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.820 ; gain = 613.180
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/processor/mipsPilelined/hu}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1700.016 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1700.016 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1700.016 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1700.016 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.016 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.215 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2311.215 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
$finish called at time : 390 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 48
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.215 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2311.215 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.957 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
$finish called at time : 390 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.957 ; gain = 0.000
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 390 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 48
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.957 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.957 ; gain = 0.000
run 270 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/processor/mipsPilelined/hu/branchStall_1}} {{/tb_SOC/DUT/processor/mipsPilelined/hu/branchStall_2}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.957 ; gain = 0.000
run 260 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/processor/mipsPilelined/dp/alu_outM}} 
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/processor/mipsPilelined/dp/alu_out_full}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.957 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.957 ; gain = 0.000
run 100 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
$finish called at time : 390 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 48
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.957 ; gain = 0.000
save_wave_config {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.957 ; gain = 0.000
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2312.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2312.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.957 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2312.957 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.957 ; gain = 0.000
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2312.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2312.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.957 ; gain = 0.000
add_bp {C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v} 44
remove_bps -file {C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v} -line 44
add_bp {C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v} 44
run 10 ns
Stopped at time : 0 fs : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 0 fs : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 0 fs : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
run 10 ns
run 10 ns
Stopped at time : 25 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 35 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 45 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 55 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 65 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 75 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 75 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 85 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 85 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 95 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 105 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 115 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 125 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 135 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 135 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 145 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 145 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 155 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 165 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 175 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 185 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
run 10 ns
Stopped at time : 185 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
Stopped at time : 0 fs : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" Line 44
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
remove_bps -file {C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v} -line 44
run 10 ns
run 100 ns
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v:42]
ERROR: [VRFC 10-2865] module 'Hazard_CU' ignored due to previous errors [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
$finish called at time : 330 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 48
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
$finish called at time : 330 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 48
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
$finish called at time : 340 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 48
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
$finish called at time : 340 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 48
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 100 fs
$finish called at time : 420 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 48
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  9 10:39:31 2020...
