// Seed: 706885128
module module_0;
  initial id_1[1] = "";
  assign id_2[1&-1'h0 :-1'b0] = 1'b0;
  logic [7:0] id_3;
  always id_1 = id_3[1'b0 : 1];
  wire id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  logic [7:0][-1] id_10 (id_5);
  id_11(
      -1
  );
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
);
  assign id_3[-1*-1'b0 :-1] = -1;
  module_0 modCall_1 ();
endmodule
