# LLM 辅助的高效硬件设计自动化

发布时间：2024年10月24日

`LLM应用` `电子设计自动化`

> LLM-Aided Efficient Hardware Design Automation

# 摘要

> 随着现代芯片的复杂性迅速增加，硬件工程师需要在诸如电路设计、验证和物理实现等任务中投入更多的努力。这些工作流程通常涉及连续的修改，这是劳动密集型的并且容易出错。因此，对于更高效和更具成本效益的电子设计自动化（EDA）解决方案以加速新硬件开发的需求日益增加。最近，大型语言模型（LLMs）在上下文理解、逻辑推理和响应生成方面取得了重大进展。由于硬件设计和中间脚本可以用文本格式表示，因此探索将 LLMs 集成到 EDA 中是否可以简化并完全自动化整个工作流程是合理的。因此，本文从几个方面讨论了这种可能性，涵盖硬件描述语言（HDL）生成、代码调试、设计验证和物理实现。介绍了两个案例研究及其未来展望，以突出 LLMs 在代码修复和测试平台生成方面的能力。最后，强调了未来的方向和挑战，以进一步探索 LLMs 在塑造下一代 EDA 中的潜力。

> With the rapidly increasing complexity of modern chips, hardware engineers are required to invest more effort in tasks such as circuit design, verification, and physical implementation. These workflows often involve continuous modifications, which are labor-intensive and prone to errors. Therefore, there is an increasing need for more efficient and cost-effective Electronic Design Automation (EDA) solutions to accelerate new hardware development. Recently, large language models (LLMs) have made significant advancements in contextual understanding, logical reasoning, and response generation. Since hardware designs and intermediate scripts can be expressed in text format, it is reasonable to explore whether integrating LLMs into EDA could simplify and fully automate the entire workflow. Accordingly, this paper discusses such possibilities in several aspects, covering hardware description language (HDL) generation, code debugging, design verification, and physical implementation. Two case studies, along with their future outlook, are introduced to highlight the capabilities of LLMs in code repair and testbench generation. Finally, future directions and challenges are highlighted to further explore the potential of LLMs in shaping the next-generation EDA

[Arxiv](https://arxiv.org/abs/2410.18582)