#define SERVANT_GPIO_ADDR   (0xC0000000)
#define RISCV_MTIMECMP_ADDR (0x80000000)
#define RISCV_MTIME_ADDR    (0x80000000)
#define RISCV_MTIMECMP_ADDR_SLOW (0x90000000)
#define RISCV_MTIME_ADDR_SLOW    (0x90000000)
#define SPI_ADDR            (0x40000000)
#define SNN_ADDR            (0x40010000)
#define SPI_READ_SIZE_ADDR  (0x40020000)
#define SPI_START_ADDR      (0x40030000)
#define V_INFERENCE         (0x40100000)
#define F1_INFERENCE        (0x40110000)
#define F2_INFERENCE        (0x40120000)
#define F3_INFERENCE        (0x40130000)
#define F4_INFERENCE        (0x40140000)
#define VALID_INFERENCE_RST (0x401E0000)
#define VALID_INFERENCE     (0x401F0000)
#define UART_DATA_ADDR      (0x40200000)
#define UART_SEND_ADDR      (0x40210000)
#define UART_READY_ADDR     (0x40220000)
#define UART_HP     		(0x40230000)
#define SPIKE_MEM_1         (0x40300000)
#define SPIKE_MEM_2         (0x40400000)
#define SAMPLE_MEM          (0x40500000)
#define ENCODING_BYPASS     (0x40600000)
#define SNN_INPUT_CHANNELS  (0x40700000)
#define NEURON_1_ADDR   	(0x40710000)
#define NEURON_2_ADDR   	(0x40720000)
#define NEURON_3_ADDR   	(0x40730000)
#define NEURON_4_ADDR   	(0x40740000)
#define NEURON_5_ADDR   	(0x40750000)
#define NEURON_6_ADDR   	(0x40760000)
#define NEURON_7_ADDR   	(0x40770000)
#define NEURON_8_ADDR   	(0x40780000)
#define LAYERS_ADDR   		(0x40790000)
#define CLOCK_GATING		(0x40800000)
#define GATE_SPI			(0x00000001)
#define GATE_SNN			(0x00000002)
#define GATE_ENC			(0x00000004)
#define GATE_SERV			(0x00000008)
#define GATE_GENERAL		(0x00000010)







