INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jun 28 18:15:48 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.012ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 1.930ns (20.012%)  route 7.714ns (79.988%))
  Logic Levels:           21  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9373, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_A/loadQ/head_reg[1]/Q
                         net (fo=194, unplaced)       0.659     1.540    c_LSQ_A/loadQ/head_reg[2]_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.153     1.693 r  c_LSQ_A/loadQ/loadCompleted_24_i_2/O
                         net (fo=26, unplaced)        0.406     2.099    c_LSQ_A/loadQ/loadCompleted_24_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.053     2.152 r  c_LSQ_A/loadQ/q0_reg_i_452/O
                         net (fo=1, unplaced)         0.665     2.817    c_LSQ_A/loadQ/q0_reg_i_452_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.870 r  c_LSQ_A/loadQ/q0_reg_i_372/O
                         net (fo=3, unplaced)         0.328     3.198    c_LSQ_A/loadQ/q0_reg_i_372_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     3.251 r  c_LSQ_A/loadQ/q0_reg_i_524/O
                         net (fo=64, unplaced)        0.398     3.649    c_LSQ_A/loadQ/q0_reg_i_524_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     3.702 f  c_LSQ_A/loadQ/q0_reg_i_501/O
                         net (fo=1, unplaced)         0.000     3.702    c_LSQ_A/loadQ/q0_reg_i_501_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.140     3.842 f  c_LSQ_A/loadQ/q0_reg_i_398/O
                         net (fo=1, unplaced)         0.520     4.362    c_LSQ_A/loadQ/q0_reg_i_398_n_0
                         LUT6 (Prop_lut6_I3_O)        0.150     4.512 r  c_LSQ_A/loadQ/q0_reg_i_279/O
                         net (fo=2, unplaced)         0.351     4.863    icmp_9/loadQ_io_loadPorts_0_bits[1]
                         LUT5 (Prop_lut5_I4_O)        0.056     4.919 r  icmp_9/q0_reg_i_168/O
                         net (fo=1, unplaced)         0.000     4.919    icmp_9/q0_reg_i_168_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     5.272 r  icmp_9/q0_reg_i_97/CO[3]
                         net (fo=1, unplaced)         0.008     5.280    icmp_9/q0_reg_i_97_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.340 r  icmp_9/q0_reg_i_58/CO[3]
                         net (fo=1, unplaced)         0.000     5.340    icmp_9/q0_reg_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.400 r  icmp_9/q0_reg_i_36/CO[3]
                         net (fo=1, unplaced)         0.000     5.400    icmp_9/q0_reg_i_36_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.460 r  icmp_9/q0_reg_i_30/CO[3]
                         net (fo=3, unplaced)         0.536     5.996    forkC_16/generateBlocks[3].regblock/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I0_O)        0.053     6.049 f  forkC_16/generateBlocks[3].regblock/reg_out1_i_4/O
                         net (fo=2, unplaced)         0.351     6.400    c_LSQ_A/loadQ/gen_assignements[0].first_assignment.regs_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.053     6.453 f  c_LSQ_A/loadQ/reg_out1_i_3__0/O
                         net (fo=22, unplaced)        0.402     6.855    Buffer_7/fifo/select_1_validArray_0
                         LUT6 (Prop_lut6_I3_O)        0.053     6.908 f  Buffer_7/fifo/reg_value_i_2__35/O
                         net (fo=3, unplaced)         0.358     7.266    fork_1/generateBlocks[2].regblock/reg_value_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.053     7.319 r  fork_1/generateBlocks[2].regblock/reg_out1_i_2/O
                         net (fo=9, unplaced)         0.381     7.700    select_1/Antitokens/select_1_nReadyArray_0
                         LUT4 (Prop_lut4_I2_O)        0.053     7.753 r  select_1/Antitokens/i___3_i_1/O
                         net (fo=9, unplaced)         0.351     8.104    c_LSQ_A/loadQ/readyArray2
                         LUT6 (Prop_lut6_I3_O)        0.053     8.157 r  c_LSQ_A/loadQ/reg_value_i_3__12/O
                         net (fo=49, unplaced)        0.422     8.579    c_LSQ_A/loadQ/reg_value_i_3__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     8.632 r  c_LSQ_A/loadQ/head[4]_i_14/O
                         net (fo=1, unplaced)         0.664     9.296    c_LSQ_A/loadQ/head[4]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     9.349 f  c_LSQ_A/loadQ/head[4]_i_5/O
                         net (fo=1, unplaced)         0.521     9.870    c_LSQ_A/loadQ/head[4]_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     9.923 r  c_LSQ_A/loadQ/head[4]_i_1__0/O
                         net (fo=12, unplaced)        0.393    10.316    c_LSQ_A/loadQ/_T_425894
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=9373, unset)         0.638     4.638    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_A/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                 -6.012    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3129.941 ; gain = 0.000 ; free physical = 18675 ; free virtual = 22600
