==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
WARNING: [HLS 200-40] In file included from fyp/crc_32.c:1:
fyp/crc_32.h:1:2: error: unterminated conditional directive
#ifndef CRC_32_H_
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 187.055 ; gain = 97.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 187.055 ; gain = 97.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 187.055 ; gain = 97.699
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fyp/crc_32.c:9: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.816 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.816 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.816 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fyp/crc_32.c:10: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.574 ; gain = 94.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.574 ; gain = 94.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.574 ; gain = 94.152
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fyp/crc_32.c:11: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.61 seconds; current allocated memory: 101.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 101.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 101.891 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 16.735 seconds; peak allocated memory: 101.891 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.426 seconds; current allocated memory: 101.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.884 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.937 seconds; peak allocated memory: 101.884 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.499 seconds; current allocated memory: 101.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 101.884 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.977 seconds; peak allocated memory: 101.884 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.101 seconds; current allocated memory: 101.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 101.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.775 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 26.933 seconds; peak allocated memory: 101.775 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'validate_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.286 seconds; current allocated memory: 101.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'validate_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'validate_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'validate_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 101.808 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [VHDL 208-304] Generating VHDL RTL for validate_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for validate_crc.
INFO: [HLS 200-112] Total elapsed time: 20.789 seconds; peak allocated memory: 101.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.269 seconds; current allocated memory: 101.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 101.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 101.790 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.71 seconds; peak allocated memory: 101.790 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.471 seconds; current allocated memory: 101.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 101.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.792 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.916 seconds; peak allocated memory: 101.792 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.583 seconds; current allocated memory: 101.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 101.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.815 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 21.02 seconds; peak allocated memory: 101.815 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'validate_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.369 seconds; current allocated memory: 101.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 101.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'validate_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'validate_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'validate_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.810 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [VHDL 208-304] Generating VHDL RTL for validate_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for validate_crc.
INFO: [HLS 200-112] Total elapsed time: 20.799 seconds; peak allocated memory: 101.810 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.148 seconds; current allocated memory: 101.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 101.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 101.827 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 33.241 seconds; peak allocated memory: 101.827 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.197 seconds; current allocated memory: 101.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 101.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 101.812 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 26.812 seconds; peak allocated memory: 101.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.075 seconds; current allocated memory: 101.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 101.812 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 26.7 seconds; peak allocated memory: 101.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.831 seconds; current allocated memory: 101.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 101.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 101.671 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 32.864 seconds; peak allocated memory: 101.671 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.215 seconds; current allocated memory: 102.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 103.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 103.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 27.367 seconds; peak allocated memory: 103.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.055 seconds; current allocated memory: 102.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 103.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 103.748 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 27.121 seconds; peak allocated memory: 103.748 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.077 seconds; current allocated memory: 102.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 103.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 103.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 27.042 seconds; peak allocated memory: 103.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.327 seconds; current allocated memory: 102.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 102.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 103.207 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 39.657 seconds; peak allocated memory: 103.207 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.905 seconds; current allocated memory: 102.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 102.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 103.232 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 44.272 seconds; peak allocated memory: 103.232 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.364 seconds; current allocated memory: 101.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 101.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 102.070 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.152 seconds; peak allocated memory: 102.070 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.526 seconds; current allocated memory: 101.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 102.055 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.288 seconds; peak allocated memory: 102.055 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.093 seconds; current allocated memory: 101.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 102.062 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.836 seconds; peak allocated memory: 102.062 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.579 seconds; current allocated memory: 102.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 102.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 103.123 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 36.502 seconds; peak allocated memory: 103.123 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.386 seconds; current allocated memory: 101.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 101.968 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.215 seconds; peak allocated memory: 101.968 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.036 seconds; current allocated memory: 101.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 102.398 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.782 seconds; peak allocated memory: 102.398 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.613 seconds; current allocated memory: 101.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 101.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 102.087 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 43.624 seconds; peak allocated memory: 102.087 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.787 seconds; current allocated memory: 101.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 101.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 102.077 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.566 seconds; peak allocated memory: 102.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.699 seconds; current allocated memory: 101.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 102.077 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.628 seconds; peak allocated memory: 102.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.105 seconds; current allocated memory: 101.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 102.088 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.179 seconds; peak allocated memory: 102.088 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.992 seconds; current allocated memory: 101.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 102.077 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.765 seconds; peak allocated memory: 102.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fyp/edca.c:24) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fyp/edca.c:36) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fyp/edca.c:48) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (fyp/edca.c:60) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.557 seconds; current allocated memory: 101.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 102.355 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.243 seconds; peak allocated memory: 102.355 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.807 seconds; current allocated memory: 101.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 101.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 102.084 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.492 seconds; peak allocated memory: 102.084 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.122 seconds; current allocated memory: 101.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 101.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 101.941 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 42.233 seconds; peak allocated memory: 101.941 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.529 seconds; current allocated memory: 101.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 101.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 101.942 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.295 seconds; peak allocated memory: 101.942 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.093 seconds; current allocated memory: 101.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 101.980 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.909 seconds; peak allocated memory: 101.980 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.063 ; gain = 94.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.063 ; gain = 94.637
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'enque' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.268 seconds; current allocated memory: 101.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 101.973 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [VHDL 208-304] Generating VHDL RTL for enque_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enque_frame.
INFO: [HLS 200-112] Total elapsed time: 38.126 seconds; peak allocated memory: 101.973 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.447 seconds; current allocated memory: 102.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 102.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 103.136 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.589 seconds; peak allocated memory: 103.136 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.411 seconds; current allocated memory: 102.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 102.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 103.136 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 36.357 seconds; peak allocated memory: 103.136 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'reset_pointers' (fyp/edca.c:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'reset_pointers' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.702 seconds; current allocated memory: 100.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 100.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'reset_pointers' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_pointers'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 100.560 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [VHDL 208-304] Generating VHDL RTL for reset_pointers.
INFO: [VLOG 209-307] Generating Verilog RTL for reset_pointers.
INFO: [HLS 200-112] Total elapsed time: 36.954 seconds; peak allocated memory: 100.560 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add_to_queue' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.672 seconds; current allocated memory: 101.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 101.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add_to_queue/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add_to_queue' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_to_queue'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 101.279 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 350.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [VHDL 208-304] Generating VHDL RTL for add_to_queue.
INFO: [VLOG 209-307] Generating Verilog RTL for add_to_queue.
INFO: [HLS 200-112] Total elapsed time: 42.451 seconds; peak allocated memory: 101.279 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add_to_queue' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.664 seconds; current allocated memory: 100.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 101.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add_to_queue/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add_to_queue' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_to_queue'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 101.247 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 350.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [VHDL 208-304] Generating VHDL RTL for add_to_queue.
INFO: [VLOG 209-307] Generating Verilog RTL for add_to_queue.
INFO: [HLS 200-112] Total elapsed time: 36.095 seconds; peak allocated memory: 101.247 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.842 seconds; current allocated memory: 112.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 112.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 113.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 113.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 114.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 114.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.590 ; gain = 104.191
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.858 seconds; peak allocated memory: 114.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.865 seconds; current allocated memory: 102.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 103.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 103.963 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.83 seconds; peak allocated memory: 103.963 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.175 seconds; current allocated memory: 112.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 112.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 113.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 113.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 114.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 114.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.453 ; gain = 105.070
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.943 seconds; peak allocated memory: 114.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.913 seconds; current allocated memory: 112.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 113.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 113.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 114.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 114.918 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.816 ; gain = 104.945
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.637 seconds; peak allocated memory: 114.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.612 seconds; current allocated memory: 112.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 113.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 113.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 114.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 114.918 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.605 ; gain = 102.215
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 38.469 seconds; peak allocated memory: 114.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.905 seconds; current allocated memory: 112.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 113.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 113.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 114.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 114.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 194.500 ; gain = 104.934
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 38.741 seconds; peak allocated memory: 114.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.784 seconds; current allocated memory: 102.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 102.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 103.121 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.712 seconds; peak allocated memory: 103.121 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.607 seconds; current allocated memory: 101.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 101.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 102.112 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 178.33 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.57 seconds; peak allocated memory: 102.112 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.78 seconds; current allocated memory: 101.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 101.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 101.937 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.452 seconds; peak allocated memory: 101.937 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.314 seconds; current allocated memory: 102.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 102.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 103.119 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.16 seconds; peak allocated memory: 103.119 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.448 seconds; current allocated memory: 101.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 101.968 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.136 seconds; peak allocated memory: 101.968 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.434 seconds; current allocated memory: 101.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 101.937 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.163 seconds; peak allocated memory: 101.937 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.243 seconds; current allocated memory: 102.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 102.989 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.017 seconds; peak allocated memory: 102.989 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.37 seconds; current allocated memory: 101.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 101.808 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 38.237 seconds; peak allocated memory: 101.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.123 seconds; current allocated memory: 101.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 101.959 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 36.844 seconds; peak allocated memory: 101.959 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.839 seconds; current allocated memory: 102.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 102.989 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 38.671 seconds; peak allocated memory: 102.989 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.91 seconds; current allocated memory: 101.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 101.807 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.579 seconds; peak allocated memory: 101.807 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.226 seconds; current allocated memory: 101.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 101.776 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.754 seconds; peak allocated memory: 101.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.802 seconds; current allocated memory: 101.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 101.776 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.461 seconds; peak allocated memory: 101.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.966 seconds; current allocated memory: 102.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 102.989 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 45.136 seconds; peak allocated memory: 102.989 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.2 seconds; current allocated memory: 101.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 101.808 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.018 seconds; peak allocated memory: 101.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'reset_pointers' into 'send_frame' (fyp/mac_layer.c:9) automatically.
INFO: [XFORM 203-602] Inlining function 'enqueue_frame' into 'send_frame' (fyp/mac_layer.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'dequeue_frame' into 'send_frame' (fyp/mac_layer.c:16) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'reset_pointers' into 'send_frame' (fyp/mac_layer.c:9) automatically.
INFO: [XFORM 203-602] Inlining function 'enqueue_frame' into 'send_frame' (fyp/mac_layer.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'dequeue_frame' into 'send_frame' (fyp/mac_layer.c:16) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:24:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.351 seconds; current allocated memory: 113.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 113.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 113.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 114.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 114.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_fifo_bk' to 'send_frame_edca_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'send_frame_temp_frame' to 'send_frame_temp_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 115.351 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'send_frame_temp_fcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 44.543 seconds; peak allocated memory: 115.351 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.918 seconds; current allocated memory: 101.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 101.956 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.626 seconds; peak allocated memory: 101.956 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.102 seconds; current allocated memory: 102.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 102.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 103.106 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.916 seconds; peak allocated memory: 103.106 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:135:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:145:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:155:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:165:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.548 seconds; current allocated memory: 104.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 104.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 106.029 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 48.566 seconds; peak allocated memory: 106.029 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:135:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:145:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:155:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:165:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.246 seconds; current allocated memory: 104.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 104.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 106.013 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 44.062 seconds; peak allocated memory: 106.013 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.207 ; gain = 96.957
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:129:27)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:135:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.382 seconds; current allocated memory: 122.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 123.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 123.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 123.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 123.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 123.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 124.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 124.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'send_frame_temp_frame' to 'send_frame_temp_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 125.293 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'send_frame_temp_fcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 189.742 ; gain = 99.492
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 45.001 seconds; peak allocated memory: 125.293 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.85 seconds; current allocated memory: 101.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 41.635 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.219 seconds; current allocated memory: 102.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 102.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 103.065 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 44.118 seconds; peak allocated memory: 103.065 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:144:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:154:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:164:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.521 seconds; current allocated memory: 104.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 104.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 106.177 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.087 seconds; peak allocated memory: 106.177 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:144:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:154:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:164:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.292 seconds; current allocated memory: 104.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 104.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 106.233 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.953 seconds; peak allocated memory: 106.233 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.89 seconds; current allocated memory: 100.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 100.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 100.693 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 53.464 seconds; peak allocated memory: 100.693 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.498 seconds; current allocated memory: 100.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 100.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 100.597 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.079 seconds; peak allocated memory: 100.597 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.315 seconds; current allocated memory: 100.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 100.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 100.665 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 46.47 seconds; peak allocated memory: 100.665 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.728 seconds; current allocated memory: 100.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 100.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 100.666 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.961 seconds; peak allocated memory: 100.666 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.819 seconds; current allocated memory: 100.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 100.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 100.670 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.983 seconds; peak allocated memory: 100.670 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.134 seconds; current allocated memory: 100.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 100.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 100.669 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.385 seconds; peak allocated memory: 100.669 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.864 seconds; current allocated memory: 100.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 100.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 100.755 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.105 seconds; peak allocated memory: 100.755 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.521 seconds; current allocated memory: 100.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 100.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 100.693 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.811 seconds; peak allocated memory: 100.693 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.441 seconds; current allocated memory: 100.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 100.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 100.684 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.621 seconds; peak allocated memory: 100.684 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.956 seconds; current allocated memory: 100.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 100.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 100.684 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.147 seconds; peak allocated memory: 100.684 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.315 seconds; current allocated memory: 100.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 100.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 100.670 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 54.819 seconds; peak allocated memory: 100.670 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.823 seconds; current allocated memory: 100.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 100.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 100.670 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.029 seconds; peak allocated memory: 100.670 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.471 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.946 seconds; peak allocated memory: 101.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.057 seconds; current allocated memory: 101.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 101.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.622 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.367 seconds; peak allocated memory: 101.622 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.136 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.571 seconds; peak allocated memory: 101.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.615 seconds; current allocated memory: 101.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 101.466 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 264.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.041 seconds; peak allocated memory: 101.466 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.568 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 101.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 46.87 seconds; peak allocated memory: 101.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.57 seconds; current allocated memory: 101.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 101.515 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 49.26 seconds; peak allocated memory: 101.515 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.815 seconds; current allocated memory: 101.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 101.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.407 seconds; peak allocated memory: 101.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.703 seconds; current allocated memory: 101.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 101.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 101.523 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.135 seconds; peak allocated memory: 101.523 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.762 seconds; current allocated memory: 101.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 101.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.515 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.075 seconds; peak allocated memory: 101.515 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.515 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.002 seconds; peak allocated memory: 101.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.843 seconds; current allocated memory: 101.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 101.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 101.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 54.587 seconds; peak allocated memory: 101.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.841 seconds; current allocated memory: 101.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 101.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.619 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 221.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.176 seconds; peak allocated memory: 101.619 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.578 seconds; current allocated memory: 101.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 101.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 101.775 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.73 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.999 seconds; peak allocated memory: 101.775 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:27:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:37:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:57:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.089 seconds; current allocated memory: 104.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 105.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 106.290 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 50.845 seconds; peak allocated memory: 106.290 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:27:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:37:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:57:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.694 seconds; current allocated memory: 104.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 105.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 106.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 49.492 seconds; peak allocated memory: 106.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:27:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:37:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:57:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'enqueue_dequeue_frame' consists of the following:
	'load' operation ('read_pointer_vo_load_1', fyp/edca.c:101) on global variable 'read_pointer_vo' [78]  (0 ns)
	'mul' operation of DSP[81] ('mul_ln101', fyp/edca.c:101) [80]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln101', fyp/edca.c:101) [81]  (3.82 ns)
	'getelementptr' operation ('edca_fifo_vo_addr_1', fyp/edca.c:101) [83]  (0 ns)
	'load' operation ('edca_fifo_vo_load', fyp/edca.c:101) on array 'edca_fifo_vo' [84]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.529 seconds; current allocated memory: 104.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 105.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_bk' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/write_pointer_bk' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/edca_fifo_bk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_be' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/write_pointer_be' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/edca_fifo_be' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_vi' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/write_pointer_vi' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/edca_fifo_vi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_vo' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/write_pointer_vo' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/edca_fifo_vo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/read_pointer_bk' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/read_pointer_be' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/read_pointer_vi' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/read_pointer_vo' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'available_spaces_bk' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'write_pointer_bk' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edca_fifo_bk' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'available_spaces_be' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'write_pointer_be' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edca_fifo_be' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'available_spaces_vi' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'write_pointer_vi' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edca_fifo_vi' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'available_spaces_vo' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'write_pointer_vo' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edca_fifo_vo' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'read_pointer_bk' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'read_pointer_be' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'read_pointer_vi' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'read_pointer_vo' will be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mac_muladd_2ns_8ns_7ns_9_1_1' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mac_muladd_2s_8ns_7ns_9_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fbkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 106.582 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 50.105 seconds; peak allocated memory: 106.582 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:27:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:37:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:57:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.792 seconds; current allocated memory: 104.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 105.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 106.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 49.498 seconds; peak allocated memory: 106.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:31:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:41:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:61:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.96 seconds; current allocated memory: 104.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 105.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 106.805 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 49.61 seconds; peak allocated memory: 106.805 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:25:39)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:31:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.064 seconds; current allocated memory: 122.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 123.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 123.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 123.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 123.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 123.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 124.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 125.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'send_frame_temp_frame' to 'send_frame_temp_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 125.481 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'send_frame_temp_fcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 190.016 ; gain = 97.598
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 50.659 seconds; peak allocated memory: 125.481 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.285 seconds; current allocated memory: 101.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 101.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 102.043 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 54.015 seconds; peak allocated memory: 102.043 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'stop_timer' (fyp/timer.c:22) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stop_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.937 seconds; current allocated memory: 100.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 100.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'stop_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stop_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 100.748 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [VHDL 208-304] Generating VHDL RTL for stop_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for stop_timer.
INFO: [HLS 200-112] Total elapsed time: 47.122 seconds; peak allocated memory: 100.748 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stop_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.743 seconds; current allocated memory: 100.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 100.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'stop_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stop_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 100.700 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [VHDL 208-304] Generating VHDL RTL for stop_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for stop_timer.
INFO: [HLS 200-112] Total elapsed time: 46.836 seconds; peak allocated memory: 100.700 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.629 seconds; current allocated memory: 101.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 102.047 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.075 seconds; peak allocated memory: 102.047 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.977 seconds; current allocated memory: 101.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 102.029 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.423 seconds; peak allocated memory: 102.029 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stop_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.62 seconds; current allocated memory: 100.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 100.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stop_timer/medium_state' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stop_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stop_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 100.847 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [VHDL 208-304] Generating VHDL RTL for stop_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for stop_timer.
INFO: [HLS 200-112] Total elapsed time: 46.792 seconds; peak allocated memory: 100.847 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stop_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.32 seconds; current allocated memory: 100.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 100.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stop_timer/medium_state' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stop_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stop_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 100.816 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [VHDL 208-304] Generating VHDL RTL for stop_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for stop_timer.
INFO: [HLS 200-112] Total elapsed time: 48.52 seconds; peak allocated memory: 100.816 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.228 seconds; current allocated memory: 101.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 101.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count_idle' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 102.174 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 53.948 seconds; peak allocated memory: 102.174 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'slot_boundary_timing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.144 seconds; current allocated memory: 111.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 111.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slot_boundary_timing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 111.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 111.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 112.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slot_boundary_timing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'slot_boundary_timing/timing_mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'slot_boundary_timing/idle_waiting' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'slot_boundary_timing/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'slot_boundary_timing' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'slot_boundary_timing'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 112.389 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.44 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 189.488 ; gain = 99.348
INFO: [VHDL 208-304] Generating VHDL RTL for slot_boundary_timing.
INFO: [VLOG 209-307] Generating Verilog RTL for slot_boundary_timing.
INFO: [HLS 200-112] Total elapsed time: 47.233 seconds; peak allocated memory: 112.389 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'backoff_vo' (fyp/edca.c:199) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.59 seconds; current allocated memory: 100.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 101.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vo_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.144 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 55.186 seconds; peak allocated memory: 101.144 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.619 seconds; current allocated memory: 100.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 101.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vo/current_txop_holder' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vo_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 101.156 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 47.056 seconds; peak allocated memory: 101.156 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.438 seconds; current allocated memory: 100.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 101.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vo/current_txop_holder' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vo_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 101.157 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 46.786 seconds; peak allocated memory: 101.157 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.486 seconds; current allocated memory: 101.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 101.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.304 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 46.836 seconds; peak allocated memory: 101.304 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
WARNING: [HLS 200-40] In file included from fyp/edca.c:3:
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:36:10: fatal error: 'cmath' file not found
#include <cmath>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.124 seconds; current allocated memory: 101.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 101.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 101.288 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 52.773 seconds; peak allocated memory: 101.288 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[17] ('mul_ln5', fyp/r_n_g.c:5) [8]  (3.36 ns)
	'add' operation of DSP[17] ('add_ln7', fyp/r_n_g.c:7) [17]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:7) [19]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.562 seconds; current allocated memory: 101.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 101.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 101.543 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 59.86 seconds; peak allocated memory: 101.543 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[17] ('mul_ln6', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[17] ('add_ln9', fyp/r_n_g.c:9) [17]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:9) [19]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.57 seconds; current allocated memory: 101.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 101.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 101.516 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.478 seconds; peak allocated memory: 101.516 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.678ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[13] ('mul_ln14', fyp/r_n_g.c:14) [12]  (3.36 ns)
	'add' operation of DSP[13] ('result', fyp/r_n_g.c:14) [13]  (3.82 ns)
	'add' operation ('result', fyp/r_n_g.c:17) [15]  (2.7 ns)
	'select' operation ('result', fyp/r_n_g.c:16) [16]  (0.796 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.431 seconds; current allocated memory: 101.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 101.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_urem_32ns_17ns_32_36_seq_1' to 'random_int_gen_urbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_13s_32ns_32_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_urbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 101.831 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 93.65 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'random_int_gen_urbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.33 seconds; peak allocated memory: 101.831 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[17] ('mul_ln6', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[17] ('add_ln9', fyp/r_n_g.c:9) [17]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:9) [19]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.019 seconds; current allocated memory: 101.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 101.516 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.759 seconds; peak allocated memory: 101.516 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'random_int_gen'.
WARNING: [SCHED 204-68] The II Violation in module 'random_int_gen' (Function: random_int_gen): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'state' (fyp/r_n_g.c:13) and wire read on port 'state' (fyp/r_n_g.c:6).
WARNING: [SCHED 204-68] The II Violation in module 'random_int_gen' (Function: random_int_gen): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'state' (fyp/r_n_g.c:13) and wire read on port 'state' (fyp/r_n_g.c:6).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[18] ('mul_ln7', fyp/r_n_g.c:7) [9]  (3.36 ns)
	'add' operation of DSP[18] ('add_ln10', fyp/r_n_g.c:10) [18]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:10) [20]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.586 seconds; current allocated memory: 101.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 101.560 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.29 seconds; peak allocated memory: 101.560 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[17] ('mul_ln6', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[17] ('add_ln9', fyp/r_n_g.c:9) [17]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:9) [19]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.449 seconds; current allocated memory: 101.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 101.516 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.309 seconds; peak allocated memory: 101.516 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[19] ('low', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[19] ('x', fyp/r_n_g.c:10) [19]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:12) [24]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.987 seconds; current allocated memory: 101.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 101.444 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.65 seconds; peak allocated memory: 101.444 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'low': E:\FYP\HLS\MAC_SAP\fyp\r_n_g.c:4
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.328 seconds; current allocated memory: 101.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 101.552 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.893 seconds; peak allocated memory: 101.552 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.965 seconds; current allocated memory: 101.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 101.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 101.608 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.563 seconds; peak allocated memory: 101.608 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.914 seconds; current allocated memory: 101.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 101.552 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.441 seconds; peak allocated memory: 101.552 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.206 seconds; current allocated memory: 101.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 101.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 102.045 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 54.719 seconds; peak allocated memory: 102.045 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 98.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 98.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.480 ; gain = 98.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
WARNING: [SYNCHK 200-77] The top function 'start_backoff_vo' (fyp/edca.c:268) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 198.258 ; gain = 108.258
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 230.383 ; gain = 140.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 230.383 ; gain = 140.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.214 seconds; current allocated memory: 162.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 162.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_backoff_vo/invoke_reason' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'CW_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_mul_mul_17ns_17ns_32_1_1' to 'start_backoff_vo_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 163.004 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 247.000 ; gain = 157.000
INFO: [VHDL 208-304] Generating VHDL RTL for start_backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for start_backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 54.944 seconds; peak allocated memory: 163.004 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.656 ; gain = 95.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.656 ; gain = 95.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.656 ; gain = 95.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 210.613 ; gain = 118.211
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 257.523 ; gain = 165.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 263.934 ; gain = 171.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.69 seconds; current allocated memory: 193.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 193.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_backoff_vo/invoke_reason' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_backoff_vo/bk' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'CW_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_dmul_64ns_64ns_64_6_max_dsp_1' to 'start_backoff_vo_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_ddiv_64ns_64ns_64_31_1' to 'start_backoff_vo_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_uitodp_32ns_64_6_1' to 'start_backoff_vo_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_sitodp_32ns_64_6_1' to 'start_backoff_vo_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_mul_mul_17ns_17ns_32_1_1' to 'start_backoff_vo_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 194.638 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 280.313 ; gain = 187.910
INFO: [VHDL 208-304] Generating VHDL RTL for start_backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for start_backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 56.801 seconds; peak allocated memory: 194.638 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 95.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 95.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.105 ; gain = 95.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
WARNING: [SYNCHK 200-77] The top function 'start_backoff_vo' (fyp/edca.c:268) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 197.461 ; gain = 105.035
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 230.117 ; gain = 137.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 230.117 ; gain = 137.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.699 seconds; current allocated memory: 162.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 162.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_backoff_vo/invoke_reason' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'CW_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_mul_mul_17ns_17ns_32_1_1' to 'start_backoff_vo_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 163.004 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 246.984 ; gain = 154.559
INFO: [VHDL 208-304] Generating VHDL RTL for start_backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for start_backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 55.359 seconds; peak allocated memory: 163.004 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 187.754 ; gain = 95.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 187.754 ; gain = 95.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 187.754 ; gain = 95.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 210.055 ; gain = 117.688
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'backoff_vi' (fyp/edca.c:224) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 256.219 ; gain = 163.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 263.027 ; gain = 170.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.097 seconds; current allocated memory: 193.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 194.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_dmul_64ns_64ns_64_6_max_dsp_1' to 'backoff_vi_dmul_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_ddiv_64ns_64ns_64_31_1' to 'backoff_vi_ddiv_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitodp_32ns_64_6_1' to 'backoff_vi_uitodpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitodp_32ns_64_6_1' to 'backoff_vi_sitodpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_ddiv_6cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_dmul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitodpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitodpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 194.928 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:03 . Memory (MB): peak = 280.508 ; gain = 188.141
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 62.626 seconds; peak allocated memory: 194.928 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.285 ; gain = 95.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.285 ; gain = 95.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 189.141 ; gain = 96.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 210.465 ; gain = 118.105
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'backoff_vi' (fyp/edca.c:225) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 256.891 ; gain = 164.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 263.313 ; gain = 170.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.23 seconds; current allocated memory: 193.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 194.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_dmul_64ns_64ns_64_6_max_dsp_1' to 'backoff_vi_dmul_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_ddiv_64ns_64ns_64_31_1' to 'backoff_vi_ddiv_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitodp_32ns_64_6_1' to 'backoff_vi_uitodpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitodp_32ns_64_6_1' to 'backoff_vi_sitodpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_ddiv_6cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_dmul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitodpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitodpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 194.947 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 280.273 ; gain = 187.914
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 57.223 seconds; peak allocated memory: 194.947 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.355 ; gain = 98.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.355 ; gain = 98.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.355 ; gain = 98.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 209.902 ; gain = 120.441
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 258.012 ; gain = 168.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 271.941 ; gain = 182.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.105 seconds; current allocated memory: 212.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 212.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 213.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 213.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 213.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 213.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_ddiv_64ns_64ns_64_31_1' to 'backoff_vi_ddiv_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitodp_32ns_64_6_1' to 'backoff_vi_uitodpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_ddiv_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitodpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 213.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_dmul_64ns_64ns_64_6_max_dsp_1' to 'backoff_vi_dmul_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitodp_32ns_64_6_1' to 'backoff_vi_sitodpfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_dmul_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitodpfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 214.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 214.527 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 299.609 ; gain = 210.148
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 57.291 seconds; peak allocated memory: 214.527 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.668 ; gain = 99.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.668 ; gain = 99.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.668 ; gain = 99.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 210.285 ; gain = 120.836
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'backoff_vi' (fyp/edca.c:224) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 257.203 ; gain = 167.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 263.641 ; gain = 174.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.994 seconds; current allocated memory: 203.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 203.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 203.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 203.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_ddiv_64ns_64ns_64_31_1' to 'backoff_vi_ddiv_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitodp_32ns_64_6_1' to 'backoff_vi_uitodpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_ddiv_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitodpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 204.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_dmul_64ns_64ns_64_6_max_dsp_1' to 'backoff_vi_dmul_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitodp_32ns_64_6_1' to 'backoff_vi_sitodpfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_dmul_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitodpfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 204.842 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 290.258 ; gain = 200.809
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 56.554 seconds; peak allocated memory: 204.842 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.675 seconds; current allocated memory: 101.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 101.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 102.297 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 54.096 seconds; peak allocated memory: 102.297 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.981 seconds; current allocated memory: 101.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 101.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 102.199 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.409 seconds; peak allocated memory: 102.199 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.116 seconds; current allocated memory: 101.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 101.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 102.199 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.541 seconds; peak allocated memory: 102.199 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.929 seconds; current allocated memory: 101.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 101.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 102.183 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.36 seconds; peak allocated memory: 102.183 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.17 seconds; current allocated memory: 101.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 101.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 102.193 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.598 seconds; peak allocated memory: 102.193 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.728 seconds; current allocated memory: 101.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 101.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 102.051 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.04 seconds; peak allocated memory: 102.051 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[19] ('low', fyp/r_n_g.c:5) [8]  (3.36 ns)
	'add' operation of DSP[19] ('x', fyp/r_n_g.c:10) [19]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:12) [24]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.214 seconds; current allocated memory: 101.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 101.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 101.599 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.055 seconds; peak allocated memory: 101.599 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[19] ('low', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[19] ('x', fyp/r_n_g.c:10) [19]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:12) [24]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.428 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 101.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 101.605 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.092 seconds; peak allocated memory: 101.605 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.771 seconds; current allocated memory: 101.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 101.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.673 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.522 seconds; peak allocated memory: 101.673 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.017 seconds; current allocated memory: 101.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 101.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 102.129 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 55.391 seconds; peak allocated memory: 102.129 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.231 seconds; current allocated memory: 101.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 101.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 102.133 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.626 seconds; peak allocated memory: 102.133 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.838 seconds; current allocated memory: 101.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 101.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 102.172 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 54.208 seconds; peak allocated memory: 102.172 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.952 seconds; current allocated memory: 101.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.115 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.085 seconds; current allocated memory: 101.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 101.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.135 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FDiv' (fyp/r_n_g.c:18) on 'fmul' operation ('ret_val', fyp/r_n_g.c:17) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.266 seconds; current allocated memory: 101.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 101.908 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.333 seconds; peak allocated memory: 101.908 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.861 seconds; current allocated memory: 101.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_no_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 101.891 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 116.70 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.803 seconds; peak allocated memory: 101.891 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.968 seconds; current allocated memory: 101.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 101.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.012 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.904 seconds; current allocated memory: 101.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.033 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.632 seconds; current allocated memory: 101.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 101.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 101.848 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.759 seconds; peak allocated memory: 101.848 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 188.141 ; gain = 98.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 188.141 ; gain = 98.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.141 ; gain = 98.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 209.000 ; gain = 118.902
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'backoff_vi' (fyp/edca.c:224) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 256.156 ; gain = 166.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 262.176 ; gain = 172.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.784 seconds; current allocated memory: 193.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 193.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_fmul_32ns_32ns_32_4_max_dsp_1' to 'backoff_vi_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitofp_32ns_32_6_1' to 'backoff_vi_uitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitofp_32ns_32_6_1' to 'backoff_vi_sitofpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitofpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 194.003 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 278.539 ; gain = 188.441
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 61.947 seconds; peak allocated memory: 194.003 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.712 seconds; current allocated memory: 106.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 107.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 108.940 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:02 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 62.489 seconds; peak allocated memory: 108.940 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.133 ; gain = 97.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.133 ; gain = 97.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.586 ; gain = 98.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 199.324 ; gain = 109.176
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 231.414 ; gain = 141.266
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 245.410 ; gain = 155.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.445 seconds; current allocated memory: 185.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 186.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 186.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 187.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 187.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 188.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 188.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 189.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/d_rate' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/tx_power_lvl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.048 seconds; current allocated memory: 191.005 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 264.988 ; gain = 174.840
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.278 seconds; peak allocated memory: 191.005 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.117 ; gain = 97.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.117 ; gain = 97.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 188.348 ; gain = 97.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 198.898 ; gain = 108.473
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 232.051 ; gain = 141.625
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 247.039 ; gain = 156.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.079 seconds; current allocated memory: 185.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 186.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 186.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 187.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 188.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 188.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 189.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/d_rate' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/tx_power_lvl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.991 seconds; current allocated memory: 191.005 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 265.324 ; gain = 174.898
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.493 seconds; peak allocated memory: 191.005 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.570 ; gain = 96.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.570 ; gain = 96.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 188.570 ; gain = 96.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 200.074 ; gain = 107.672
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 232.059 ; gain = 139.656
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 247.055 ; gain = 154.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.988 seconds; current allocated memory: 186.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 186.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 186.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 187.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 188.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 188.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 189.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/d_rate' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/tx_power_lvl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 191.111 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:07 . Memory (MB): peak = 265.918 ; gain = 173.516
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 66.948 seconds; peak allocated memory: 191.111 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 189.027 ; gain = 96.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 189.027 ; gain = 96.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 189.172 ; gain = 96.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.430 ; gain = 107.031
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 232.086 ; gain = 139.688
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 246.082 ; gain = 153.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.689 seconds; current allocated memory: 186.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 186.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 186.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 187.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 187.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 188.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 189.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 189.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/d_rate' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/tx_power_lvl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.021 seconds; current allocated memory: 191.119 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 265.332 ; gain = 172.934
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.266 seconds; peak allocated memory: 191.119 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 188.113 ; gain = 95.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 188.113 ; gain = 95.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.980 ; gain = 96.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 198.918 ; gain = 106.492
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 231.867 ; gain = 139.441
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 245.859 ; gain = 153.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.249 seconds; current allocated memory: 186.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 186.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 186.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 187.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 187.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 188.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 189.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 190.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.975 seconds; current allocated memory: 191.568 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.316 ; gain = 173.891
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 58.853 seconds; peak allocated memory: 191.568 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 188.977 ; gain = 98.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 188.977 ; gain = 98.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 189.793 ; gain = 99.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 199.566 ; gain = 109.516
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 231.883 ; gain = 141.832
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 245.891 ; gain = 155.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.185 seconds; current allocated memory: 186.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 186.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 186.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 187.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 187.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 188.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 189.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 190.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 191.577 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 267.074 ; gain = 177.023
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 58.818 seconds; peak allocated memory: 191.577 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.883 ; gain = 97.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.883 ; gain = 97.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.809 ; gain = 98.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 199.910 ; gain = 109.512
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.852 ; gain = 141.453
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 245.848 ; gain = 155.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.518 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 187.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.195 ; gain = 175.797
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.172 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.043 ; gain = 98.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.043 ; gain = 98.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 191.555 ; gain = 102.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 201.180 ; gain = 111.879
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 232.035 ; gain = 142.734
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 246.027 ; gain = 156.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.256 seconds; current allocated memory: 186.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.379 ; gain = 177.078
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.342 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.086 ; gain = 97.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.086 ; gain = 97.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.824 ; gain = 98.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.477 ; gain = 109.242
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.109 ; gain = 140.875
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 247.094 ; gain = 156.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.458 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.056 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 265.605 ; gain = 175.371
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.335 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.305 ; gain = 97.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.305 ; gain = 97.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 189.422 ; gain = 98.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.934 ; gain = 109.234
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 232.395 ; gain = 141.695
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 245.398 ; gain = 154.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.242 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.824 ; gain = 176.125
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 58.908 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 189.238 ; gain = 98.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 189.238 ; gain = 98.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.570 ; gain = 99.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.996 ; gain = 109.465
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 232.516 ; gain = 141.984
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 246.758 ; gain = 156.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.388 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.001 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.727 ; gain = 176.195
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.142 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.35 seconds; current allocated memory: 106.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 107.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 109.122 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 55.974 seconds; peak allocated memory: 109.122 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.094 ; gain = 98.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.094 ; gain = 98.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.340 ; gain = 99.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.031 ; gain = 109.895
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.578 ; gain = 142.441
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 245.570 ; gain = 156.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.707 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.918 ; gain = 177.781
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.417 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
