|SHIXIAN
SPEAKER <= inst.DB_MAX_OUTPUT_PORT_TYPE
SYS_CLOCK => autoplay:inst5.SYS_CLOCK
SYS_CLOCK => PLAY:inst23.SYS_CLOCK
SYS_CLOCK => LESSON8:inst4.SYS_CLOCK
KEY[1] => PLAY:inst23.KEY[1]
KEY[2] => PLAY:inst23.KEY[2]
KEY[3] => PLAY:inst23.KEY[3]
KEY[4] => PLAY:inst23.KEY[4]
KEY[5] => PLAY:inst23.KEY[5]
KEY[6] => PLAY:inst23.KEY[6]
KEY[7] => PLAY:inst23.KEY[7]
KEY[8] => autoplay:inst5.KEY[8]
KEY[8] => LESSON8:inst4.KEY[8]
KEY[9] => LESSON8:inst4.KEY[9]
KEY[10] => autoplay:inst5.KEY[10]
KEY[10] => LESSON8:inst4.KEY[10]
KEY[11] => autoplay:inst5.KEY[11]
KEY[11] => LESSON8:inst4.KEY[11]
KEY[12] => autoplay:inst5.KEY[12]
KEY[12] => LESSON8:inst4.KEY[12]
DIG[0] <= LESSON8:inst4.DIG[0]
DIG[1] <= LESSON8:inst4.DIG[1]
DIG[2] <= LESSON8:inst4.DIG[2]
DIG[3] <= LESSON8:inst4.DIG[3]
DIG[4] <= LESSON8:inst4.DIG[4]
DIG[5] <= LESSON8:inst4.DIG[5]
DIG[6] <= LESSON8:inst4.DIG[6]
DIG[7] <= LESSON8:inst4.DIG[7]
LED[1] <= PLAY:inst23.LED[1]
LED[2] <= PLAY:inst23.LED[2]
LED[3] <= PLAY:inst23.LED[3]
LED[4] <= PLAY:inst23.LED[4]
LED[5] <= PLAY:inst23.LED[5]
LED[6] <= PLAY:inst23.LED[6]
LED[7] <= PLAY:inst23.LED[7]
SEG[0] <= LESSON8:inst4.SEG[0]
SEG[1] <= LESSON8:inst4.SEG[1]
SEG[2] <= LESSON8:inst4.SEG[2]
SEG[3] <= LESSON8:inst4.SEG[3]
SEG[4] <= LESSON8:inst4.SEG[4]
SEG[5] <= LESSON8:inst4.SEG[5]
SEG[6] <= LESSON8:inst4.SEG[6]
SEG[7] <= LESSON8:inst4.SEG[7]


|SHIXIAN|autoplay:inst5
SPEAKER <= MUSIC_CORE:inst3.SPEAKER
SYS_CLOCK => FREQ2021_50M:inst.50MHZ
KEY[8] => inst18.CLK
KEY[10] => inst11.CLK
KEY[11] => inst28.CLK
KEY[12] => inst25.CLK


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3
SPEAKER <= lpm_mux0:inst2.result
P[0] => lpm_compare0:inst4.dataa[0]
P[1] => lpm_compare0:inst4.dataa[1]
P[2] => lpm_compare0:inst4.dataa[2]
P[3] => lpm_compare0:inst4.dataa[3]
P[4] => lpm_compare0:inst4.dataa[4]
P[5] => lpm_compare0:inst4.dataa[5]
P[6] => lpm_compare0:inst4.dataa[6]
P[7] => lpm_compare0:inst4.dataa[7]
P[8] => lpm_compare0:inst4.dataa[8]
P[9] => lpm_compare0:inst4.dataa[9]
100KHz => lpm_counter0:inst5.clock
KEY_IN => inst9.IN0


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_mux0:inst2
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_mux0:inst2|lpm_mux:lpm_mux_component
data[0][0] => mux_3fc:auto_generated.data[0]
data[1][0] => mux_3fc:auto_generated.data[1]
sel[0] => mux_3fc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3fc:auto_generated.result[0]


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_3fc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_compare0:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_compare0:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4bg:auto_generated.dataa[0]
dataa[1] => cmpr_4bg:auto_generated.dataa[1]
dataa[2] => cmpr_4bg:auto_generated.dataa[2]
dataa[3] => cmpr_4bg:auto_generated.dataa[3]
dataa[4] => cmpr_4bg:auto_generated.dataa[4]
dataa[5] => cmpr_4bg:auto_generated.dataa[5]
dataa[6] => cmpr_4bg:auto_generated.dataa[6]
dataa[7] => cmpr_4bg:auto_generated.dataa[7]
dataa[8] => cmpr_4bg:auto_generated.dataa[8]
dataa[9] => cmpr_4bg:auto_generated.dataa[9]
datab[0] => cmpr_4bg:auto_generated.datab[0]
datab[1] => cmpr_4bg:auto_generated.datab[1]
datab[2] => cmpr_4bg:auto_generated.datab[2]
datab[3] => cmpr_4bg:auto_generated.datab[3]
datab[4] => cmpr_4bg:auto_generated.datab[4]
datab[5] => cmpr_4bg:auto_generated.datab[5]
datab[6] => cmpr_4bg:auto_generated.datab[6]
datab[7] => cmpr_4bg:auto_generated.datab[7]
datab[8] => cmpr_4bg:auto_generated.datab[8]
datab[9] => cmpr_4bg:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_4bg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_4bg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_counter0:inst5
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
sload => sload.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component
clock => cntr_n2j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n2j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_n2j:auto_generated.sload
data[0] => cntr_n2j:auto_generated.data[0]
data[1] => cntr_n2j:auto_generated.data[1]
data[2] => cntr_n2j:auto_generated.data[2]
data[3] => cntr_n2j:auto_generated.data[3]
data[4] => cntr_n2j:auto_generated.data[4]
data[5] => cntr_n2j:auto_generated.data[5]
data[6] => cntr_n2j:auto_generated.data[6]
data[7] => cntr_n2j:auto_generated.data[7]
data[8] => cntr_n2j:auto_generated.data[8]
data[9] => cntr_n2j:auto_generated.data[9]
cin => ~NO_FANOUT~
q[0] <= cntr_n2j:auto_generated.q[0]
q[1] <= cntr_n2j:auto_generated.q[1]
q[2] <= cntr_n2j:auto_generated.q[2]
q[3] <= cntr_n2j:auto_generated.q[3]
q[4] <= cntr_n2j:auto_generated.q[4]
q[5] <= cntr_n2j:auto_generated.q[5]
q[6] <= cntr_n2j:auto_generated.q[6]
q[7] <= cntr_n2j:auto_generated.q[7]
q[8] <= cntr_n2j:auto_generated.q[8]
q[9] <= cntr_n2j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_n2j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
sload => counter_cella0.IN1


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_constant0:inst6
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|autoplay:inst5|MUSIC_CORE:inst3|lpm_constant0:inst6|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|autoplay:inst5|freq2021_50M:inst
S_100kHz <= 74160:inst2.RCO
50MHZ => 74160:inst1.CLK
50MHZ => 74160:inst.CLK
S_1KHz <= 74160:inst5.RCO
S_200Hz <= 74160:inst6.RCO
100Hz <= 74161:inst11.QA
S_10Hz <= 74160:inst9.RCO
200Hz <= 74161:inst12.QA
10Hz <= 74161:inst13.QA
4Hz <= 74161:inst14.QA
2Hz <= 74161:inst14.QB
1Hz <= 74161:inst14.QC


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst2
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst1
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst5
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst3
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst6
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst4
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74161:inst11
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74161:inst11|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst9
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74161:inst12
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74161:inst12|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst8
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74161:inst13
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74161:inst13|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst15
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74161:inst14
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74161:inst14|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst17
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|freq2021_50M:inst|74160:inst16
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|autoplay:inst5|lpm_mux5:inst16
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data1x[0] => sub_wire2[10].IN1
data1x[1] => sub_wire2[11].IN1
data1x[2] => sub_wire2[12].IN1
data1x[3] => sub_wire2[13].IN1
data1x[4] => sub_wire2[14].IN1
data1x[5] => sub_wire2[15].IN1
data1x[6] => sub_wire2[16].IN1
data1x[7] => sub_wire2[17].IN1
data1x[8] => sub_wire2[18].IN1
data1x[9] => sub_wire2[19].IN1
data2x[0] => sub_wire2[20].IN1
data2x[1] => sub_wire2[21].IN1
data2x[2] => sub_wire2[22].IN1
data2x[3] => sub_wire2[23].IN1
data2x[4] => sub_wire2[24].IN1
data2x[5] => sub_wire2[25].IN1
data2x[6] => sub_wire2[26].IN1
data2x[7] => sub_wire2[27].IN1
data2x[8] => sub_wire2[28].IN1
data2x[9] => sub_wire2[29].IN1
data3x[0] => sub_wire2[30].IN1
data3x[1] => sub_wire2[31].IN1
data3x[2] => sub_wire2[32].IN1
data3x[3] => sub_wire2[33].IN1
data3x[4] => sub_wire2[34].IN1
data3x[5] => sub_wire2[35].IN1
data3x[6] => sub_wire2[36].IN1
data3x[7] => sub_wire2[37].IN1
data3x[8] => sub_wire2[38].IN1
data3x[9] => sub_wire2[39].IN1
data4x[0] => sub_wire2[40].IN1
data4x[1] => sub_wire2[41].IN1
data4x[2] => sub_wire2[42].IN1
data4x[3] => sub_wire2[43].IN1
data4x[4] => sub_wire2[44].IN1
data4x[5] => sub_wire2[45].IN1
data4x[6] => sub_wire2[46].IN1
data4x[7] => sub_wire2[47].IN1
data4x[8] => sub_wire2[48].IN1
data4x[9] => sub_wire2[49].IN1
data5x[0] => sub_wire2[50].IN1
data5x[1] => sub_wire2[51].IN1
data5x[2] => sub_wire2[52].IN1
data5x[3] => sub_wire2[53].IN1
data5x[4] => sub_wire2[54].IN1
data5x[5] => sub_wire2[55].IN1
data5x[6] => sub_wire2[56].IN1
data5x[7] => sub_wire2[57].IN1
data5x[8] => sub_wire2[58].IN1
data5x[9] => sub_wire2[59].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result


|SHIXIAN|autoplay:inst5|lpm_mux5:inst16|lpm_mux:lpm_mux_component
data[0][0] => mux_pgc:auto_generated.data[0]
data[0][1] => mux_pgc:auto_generated.data[1]
data[0][2] => mux_pgc:auto_generated.data[2]
data[0][3] => mux_pgc:auto_generated.data[3]
data[0][4] => mux_pgc:auto_generated.data[4]
data[0][5] => mux_pgc:auto_generated.data[5]
data[0][6] => mux_pgc:auto_generated.data[6]
data[0][7] => mux_pgc:auto_generated.data[7]
data[0][8] => mux_pgc:auto_generated.data[8]
data[0][9] => mux_pgc:auto_generated.data[9]
data[1][0] => mux_pgc:auto_generated.data[10]
data[1][1] => mux_pgc:auto_generated.data[11]
data[1][2] => mux_pgc:auto_generated.data[12]
data[1][3] => mux_pgc:auto_generated.data[13]
data[1][4] => mux_pgc:auto_generated.data[14]
data[1][5] => mux_pgc:auto_generated.data[15]
data[1][6] => mux_pgc:auto_generated.data[16]
data[1][7] => mux_pgc:auto_generated.data[17]
data[1][8] => mux_pgc:auto_generated.data[18]
data[1][9] => mux_pgc:auto_generated.data[19]
data[2][0] => mux_pgc:auto_generated.data[20]
data[2][1] => mux_pgc:auto_generated.data[21]
data[2][2] => mux_pgc:auto_generated.data[22]
data[2][3] => mux_pgc:auto_generated.data[23]
data[2][4] => mux_pgc:auto_generated.data[24]
data[2][5] => mux_pgc:auto_generated.data[25]
data[2][6] => mux_pgc:auto_generated.data[26]
data[2][7] => mux_pgc:auto_generated.data[27]
data[2][8] => mux_pgc:auto_generated.data[28]
data[2][9] => mux_pgc:auto_generated.data[29]
data[3][0] => mux_pgc:auto_generated.data[30]
data[3][1] => mux_pgc:auto_generated.data[31]
data[3][2] => mux_pgc:auto_generated.data[32]
data[3][3] => mux_pgc:auto_generated.data[33]
data[3][4] => mux_pgc:auto_generated.data[34]
data[3][5] => mux_pgc:auto_generated.data[35]
data[3][6] => mux_pgc:auto_generated.data[36]
data[3][7] => mux_pgc:auto_generated.data[37]
data[3][8] => mux_pgc:auto_generated.data[38]
data[3][9] => mux_pgc:auto_generated.data[39]
data[4][0] => mux_pgc:auto_generated.data[40]
data[4][1] => mux_pgc:auto_generated.data[41]
data[4][2] => mux_pgc:auto_generated.data[42]
data[4][3] => mux_pgc:auto_generated.data[43]
data[4][4] => mux_pgc:auto_generated.data[44]
data[4][5] => mux_pgc:auto_generated.data[45]
data[4][6] => mux_pgc:auto_generated.data[46]
data[4][7] => mux_pgc:auto_generated.data[47]
data[4][8] => mux_pgc:auto_generated.data[48]
data[4][9] => mux_pgc:auto_generated.data[49]
data[5][0] => mux_pgc:auto_generated.data[50]
data[5][1] => mux_pgc:auto_generated.data[51]
data[5][2] => mux_pgc:auto_generated.data[52]
data[5][3] => mux_pgc:auto_generated.data[53]
data[5][4] => mux_pgc:auto_generated.data[54]
data[5][5] => mux_pgc:auto_generated.data[55]
data[5][6] => mux_pgc:auto_generated.data[56]
data[5][7] => mux_pgc:auto_generated.data[57]
data[5][8] => mux_pgc:auto_generated.data[58]
data[5][9] => mux_pgc:auto_generated.data[59]
sel[0] => mux_pgc:auto_generated.sel[0]
sel[1] => mux_pgc:auto_generated.sel[1]
sel[2] => mux_pgc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pgc:auto_generated.result[0]
result[1] <= mux_pgc:auto_generated.result[1]
result[2] <= mux_pgc:auto_generated.result[2]
result[3] <= mux_pgc:auto_generated.result[3]
result[4] <= mux_pgc:auto_generated.result[4]
result[5] <= mux_pgc:auto_generated.result[5]
result[6] <= mux_pgc:auto_generated.result[6]
result[7] <= mux_pgc:auto_generated.result[7]
result[8] <= mux_pgc:auto_generated.result[8]
result[9] <= mux_pgc:auto_generated.result[9]


|SHIXIAN|autoplay:inst5|lpm_mux5:inst16|lpm_mux:lpm_mux_component|mux_pgc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|SHIXIAN|autoplay:inst5|lpm_rom7:inst23
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|SHIXIAN|autoplay:inst5|lpm_rom7:inst23|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sm31:auto_generated.address_a[0]
address_a[1] => altsyncram_sm31:auto_generated.address_a[1]
address_a[2] => altsyncram_sm31:auto_generated.address_a[2]
address_a[3] => altsyncram_sm31:auto_generated.address_a[3]
address_a[4] => altsyncram_sm31:auto_generated.address_a[4]
address_a[5] => altsyncram_sm31:auto_generated.address_a[5]
address_a[6] => altsyncram_sm31:auto_generated.address_a[6]
address_a[7] => altsyncram_sm31:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sm31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_sm31:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sm31:auto_generated.q_a[0]
q_a[1] <= altsyncram_sm31:auto_generated.q_a[1]
q_a[2] <= altsyncram_sm31:auto_generated.q_a[2]
q_a[3] <= altsyncram_sm31:auto_generated.q_a[3]
q_a[4] <= altsyncram_sm31:auto_generated.q_a[4]
q_a[5] <= altsyncram_sm31:auto_generated.q_a[5]
q_a[6] <= altsyncram_sm31:auto_generated.q_a[6]
q_a[7] <= altsyncram_sm31:auto_generated.q_a[7]
q_a[8] <= altsyncram_sm31:auto_generated.q_a[8]
q_a[9] <= altsyncram_sm31:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SHIXIAN|autoplay:inst5|lpm_rom7:inst23|altsyncram:altsyncram_component|altsyncram_sm31:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|SHIXIAN|autoplay:inst5|lpm_counter1:inst5
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
sload => sload.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|SHIXIAN|autoplay:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_pqi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_pqi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_pqi:auto_generated.sload
data[0] => cntr_pqi:auto_generated.data[0]
data[1] => cntr_pqi:auto_generated.data[1]
data[2] => cntr_pqi:auto_generated.data[2]
data[3] => cntr_pqi:auto_generated.data[3]
data[4] => cntr_pqi:auto_generated.data[4]
data[5] => cntr_pqi:auto_generated.data[5]
data[6] => cntr_pqi:auto_generated.data[6]
data[7] => cntr_pqi:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_pqi:auto_generated.q[0]
q[1] <= cntr_pqi:auto_generated.q[1]
q[2] <= cntr_pqi:auto_generated.q[2]
q[3] <= cntr_pqi:auto_generated.q[3]
q[4] <= cntr_pqi:auto_generated.q[4]
q[5] <= cntr_pqi:auto_generated.q[5]
q[6] <= cntr_pqi:auto_generated.q[6]
q[7] <= cntr_pqi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SHIXIAN|autoplay:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
data[0] => counter_cella0.DATAC
data[1] => counter_cella1.DATAC
data[2] => counter_cella2.DATAC
data[3] => counter_cella3.DATAC
data[4] => counter_cella4.DATAC
data[5] => counter_cella5.DATAC
data[6] => counter_cella6.DATAC
data[7] => counter_cella7.DATAC
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sload => counter_cella0.SLOAD
sload => counter_cella1.SLOAD
sload => counter_cella2.SLOAD
sload => counter_cella3.SLOAD
sload => counter_cella4.SLOAD
sload => counter_cella5.SLOAD
sload => counter_cella6.SLOAD
sload => counter_cella7.SLOAD


|SHIXIAN|autoplay:inst5|lpm_compare1:inst6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|SHIXIAN|autoplay:inst5|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_20j:auto_generated.dataa[0]
dataa[1] => cmpr_20j:auto_generated.dataa[1]
dataa[2] => cmpr_20j:auto_generated.dataa[2]
dataa[3] => cmpr_20j:auto_generated.dataa[3]
dataa[4] => cmpr_20j:auto_generated.dataa[4]
dataa[5] => cmpr_20j:auto_generated.dataa[5]
dataa[6] => cmpr_20j:auto_generated.dataa[6]
dataa[7] => cmpr_20j:auto_generated.dataa[7]
datab[0] => cmpr_20j:auto_generated.datab[0]
datab[1] => cmpr_20j:auto_generated.datab[1]
datab[2] => cmpr_20j:auto_generated.datab[2]
datab[3] => cmpr_20j:auto_generated.datab[3]
datab[4] => cmpr_20j:auto_generated.datab[4]
datab[5] => cmpr_20j:auto_generated.datab[5]
datab[6] => cmpr_20j:auto_generated.datab[6]
datab[7] => cmpr_20j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_20j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|SHIXIAN|autoplay:inst5|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_20j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|SHIXIAN|autoplay:inst5|lpm_rom6:inst21
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|SHIXIAN|autoplay:inst5|lpm_rom6:inst21|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5j31:auto_generated.address_a[0]
address_a[1] => altsyncram_5j31:auto_generated.address_a[1]
address_a[2] => altsyncram_5j31:auto_generated.address_a[2]
address_a[3] => altsyncram_5j31:auto_generated.address_a[3]
address_a[4] => altsyncram_5j31:auto_generated.address_a[4]
address_a[5] => altsyncram_5j31:auto_generated.address_a[5]
address_a[6] => altsyncram_5j31:auto_generated.address_a[6]
address_a[7] => altsyncram_5j31:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5j31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_5j31:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5j31:auto_generated.q_a[0]
q_a[1] <= altsyncram_5j31:auto_generated.q_a[1]
q_a[2] <= altsyncram_5j31:auto_generated.q_a[2]
q_a[3] <= altsyncram_5j31:auto_generated.q_a[3]
q_a[4] <= altsyncram_5j31:auto_generated.q_a[4]
q_a[5] <= altsyncram_5j31:auto_generated.q_a[5]
q_a[6] <= altsyncram_5j31:auto_generated.q_a[6]
q_a[7] <= altsyncram_5j31:auto_generated.q_a[7]
q_a[8] <= altsyncram_5j31:auto_generated.q_a[8]
q_a[9] <= altsyncram_5j31:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SHIXIAN|autoplay:inst5|lpm_rom6:inst21|altsyncram:altsyncram_component|altsyncram_5j31:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|SHIXIAN|autoplay:inst5|lpm_rom5:inst19
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|SHIXIAN|autoplay:inst5|lpm_rom5:inst19|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vh31:auto_generated.address_a[0]
address_a[1] => altsyncram_vh31:auto_generated.address_a[1]
address_a[2] => altsyncram_vh31:auto_generated.address_a[2]
address_a[3] => altsyncram_vh31:auto_generated.address_a[3]
address_a[4] => altsyncram_vh31:auto_generated.address_a[4]
address_a[5] => altsyncram_vh31:auto_generated.address_a[5]
address_a[6] => altsyncram_vh31:auto_generated.address_a[6]
address_a[7] => altsyncram_vh31:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vh31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_vh31:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vh31:auto_generated.q_a[0]
q_a[1] <= altsyncram_vh31:auto_generated.q_a[1]
q_a[2] <= altsyncram_vh31:auto_generated.q_a[2]
q_a[3] <= altsyncram_vh31:auto_generated.q_a[3]
q_a[4] <= altsyncram_vh31:auto_generated.q_a[4]
q_a[5] <= altsyncram_vh31:auto_generated.q_a[5]
q_a[6] <= altsyncram_vh31:auto_generated.q_a[6]
q_a[7] <= altsyncram_vh31:auto_generated.q_a[7]
q_a[8] <= altsyncram_vh31:auto_generated.q_a[8]
q_a[9] <= altsyncram_vh31:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SHIXIAN|autoplay:inst5|lpm_rom5:inst19|altsyncram:altsyncram_component|altsyncram_vh31:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|SHIXIAN|autoplay:inst5|lpm_rom4:inst14
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|SHIXIAN|autoplay:inst5|lpm_rom4:inst14|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t841:auto_generated.address_a[0]
address_a[1] => altsyncram_t841:auto_generated.address_a[1]
address_a[2] => altsyncram_t841:auto_generated.address_a[2]
address_a[3] => altsyncram_t841:auto_generated.address_a[3]
address_a[4] => altsyncram_t841:auto_generated.address_a[4]
address_a[5] => altsyncram_t841:auto_generated.address_a[5]
address_a[6] => altsyncram_t841:auto_generated.address_a[6]
address_a[7] => altsyncram_t841:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t841:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_t841:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t841:auto_generated.q_a[0]
q_a[1] <= altsyncram_t841:auto_generated.q_a[1]
q_a[2] <= altsyncram_t841:auto_generated.q_a[2]
q_a[3] <= altsyncram_t841:auto_generated.q_a[3]
q_a[4] <= altsyncram_t841:auto_generated.q_a[4]
q_a[5] <= altsyncram_t841:auto_generated.q_a[5]
q_a[6] <= altsyncram_t841:auto_generated.q_a[6]
q_a[7] <= altsyncram_t841:auto_generated.q_a[7]
q_a[8] <= altsyncram_t841:auto_generated.q_a[8]
q_a[9] <= altsyncram_t841:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SHIXIAN|autoplay:inst5|lpm_rom4:inst14|altsyncram:altsyncram_component|altsyncram_t841:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|SHIXIAN|autoplay:inst5|lpm_rom3:inst2
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|SHIXIAN|autoplay:inst5|lpm_rom3:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mi31:auto_generated.address_a[0]
address_a[1] => altsyncram_mi31:auto_generated.address_a[1]
address_a[2] => altsyncram_mi31:auto_generated.address_a[2]
address_a[3] => altsyncram_mi31:auto_generated.address_a[3]
address_a[4] => altsyncram_mi31:auto_generated.address_a[4]
address_a[5] => altsyncram_mi31:auto_generated.address_a[5]
address_a[6] => altsyncram_mi31:auto_generated.address_a[6]
address_a[7] => altsyncram_mi31:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mi31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mi31:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mi31:auto_generated.q_a[0]
q_a[1] <= altsyncram_mi31:auto_generated.q_a[1]
q_a[2] <= altsyncram_mi31:auto_generated.q_a[2]
q_a[3] <= altsyncram_mi31:auto_generated.q_a[3]
q_a[4] <= altsyncram_mi31:auto_generated.q_a[4]
q_a[5] <= altsyncram_mi31:auto_generated.q_a[5]
q_a[6] <= altsyncram_mi31:auto_generated.q_a[6]
q_a[7] <= altsyncram_mi31:auto_generated.q_a[7]
q_a[8] <= altsyncram_mi31:auto_generated.q_a[8]
q_a[9] <= altsyncram_mi31:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SHIXIAN|autoplay:inst5|lpm_rom3:inst2|altsyncram:altsyncram_component|altsyncram_mi31:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|SHIXIAN|autoplay:inst5|lpm_rom0:inst4
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|SHIXIAN|autoplay:inst5|lpm_rom0:inst4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u241:auto_generated.address_a[0]
address_a[1] => altsyncram_u241:auto_generated.address_a[1]
address_a[2] => altsyncram_u241:auto_generated.address_a[2]
address_a[3] => altsyncram_u241:auto_generated.address_a[3]
address_a[4] => altsyncram_u241:auto_generated.address_a[4]
address_a[5] => altsyncram_u241:auto_generated.address_a[5]
address_a[6] => altsyncram_u241:auto_generated.address_a[6]
address_a[7] => altsyncram_u241:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u241:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_u241:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u241:auto_generated.q_a[0]
q_a[1] <= altsyncram_u241:auto_generated.q_a[1]
q_a[2] <= altsyncram_u241:auto_generated.q_a[2]
q_a[3] <= altsyncram_u241:auto_generated.q_a[3]
q_a[4] <= altsyncram_u241:auto_generated.q_a[4]
q_a[5] <= altsyncram_u241:auto_generated.q_a[5]
q_a[6] <= altsyncram_u241:auto_generated.q_a[6]
q_a[7] <= altsyncram_u241:auto_generated.q_a[7]
q_a[8] <= altsyncram_u241:auto_generated.q_a[8]
q_a[9] <= altsyncram_u241:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SHIXIAN|autoplay:inst5|lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_u241:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|SHIXIAN|PLAY:inst23
SPEAKER <= inst8.DB_MAX_OUTPUT_PORT_TYPE
SYS_CLOCK => FREQ2021_50M:inst.50MHZ
KEY[1] => MUSIC_CORE:inst1.KEY_IN
KEY[1] => inst16.IN0
KEY[2] => MUSIC_CORE:inst2.KEY_IN
KEY[2] => inst17.IN0
KEY[3] => MUSIC_CORE:inst3.KEY_IN
KEY[3] => inst18.IN0
KEY[4] => MUSIC_CORE:inst4.KEY_IN
KEY[4] => inst19.IN0
KEY[5] => MUSIC_CORE:inst5.KEY_IN
KEY[5] => inst20.IN0
KEY[6] => MUSIC_CORE:inst6.KEY_IN
KEY[6] => inst21.IN0
KEY[7] => MUSIC_CORE:inst7.KEY_IN
KEY[7] => inst22.IN0
LED[1] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= inst22.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1
SPEAKER <= lpm_mux0:inst2.result
P[0] => lpm_compare0:inst4.dataa[0]
P[1] => lpm_compare0:inst4.dataa[1]
P[2] => lpm_compare0:inst4.dataa[2]
P[3] => lpm_compare0:inst4.dataa[3]
P[4] => lpm_compare0:inst4.dataa[4]
P[5] => lpm_compare0:inst4.dataa[5]
P[6] => lpm_compare0:inst4.dataa[6]
P[7] => lpm_compare0:inst4.dataa[7]
P[8] => lpm_compare0:inst4.dataa[8]
P[9] => lpm_compare0:inst4.dataa[9]
100KHz => lpm_counter0:inst5.clock
KEY_IN => inst9.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_mux0:inst2
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_mux0:inst2|lpm_mux:lpm_mux_component
data[0][0] => mux_3fc:auto_generated.data[0]
data[1][0] => mux_3fc:auto_generated.data[1]
sel[0] => mux_3fc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3fc:auto_generated.result[0]


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_3fc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_compare0:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_compare0:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4bg:auto_generated.dataa[0]
dataa[1] => cmpr_4bg:auto_generated.dataa[1]
dataa[2] => cmpr_4bg:auto_generated.dataa[2]
dataa[3] => cmpr_4bg:auto_generated.dataa[3]
dataa[4] => cmpr_4bg:auto_generated.dataa[4]
dataa[5] => cmpr_4bg:auto_generated.dataa[5]
dataa[6] => cmpr_4bg:auto_generated.dataa[6]
dataa[7] => cmpr_4bg:auto_generated.dataa[7]
dataa[8] => cmpr_4bg:auto_generated.dataa[8]
dataa[9] => cmpr_4bg:auto_generated.dataa[9]
datab[0] => cmpr_4bg:auto_generated.datab[0]
datab[1] => cmpr_4bg:auto_generated.datab[1]
datab[2] => cmpr_4bg:auto_generated.datab[2]
datab[3] => cmpr_4bg:auto_generated.datab[3]
datab[4] => cmpr_4bg:auto_generated.datab[4]
datab[5] => cmpr_4bg:auto_generated.datab[5]
datab[6] => cmpr_4bg:auto_generated.datab[6]
datab[7] => cmpr_4bg:auto_generated.datab[7]
datab[8] => cmpr_4bg:auto_generated.datab[8]
datab[9] => cmpr_4bg:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_4bg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_4bg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_counter0:inst5
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
sload => sload.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_counter0:inst5|lpm_counter:lpm_counter_component
clock => cntr_n2j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n2j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_n2j:auto_generated.sload
data[0] => cntr_n2j:auto_generated.data[0]
data[1] => cntr_n2j:auto_generated.data[1]
data[2] => cntr_n2j:auto_generated.data[2]
data[3] => cntr_n2j:auto_generated.data[3]
data[4] => cntr_n2j:auto_generated.data[4]
data[5] => cntr_n2j:auto_generated.data[5]
data[6] => cntr_n2j:auto_generated.data[6]
data[7] => cntr_n2j:auto_generated.data[7]
data[8] => cntr_n2j:auto_generated.data[8]
data[9] => cntr_n2j:auto_generated.data[9]
cin => ~NO_FANOUT~
q[0] <= cntr_n2j:auto_generated.q[0]
q[1] <= cntr_n2j:auto_generated.q[1]
q[2] <= cntr_n2j:auto_generated.q[2]
q[3] <= cntr_n2j:auto_generated.q[3]
q[4] <= cntr_n2j:auto_generated.q[4]
q[5] <= cntr_n2j:auto_generated.q[5]
q[6] <= cntr_n2j:auto_generated.q[6]
q[7] <= cntr_n2j:auto_generated.q[7]
q[8] <= cntr_n2j:auto_generated.q[8]
q[9] <= cntr_n2j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_n2j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
sload => counter_cella0.IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_constant0:inst6
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst1|lpm_constant0:inst6|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|freq2021_50M:inst
S_100kHz <= 74160:inst2.RCO
50MHZ => 74160:inst1.CLK
50MHZ => 74160:inst.CLK
S_1KHz <= 74160:inst5.RCO
S_200Hz <= 74160:inst6.RCO
100Hz <= 74161:inst11.QA
S_10Hz <= 74160:inst9.RCO
200Hz <= 74161:inst12.QA
10Hz <= 74161:inst13.QA
4Hz <= 74161:inst14.QA
2Hz <= 74161:inst14.QB
1Hz <= 74161:inst14.QC


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst2
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst1
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst5
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst3
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst6
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst4
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74161:inst11
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74161:inst11|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst9
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74161:inst12
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74161:inst12|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst8
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74161:inst13
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74161:inst13|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst15
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74161:inst14
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74161:inst14|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst17
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|freq2021_50M:inst|74160:inst16
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|PLAY:inst23|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3
SPEAKER <= lpm_mux0:inst2.result
P[0] => lpm_compare0:inst4.dataa[0]
P[1] => lpm_compare0:inst4.dataa[1]
P[2] => lpm_compare0:inst4.dataa[2]
P[3] => lpm_compare0:inst4.dataa[3]
P[4] => lpm_compare0:inst4.dataa[4]
P[5] => lpm_compare0:inst4.dataa[5]
P[6] => lpm_compare0:inst4.dataa[6]
P[7] => lpm_compare0:inst4.dataa[7]
P[8] => lpm_compare0:inst4.dataa[8]
P[9] => lpm_compare0:inst4.dataa[9]
100KHz => lpm_counter0:inst5.clock
KEY_IN => inst9.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_mux0:inst2
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_mux0:inst2|lpm_mux:lpm_mux_component
data[0][0] => mux_3fc:auto_generated.data[0]
data[1][0] => mux_3fc:auto_generated.data[1]
sel[0] => mux_3fc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3fc:auto_generated.result[0]


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_3fc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_compare0:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_compare0:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4bg:auto_generated.dataa[0]
dataa[1] => cmpr_4bg:auto_generated.dataa[1]
dataa[2] => cmpr_4bg:auto_generated.dataa[2]
dataa[3] => cmpr_4bg:auto_generated.dataa[3]
dataa[4] => cmpr_4bg:auto_generated.dataa[4]
dataa[5] => cmpr_4bg:auto_generated.dataa[5]
dataa[6] => cmpr_4bg:auto_generated.dataa[6]
dataa[7] => cmpr_4bg:auto_generated.dataa[7]
dataa[8] => cmpr_4bg:auto_generated.dataa[8]
dataa[9] => cmpr_4bg:auto_generated.dataa[9]
datab[0] => cmpr_4bg:auto_generated.datab[0]
datab[1] => cmpr_4bg:auto_generated.datab[1]
datab[2] => cmpr_4bg:auto_generated.datab[2]
datab[3] => cmpr_4bg:auto_generated.datab[3]
datab[4] => cmpr_4bg:auto_generated.datab[4]
datab[5] => cmpr_4bg:auto_generated.datab[5]
datab[6] => cmpr_4bg:auto_generated.datab[6]
datab[7] => cmpr_4bg:auto_generated.datab[7]
datab[8] => cmpr_4bg:auto_generated.datab[8]
datab[9] => cmpr_4bg:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_4bg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_4bg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_counter0:inst5
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
sload => sload.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component
clock => cntr_n2j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n2j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_n2j:auto_generated.sload
data[0] => cntr_n2j:auto_generated.data[0]
data[1] => cntr_n2j:auto_generated.data[1]
data[2] => cntr_n2j:auto_generated.data[2]
data[3] => cntr_n2j:auto_generated.data[3]
data[4] => cntr_n2j:auto_generated.data[4]
data[5] => cntr_n2j:auto_generated.data[5]
data[6] => cntr_n2j:auto_generated.data[6]
data[7] => cntr_n2j:auto_generated.data[7]
data[8] => cntr_n2j:auto_generated.data[8]
data[9] => cntr_n2j:auto_generated.data[9]
cin => ~NO_FANOUT~
q[0] <= cntr_n2j:auto_generated.q[0]
q[1] <= cntr_n2j:auto_generated.q[1]
q[2] <= cntr_n2j:auto_generated.q[2]
q[3] <= cntr_n2j:auto_generated.q[3]
q[4] <= cntr_n2j:auto_generated.q[4]
q[5] <= cntr_n2j:auto_generated.q[5]
q[6] <= cntr_n2j:auto_generated.q[6]
q[7] <= cntr_n2j:auto_generated.q[7]
q[8] <= cntr_n2j:auto_generated.q[8]
q[9] <= cntr_n2j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_n2j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
sload => counter_cella0.IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_constant0:inst6
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst3|lpm_constant0:inst6|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|lpm_constant3:inst11
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|lpm_constant3:inst11|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2
SPEAKER <= lpm_mux0:inst2.result
P[0] => lpm_compare0:inst4.dataa[0]
P[1] => lpm_compare0:inst4.dataa[1]
P[2] => lpm_compare0:inst4.dataa[2]
P[3] => lpm_compare0:inst4.dataa[3]
P[4] => lpm_compare0:inst4.dataa[4]
P[5] => lpm_compare0:inst4.dataa[5]
P[6] => lpm_compare0:inst4.dataa[6]
P[7] => lpm_compare0:inst4.dataa[7]
P[8] => lpm_compare0:inst4.dataa[8]
P[9] => lpm_compare0:inst4.dataa[9]
100KHz => lpm_counter0:inst5.clock
KEY_IN => inst9.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_mux0:inst2
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_mux0:inst2|lpm_mux:lpm_mux_component
data[0][0] => mux_3fc:auto_generated.data[0]
data[1][0] => mux_3fc:auto_generated.data[1]
sel[0] => mux_3fc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3fc:auto_generated.result[0]


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_3fc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_compare0:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_compare0:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4bg:auto_generated.dataa[0]
dataa[1] => cmpr_4bg:auto_generated.dataa[1]
dataa[2] => cmpr_4bg:auto_generated.dataa[2]
dataa[3] => cmpr_4bg:auto_generated.dataa[3]
dataa[4] => cmpr_4bg:auto_generated.dataa[4]
dataa[5] => cmpr_4bg:auto_generated.dataa[5]
dataa[6] => cmpr_4bg:auto_generated.dataa[6]
dataa[7] => cmpr_4bg:auto_generated.dataa[7]
dataa[8] => cmpr_4bg:auto_generated.dataa[8]
dataa[9] => cmpr_4bg:auto_generated.dataa[9]
datab[0] => cmpr_4bg:auto_generated.datab[0]
datab[1] => cmpr_4bg:auto_generated.datab[1]
datab[2] => cmpr_4bg:auto_generated.datab[2]
datab[3] => cmpr_4bg:auto_generated.datab[3]
datab[4] => cmpr_4bg:auto_generated.datab[4]
datab[5] => cmpr_4bg:auto_generated.datab[5]
datab[6] => cmpr_4bg:auto_generated.datab[6]
datab[7] => cmpr_4bg:auto_generated.datab[7]
datab[8] => cmpr_4bg:auto_generated.datab[8]
datab[9] => cmpr_4bg:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_4bg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_4bg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_counter0:inst5
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
sload => sload.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_counter0:inst5|lpm_counter:lpm_counter_component
clock => cntr_n2j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n2j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_n2j:auto_generated.sload
data[0] => cntr_n2j:auto_generated.data[0]
data[1] => cntr_n2j:auto_generated.data[1]
data[2] => cntr_n2j:auto_generated.data[2]
data[3] => cntr_n2j:auto_generated.data[3]
data[4] => cntr_n2j:auto_generated.data[4]
data[5] => cntr_n2j:auto_generated.data[5]
data[6] => cntr_n2j:auto_generated.data[6]
data[7] => cntr_n2j:auto_generated.data[7]
data[8] => cntr_n2j:auto_generated.data[8]
data[9] => cntr_n2j:auto_generated.data[9]
cin => ~NO_FANOUT~
q[0] <= cntr_n2j:auto_generated.q[0]
q[1] <= cntr_n2j:auto_generated.q[1]
q[2] <= cntr_n2j:auto_generated.q[2]
q[3] <= cntr_n2j:auto_generated.q[3]
q[4] <= cntr_n2j:auto_generated.q[4]
q[5] <= cntr_n2j:auto_generated.q[5]
q[6] <= cntr_n2j:auto_generated.q[6]
q[7] <= cntr_n2j:auto_generated.q[7]
q[8] <= cntr_n2j:auto_generated.q[8]
q[9] <= cntr_n2j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_n2j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
sload => counter_cella0.IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_constant0:inst6
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst2|lpm_constant0:inst6|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|lpm_constant2:inst10
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|lpm_constant2:inst10|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4
SPEAKER <= lpm_mux0:inst2.result
P[0] => lpm_compare0:inst4.dataa[0]
P[1] => lpm_compare0:inst4.dataa[1]
P[2] => lpm_compare0:inst4.dataa[2]
P[3] => lpm_compare0:inst4.dataa[3]
P[4] => lpm_compare0:inst4.dataa[4]
P[5] => lpm_compare0:inst4.dataa[5]
P[6] => lpm_compare0:inst4.dataa[6]
P[7] => lpm_compare0:inst4.dataa[7]
P[8] => lpm_compare0:inst4.dataa[8]
P[9] => lpm_compare0:inst4.dataa[9]
100KHz => lpm_counter0:inst5.clock
KEY_IN => inst9.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_mux0:inst2
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_mux0:inst2|lpm_mux:lpm_mux_component
data[0][0] => mux_3fc:auto_generated.data[0]
data[1][0] => mux_3fc:auto_generated.data[1]
sel[0] => mux_3fc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3fc:auto_generated.result[0]


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_3fc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_compare0:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_compare0:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4bg:auto_generated.dataa[0]
dataa[1] => cmpr_4bg:auto_generated.dataa[1]
dataa[2] => cmpr_4bg:auto_generated.dataa[2]
dataa[3] => cmpr_4bg:auto_generated.dataa[3]
dataa[4] => cmpr_4bg:auto_generated.dataa[4]
dataa[5] => cmpr_4bg:auto_generated.dataa[5]
dataa[6] => cmpr_4bg:auto_generated.dataa[6]
dataa[7] => cmpr_4bg:auto_generated.dataa[7]
dataa[8] => cmpr_4bg:auto_generated.dataa[8]
dataa[9] => cmpr_4bg:auto_generated.dataa[9]
datab[0] => cmpr_4bg:auto_generated.datab[0]
datab[1] => cmpr_4bg:auto_generated.datab[1]
datab[2] => cmpr_4bg:auto_generated.datab[2]
datab[3] => cmpr_4bg:auto_generated.datab[3]
datab[4] => cmpr_4bg:auto_generated.datab[4]
datab[5] => cmpr_4bg:auto_generated.datab[5]
datab[6] => cmpr_4bg:auto_generated.datab[6]
datab[7] => cmpr_4bg:auto_generated.datab[7]
datab[8] => cmpr_4bg:auto_generated.datab[8]
datab[9] => cmpr_4bg:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_4bg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_4bg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_counter0:inst5
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
sload => sload.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_counter0:inst5|lpm_counter:lpm_counter_component
clock => cntr_n2j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n2j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_n2j:auto_generated.sload
data[0] => cntr_n2j:auto_generated.data[0]
data[1] => cntr_n2j:auto_generated.data[1]
data[2] => cntr_n2j:auto_generated.data[2]
data[3] => cntr_n2j:auto_generated.data[3]
data[4] => cntr_n2j:auto_generated.data[4]
data[5] => cntr_n2j:auto_generated.data[5]
data[6] => cntr_n2j:auto_generated.data[6]
data[7] => cntr_n2j:auto_generated.data[7]
data[8] => cntr_n2j:auto_generated.data[8]
data[9] => cntr_n2j:auto_generated.data[9]
cin => ~NO_FANOUT~
q[0] <= cntr_n2j:auto_generated.q[0]
q[1] <= cntr_n2j:auto_generated.q[1]
q[2] <= cntr_n2j:auto_generated.q[2]
q[3] <= cntr_n2j:auto_generated.q[3]
q[4] <= cntr_n2j:auto_generated.q[4]
q[5] <= cntr_n2j:auto_generated.q[5]
q[6] <= cntr_n2j:auto_generated.q[6]
q[7] <= cntr_n2j:auto_generated.q[7]
q[8] <= cntr_n2j:auto_generated.q[8]
q[9] <= cntr_n2j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_n2j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
sload => counter_cella0.IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_constant0:inst6
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst4|lpm_constant0:inst6|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|lpm_constant4:inst12
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|lpm_constant4:inst12|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6
SPEAKER <= lpm_mux0:inst2.result
P[0] => lpm_compare0:inst4.dataa[0]
P[1] => lpm_compare0:inst4.dataa[1]
P[2] => lpm_compare0:inst4.dataa[2]
P[3] => lpm_compare0:inst4.dataa[3]
P[4] => lpm_compare0:inst4.dataa[4]
P[5] => lpm_compare0:inst4.dataa[5]
P[6] => lpm_compare0:inst4.dataa[6]
P[7] => lpm_compare0:inst4.dataa[7]
P[8] => lpm_compare0:inst4.dataa[8]
P[9] => lpm_compare0:inst4.dataa[9]
100KHz => lpm_counter0:inst5.clock
KEY_IN => inst9.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_mux0:inst2
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_mux0:inst2|lpm_mux:lpm_mux_component
data[0][0] => mux_3fc:auto_generated.data[0]
data[1][0] => mux_3fc:auto_generated.data[1]
sel[0] => mux_3fc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3fc:auto_generated.result[0]


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_3fc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_compare0:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_compare0:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4bg:auto_generated.dataa[0]
dataa[1] => cmpr_4bg:auto_generated.dataa[1]
dataa[2] => cmpr_4bg:auto_generated.dataa[2]
dataa[3] => cmpr_4bg:auto_generated.dataa[3]
dataa[4] => cmpr_4bg:auto_generated.dataa[4]
dataa[5] => cmpr_4bg:auto_generated.dataa[5]
dataa[6] => cmpr_4bg:auto_generated.dataa[6]
dataa[7] => cmpr_4bg:auto_generated.dataa[7]
dataa[8] => cmpr_4bg:auto_generated.dataa[8]
dataa[9] => cmpr_4bg:auto_generated.dataa[9]
datab[0] => cmpr_4bg:auto_generated.datab[0]
datab[1] => cmpr_4bg:auto_generated.datab[1]
datab[2] => cmpr_4bg:auto_generated.datab[2]
datab[3] => cmpr_4bg:auto_generated.datab[3]
datab[4] => cmpr_4bg:auto_generated.datab[4]
datab[5] => cmpr_4bg:auto_generated.datab[5]
datab[6] => cmpr_4bg:auto_generated.datab[6]
datab[7] => cmpr_4bg:auto_generated.datab[7]
datab[8] => cmpr_4bg:auto_generated.datab[8]
datab[9] => cmpr_4bg:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_4bg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_4bg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_counter0:inst5
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
sload => sload.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_counter0:inst5|lpm_counter:lpm_counter_component
clock => cntr_n2j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n2j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_n2j:auto_generated.sload
data[0] => cntr_n2j:auto_generated.data[0]
data[1] => cntr_n2j:auto_generated.data[1]
data[2] => cntr_n2j:auto_generated.data[2]
data[3] => cntr_n2j:auto_generated.data[3]
data[4] => cntr_n2j:auto_generated.data[4]
data[5] => cntr_n2j:auto_generated.data[5]
data[6] => cntr_n2j:auto_generated.data[6]
data[7] => cntr_n2j:auto_generated.data[7]
data[8] => cntr_n2j:auto_generated.data[8]
data[9] => cntr_n2j:auto_generated.data[9]
cin => ~NO_FANOUT~
q[0] <= cntr_n2j:auto_generated.q[0]
q[1] <= cntr_n2j:auto_generated.q[1]
q[2] <= cntr_n2j:auto_generated.q[2]
q[3] <= cntr_n2j:auto_generated.q[3]
q[4] <= cntr_n2j:auto_generated.q[4]
q[5] <= cntr_n2j:auto_generated.q[5]
q[6] <= cntr_n2j:auto_generated.q[6]
q[7] <= cntr_n2j:auto_generated.q[7]
q[8] <= cntr_n2j:auto_generated.q[8]
q[9] <= cntr_n2j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_n2j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
sload => counter_cella0.IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_constant0:inst6
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst6|lpm_constant0:inst6|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|lpm_constant6:inst14
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|lpm_constant6:inst14|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5
SPEAKER <= lpm_mux0:inst2.result
P[0] => lpm_compare0:inst4.dataa[0]
P[1] => lpm_compare0:inst4.dataa[1]
P[2] => lpm_compare0:inst4.dataa[2]
P[3] => lpm_compare0:inst4.dataa[3]
P[4] => lpm_compare0:inst4.dataa[4]
P[5] => lpm_compare0:inst4.dataa[5]
P[6] => lpm_compare0:inst4.dataa[6]
P[7] => lpm_compare0:inst4.dataa[7]
P[8] => lpm_compare0:inst4.dataa[8]
P[9] => lpm_compare0:inst4.dataa[9]
100KHz => lpm_counter0:inst5.clock
KEY_IN => inst9.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_mux0:inst2
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_mux0:inst2|lpm_mux:lpm_mux_component
data[0][0] => mux_3fc:auto_generated.data[0]
data[1][0] => mux_3fc:auto_generated.data[1]
sel[0] => mux_3fc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3fc:auto_generated.result[0]


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_3fc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_compare0:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_compare0:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4bg:auto_generated.dataa[0]
dataa[1] => cmpr_4bg:auto_generated.dataa[1]
dataa[2] => cmpr_4bg:auto_generated.dataa[2]
dataa[3] => cmpr_4bg:auto_generated.dataa[3]
dataa[4] => cmpr_4bg:auto_generated.dataa[4]
dataa[5] => cmpr_4bg:auto_generated.dataa[5]
dataa[6] => cmpr_4bg:auto_generated.dataa[6]
dataa[7] => cmpr_4bg:auto_generated.dataa[7]
dataa[8] => cmpr_4bg:auto_generated.dataa[8]
dataa[9] => cmpr_4bg:auto_generated.dataa[9]
datab[0] => cmpr_4bg:auto_generated.datab[0]
datab[1] => cmpr_4bg:auto_generated.datab[1]
datab[2] => cmpr_4bg:auto_generated.datab[2]
datab[3] => cmpr_4bg:auto_generated.datab[3]
datab[4] => cmpr_4bg:auto_generated.datab[4]
datab[5] => cmpr_4bg:auto_generated.datab[5]
datab[6] => cmpr_4bg:auto_generated.datab[6]
datab[7] => cmpr_4bg:auto_generated.datab[7]
datab[8] => cmpr_4bg:auto_generated.datab[8]
datab[9] => cmpr_4bg:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_4bg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_4bg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_counter0:inst5
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
sload => sload.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component
clock => cntr_n2j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n2j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_n2j:auto_generated.sload
data[0] => cntr_n2j:auto_generated.data[0]
data[1] => cntr_n2j:auto_generated.data[1]
data[2] => cntr_n2j:auto_generated.data[2]
data[3] => cntr_n2j:auto_generated.data[3]
data[4] => cntr_n2j:auto_generated.data[4]
data[5] => cntr_n2j:auto_generated.data[5]
data[6] => cntr_n2j:auto_generated.data[6]
data[7] => cntr_n2j:auto_generated.data[7]
data[8] => cntr_n2j:auto_generated.data[8]
data[9] => cntr_n2j:auto_generated.data[9]
cin => ~NO_FANOUT~
q[0] <= cntr_n2j:auto_generated.q[0]
q[1] <= cntr_n2j:auto_generated.q[1]
q[2] <= cntr_n2j:auto_generated.q[2]
q[3] <= cntr_n2j:auto_generated.q[3]
q[4] <= cntr_n2j:auto_generated.q[4]
q[5] <= cntr_n2j:auto_generated.q[5]
q[6] <= cntr_n2j:auto_generated.q[6]
q[7] <= cntr_n2j:auto_generated.q[7]
q[8] <= cntr_n2j:auto_generated.q[8]
q[9] <= cntr_n2j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_n2j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
sload => counter_cella0.IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_constant0:inst6
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst5|lpm_constant0:inst6|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|lpm_constant5:inst13
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|lpm_constant5:inst13|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7
SPEAKER <= lpm_mux0:inst2.result
P[0] => lpm_compare0:inst4.dataa[0]
P[1] => lpm_compare0:inst4.dataa[1]
P[2] => lpm_compare0:inst4.dataa[2]
P[3] => lpm_compare0:inst4.dataa[3]
P[4] => lpm_compare0:inst4.dataa[4]
P[5] => lpm_compare0:inst4.dataa[5]
P[6] => lpm_compare0:inst4.dataa[6]
P[7] => lpm_compare0:inst4.dataa[7]
P[8] => lpm_compare0:inst4.dataa[8]
P[9] => lpm_compare0:inst4.dataa[9]
100KHz => lpm_counter0:inst5.clock
KEY_IN => inst9.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_mux0:inst2
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_mux0:inst2|lpm_mux:lpm_mux_component
data[0][0] => mux_3fc:auto_generated.data[0]
data[1][0] => mux_3fc:auto_generated.data[1]
sel[0] => mux_3fc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3fc:auto_generated.result[0]


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_3fc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_compare0:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_compare0:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4bg:auto_generated.dataa[0]
dataa[1] => cmpr_4bg:auto_generated.dataa[1]
dataa[2] => cmpr_4bg:auto_generated.dataa[2]
dataa[3] => cmpr_4bg:auto_generated.dataa[3]
dataa[4] => cmpr_4bg:auto_generated.dataa[4]
dataa[5] => cmpr_4bg:auto_generated.dataa[5]
dataa[6] => cmpr_4bg:auto_generated.dataa[6]
dataa[7] => cmpr_4bg:auto_generated.dataa[7]
dataa[8] => cmpr_4bg:auto_generated.dataa[8]
dataa[9] => cmpr_4bg:auto_generated.dataa[9]
datab[0] => cmpr_4bg:auto_generated.datab[0]
datab[1] => cmpr_4bg:auto_generated.datab[1]
datab[2] => cmpr_4bg:auto_generated.datab[2]
datab[3] => cmpr_4bg:auto_generated.datab[3]
datab[4] => cmpr_4bg:auto_generated.datab[4]
datab[5] => cmpr_4bg:auto_generated.datab[5]
datab[6] => cmpr_4bg:auto_generated.datab[6]
datab[7] => cmpr_4bg:auto_generated.datab[7]
datab[8] => cmpr_4bg:auto_generated.datab[8]
datab[9] => cmpr_4bg:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_4bg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_4bg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_counter0:inst5
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
sload => sload.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_counter0:inst5|lpm_counter:lpm_counter_component
clock => cntr_n2j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n2j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_n2j:auto_generated.sload
data[0] => cntr_n2j:auto_generated.data[0]
data[1] => cntr_n2j:auto_generated.data[1]
data[2] => cntr_n2j:auto_generated.data[2]
data[3] => cntr_n2j:auto_generated.data[3]
data[4] => cntr_n2j:auto_generated.data[4]
data[5] => cntr_n2j:auto_generated.data[5]
data[6] => cntr_n2j:auto_generated.data[6]
data[7] => cntr_n2j:auto_generated.data[7]
data[8] => cntr_n2j:auto_generated.data[8]
data[9] => cntr_n2j:auto_generated.data[9]
cin => ~NO_FANOUT~
q[0] <= cntr_n2j:auto_generated.q[0]
q[1] <= cntr_n2j:auto_generated.q[1]
q[2] <= cntr_n2j:auto_generated.q[2]
q[3] <= cntr_n2j:auto_generated.q[3]
q[4] <= cntr_n2j:auto_generated.q[4]
q[5] <= cntr_n2j:auto_generated.q[5]
q[6] <= cntr_n2j:auto_generated.q[6]
q[7] <= cntr_n2j:auto_generated.q[7]
q[8] <= cntr_n2j:auto_generated.q[8]
q[9] <= cntr_n2j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_n2j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
sload => counter_cella0.IN1


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_constant0:inst6
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|MUSIC_CORE:inst7|lpm_constant0:inst6|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|PLAY:inst23|lpm_constant7:inst15
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|PLAY:inst23|lpm_constant7:inst15|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|SHIXIAN|LESSON8:inst4
DIG[0] <= DASEPLAY_BCD:inst15.DIG[0]
DIG[1] <= DASEPLAY_BCD:inst15.DIG[1]
DIG[2] <= DASEPLAY_BCD:inst15.DIG[2]
DIG[3] <= DASEPLAY_BCD:inst15.DIG[3]
DIG[4] <= DASEPLAY_BCD:inst15.DIG[4]
DIG[5] <= DASEPLAY_BCD:inst15.DIG[5]
DIG[6] <= DASEPLAY_BCD:inst15.DIG[6]
DIG[7] <= DASEPLAY_BCD:inst15.DIG[7]
SYS_CLOCK => FREQ2021_50M:inst1.50MHZ
KEY[8] => inst13.CLK
KEY[9] => 74160:inst5.CLRN
KEY[9] => 74160:inst6.CLRN
KEY[10] => inst17.CLK
KEY[11] => inst28.CLK
KEY[12] => inst25.CLK
SEG[0] <= DASEPLAY_BCD:inst15.SEG[0]
SEG[1] <= DASEPLAY_BCD:inst15.SEG[1]
SEG[2] <= DASEPLAY_BCD:inst15.SEG[2]
SEG[3] <= DASEPLAY_BCD:inst15.SEG[3]
SEG[4] <= DASEPLAY_BCD:inst15.SEG[4]
SEG[5] <= DASEPLAY_BCD:inst15.SEG[5]
SEG[6] <= DASEPLAY_BCD:inst15.SEG[6]
SEG[7] <= DASEPLAY_BCD:inst15.SEG[7]


|SHIXIAN|LESSON8:inst4|DASEPLAY_BCD:inst15
DIG[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
DIG[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
DIG[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
DIG[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
DIG[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
DIG[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
DIG[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
DIG[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
1KHZ => 74161:inst7.CLK
SEG[0] <= 7447:inst5.OA
SEG[1] <= 7447:inst5.OB
SEG[2] <= 7447:inst5.OC
SEG[3] <= 7447:inst5.OD
SEG[4] <= 7447:inst5.OE
SEG[5] <= 7447:inst5.OF
SEG[6] <= 7447:inst5.OG
SEG[7] <= <VCC>
DATA0[0] => lpm_mux2:inst1.data0x[0]
DATA0[1] => lpm_mux2:inst1.data0x[1]
DATA0[2] => lpm_mux2:inst1.data0x[2]
DATA0[3] => lpm_mux2:inst1.data0x[3]
DATA1[0] => lpm_mux2:inst1.data1x[0]
DATA1[1] => lpm_mux2:inst1.data1x[1]
DATA1[2] => lpm_mux2:inst1.data1x[2]
DATA1[3] => lpm_mux2:inst1.data1x[3]
DATA2[0] => lpm_mux2:inst1.data2x[0]
DATA2[1] => lpm_mux2:inst1.data2x[1]
DATA2[2] => lpm_mux2:inst1.data2x[2]
DATA2[3] => lpm_mux2:inst1.data2x[3]
DATA3[0] => lpm_mux2:inst1.data3x[0]
DATA3[1] => lpm_mux2:inst1.data3x[1]
DATA3[2] => lpm_mux2:inst1.data3x[2]
DATA3[3] => lpm_mux2:inst1.data3x[3]
DATA4[0] => lpm_mux2:inst1.data4x[0]
DATA4[1] => lpm_mux2:inst1.data4x[1]
DATA4[2] => lpm_mux2:inst1.data4x[2]
DATA4[3] => lpm_mux2:inst1.data4x[3]
DATA5[0] => lpm_mux2:inst1.data5x[0]
DATA5[1] => lpm_mux2:inst1.data5x[1]
DATA5[2] => lpm_mux2:inst1.data5x[2]
DATA5[3] => lpm_mux2:inst1.data5x[3]
DATA6[0] => lpm_mux2:inst1.data6x[0]
DATA6[1] => lpm_mux2:inst1.data6x[1]
DATA6[2] => lpm_mux2:inst1.data6x[2]
DATA6[3] => lpm_mux2:inst1.data6x[3]
DATA7[0] => lpm_mux2:inst1.data7x[0]
DATA7[1] => lpm_mux2:inst1.data7x[1]
DATA7[2] => lpm_mux2:inst1.data7x[2]
DATA7[3] => lpm_mux2:inst1.data7x[3]


|SHIXIAN|LESSON8:inst4|DASEPLAY_BCD:inst15|74138:inst8
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|DASEPLAY_BCD:inst15|74161:inst7
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|LESSON8:inst4|DASEPLAY_BCD:inst15|74161:inst7|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|DASEPLAY_BCD:inst15|7447:inst5
OG <= 87.DB_MAX_OUTPUT_PORT_TYPE
C => 25.IN0
LTN => 25.IN1
LTN => 27.IN1
LTN => 29.IN1
LTN => 13.IN5
LTN => 38.IN3
BIN => 37.IN0
B => 27.IN0
D => 14.IN0
A => 29.IN0
RBIN => 15.IN0
OF <= 86.DB_MAX_OUTPUT_PORT_TYPE
OE <= 85.DB_MAX_OUTPUT_PORT_TYPE
RBON <= 13.DB_MAX_OUTPUT_PORT_TYPE
OD <= 84.DB_MAX_OUTPUT_PORT_TYPE
OC <= 83.DB_MAX_OUTPUT_PORT_TYPE
OB <= 82.DB_MAX_OUTPUT_PORT_TYPE
OA <= 81.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|DASEPLAY_BCD:inst15|lpm_mux2:inst1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data1x[0] => sub_wire2[4].IN1
data1x[1] => sub_wire2[5].IN1
data1x[2] => sub_wire2[6].IN1
data1x[3] => sub_wire2[7].IN1
data2x[0] => sub_wire2[8].IN1
data2x[1] => sub_wire2[9].IN1
data2x[2] => sub_wire2[10].IN1
data2x[3] => sub_wire2[11].IN1
data3x[0] => sub_wire2[12].IN1
data3x[1] => sub_wire2[13].IN1
data3x[2] => sub_wire2[14].IN1
data3x[3] => sub_wire2[15].IN1
data4x[0] => sub_wire2[16].IN1
data4x[1] => sub_wire2[17].IN1
data4x[2] => sub_wire2[18].IN1
data4x[3] => sub_wire2[19].IN1
data5x[0] => sub_wire2[20].IN1
data5x[1] => sub_wire2[21].IN1
data5x[2] => sub_wire2[22].IN1
data5x[3] => sub_wire2[23].IN1
data6x[0] => sub_wire2[24].IN1
data6x[1] => sub_wire2[25].IN1
data6x[2] => sub_wire2[26].IN1
data6x[3] => sub_wire2[27].IN1
data7x[0] => sub_wire2[28].IN1
data7x[1] => sub_wire2[29].IN1
data7x[2] => sub_wire2[30].IN1
data7x[3] => sub_wire2[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result


|SHIXIAN|LESSON8:inst4|DASEPLAY_BCD:inst15|lpm_mux2:inst1|lpm_mux:lpm_mux_component
data[0][0] => mux_efc:auto_generated.data[0]
data[0][1] => mux_efc:auto_generated.data[1]
data[0][2] => mux_efc:auto_generated.data[2]
data[0][3] => mux_efc:auto_generated.data[3]
data[1][0] => mux_efc:auto_generated.data[4]
data[1][1] => mux_efc:auto_generated.data[5]
data[1][2] => mux_efc:auto_generated.data[6]
data[1][3] => mux_efc:auto_generated.data[7]
data[2][0] => mux_efc:auto_generated.data[8]
data[2][1] => mux_efc:auto_generated.data[9]
data[2][2] => mux_efc:auto_generated.data[10]
data[2][3] => mux_efc:auto_generated.data[11]
data[3][0] => mux_efc:auto_generated.data[12]
data[3][1] => mux_efc:auto_generated.data[13]
data[3][2] => mux_efc:auto_generated.data[14]
data[3][3] => mux_efc:auto_generated.data[15]
data[4][0] => mux_efc:auto_generated.data[16]
data[4][1] => mux_efc:auto_generated.data[17]
data[4][2] => mux_efc:auto_generated.data[18]
data[4][3] => mux_efc:auto_generated.data[19]
data[5][0] => mux_efc:auto_generated.data[20]
data[5][1] => mux_efc:auto_generated.data[21]
data[5][2] => mux_efc:auto_generated.data[22]
data[5][3] => mux_efc:auto_generated.data[23]
data[6][0] => mux_efc:auto_generated.data[24]
data[6][1] => mux_efc:auto_generated.data[25]
data[6][2] => mux_efc:auto_generated.data[26]
data[6][3] => mux_efc:auto_generated.data[27]
data[7][0] => mux_efc:auto_generated.data[28]
data[7][1] => mux_efc:auto_generated.data[29]
data[7][2] => mux_efc:auto_generated.data[30]
data[7][3] => mux_efc:auto_generated.data[31]
sel[0] => mux_efc:auto_generated.sel[0]
sel[1] => mux_efc:auto_generated.sel[1]
sel[2] => mux_efc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_efc:auto_generated.result[0]
result[1] <= mux_efc:auto_generated.result[1]
result[2] <= mux_efc:auto_generated.result[2]
result[3] <= mux_efc:auto_generated.result[3]


|SHIXIAN|LESSON8:inst4|DASEPLAY_BCD:inst15|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_efc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1
S_100kHz <= 74160:inst2.RCO
50MHZ => 74160:inst1.CLK
50MHZ => 74160:inst.CLK
S_1KHz <= 74160:inst5.RCO
S_200Hz <= 74160:inst6.RCO
100Hz <= 74161:inst11.QA
S_10Hz <= 74160:inst9.RCO
200Hz <= 74161:inst12.QA
10Hz <= 74161:inst13.QA
4Hz <= 74161:inst14.QA
2Hz <= 74161:inst14.QB
1Hz <= 74161:inst14.QC


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst2
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst1
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst5
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst3
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst6
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst4
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74161:inst11
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74161:inst11|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst9
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74161:inst12
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74161:inst12|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst8
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74161:inst13
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74161:inst13|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst15
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74161:inst14
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74161:inst14|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst17
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|freq2021_50M:inst1|74160:inst16
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|74160:inst5
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|74160:inst6
RCO <= 45.DB_MAX_OUTPUT_PORT_TYPE
ENT => 45.IN0
ENT => 47.IN0
ENT => 65.IN0
CLRN => 6.ACLR
CLRN => 9.ACLR
CLRN => 8.ACLR
CLRN => 7.ACLR
CLK => 6.CLK
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
LDN => 32.IN0
LDN => 47.IN2
LDN => 33.IN0
LDN => 49.IN1
LDN => 27.IN0
LDN => 30.IN0
ENP => 47.IN1
ENP => 65.IN1
A => 31.IN0
D => 24.IN0
C => 26.IN0
B => 29.IN0
QD <= 9.DB_MAX_OUTPUT_PORT_TYPE
QC <= 8.DB_MAX_OUTPUT_PORT_TYPE
QB <= 7.DB_MAX_OUTPUT_PORT_TYPE
QA <= 6.DB_MAX_OUTPUT_PORT_TYPE


|SHIXIAN|LESSON8:inst4|lpm_mux6:inst16
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data1x[0] => sub_wire2[4].IN1
data1x[1] => sub_wire2[5].IN1
data1x[2] => sub_wire2[6].IN1
data1x[3] => sub_wire2[7].IN1
data2x[0] => sub_wire2[8].IN1
data2x[1] => sub_wire2[9].IN1
data2x[2] => sub_wire2[10].IN1
data2x[3] => sub_wire2[11].IN1
data3x[0] => sub_wire2[12].IN1
data3x[1] => sub_wire2[13].IN1
data3x[2] => sub_wire2[14].IN1
data3x[3] => sub_wire2[15].IN1
data4x[0] => sub_wire2[16].IN1
data4x[1] => sub_wire2[17].IN1
data4x[2] => sub_wire2[18].IN1
data4x[3] => sub_wire2[19].IN1
data5x[0] => sub_wire2[20].IN1
data5x[1] => sub_wire2[21].IN1
data5x[2] => sub_wire2[22].IN1
data5x[3] => sub_wire2[23].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result


|SHIXIAN|LESSON8:inst4|lpm_mux6:inst16|lpm_mux:lpm_mux_component
data[0][0] => mux_cfc:auto_generated.data[0]
data[0][1] => mux_cfc:auto_generated.data[1]
data[0][2] => mux_cfc:auto_generated.data[2]
data[0][3] => mux_cfc:auto_generated.data[3]
data[1][0] => mux_cfc:auto_generated.data[4]
data[1][1] => mux_cfc:auto_generated.data[5]
data[1][2] => mux_cfc:auto_generated.data[6]
data[1][3] => mux_cfc:auto_generated.data[7]
data[2][0] => mux_cfc:auto_generated.data[8]
data[2][1] => mux_cfc:auto_generated.data[9]
data[2][2] => mux_cfc:auto_generated.data[10]
data[2][3] => mux_cfc:auto_generated.data[11]
data[3][0] => mux_cfc:auto_generated.data[12]
data[3][1] => mux_cfc:auto_generated.data[13]
data[3][2] => mux_cfc:auto_generated.data[14]
data[3][3] => mux_cfc:auto_generated.data[15]
data[4][0] => mux_cfc:auto_generated.data[16]
data[4][1] => mux_cfc:auto_generated.data[17]
data[4][2] => mux_cfc:auto_generated.data[18]
data[4][3] => mux_cfc:auto_generated.data[19]
data[5][0] => mux_cfc:auto_generated.data[20]
data[5][1] => mux_cfc:auto_generated.data[21]
data[5][2] => mux_cfc:auto_generated.data[22]
data[5][3] => mux_cfc:auto_generated.data[23]
sel[0] => mux_cfc:auto_generated.sel[0]
sel[1] => mux_cfc:auto_generated.sel[1]
sel[2] => mux_cfc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cfc:auto_generated.result[0]
result[1] <= mux_cfc:auto_generated.result[1]
result[2] <= mux_cfc:auto_generated.result[2]
result[3] <= mux_cfc:auto_generated.result[3]


|SHIXIAN|LESSON8:inst4|lpm_mux6:inst16|lpm_mux:lpm_mux_component|mux_cfc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|SHIXIAN|LESSON8:inst4|lpm_constant10:inst9
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|LESSON8:inst4|lpm_constant10:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


|SHIXIAN|LESSON8:inst4|lpm_constant11:inst10
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|LESSON8:inst4|lpm_constant11:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>


|SHIXIAN|LESSON8:inst4|lpm_constant12:inst
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|LESSON8:inst4|lpm_constant12:inst|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>


|SHIXIAN|LESSON8:inst4|lpm_constant13:inst4
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|LESSON8:inst4|lpm_constant13:inst4|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>


|SHIXIAN|LESSON8:inst4|lpm_constant14:inst11
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|LESSON8:inst4|lpm_constant14:inst11|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>


|SHIXIAN|LESSON8:inst4|lpm_constant15:inst12
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|SHIXIAN|LESSON8:inst4|lpm_constant15:inst12|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>


