#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1800870 .scope module, "main_tb" "main_tb" 2 27;
 .timescale -9 -9;
L_0x1898c70 .functor AND 1, v0x1893ab0_0, v0x18927e0_0, C4<1>, C4<1>;
v0x18985b0_0 .net "ALUOp", 2 0, v0x1892690_0; 1 drivers
v0x1898680_0 .net "ALUctrlbits", 2 0, v0x1890f00_0; 1 drivers
v0x1898750_0 .net "ALUresult", 7 0, v0x1890b10_0; 1 drivers
v0x18987d0_0 .net "ALUsrc", 0 0, v0x1892710_0; 1 drivers
v0x1898850_0 .net "beqSatisfied", 0 0, L_0x1898c70; 1 drivers
v0x1898900_0 .net "beqctrl", 0 0, v0x18927e0_0; 1 drivers
v0x18989d0_0 .var "clk", 0 0;
v0x1898a50_0 .net "dataToWrite", 7 0, v0x1890100_0; 1 drivers
v0x1898b70_0 .net "funct", 0 0, v0x1894690_0; 1 drivers
v0x1898bf0_0 .net "iImm2", 1 0, v0x1894730_0; 1 drivers
v0x1898cd0_0 .net "iImm8", 7 0, v0x1893d60_0; 1 drivers
v0x1898da0_0 .net "inst2CtrlUnit", 2 0, v0x1894830_0; 1 drivers
v0x1898ee0_0 .net "instruction", 7 0, v0x1897e80_0; 1 drivers
v0x1898fb0_0 .net "jImm5", 4 0, v0x1894910_0; 1 drivers
v0x1899100_0 .net "jImm8", 7 0, v0x18940b0_0; 1 drivers
v0x18991d0_0 .net "jalAddr", 7 0, v0x188fbf0_0; 1 drivers
v0x1899030_0 .net "jalctrl", 0 0, v0x1892a10_0; 1 drivers
v0x1899380_0 .net "jctrl", 0 0, v0x1892a90_0; 1 drivers
v0x1899250_0 .net "jrAddr", 7 0, v0x188f800_0; 1 drivers
v0x18994f0_0 .net "jrctrl", 0 0, v0x1892b60_0; 1 drivers
v0x1899400_0 .net "jumpCheck2", 1 0, v0x18949c0_0; 1 drivers
v0x1899670_0 .net "jumpCheck8", 7 0, v0x1894400_0; 1 drivers
v0x18997b0_0 .net "jumpCtrlToMux", 0 0, v0x1893ab0_0; 1 drivers
v0x1899830_0 .net "jumpFlag_ALUctrl", 0 0, v0x1890d00_0; 1 drivers
v0x18996f0_0 .net "memRead", 0 0, v0x1892c30_0; 1 drivers
v0x18999d0_0 .net "memToReg", 1 0, v0x1892cd0_0; 1 drivers
v0x1899900_0 .net "memWrite", 0 0, v0x1892d50_0; 1 drivers
v0x1899b80_0 .net "muxALUsrc", 7 0, v0x1891450_0; 1 drivers
v0x1899aa0_0 .net "muxJumpFlag", 0 0, v0x1893810_0; 1 drivers
v0x1899d40_0 .net "nextctrl", 1 0, v0x1892dd0_0; 1 drivers
v0x1899c00_0 .net "pcAddrOut", 7 0, v0x1898480_0; 1 drivers
v0x1899f50_0 .net "pcAddrOutPlusImm", 7 0, v0x1890410_0; 1 drivers
v0x1899dc0_0 .net "pcAddrOutPlusOne", 7 0, v0x1890660_0; 1 drivers
v0x1899e40_0 .net "pcFinalOut", 7 0, v0x188f3f0_0; 1 drivers
v0x1899fd0_0 .net "ra_data", 7 0, v0x1891b60_0; 1 drivers
v0x189a050_0 .net "ractrl", 0 0, v0x1892e70_0; 1 drivers
v0x189a2a0_0 .net "readData", 7 0, v0x1898140_0; 1 drivers
v0x189a370_0 .net "regWrite", 0 0, v0x1892f90_0; 1 drivers
v0x189a1c0_0 .var "reset", 0 0;
v0x189a530_0 .var "returnAddr", 1 0;
v0x189a3f0_0 .net "rsAddr", 1 0, v0x1894a40_0; 1 drivers
v0x189a470_0 .net "rsData", 7 0, v0x1891dd0_0; 1 drivers
v0x189a710_0 .net "rsWriteAddr", 1 0, v0x1893420_0; 1 drivers
v0x189a790_0 .net "rtAddr", 1 0, v0x1894b10_0; 1 drivers
v0x189a600_0 .net "rtData", 7 0, v0x1892000_0; 1 drivers
v0x189a680_0 .net "s0_data", 7 0, v0x1892100_0; 1 drivers
v0x189a990_0 .net "s1_data", 7 0, v0x1892180_0; 1 drivers
v0x189aa10_0 .net "sltCtrl", 1 0, v0x1893040_0; 1 drivers
v0x189a860_0 .net "sltReg", 0 0, v0x1890c80_0; 1 drivers
v0x189a8e0_0 .net "sp_data", 7 0, v0x18922d0_0; 1 drivers
v0x189ac30_0 .var "zero", 0 0;
S_0x1898210 .scope module, "mainPC" "pc" 2 119, 3 12, S_0x1800870;
 .timescale -9 -9;
v0x1898330_0 .net "clk", 0 0, v0x18989d0_0; 1 drivers
v0x1898400_0 .alias "input1", 7 0, v0x1899e40_0;
v0x1898480_0 .var "output1", 7 0;
v0x1898500_0 .net "reset", 0 0, v0x189a1c0_0; 1 drivers
E_0x1898300 .event edge, v0x1898500_0;
S_0x1894be0 .scope module, "mainMem" "memory" 2 124, 4 11, S_0x1800870;
 .timescale -9 -9;
v0x1895570 .array "MDR", 255 0, 7 0;
v0x1897ce0_0 .alias "dataMemWrite", 7 0, v0x189a600_0;
v0x1897db0_0 .alias "input_addr", 7 0, v0x1898750_0;
v0x1897e80_0 .var "instructions", 7 0;
v0x1897f00_0 .alias "memRead", 0 0, v0x18996f0_0;
v0x1897fb0_0 .alias "memWrite", 0 0, v0x1899900_0;
v0x1898070_0 .alias "pc", 7 0, v0x1899c00_0;
v0x1898140_0 .var "readData", 7 0;
E_0x1894cd0 .event edge, v0x1892d50_0;
E_0x1894d00 .event edge, v0x1892c30_0;
v0x1895570_0 .array/port v0x1895570, 0;
v0x1895570_1 .array/port v0x1895570, 1;
v0x1895570_2 .array/port v0x1895570, 2;
E_0x1894d30/0 .event edge, v0x1890370_0, v0x1895570_0, v0x1895570_1, v0x1895570_2;
v0x1895570_3 .array/port v0x1895570, 3;
v0x1895570_4 .array/port v0x1895570, 4;
v0x1895570_5 .array/port v0x1895570, 5;
v0x1895570_6 .array/port v0x1895570, 6;
E_0x1894d30/1 .event edge, v0x1895570_3, v0x1895570_4, v0x1895570_5, v0x1895570_6;
v0x1895570_7 .array/port v0x1895570, 7;
v0x1895570_8 .array/port v0x1895570, 8;
v0x1895570_9 .array/port v0x1895570, 9;
v0x1895570_10 .array/port v0x1895570, 10;
E_0x1894d30/2 .event edge, v0x1895570_7, v0x1895570_8, v0x1895570_9, v0x1895570_10;
v0x1895570_11 .array/port v0x1895570, 11;
v0x1895570_12 .array/port v0x1895570, 12;
v0x1895570_13 .array/port v0x1895570, 13;
v0x1895570_14 .array/port v0x1895570, 14;
E_0x1894d30/3 .event edge, v0x1895570_11, v0x1895570_12, v0x1895570_13, v0x1895570_14;
v0x1895570_15 .array/port v0x1895570, 15;
v0x1895570_16 .array/port v0x1895570, 16;
v0x1895570_17 .array/port v0x1895570, 17;
v0x1895570_18 .array/port v0x1895570, 18;
E_0x1894d30/4 .event edge, v0x1895570_15, v0x1895570_16, v0x1895570_17, v0x1895570_18;
v0x1895570_19 .array/port v0x1895570, 19;
v0x1895570_20 .array/port v0x1895570, 20;
v0x1895570_21 .array/port v0x1895570, 21;
v0x1895570_22 .array/port v0x1895570, 22;
E_0x1894d30/5 .event edge, v0x1895570_19, v0x1895570_20, v0x1895570_21, v0x1895570_22;
v0x1895570_23 .array/port v0x1895570, 23;
v0x1895570_24 .array/port v0x1895570, 24;
v0x1895570_25 .array/port v0x1895570, 25;
v0x1895570_26 .array/port v0x1895570, 26;
E_0x1894d30/6 .event edge, v0x1895570_23, v0x1895570_24, v0x1895570_25, v0x1895570_26;
v0x1895570_27 .array/port v0x1895570, 27;
v0x1895570_28 .array/port v0x1895570, 28;
v0x1895570_29 .array/port v0x1895570, 29;
v0x1895570_30 .array/port v0x1895570, 30;
E_0x1894d30/7 .event edge, v0x1895570_27, v0x1895570_28, v0x1895570_29, v0x1895570_30;
v0x1895570_31 .array/port v0x1895570, 31;
v0x1895570_32 .array/port v0x1895570, 32;
v0x1895570_33 .array/port v0x1895570, 33;
v0x1895570_34 .array/port v0x1895570, 34;
E_0x1894d30/8 .event edge, v0x1895570_31, v0x1895570_32, v0x1895570_33, v0x1895570_34;
v0x1895570_35 .array/port v0x1895570, 35;
v0x1895570_36 .array/port v0x1895570, 36;
v0x1895570_37 .array/port v0x1895570, 37;
v0x1895570_38 .array/port v0x1895570, 38;
E_0x1894d30/9 .event edge, v0x1895570_35, v0x1895570_36, v0x1895570_37, v0x1895570_38;
v0x1895570_39 .array/port v0x1895570, 39;
v0x1895570_40 .array/port v0x1895570, 40;
v0x1895570_41 .array/port v0x1895570, 41;
v0x1895570_42 .array/port v0x1895570, 42;
E_0x1894d30/10 .event edge, v0x1895570_39, v0x1895570_40, v0x1895570_41, v0x1895570_42;
v0x1895570_43 .array/port v0x1895570, 43;
v0x1895570_44 .array/port v0x1895570, 44;
v0x1895570_45 .array/port v0x1895570, 45;
v0x1895570_46 .array/port v0x1895570, 46;
E_0x1894d30/11 .event edge, v0x1895570_43, v0x1895570_44, v0x1895570_45, v0x1895570_46;
v0x1895570_47 .array/port v0x1895570, 47;
v0x1895570_48 .array/port v0x1895570, 48;
v0x1895570_49 .array/port v0x1895570, 49;
v0x1895570_50 .array/port v0x1895570, 50;
E_0x1894d30/12 .event edge, v0x1895570_47, v0x1895570_48, v0x1895570_49, v0x1895570_50;
v0x1895570_51 .array/port v0x1895570, 51;
v0x1895570_52 .array/port v0x1895570, 52;
v0x1895570_53 .array/port v0x1895570, 53;
v0x1895570_54 .array/port v0x1895570, 54;
E_0x1894d30/13 .event edge, v0x1895570_51, v0x1895570_52, v0x1895570_53, v0x1895570_54;
v0x1895570_55 .array/port v0x1895570, 55;
v0x1895570_56 .array/port v0x1895570, 56;
v0x1895570_57 .array/port v0x1895570, 57;
v0x1895570_58 .array/port v0x1895570, 58;
E_0x1894d30/14 .event edge, v0x1895570_55, v0x1895570_56, v0x1895570_57, v0x1895570_58;
v0x1895570_59 .array/port v0x1895570, 59;
v0x1895570_60 .array/port v0x1895570, 60;
v0x1895570_61 .array/port v0x1895570, 61;
v0x1895570_62 .array/port v0x1895570, 62;
E_0x1894d30/15 .event edge, v0x1895570_59, v0x1895570_60, v0x1895570_61, v0x1895570_62;
v0x1895570_63 .array/port v0x1895570, 63;
v0x1895570_64 .array/port v0x1895570, 64;
v0x1895570_65 .array/port v0x1895570, 65;
v0x1895570_66 .array/port v0x1895570, 66;
E_0x1894d30/16 .event edge, v0x1895570_63, v0x1895570_64, v0x1895570_65, v0x1895570_66;
v0x1895570_67 .array/port v0x1895570, 67;
v0x1895570_68 .array/port v0x1895570, 68;
v0x1895570_69 .array/port v0x1895570, 69;
v0x1895570_70 .array/port v0x1895570, 70;
E_0x1894d30/17 .event edge, v0x1895570_67, v0x1895570_68, v0x1895570_69, v0x1895570_70;
v0x1895570_71 .array/port v0x1895570, 71;
v0x1895570_72 .array/port v0x1895570, 72;
v0x1895570_73 .array/port v0x1895570, 73;
v0x1895570_74 .array/port v0x1895570, 74;
E_0x1894d30/18 .event edge, v0x1895570_71, v0x1895570_72, v0x1895570_73, v0x1895570_74;
v0x1895570_75 .array/port v0x1895570, 75;
v0x1895570_76 .array/port v0x1895570, 76;
v0x1895570_77 .array/port v0x1895570, 77;
v0x1895570_78 .array/port v0x1895570, 78;
E_0x1894d30/19 .event edge, v0x1895570_75, v0x1895570_76, v0x1895570_77, v0x1895570_78;
v0x1895570_79 .array/port v0x1895570, 79;
v0x1895570_80 .array/port v0x1895570, 80;
v0x1895570_81 .array/port v0x1895570, 81;
v0x1895570_82 .array/port v0x1895570, 82;
E_0x1894d30/20 .event edge, v0x1895570_79, v0x1895570_80, v0x1895570_81, v0x1895570_82;
v0x1895570_83 .array/port v0x1895570, 83;
v0x1895570_84 .array/port v0x1895570, 84;
v0x1895570_85 .array/port v0x1895570, 85;
v0x1895570_86 .array/port v0x1895570, 86;
E_0x1894d30/21 .event edge, v0x1895570_83, v0x1895570_84, v0x1895570_85, v0x1895570_86;
v0x1895570_87 .array/port v0x1895570, 87;
v0x1895570_88 .array/port v0x1895570, 88;
v0x1895570_89 .array/port v0x1895570, 89;
v0x1895570_90 .array/port v0x1895570, 90;
E_0x1894d30/22 .event edge, v0x1895570_87, v0x1895570_88, v0x1895570_89, v0x1895570_90;
v0x1895570_91 .array/port v0x1895570, 91;
v0x1895570_92 .array/port v0x1895570, 92;
v0x1895570_93 .array/port v0x1895570, 93;
v0x1895570_94 .array/port v0x1895570, 94;
E_0x1894d30/23 .event edge, v0x1895570_91, v0x1895570_92, v0x1895570_93, v0x1895570_94;
v0x1895570_95 .array/port v0x1895570, 95;
v0x1895570_96 .array/port v0x1895570, 96;
v0x1895570_97 .array/port v0x1895570, 97;
v0x1895570_98 .array/port v0x1895570, 98;
E_0x1894d30/24 .event edge, v0x1895570_95, v0x1895570_96, v0x1895570_97, v0x1895570_98;
v0x1895570_99 .array/port v0x1895570, 99;
v0x1895570_100 .array/port v0x1895570, 100;
v0x1895570_101 .array/port v0x1895570, 101;
v0x1895570_102 .array/port v0x1895570, 102;
E_0x1894d30/25 .event edge, v0x1895570_99, v0x1895570_100, v0x1895570_101, v0x1895570_102;
v0x1895570_103 .array/port v0x1895570, 103;
v0x1895570_104 .array/port v0x1895570, 104;
v0x1895570_105 .array/port v0x1895570, 105;
v0x1895570_106 .array/port v0x1895570, 106;
E_0x1894d30/26 .event edge, v0x1895570_103, v0x1895570_104, v0x1895570_105, v0x1895570_106;
v0x1895570_107 .array/port v0x1895570, 107;
v0x1895570_108 .array/port v0x1895570, 108;
v0x1895570_109 .array/port v0x1895570, 109;
v0x1895570_110 .array/port v0x1895570, 110;
E_0x1894d30/27 .event edge, v0x1895570_107, v0x1895570_108, v0x1895570_109, v0x1895570_110;
v0x1895570_111 .array/port v0x1895570, 111;
v0x1895570_112 .array/port v0x1895570, 112;
v0x1895570_113 .array/port v0x1895570, 113;
v0x1895570_114 .array/port v0x1895570, 114;
E_0x1894d30/28 .event edge, v0x1895570_111, v0x1895570_112, v0x1895570_113, v0x1895570_114;
v0x1895570_115 .array/port v0x1895570, 115;
v0x1895570_116 .array/port v0x1895570, 116;
v0x1895570_117 .array/port v0x1895570, 117;
v0x1895570_118 .array/port v0x1895570, 118;
E_0x1894d30/29 .event edge, v0x1895570_115, v0x1895570_116, v0x1895570_117, v0x1895570_118;
v0x1895570_119 .array/port v0x1895570, 119;
v0x1895570_120 .array/port v0x1895570, 120;
v0x1895570_121 .array/port v0x1895570, 121;
v0x1895570_122 .array/port v0x1895570, 122;
E_0x1894d30/30 .event edge, v0x1895570_119, v0x1895570_120, v0x1895570_121, v0x1895570_122;
v0x1895570_123 .array/port v0x1895570, 123;
v0x1895570_124 .array/port v0x1895570, 124;
v0x1895570_125 .array/port v0x1895570, 125;
v0x1895570_126 .array/port v0x1895570, 126;
E_0x1894d30/31 .event edge, v0x1895570_123, v0x1895570_124, v0x1895570_125, v0x1895570_126;
v0x1895570_127 .array/port v0x1895570, 127;
v0x1895570_128 .array/port v0x1895570, 128;
v0x1895570_129 .array/port v0x1895570, 129;
v0x1895570_130 .array/port v0x1895570, 130;
E_0x1894d30/32 .event edge, v0x1895570_127, v0x1895570_128, v0x1895570_129, v0x1895570_130;
v0x1895570_131 .array/port v0x1895570, 131;
v0x1895570_132 .array/port v0x1895570, 132;
v0x1895570_133 .array/port v0x1895570, 133;
v0x1895570_134 .array/port v0x1895570, 134;
E_0x1894d30/33 .event edge, v0x1895570_131, v0x1895570_132, v0x1895570_133, v0x1895570_134;
v0x1895570_135 .array/port v0x1895570, 135;
v0x1895570_136 .array/port v0x1895570, 136;
v0x1895570_137 .array/port v0x1895570, 137;
v0x1895570_138 .array/port v0x1895570, 138;
E_0x1894d30/34 .event edge, v0x1895570_135, v0x1895570_136, v0x1895570_137, v0x1895570_138;
v0x1895570_139 .array/port v0x1895570, 139;
v0x1895570_140 .array/port v0x1895570, 140;
v0x1895570_141 .array/port v0x1895570, 141;
v0x1895570_142 .array/port v0x1895570, 142;
E_0x1894d30/35 .event edge, v0x1895570_139, v0x1895570_140, v0x1895570_141, v0x1895570_142;
v0x1895570_143 .array/port v0x1895570, 143;
v0x1895570_144 .array/port v0x1895570, 144;
v0x1895570_145 .array/port v0x1895570, 145;
v0x1895570_146 .array/port v0x1895570, 146;
E_0x1894d30/36 .event edge, v0x1895570_143, v0x1895570_144, v0x1895570_145, v0x1895570_146;
v0x1895570_147 .array/port v0x1895570, 147;
v0x1895570_148 .array/port v0x1895570, 148;
v0x1895570_149 .array/port v0x1895570, 149;
v0x1895570_150 .array/port v0x1895570, 150;
E_0x1894d30/37 .event edge, v0x1895570_147, v0x1895570_148, v0x1895570_149, v0x1895570_150;
v0x1895570_151 .array/port v0x1895570, 151;
v0x1895570_152 .array/port v0x1895570, 152;
v0x1895570_153 .array/port v0x1895570, 153;
v0x1895570_154 .array/port v0x1895570, 154;
E_0x1894d30/38 .event edge, v0x1895570_151, v0x1895570_152, v0x1895570_153, v0x1895570_154;
v0x1895570_155 .array/port v0x1895570, 155;
v0x1895570_156 .array/port v0x1895570, 156;
v0x1895570_157 .array/port v0x1895570, 157;
v0x1895570_158 .array/port v0x1895570, 158;
E_0x1894d30/39 .event edge, v0x1895570_155, v0x1895570_156, v0x1895570_157, v0x1895570_158;
v0x1895570_159 .array/port v0x1895570, 159;
v0x1895570_160 .array/port v0x1895570, 160;
v0x1895570_161 .array/port v0x1895570, 161;
v0x1895570_162 .array/port v0x1895570, 162;
E_0x1894d30/40 .event edge, v0x1895570_159, v0x1895570_160, v0x1895570_161, v0x1895570_162;
v0x1895570_163 .array/port v0x1895570, 163;
v0x1895570_164 .array/port v0x1895570, 164;
v0x1895570_165 .array/port v0x1895570, 165;
v0x1895570_166 .array/port v0x1895570, 166;
E_0x1894d30/41 .event edge, v0x1895570_163, v0x1895570_164, v0x1895570_165, v0x1895570_166;
v0x1895570_167 .array/port v0x1895570, 167;
v0x1895570_168 .array/port v0x1895570, 168;
v0x1895570_169 .array/port v0x1895570, 169;
v0x1895570_170 .array/port v0x1895570, 170;
E_0x1894d30/42 .event edge, v0x1895570_167, v0x1895570_168, v0x1895570_169, v0x1895570_170;
v0x1895570_171 .array/port v0x1895570, 171;
v0x1895570_172 .array/port v0x1895570, 172;
v0x1895570_173 .array/port v0x1895570, 173;
v0x1895570_174 .array/port v0x1895570, 174;
E_0x1894d30/43 .event edge, v0x1895570_171, v0x1895570_172, v0x1895570_173, v0x1895570_174;
v0x1895570_175 .array/port v0x1895570, 175;
v0x1895570_176 .array/port v0x1895570, 176;
v0x1895570_177 .array/port v0x1895570, 177;
v0x1895570_178 .array/port v0x1895570, 178;
E_0x1894d30/44 .event edge, v0x1895570_175, v0x1895570_176, v0x1895570_177, v0x1895570_178;
v0x1895570_179 .array/port v0x1895570, 179;
v0x1895570_180 .array/port v0x1895570, 180;
v0x1895570_181 .array/port v0x1895570, 181;
v0x1895570_182 .array/port v0x1895570, 182;
E_0x1894d30/45 .event edge, v0x1895570_179, v0x1895570_180, v0x1895570_181, v0x1895570_182;
v0x1895570_183 .array/port v0x1895570, 183;
v0x1895570_184 .array/port v0x1895570, 184;
v0x1895570_185 .array/port v0x1895570, 185;
v0x1895570_186 .array/port v0x1895570, 186;
E_0x1894d30/46 .event edge, v0x1895570_183, v0x1895570_184, v0x1895570_185, v0x1895570_186;
v0x1895570_187 .array/port v0x1895570, 187;
v0x1895570_188 .array/port v0x1895570, 188;
v0x1895570_189 .array/port v0x1895570, 189;
v0x1895570_190 .array/port v0x1895570, 190;
E_0x1894d30/47 .event edge, v0x1895570_187, v0x1895570_188, v0x1895570_189, v0x1895570_190;
v0x1895570_191 .array/port v0x1895570, 191;
v0x1895570_192 .array/port v0x1895570, 192;
v0x1895570_193 .array/port v0x1895570, 193;
v0x1895570_194 .array/port v0x1895570, 194;
E_0x1894d30/48 .event edge, v0x1895570_191, v0x1895570_192, v0x1895570_193, v0x1895570_194;
v0x1895570_195 .array/port v0x1895570, 195;
v0x1895570_196 .array/port v0x1895570, 196;
v0x1895570_197 .array/port v0x1895570, 197;
v0x1895570_198 .array/port v0x1895570, 198;
E_0x1894d30/49 .event edge, v0x1895570_195, v0x1895570_196, v0x1895570_197, v0x1895570_198;
v0x1895570_199 .array/port v0x1895570, 199;
v0x1895570_200 .array/port v0x1895570, 200;
v0x1895570_201 .array/port v0x1895570, 201;
v0x1895570_202 .array/port v0x1895570, 202;
E_0x1894d30/50 .event edge, v0x1895570_199, v0x1895570_200, v0x1895570_201, v0x1895570_202;
v0x1895570_203 .array/port v0x1895570, 203;
v0x1895570_204 .array/port v0x1895570, 204;
v0x1895570_205 .array/port v0x1895570, 205;
v0x1895570_206 .array/port v0x1895570, 206;
E_0x1894d30/51 .event edge, v0x1895570_203, v0x1895570_204, v0x1895570_205, v0x1895570_206;
v0x1895570_207 .array/port v0x1895570, 207;
v0x1895570_208 .array/port v0x1895570, 208;
v0x1895570_209 .array/port v0x1895570, 209;
v0x1895570_210 .array/port v0x1895570, 210;
E_0x1894d30/52 .event edge, v0x1895570_207, v0x1895570_208, v0x1895570_209, v0x1895570_210;
v0x1895570_211 .array/port v0x1895570, 211;
v0x1895570_212 .array/port v0x1895570, 212;
v0x1895570_213 .array/port v0x1895570, 213;
v0x1895570_214 .array/port v0x1895570, 214;
E_0x1894d30/53 .event edge, v0x1895570_211, v0x1895570_212, v0x1895570_213, v0x1895570_214;
v0x1895570_215 .array/port v0x1895570, 215;
v0x1895570_216 .array/port v0x1895570, 216;
v0x1895570_217 .array/port v0x1895570, 217;
v0x1895570_218 .array/port v0x1895570, 218;
E_0x1894d30/54 .event edge, v0x1895570_215, v0x1895570_216, v0x1895570_217, v0x1895570_218;
v0x1895570_219 .array/port v0x1895570, 219;
v0x1895570_220 .array/port v0x1895570, 220;
v0x1895570_221 .array/port v0x1895570, 221;
v0x1895570_222 .array/port v0x1895570, 222;
E_0x1894d30/55 .event edge, v0x1895570_219, v0x1895570_220, v0x1895570_221, v0x1895570_222;
v0x1895570_223 .array/port v0x1895570, 223;
v0x1895570_224 .array/port v0x1895570, 224;
v0x1895570_225 .array/port v0x1895570, 225;
v0x1895570_226 .array/port v0x1895570, 226;
E_0x1894d30/56 .event edge, v0x1895570_223, v0x1895570_224, v0x1895570_225, v0x1895570_226;
v0x1895570_227 .array/port v0x1895570, 227;
v0x1895570_228 .array/port v0x1895570, 228;
v0x1895570_229 .array/port v0x1895570, 229;
v0x1895570_230 .array/port v0x1895570, 230;
E_0x1894d30/57 .event edge, v0x1895570_227, v0x1895570_228, v0x1895570_229, v0x1895570_230;
v0x1895570_231 .array/port v0x1895570, 231;
v0x1895570_232 .array/port v0x1895570, 232;
v0x1895570_233 .array/port v0x1895570, 233;
v0x1895570_234 .array/port v0x1895570, 234;
E_0x1894d30/58 .event edge, v0x1895570_231, v0x1895570_232, v0x1895570_233, v0x1895570_234;
v0x1895570_235 .array/port v0x1895570, 235;
v0x1895570_236 .array/port v0x1895570, 236;
v0x1895570_237 .array/port v0x1895570, 237;
v0x1895570_238 .array/port v0x1895570, 238;
E_0x1894d30/59 .event edge, v0x1895570_235, v0x1895570_236, v0x1895570_237, v0x1895570_238;
v0x1895570_239 .array/port v0x1895570, 239;
v0x1895570_240 .array/port v0x1895570, 240;
v0x1895570_241 .array/port v0x1895570, 241;
v0x1895570_242 .array/port v0x1895570, 242;
E_0x1894d30/60 .event edge, v0x1895570_239, v0x1895570_240, v0x1895570_241, v0x1895570_242;
v0x1895570_243 .array/port v0x1895570, 243;
v0x1895570_244 .array/port v0x1895570, 244;
v0x1895570_245 .array/port v0x1895570, 245;
v0x1895570_246 .array/port v0x1895570, 246;
E_0x1894d30/61 .event edge, v0x1895570_243, v0x1895570_244, v0x1895570_245, v0x1895570_246;
v0x1895570_247 .array/port v0x1895570, 247;
v0x1895570_248 .array/port v0x1895570, 248;
v0x1895570_249 .array/port v0x1895570, 249;
v0x1895570_250 .array/port v0x1895570, 250;
E_0x1894d30/62 .event edge, v0x1895570_247, v0x1895570_248, v0x1895570_249, v0x1895570_250;
v0x1895570_251 .array/port v0x1895570, 251;
v0x1895570_252 .array/port v0x1895570, 252;
v0x1895570_253 .array/port v0x1895570, 253;
v0x1895570_254 .array/port v0x1895570, 254;
E_0x1894d30/63 .event edge, v0x1895570_251, v0x1895570_252, v0x1895570_253, v0x1895570_254;
v0x1895570_255 .array/port v0x1895570, 255;
E_0x1894d30/64 .event edge, v0x1895570_255;
E_0x1894d30 .event/or E_0x1894d30/0, E_0x1894d30/1, E_0x1894d30/2, E_0x1894d30/3, E_0x1894d30/4, E_0x1894d30/5, E_0x1894d30/6, E_0x1894d30/7, E_0x1894d30/8, E_0x1894d30/9, E_0x1894d30/10, E_0x1894d30/11, E_0x1894d30/12, E_0x1894d30/13, E_0x1894d30/14, E_0x1894d30/15, E_0x1894d30/16, E_0x1894d30/17, E_0x1894d30/18, E_0x1894d30/19, E_0x1894d30/20, E_0x1894d30/21, E_0x1894d30/22, E_0x1894d30/23, E_0x1894d30/24, E_0x1894d30/25, E_0x1894d30/26, E_0x1894d30/27, E_0x1894d30/28, E_0x1894d30/29, E_0x1894d30/30, E_0x1894d30/31, E_0x1894d30/32, E_0x1894d30/33, E_0x1894d30/34, E_0x1894d30/35, E_0x1894d30/36, E_0x1894d30/37, E_0x1894d30/38, E_0x1894d30/39, E_0x1894d30/40, E_0x1894d30/41, E_0x1894d30/42, E_0x1894d30/43, E_0x1894d30/44, E_0x1894d30/45, E_0x1894d30/46, E_0x1894d30/47, E_0x1894d30/48, E_0x1894d30/49, E_0x1894d30/50, E_0x1894d30/51, E_0x1894d30/52, E_0x1894d30/53, E_0x1894d30/54, E_0x1894d30/55, E_0x1894d30/56, E_0x1894d30/57, E_0x1894d30/58, E_0x1894d30/59, E_0x1894d30/60, E_0x1894d30/61, E_0x1894d30/62, E_0x1894d30/63, E_0x1894d30/64;
S_0x1894530 .scope module, "instReg" "instruction_reg" 2 129, 5 11, S_0x1800870;
 .timescale -9 -9;
v0x1894690_0 .var "funct", 0 0;
v0x1894730_0 .var "i_immediate", 1 0;
v0x18947b0_0 .alias "instruction_input", 7 0, v0x1898ee0_0;
v0x1894830_0 .var "instruction_to_control_unit", 2 0;
v0x1894910_0 .var "j_immediate", 4 0;
v0x18949c0_0 .var "jump_opcode_check", 1 0;
v0x1894a40_0 .var "rs", 1 0;
v0x1894b10_0 .var "rt", 1 0;
E_0x1894620 .event edge, v0x18947b0_0;
S_0x18941e0 .scope module, "ext1" "signext_2to8" 2 134, 6 11, S_0x1800870;
 .timescale -9 -9;
v0x1894340_0 .alias "datain", 1 0, v0x1899400_0;
v0x1894400_0 .var "dataout", 7 0;
v0x18944b0_0 .var "sign", 6 0;
E_0x18942d0 .event edge, v0x1894340_0;
S_0x1893e90 .scope module, "ext2" "signext_5to8" 2 139, 7 11, S_0x1800870;
 .timescale -9 -9;
v0x1893ff0_0 .alias "datain", 4 0, v0x1898fb0_0;
v0x18940b0_0 .var "dataout", 7 0;
v0x1894160_0 .var "sign", 3 0;
E_0x1893f80 .event edge, v0x1893ff0_0;
S_0x1893b60 .scope module, "ext3" "signext_2to8" 2 144, 6 11, S_0x1800870;
 .timescale -9 -9;
v0x1893ca0_0 .alias "datain", 1 0, v0x1898bf0_0;
v0x1893d60_0 .var "dataout", 7 0;
v0x1893e10_0 .var "sign", 6 0;
E_0x1893c50 .event edge, v0x1893ca0_0;
S_0x18938f0 .scope module, "compareforjump" "ALU_zero" 2 149, 8 11, S_0x1800870;
 .timescale -9 -9;
v0x1893a10_0 .alias "in", 7 0, v0x1899670_0;
v0x1893ab0_0 .var "zero", 0 0;
E_0x18939e0 .event edge, v0x1893a10_0;
S_0x1893500 .scope module, "ctrlJumpMux" "mux2_1_ctrl1" 2 154, 9 11, S_0x1800870;
 .timescale -9 -9;
v0x1893620_0 .alias "ctrl", 0 0, v0x18997b0_0;
v0x18936c0_0 .net "input0", 0 0, v0x189ac30_0; 1 drivers
v0x1893760_0 .alias "input1", 0 0, v0x1898b70_0;
v0x1893810_0 .var "output1", 0 0;
E_0x18935f0 .event edge, v0x1893620_0, v0x18936c0_0, v0x1891050_0;
S_0x1893180 .scope module, "ctrlJR" "mux2_1_ctrl1_out1" 2 160, 10 11, S_0x1800870;
 .timescale -9 -9;
v0x1892ef0_0 .alias "ctrl", 0 0, v0x189a050_0;
v0x18932f0_0 .alias "input0", 1 0, v0x189a3f0_0;
v0x18933a0_0 .net "input1", 1 0, v0x189a530_0; 1 drivers
v0x1893420_0 .var "output1", 1 0;
E_0x1893270 .event edge, v0x1892e70_0, v0x1891cd0_0, v0x18933a0_0;
S_0x18925a0 .scope module, "mainCtrl" "ctrl" 2 166, 11 11, S_0x1800870;
 .timescale -9 -9;
v0x1892690_0 .var "ALUop", 2 0;
v0x1892710_0 .var "ALUsrc", 0 0;
v0x18927e0_0 .var "beqctrl", 0 0;
v0x1892860_0 .alias "inst1", 2 0, v0x1898da0_0;
v0x1892910_0 .alias "inst2", 0 0, v0x1899aa0_0;
v0x1892990_0 .var "instructions", 3 0;
v0x1892a10_0 .var "jalctrl", 0 0;
v0x1892a90_0 .var "jctrl", 0 0;
v0x1892b60_0 .var "jrctrl", 0 0;
v0x1892c30_0 .var "memRead", 0 0;
v0x1892cd0_0 .var "memToReg", 1 0;
v0x1892d50_0 .var "memWrite", 0 0;
v0x1892dd0_0 .var "nextctrl", 1 0;
v0x1892e70_0 .var "ractrl", 0 0;
v0x1892f90_0 .var "regWrite", 0 0;
v0x1893040_0 .var "sltctrl", 1 0;
E_0x1892260 .event edge, v0x1892860_0, v0x1892910_0, v0x1892990_0;
S_0x1891530 .scope module, "mainRegfile" "register_file" 2 172, 12 11, S_0x1800870;
 .timescale -9 -9;
v0x18916b0_0 .alias "ALUsrc", 0 0, v0x18987d0_0;
v0x1891780 .array "address_reg", 0 3, 1 0;
v0x1891800_0 .alias "beqctrl", 0 0, v0x1898900_0;
v0x1891880_0 .alias "clk", 0 0, v0x1898330_0;
v0x1891960_0 .alias "dataToWrite", 7 0, v0x1898a50_0;
v0x1891a10 .array "data_reg", 0 3, 7 0;
v0x1891ab0_0 .alias "jrctrl", 0 0, v0x18994f0_0;
v0x1891b60_0 .var "ra_data", 7 0;
v0x1891c30_0 .alias "regWrite", 0 0, v0x189a370_0;
v0x1891cd0_0 .alias "rs_addr", 1 0, v0x189a3f0_0;
v0x1891dd0_0 .var "rs_data", 7 0;
v0x1891e50_0 .alias "rs_write_addr", 1 0, v0x189a710_0;
v0x1891f60_0 .alias "rt_addr", 1 0, v0x189a790_0;
v0x1892000_0 .var "rt_data", 7 0;
v0x1892100_0 .var "s0_data", 7 0;
v0x1892180_0 .var "s1_data", 7 0;
v0x1892080_0 .alias "slt_reg", 1 0, v0x189aa10_0;
v0x18922d0_0 .var "sp_data", 7 0;
v0x18923f0_0 .var "t0", 7 0;
v0x1892470_0 .var "t1", 7 0;
v0x1891a10_0 .array/port v0x1891a10, 0;
v0x1891a10_1 .array/port v0x1891a10, 1;
v0x1891a10_2 .array/port v0x1891a10, 2;
v0x1891a10_3 .array/port v0x1891a10, 3;
E_0x1891620 .event edge, v0x1891a10_0, v0x1891a10_1, v0x1891a10_2, v0x1891a10_3;
E_0x1891680 .event posedge, v0x18908f0_0;
S_0x18910f0 .scope module, "ctrlImm" "mux2_1_ctrl1_in2" 2 177, 13 11, S_0x1800870;
 .timescale -9 -9;
v0x1891250_0 .alias "ctrl", 0 0, v0x18987d0_0;
v0x1891310_0 .alias "input0", 7 0, v0x189a600_0;
v0x18913b0_0 .alias "input1", 7 0, v0x1898cd0_0;
v0x1891450_0 .var "output1", 7 0;
E_0x18911e0 .event edge, v0x1891250_0, v0x1891310_0, v0x18913b0_0;
S_0x1890dd0 .scope module, "aluctrlunit" "ALUctrlunit" 2 183, 14 11, S_0x1800870;
 .timescale -9 -9;
v0x1890f00_0 .var "ALUctrlbits", 2 0;
v0x1890fd0_0 .alias "ALUop", 2 0, v0x18985b0_0;
v0x1891050_0 .alias "funct", 0 0, v0x1898b70_0;
E_0x1890ab0 .event edge, v0x1890fd0_0, v0x1891050_0;
S_0x18906e0 .scope module, "aluctrl" "ALUctrl" 2 188, 15 11, S_0x1800870;
 .timescale -9 -9;
v0x1890830_0 .alias "ALUctrlbits", 2 0, v0x1898680_0;
v0x18908f0_0 .alias "clk", 0 0, v0x1898330_0;
v0x1890990_0 .alias "data1", 7 0, v0x1899b80_0;
v0x1890a30_0 .alias "data2", 7 0, v0x189a470_0;
v0x1890b10_0 .var "result", 7 0;
v0x1890bc0_0 .var "save_msb", 7 0;
v0x1890c80_0 .var "slt_reg", 0 0;
v0x1890d00_0 .var "zero", 0 0;
E_0x18907d0 .event edge, v0x1890830_0, v0x1890990_0, v0x188f760_0, v0x1890bc0_0;
S_0x18904c0 .scope module, "add1" "add1" 2 193, 16 11, S_0x1800870;
 .timescale -9 -9;
v0x18905b0_0 .alias "in", 7 0, v0x1899c00_0;
v0x1890660_0 .var "out", 7 0;
S_0x1890180 .scope module, "addimm" "addimm" 2 198, 17 11, S_0x1800870;
 .timescale -9 -9;
v0x18902b0_0 .alias "immediate", 7 0, v0x1899100_0;
v0x1890370_0 .alias "in", 7 0, v0x1899c00_0;
v0x1890410_0 .var "out", 7 0;
E_0x188fb40 .event edge, v0x1890370_0;
S_0x188fcd0 .scope module, "ctrlwb" "mux3_1" 2 204, 18 11, S_0x1800870;
 .timescale -9 -9;
v0x188fe20_0 .alias "ctrl", 1 0, v0x18999d0_0;
v0x188fec0_0 .alias "input0", 7 0, v0x1898750_0;
v0x188ff60_0 .alias "input1", 7 0, v0x189a2a0_0;
v0x1890000_0 .alias "input2", 7 0, v0x1899dc0_0;
v0x1890100_0 .var "output1", 7 0;
E_0x188fdc0 .event edge, v0x188fe20_0, v0x188fec0_0, v0x188ff60_0, v0x188f2b0_0;
S_0x188f8e0 .scope module, "ctrljalMUX" "mux2_1_ctrl1_in2" 2 220, 13 11, S_0x1800870;
 .timescale -9 -9;
v0x188fa00_0 .alias "ctrl", 0 0, v0x1899030_0;
v0x188fac0_0 .alias "input0", 7 0, v0x1899dc0_0;
v0x188fb70_0 .alias "input1", 7 0, v0x1899f50_0;
v0x188fbf0_0 .var "output1", 7 0;
E_0x188f9d0 .event edge, v0x188fa00_0, v0x188f2b0_0, v0x188fb70_0;
S_0x188f4a0 .scope module, "ctrljrMUX" "mux2_1_ctrl1_in2" 2 221, 13 11, S_0x1800870;
 .timescale -9 -9;
v0x188f600_0 .alias "ctrl", 0 0, v0x18994f0_0;
v0x188f6c0_0 .alias "input0", 7 0, v0x18991d0_0;
v0x188f760_0 .alias "input1", 7 0, v0x189a470_0;
v0x188f800_0 .var "output1", 7 0;
E_0x188f590 .event edge, v0x188f600_0, v0x188f6c0_0, v0x188f760_0;
S_0x1800480 .scope module, "ctrlbeqMUX" "mux2_1_ctrl1_in2" 2 222, 13 11, S_0x1800870;
 .timescale -9 -9;
v0x181e460_0 .alias "ctrl", 0 0, v0x1898850_0;
v0x188f2b0_0 .alias "input0", 7 0, v0x1899dc0_0;
v0x188f350_0 .alias "input1", 7 0, v0x1899250_0;
v0x188f3f0_0 .var "output1", 7 0;
E_0x185aa40 .event edge, v0x181e460_0, v0x188f2b0_0, v0x188f350_0;
    .scope S_0x1898210;
T_0 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1898480_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0x1898210;
T_1 ;
    %wait E_0x1891680;
    %load/v 8, v0x1898500_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.0, 4;
    %delay 1, 0;
    %set/v v0x1898480_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %delay 1, 0;
    %load/v 8, v0x1898400_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1898480_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1898210;
T_2 ;
    %wait E_0x1898300;
    %set/v v0x1898480_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1894be0;
T_3 ;
    %vpi_call 4 27 "$readmemb", "test.bin", v0x1895570;
    %set/v v0x1898140_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x1894be0;
T_4 ;
    %wait E_0x1894d30;
    %ix/getv 3, v0x1898070_0;
    %load/av 8, v0x1895570, 8;
    %set/v v0x1897e80_0, 8, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1894be0;
T_5 ;
    %wait E_0x1894d00;
    %ix/getv 3, v0x1897db0_0;
    %load/av 8, v0x1895570, 8;
    %set/v v0x1898140_0, 8, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1894be0;
T_6 ;
    %wait E_0x1894cd0;
    %load/v 8, v0x1897ce0_0, 8;
    %ix/getv 3, v0x1897db0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1895570, 8, 8;
t_0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1894530;
T_7 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1894910_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x18949c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1894690_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1894830_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1894b10_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1894a40_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1894730_0, 0, 0;
    %end;
    .thread T_7;
    .scope S_0x1894530;
T_8 ;
    %wait E_0x1894620;
    %load/v 8, v0x18947b0_0, 5; Only need 5 of 8 bits
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x1894910_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.0, 4;
    %load/x1p 8, v0x18947b0_0, 2;
    %jmp T_8.1;
T_8.0 ;
    %mov 8, 2, 2;
T_8.1 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x18949c0_0, 0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.2, 4;
    %load/x1p 8, v0x18947b0_0, 1;
    %jmp T_8.3;
T_8.2 ;
    %mov 8, 2, 1;
T_8.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1894690_0, 0, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.4, 4;
    %load/x1p 8, v0x18947b0_0, 3;
    %jmp T_8.5;
T_8.4 ;
    %mov 8, 2, 3;
T_8.5 ;
; Save base=8 wid=3 in lookaside.
    %ix/load 0, 3, 0;
    %assign/v0 v0x1894830_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.6, 4;
    %load/x1p 8, v0x18947b0_0, 2;
    %jmp T_8.7;
T_8.6 ;
    %mov 8, 2, 2;
T_8.7 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x1894b10_0, 0, 8;
    %load/v 8, v0x18947b0_0, 2; Only need 2 of 8 bits
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x1894a40_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.8, 4;
    %load/x1p 8, v0x18947b0_0, 2;
    %jmp T_8.9;
T_8.8 ;
    %mov 8, 2, 2;
T_8.9 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x1894730_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x18941e0;
T_9 ;
    %wait E_0x18942d0;
    %movi 8, 2, 2;
    %load/v 10, v0x1894340_0, 2;
    %cmp/u 8, 10, 2;
    %or 5, 4, 1;
    %jmp/0xz  T_9.0, 5;
    %movi 8, 63, 7;
    %set/v v0x18944b0_0, 8, 7;
T_9.0 ;
    %load/v 8, v0x1894340_0, 2;
   %cmpi/u 8, 2, 2;
    %jmp/0xz  T_9.2, 5;
    %set/v v0x18944b0_0, 0, 7;
T_9.2 ;
    %load/v 8, v0x1894340_0, 2;
    %load/v 10, v0x18944b0_0, 7;
    %set/v v0x1894400_0, 8, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1893e90;
T_10 ;
    %wait E_0x1893f80;
    %movi 8, 16, 5;
    %load/v 13, v0x1893ff0_0, 5;
    %cmp/u 8, 13, 5;
    %or 5, 4, 1;
    %jmp/0xz  T_10.0, 5;
    %movi 8, 7, 4;
    %set/v v0x1894160_0, 8, 4;
T_10.0 ;
    %load/v 8, v0x1893ff0_0, 5;
   %cmpi/u 8, 16, 5;
    %jmp/0xz  T_10.2, 5;
    %set/v v0x1894160_0, 0, 4;
T_10.2 ;
    %load/v 8, v0x1893ff0_0, 5;
    %load/v 13, v0x1894160_0, 4;
    %set/v v0x18940b0_0, 8, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1893b60;
T_11 ;
    %wait E_0x1893c50;
    %movi 8, 2, 2;
    %load/v 10, v0x1893ca0_0, 2;
    %cmp/u 8, 10, 2;
    %or 5, 4, 1;
    %jmp/0xz  T_11.0, 5;
    %movi 8, 63, 7;
    %set/v v0x1893e10_0, 8, 7;
T_11.0 ;
    %load/v 8, v0x1893ca0_0, 2;
   %cmpi/u 8, 2, 2;
    %jmp/0xz  T_11.2, 5;
    %set/v v0x1893e10_0, 0, 7;
T_11.2 ;
    %load/v 8, v0x1893ca0_0, 2;
    %load/v 10, v0x1893e10_0, 7;
    %set/v v0x1893d60_0, 8, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x18938f0;
T_12 ;
    %wait E_0x18939e0;
    %load/v 8, v0x1893a10_0, 8;
    %cmpi/u 8, 255, 8;
    %jmp/0xz  T_12.0, 4;
    %set/v v0x1893ab0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %set/v v0x1893ab0_0, 1, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1893500;
T_13 ;
    %wait E_0x18935f0;
    %load/v 8, v0x1893620_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/v 8, v0x18936c0_0, 1;
    %set/v v0x1893810_0, 8, 1;
T_13.0 ;
    %load/v 8, v0x1893620_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.2, 4;
    %load/v 8, v0x1893760_0, 1;
    %set/v v0x1893810_0, 8, 1;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1893180;
T_14 ;
    %wait E_0x1893270;
    %load/v 8, v0x1892ef0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v0x18932f0_0, 2;
    %set/v v0x1893420_0, 8, 2;
T_14.0 ;
    %load/v 8, v0x1892ef0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_14.2, 4;
    %load/v 8, v0x18933a0_0, 2;
    %set/v v0x1893420_0, 8, 2;
T_14.2 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x18925a0;
T_15 ;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892690_0, 0, 3;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892f90_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %set/v v0x1892dd0_0, 0, 2;
    %set/v v0x18927e0_0, 0, 1;
    %load/v 8, v0x1892910_0, 1;
    %load/v 9, v0x1892860_0, 3;
    %set/v v0x1892990_0, 8, 4;
    %end;
    .thread T_15;
    .scope S_0x18925a0;
T_16 ;
    %wait E_0x1892260;
    %load/v 8, v0x1892910_0, 1;
    %load/v 9, v0x1892860_0, 3;
    %set/v v0x1892990_0, 8, 4;
    %load/v 8, v0x1892990_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_16.1, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_16.3, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_16.7, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_16.8, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_16.9, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_16.10, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_16.11, 6;
    %vpi_call 11 241 "$display", "default";
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892690_0, 0, 3;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892f90_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.0 ;
    %vpi_call 11 61 "$display", "add";
    %set/v v0x1892690_0, 0, 3;
    %set/v v0x1892f90_0, 1, 1;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.1 ;
    %vpi_call 11 76 "$display", "nand";
    %movi 8, 1, 3;
    %set/v v0x1892690_0, 8, 3;
    %set/v v0x1892f90_0, 1, 1;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.2 ;
    %vpi_call 11 91 "$display", "slt_0";
    %movi 8, 2, 3;
    %set/v v0x1892690_0, 8, 3;
    %set/v v0x1892f90_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x1893040_0, 8, 2;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.3 ;
    %vpi_call 11 106 "$display", "slt_1";
    %movi 8, 2, 3;
    %set/v v0x1892690_0, 8, 3;
    %set/v v0x1892f90_0, 1, 1;
    %set/v v0x1893040_0, 1, 2;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.4 ;
    %vpi_call 11 121 "$display", "sl";
    %movi 8, 3, 3;
    %set/v v0x1892690_0, 8, 3;
    %set/v v0x1892f90_0, 1, 1;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.5 ;
    %vpi_call 11 136 "$display", "sr";
    %movi 8, 4, 3;
    %set/v v0x1892690_0, 8, 3;
    %set/v v0x1892f90_0, 1, 1;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.6 ;
    %vpi_call 11 151 "$display", "lw";
    %set/v v0x1892690_0, 1, 3;
    %set/v v0x1892c30_0, 1, 1;
    %movi 8, 1, 2;
    %set/v v0x1892cd0_0, 8, 2;
    %set/v v0x1892f90_0, 1, 1;
    %set/v v0x1892710_0, 1, 1;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1892dd0_0, 8, 2;
    %jmp T_16.13;
T_16.7 ;
    %vpi_call 11 166 "$display", "sw";
    %set/v v0x1892690_0, 1, 3;
    %set/v v0x1892d50_0, 1, 1;
    %set/v v0x1892710_0, 1, 1;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892f90_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1892dd0_0, 8, 2;
    %jmp T_16.13;
T_16.8 ;
    %vpi_call 11 181 "$display", "addi";
    %movi 8, 4, 3;
    %set/v v0x1892690_0, 8, 3;
    %set/v v0x1892f90_0, 1, 1;
    %set/v v0x1892710_0, 1, 1;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.9 ;
    %vpi_call 11 196 "$display", "jr";
    %set/v v0x1892b60_0, 1, 1;
    %set/v v0x1892e70_0, 1, 1;
    %set/v v0x1892a90_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892690_0, 0, 3;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892f90_0, 0, 1;
    %set/v v0x1892a10_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.10 ;
    %vpi_call 11 211 "$display", "beq";
    %movi 8, 5, 3;
    %set/v v0x1892690_0, 8, 3;
    %set/v v0x1892a90_0, 1, 1;
    %set/v v0x1892a10_0, 1, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892cd0_0, 0, 2;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892f90_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %set/v v0x1892dd0_0, 0, 2;
    %jmp T_16.13;
T_16.11 ;
    %vpi_call 11 226 "$display", "jal";
    %set/v v0x1892a90_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x1892cd0_0, 8, 2;
    %set/v v0x1892a10_0, 1, 1;
    %set/v v0x1892b60_0, 0, 1;
    %set/v v0x1892d50_0, 0, 1;
    %set/v v0x1892c30_0, 0, 1;
    %set/v v0x1892690_0, 0, 3;
    %set/v v0x1892710_0, 0, 1;
    %set/v v0x1892f90_0, 0, 1;
    %set/v v0x1892e70_0, 0, 1;
    %set/v v0x1893040_0, 0, 2;
    %movi 8, 2, 2;
    %set/v v0x1892dd0_0, 8, 2;
    %jmp T_16.13;
T_16.13 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1891530;
T_17 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x1891780, 1, 2;
    %movi 8, 2, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1891780, 8, 2;
    %movi 8, 1, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1891780, 8, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1891780, 0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x1891a10, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1891a10, 1, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1891a10, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1891a10, 0, 8;
    %set/v v0x18923f0_0, 0, 8;
    %set/v v0x1892470_0, 0, 8;
    %set/v v0x1892000_0, 0, 8;
    %set/v v0x1891dd0_0, 0, 8;
    %set/v v0x1892100_0, 0, 8;
    %set/v v0x1892180_0, 0, 8;
    %set/v v0x18922d0_0, 0, 8;
    %set/v v0x1891b60_0, 0, 8;
    %end;
    .thread T_17;
    .scope S_0x1891530;
T_18 ;
    %wait E_0x1891680;
    %load/v 8, v0x1891800_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %ix/getv 3, v0x1891f60_0;
    %load/av 8, v0x1891a10, 8;
    %set/v v0x1892000_0, 8, 8;
    %load/v 8, v0x1891ab0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.2, 4;
    %ix/getv 3, v0x1891e50_0;
    %load/av 8, v0x1891a10, 8;
    %set/v v0x1891dd0_0, 8, 8;
T_18.2 ;
    %load/v 8, v0x18916b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.4, 4;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1891a10, 8;
    %set/v v0x1891dd0_0, 8, 8;
    %jmp T_18.5;
T_18.4 ;
    %ix/getv 3, v0x1891cd0_0;
    %load/av 8, v0x1891a10, 8;
    %set/v v0x1891dd0_0, 8, 8;
T_18.5 ;
T_18.0 ;
    %load/v 8, v0x1891c30_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.6, 4;
    %delay 1, 0;
    %load/v 8, v0x1892080_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_18.8, 4;
    %load/v 8, v0x1891960_0, 8;
    %set/v v0x18923f0_0, 8, 8;
T_18.8 ;
    %load/v 8, v0x1892080_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_18.10, 4;
    %load/v 8, v0x1891960_0, 8;
    %set/v v0x1892470_0, 8, 8;
T_18.10 ;
    %load/v 8, v0x1891800_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.12, 4;
    %load/v 8, v0x18923f0_0, 8;
    %set/v v0x1892000_0, 8, 8;
    %load/v 8, v0x1892470_0, 8;
    %set/v v0x1891dd0_0, 8, 8;
    %jmp T_18.13;
T_18.12 ;
    %load/v 8, v0x1891960_0, 8;
    %ix/getv 3, v0x1891e50_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1891a10, 8, 8;
t_1 ;
T_18.13 ;
T_18.6 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1891530;
T_19 ;
    %wait E_0x1891620;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1891a10, 8;
    %set/v v0x1892100_0, 8, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1891a10, 8;
    %set/v v0x1892180_0, 8, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1891a10, 8;
    %set/v v0x18922d0_0, 8, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1891a10, 8;
    %set/v v0x1891b60_0, 8, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x18910f0;
T_20 ;
    %wait E_0x18911e0;
    %load/v 8, v0x1891250_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/v 8, v0x1891310_0, 8;
    %set/v v0x1891450_0, 8, 8;
T_20.0 ;
    %load/v 8, v0x1891250_0, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x18913b0_0, 8;
    %set/v v0x1891450_0, 8, 8;
T_20.2 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1890dd0;
T_21 ;
    %set/v v0x1890f00_0, 0, 3;
    %end;
    .thread T_21;
    .scope S_0x1890dd0;
T_22 ;
    %wait E_0x1890ab0;
    %load/v 8, v0x1890fd0_0, 3;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1891050_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %movi 8, 1, 3;
    %set/v v0x1890f00_0, 8, 3;
T_22.0 ;
    %load/v 8, v0x1890fd0_0, 3;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1891050_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.2, 8;
    %movi 8, 2, 3;
    %set/v v0x1890f00_0, 8, 3;
T_22.2 ;
    %load/v 8, v0x1890fd0_0, 3;
    %cmpi/u 8, 2, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1891050_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.4, 8;
    %movi 8, 3, 3;
    %set/v v0x1890f00_0, 8, 3;
T_22.4 ;
    %load/v 8, v0x1890fd0_0, 3;
    %cmpi/u 8, 2, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1891050_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.6, 8;
    %movi 8, 3, 3;
    %set/v v0x1890f00_0, 8, 3;
T_22.6 ;
    %load/v 8, v0x1890fd0_0, 3;
    %cmpi/u 8, 3, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1891050_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.8, 8;
    %movi 8, 4, 3;
    %set/v v0x1890f00_0, 8, 3;
T_22.8 ;
    %load/v 8, v0x1890fd0_0, 3;
    %cmpi/u 8, 3, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1891050_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.10, 8;
    %movi 8, 5, 3;
    %set/v v0x1890f00_0, 8, 3;
T_22.10 ;
    %load/v 8, v0x1890fd0_0, 3;
    %cmpi/u 8, 4, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1891050_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.12, 8;
    %movi 8, 1, 3;
    %set/v v0x1890f00_0, 8, 3;
T_22.12 ;
    %load/v 8, v0x1890fd0_0, 3;
    %cmpi/u 8, 5, 3;
    %jmp/0xz  T_22.14, 4;
    %movi 8, 6, 3;
    %set/v v0x1890f00_0, 8, 3;
T_22.14 ;
    %load/v 8, v0x1890fd0_0, 3;
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_22.16, 4;
    %set/v v0x1890f00_0, 1, 3;
T_22.16 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x18906e0;
T_23 ;
    %set/v v0x1890b10_0, 0, 8;
    %set/v v0x1890d00_0, 0, 1;
    %set/v v0x1890bc0_0, 0, 8;
    %end;
    .thread T_23;
    .scope S_0x18906e0;
T_24 ;
    %wait E_0x18907d0;
    %set/v v0x1890b10_0, 0, 8;
    %set/v v0x1890d00_0, 0, 1;
    %load/v 8, v0x1890830_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_24.0, 4;
    %load/v 8, v0x1890990_0, 8;
    %load/v 16, v0x1890a30_0, 8;
    %add 8, 16, 8;
    %set/v v0x1890b10_0, 8, 8;
T_24.0 ;
    %load/v 8, v0x1890830_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_24.2, 4;
    %load/v 8, v0x1890990_0, 8;
    %load/v 16, v0x1890a30_0, 8;
    %and 8, 16, 8;
    %inv 8, 8;
    %set/v v0x1890b10_0, 8, 8;
T_24.2 ;
    %load/v 8, v0x1890830_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_24.4, 4;
    %load/v 8, v0x1890990_0, 8;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 8;
    %set/v v0x1890b10_0, 8, 8;
T_24.4 ;
    %load/v 8, v0x1890830_0, 3;
    %cmpi/u 8, 5, 3;
    %jmp/0xz  T_24.6, 4;
    %movi 8, 128, 8;
    %load/v 16, v0x1890990_0, 8;
    %cmp/u 8, 16, 8;
    %or 5, 4, 1;
    %jmp/0xz  T_24.8, 5;
    %movi 8, 128, 8;
    %set/v v0x1890bc0_0, 8, 8;
T_24.8 ;
    %load/v 8, v0x1890990_0, 8;
   %cmpi/u 8, 128, 8;
    %jmp/0xz  T_24.10, 5;
    %set/v v0x1890bc0_0, 0, 8;
T_24.10 ;
    %load/v 8, v0x1890bc0_0, 8;
    %load/v 16, v0x1890990_0, 8;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  16, 8;
    %add 8, 16, 8;
    %set/v v0x1890b10_0, 8, 8;
T_24.6 ;
    %load/v 8, v0x1890830_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_24.12, 4;
    %load/v 8, v0x1890a30_0, 8;
    %load/v 16, v0x1890990_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_24.14, 5;
    %set/v v0x1890b10_0, 1, 8;
    %jmp T_24.15;
T_24.14 ;
    %set/v v0x1890b10_0, 0, 8;
T_24.15 ;
T_24.12 ;
    %load/v 8, v0x1890830_0, 3;
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_24.16, 4;
    %load/v 8, v0x1890990_0, 8;
    %load/v 16, v0x1890a30_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_24.18, 4;
    %set/v v0x1890d00_0, 1, 1;
    %jmp T_24.19;
T_24.18 ;
    %set/v v0x1890d00_0, 0, 1;
T_24.19 ;
T_24.16 ;
    %load/v 8, v0x1890830_0, 3;
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_24.20, 4;
    %load/v 8, v0x1890990_0, 8;
    %load/v 16, v0x1890a30_0, 8;
    %add 8, 16, 8;
    %set/v v0x1890b10_0, 8, 8;
T_24.20 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x18904c0;
T_25 ;
    %wait E_0x188fb40;
    %load/v 8, v0x18905b0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x1890660_0, 8, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1890180;
T_26 ;
    %wait E_0x188fb40;
    %load/v 8, v0x1890370_0, 8;
    %load/v 16, v0x18902b0_0, 8;
    %add 8, 16, 8;
    %set/v v0x1890410_0, 8, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x188fcd0;
T_27 ;
    %wait E_0x188fdc0;
    %load/v 8, v0x188fe20_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_27.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_27.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_27.2, 6;
    %jmp T_27.3;
T_27.0 ;
    %load/v 8, v0x188fec0_0, 8;
    %set/v v0x1890100_0, 8, 8;
    %jmp T_27.3;
T_27.1 ;
    %load/v 8, v0x188ff60_0, 8;
    %set/v v0x1890100_0, 8, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v0x1890000_0, 8;
    %set/v v0x1890100_0, 8, 8;
    %jmp T_27.3;
T_27.3 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x188f8e0;
T_28 ;
    %wait E_0x188f9d0;
    %load/v 8, v0x188fa00_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %load/v 8, v0x188fac0_0, 8;
    %set/v v0x188fbf0_0, 8, 8;
T_28.0 ;
    %load/v 8, v0x188fa00_0, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x188fb70_0, 8;
    %set/v v0x188fbf0_0, 8, 8;
T_28.2 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x188f4a0;
T_29 ;
    %wait E_0x188f590;
    %load/v 8, v0x188f600_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %load/v 8, v0x188f6c0_0, 8;
    %set/v v0x188f800_0, 8, 8;
T_29.0 ;
    %load/v 8, v0x188f600_0, 1;
    %jmp/0xz  T_29.2, 8;
    %load/v 8, v0x188f760_0, 8;
    %set/v v0x188f800_0, 8, 8;
T_29.2 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1800480;
T_30 ;
    %wait E_0x185aa40;
    %load/v 8, v0x181e460_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %load/v 8, v0x188f2b0_0, 8;
    %set/v v0x188f3f0_0, 8, 8;
T_30.0 ;
    %load/v 8, v0x181e460_0, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x188f350_0, 8;
    %set/v v0x188f3f0_0, 8, 8;
T_30.2 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1800870;
T_31 ;
    %delay 1, 0;
    %load/v 8, v0x18989d0_0, 1;
    %inv 8, 1;
    %set/v v0x18989d0_0, 8, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1800870;
T_32 ;
    %set/v v0x18989d0_0, 0, 1;
    %set/v v0x189a1c0_0, 1, 1;
    %set/v v0x189ac30_0, 0, 1;
    %set/v v0x189a530_0, 1, 2;
    %delay 2, 0;
    %set/v v0x189a1c0_0, 0, 1;
    %vpi_call 2 113 "$monitor", "pc: %b instruction: %b sp: %b ALUresult: %b s0: %b s1: %b", v0x1899c00_0, v0x1898ee0_0, v0x189a8e0_0, v0x1898750_0, v0x189a680_0, v0x189a990_0;
    %delay 30, 0;
    %vpi_call 2 114 "$finish";
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "main_tb.v";
    "./pc.v";
    "./memory.v";
    "./instruction_reg.v";
    "./signext_2to8.v";
    "./signext_5to8.v";
    "./ALU_zero.v";
    "./mux2_1_ctrl1.v";
    "./mux2_1_ctrl1_out1.v";
    "./ctrl.v";
    "./register_file.v";
    "./mux2_1_ctrl1_in2.v";
    "./ALUctrlunit.v";
    "./ALUctrl.v";
    "./add1.v";
    "./addimm.v";
    "./mux3_1.v";
