Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Sep 18 21:19:12 2025
| Host         : LAPTOP-PrashanthPai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file parzen_filter_no_reg_timing_summary_routed.rpt -pb parzen_filter_no_reg_timing_summary_routed.pb -rpx parzen_filter_no_reg_timing_summary_routed.rpx -warn_on_violation
| Design       : parzen_filter_no_reg
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                7           
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.757        0.000                      0                  425        0.170        0.000                      0                  425        4.500        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.757        0.000                      0                  425        0.170        0.000                      0                  425        4.500        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[0]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_153
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[10]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_143
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[11]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_142
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[12]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_141
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[13]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_140
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[14]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_139
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[15]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_138
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[16]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_137
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[17]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_136
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 b2_coeff_f0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_coeff_f_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 6.245ns (80.361%)  route 1.526ns (19.639%))
  Logic Levels:           9  (CARRY4=8 DSP48E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.766     5.400    clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  b2_coeff_f0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.834 r  b2_coeff_f0/P[21]
                         net (fo=2, routed)           0.837     6.671    b2_coeff_f0_n_84
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.345 r  b2_coeff_f_z_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    b2_coeff_f_z_reg[-9]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  b2_coeff_f_z_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    b2_coeff_f_z_reg[-5]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  b2_coeff_f_z_reg[-1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    b2_coeff_f_z_reg[-1]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  b2_coeff_f_z_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    b2_coeff_f_z_reg[3]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  b2_coeff_f_z_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    b2_coeff_f_z_reg[7]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  b2_coeff_f_z_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    b2_coeff_f_z_reg[8]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  b3_coeff_f0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    b3_coeff_f0_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  b3_coeff_f0_i_1/O[2]
                         net (fo=2, routed)           0.687     8.955    b3_coeff_f0_i_1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.214    13.169 r  b3_coeff_f0/PCOUT[18]
                         net (fo=1, routed)           0.002    13.171    b3_coeff_f0_n_135
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581    14.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK
                         clock pessimism              0.425    15.364    
                         clock uncertainty           -0.035    15.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.928    b3_coeff_f_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 window_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_coeff_f_z_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.250%)  route 0.105ns (42.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  window_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  window_counter_reg[2]/Q
                         net (fo=17, routed)          0.105     1.688    A[9]
    SLICE_X26Y8          FDRE                                         r  b_coeff_f_z_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.832     1.957    clk_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  b_coeff_f_z_reg[-7]/C
                         clock pessimism             -0.515     1.442    
    SLICE_X26Y8          FDRE (Hold_fdre_C_D)         0.076     1.518    b_coeff_f_z_reg[-7]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 b_coeff_f_z2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6b1_coeff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.430%)  route 0.077ns (23.570%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.562     1.440    clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  b_coeff_f_z2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  b_coeff_f_z2_reg[0]/Q
                         net (fo=3, routed)           0.077     1.658    b_coeff_f_z2[0]
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.703 r  c6b1_coeff[8]_i_2/O
                         net (fo=1, routed)           0.000     1.703    c6b1_coeff[8]_i_2_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.768 r  c6b1_coeff_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.768    c6b1_coeff_reg[8]_i_1_n_5
    SLICE_X28Y12         FDRE                                         r  c6b1_coeff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.829     1.954    clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  c6b1_coeff_reg[3]/C
                         clock pessimism             -0.501     1.453    
    SLICE_X28Y12         FDRE (Hold_fdre_C_D)         0.134     1.587    c6b1_coeff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 b_coeff_f_z_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_coeff_f_z2_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  b_coeff_f_z_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  b_coeff_f_z_reg[-8]/Q
                         net (fo=1, routed)           0.115     1.698    b_coeff_f_z[-8]
    SLICE_X26Y8          FDRE                                         r  b_coeff_f_z2_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.832     1.957    clk_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  b_coeff_f_z2_reg[-8]/C
                         clock pessimism             -0.515     1.442    
    SLICE_X26Y8          FDRE (Hold_fdre_C_D)         0.071     1.513    b_coeff_f_z2_reg[-8]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 b_coeff_f_z_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_coeff_f_z2_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.562     1.440    clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  b_coeff_f_z_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  b_coeff_f_z_reg[-1]/Q
                         net (fo=1, routed)           0.116     1.697    b_coeff_f_z[-1]
    SLICE_X29Y12         FDRE                                         r  b_coeff_f_z2_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.829     1.954    clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  b_coeff_f_z2_reg[-1]/C
                         clock pessimism             -0.514     1.440    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.070     1.510    b_coeff_f_z2_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 b_coeff_f_z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_coeff_f_z2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.562     1.440    clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  b_coeff_f_z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  b_coeff_f_z_reg[0]/Q
                         net (fo=1, routed)           0.116     1.697    b_coeff_f_z[0]
    SLICE_X29Y12         FDRE                                         r  b_coeff_f_z2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.829     1.954    clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  b_coeff_f_z2_reg[0]/C
                         clock pessimism             -0.514     1.440    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.066     1.506    b_coeff_f_z2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 b_coeff_f_z_reg[-3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_coeff_f_z2_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  b_coeff_f_z_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  b_coeff_f_z_reg[-3]/Q
                         net (fo=1, routed)           0.116     1.722    b_coeff_f_z[-3]
    SLICE_X29Y8          FDRE                                         r  b_coeff_f_z2_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.832     1.957    clk_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  b_coeff_f_z2_reg[-3]/C
                         clock pessimism             -0.502     1.455    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.070     1.525    b_coeff_f_z2_reg[-3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 b_coeff_f_z_reg[-6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_coeff_f_z2_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  b_coeff_f_z_reg[-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  b_coeff_f_z_reg[-6]/Q
                         net (fo=1, routed)           0.116     1.722    b_coeff_f_z[-6]
    SLICE_X29Y8          FDRE                                         r  b_coeff_f_z2_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.832     1.957    clk_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  b_coeff_f_z2_reg[-6]/C
                         clock pessimism             -0.502     1.455    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.066     1.521    b_coeff_f_z2_reg[-6]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 b2_coeff_f_z_reg[-11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6b2_coeff_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.250ns (65.519%)  route 0.132ns (34.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.563     1.441    clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  b2_coeff_f_z_reg[-11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  b2_coeff_f_z_reg[-11]/Q
                         net (fo=3, routed)           0.132     1.714    b2_coeff[-11]
    SLICE_X34Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.759 r  c6b2_coeff[-8]_i_2/O
                         net (fo=1, routed)           0.000     1.759    c6b2_coeff[-8]_i_2_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.823 r  c6b2_coeff_reg[-8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    c6b2_coeff_reg[-8]_i_1_n_4
    SLICE_X34Y9          FDRE                                         r  c6b2_coeff_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  c6b2_coeff_reg[-8]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.134     1.612    c6b2_coeff_reg[-8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 b2_coeff_f_z_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6b2_coeff_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.683%)  route 0.131ns (34.317%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.563     1.441    clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  b2_coeff_f_z_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  b2_coeff_f_z_reg[-7]/Q
                         net (fo=3, routed)           0.131     1.713    b2_coeff[-7]
    SLICE_X34Y10         LUT2 (Prop_lut2_I0_O)        0.045     1.758 r  c6b2_coeff[-4]_i_2/O
                         net (fo=1, routed)           0.000     1.758    c6b2_coeff[-4]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.822 r  c6b2_coeff_reg[-4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    c6b2_coeff_reg[-4]_i_1_n_4
    SLICE_X34Y10         FDRE                                         r  c6b2_coeff_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.832     1.957    clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  c6b2_coeff_reg[-4]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.134     1.611    c6b2_coeff_reg[-4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 b2_coeff_f_z_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6b2_coeff_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.250ns (65.519%)  route 0.132ns (34.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  b2_coeff_f_z_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  b2_coeff_f_z_reg[-15]/Q
                         net (fo=3, routed)           0.132     1.715    b2_coeff[-15]
    SLICE_X34Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.760 r  c6b2_coeff[-12]_i_2/O
                         net (fo=1, routed)           0.000     1.760    c6b2_coeff[-12]_i_2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.824 r  c6b2_coeff_reg[-12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    c6b2_coeff_reg[-12]_i_1_n_4
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-12]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X34Y8          FDRE (Hold_fdre_C_D)         0.134     1.612    c6b2_coeff_reg[-12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y8      b3_coeff_f_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y5      b3_coeff_f_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y2      b3_coeff_f_reg__1/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y3      b2_coeff_f0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y10    b2_coeff_f_z_reg[-10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y10    b2_coeff_f_z_reg[-11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y10    b2_coeff_f_z_reg[-12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y9     b2_coeff_f_z_reg[-13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y9     b2_coeff_f_z_reg[-14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y9     b2_coeff_f_z_reg[-13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y9     b2_coeff_f_z_reg[-13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y9     b2_coeff_f_z_reg[-14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y9     b2_coeff_f_z_reg[-14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y10    b2_coeff_f_z_reg[-12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y9     b2_coeff_f_z_reg[-13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y9     b2_coeff_f_z_reg[-13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y9     b2_coeff_f_z_reg[-14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y9     b2_coeff_f_z_reg[-14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.076ns  (logic 4.871ns (40.337%)  route 7.205ns (59.663%))
  Logic Levels:           11  (CARRY4=7 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  window_out_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.695    window_out_OBUF[0]_inst_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.809 r  window_out_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.809    window_out_OBUF[4]_inst_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.923 r  window_out_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.923    window_out_OBUF[8]_inst_i_1_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.145 r  window_out_OBUF[9]_inst_i_1/O[0]
                         net (fo=1, routed)           2.386    14.531    window_out_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         2.853    17.384 r  window_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.384    window_out[9]
    U18                                                               r  window_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.974ns  (logic 4.837ns (40.398%)  route 7.137ns (59.602%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  window_out_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.695    window_out_OBUF[0]_inst_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.809 r  window_out_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.809    window_out_OBUF[4]_inst_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.143 r  window_out_OBUF[8]_inst_i_1/O[1]
                         net (fo=1, routed)           2.317    14.461    window_out_OBUF[6]
    P19                  OBUF (Prop_obuf_I_O)         2.821    17.282 r  window_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.282    window_out[6]
    P19                                                               r  window_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.906ns  (logic 4.853ns (40.762%)  route 7.053ns (59.238%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  window_out_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.695    window_out_OBUF[0]_inst_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.809 r  window_out_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.809    window_out_OBUF[4]_inst_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.122 r  window_out_OBUF[8]_inst_i_1/O[3]
                         net (fo=1, routed)           2.234    14.356    window_out_OBUF[8]
    U19                  OBUF (Prop_obuf_I_O)         2.858    17.214 r  window_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.214    window_out[8]
    U19                                                               r  window_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.810ns  (logic 4.707ns (39.860%)  route 7.103ns (60.140%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  window_out_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.695    window_out_OBUF[0]_inst_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.029 r  window_out_OBUF[4]_inst_i_1/O[1]
                         net (fo=1, routed)           2.283    14.313    window_out_OBUF[2]
    U20                  OBUF (Prop_obuf_I_O)         2.805    17.118 r  window_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.118    window_out[2]
    U20                                                               r  window_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.773ns  (logic 4.739ns (40.253%)  route 7.034ns (59.747%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  window_out_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.695    window_out_OBUF[0]_inst_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.809 r  window_out_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.809    window_out_OBUF[4]_inst_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.048 r  window_out_OBUF[8]_inst_i_1/O[2]
                         net (fo=1, routed)           2.215    14.263    window_out_OBUF[7]
    N18                  OBUF (Prop_obuf_I_O)         2.818    17.081 r  window_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.081    window_out[7]
    N18                                                               r  window_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.731ns  (logic 4.615ns (39.344%)  route 7.115ns (60.656%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  window_out_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.695    window_out_OBUF[0]_inst_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.934 r  window_out_OBUF[4]_inst_i_1/O[2]
                         net (fo=1, routed)           2.296    14.231    window_out_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         2.808    17.039 r  window_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.039    window_out[3]
    T20                                                               r  window_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.711ns  (logic 4.721ns (40.311%)  route 6.990ns (59.689%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  window_out_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.695    window_out_OBUF[0]_inst_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.809 r  window_out_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.809    window_out_OBUF[4]_inst_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.031 r  window_out_OBUF[8]_inst_i_1/O[0]
                         net (fo=1, routed)           2.171    14.202    window_out_OBUF[5]
    N20                  OBUF (Prop_obuf_I_O)         2.817    17.019 r  window_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.019    window_out[5]
    N20                                                               r  window_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.698ns  (logic 4.705ns (40.218%)  route 6.994ns (59.782%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  window_out_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.695    window_out_OBUF[0]_inst_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.008 r  window_out_OBUF[4]_inst_i_1/O[3]
                         net (fo=1, routed)           2.174    14.183    window_out_OBUF[4]
    P20                  OBUF (Prop_obuf_I_O)         2.824    17.007 r  window_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.007    window_out[4]
    P20                                                               r  window_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.579ns  (logic 4.603ns (39.749%)  route 6.977ns (60.251%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  window_out_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.695    window_out_OBUF[0]_inst_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.917 r  window_out_OBUF[4]_inst_i_1/O[0]
                         net (fo=1, routed)           2.157    14.075    window_out_OBUF[1]
    V20                  OBUF (Prop_obuf_I_O)         2.813    16.887 r  window_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.887    window_out[1]
    V20                                                               r  window_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 window_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.542ns  (logic 4.606ns (39.910%)  route 6.936ns (60.090%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.674     5.308    clk_IBUF_BUFG
    SLICE_X26Y9          FDSE                                         r  window_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  window_counter_reg[9]/Q
                         net (fo=66, routed)          3.021     8.785    A[16]
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  window_out_OBUF[-12]_inst_i_12/O
                         net (fo=2, routed)           0.805     9.714    window_out_OBUF[-12]_inst_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.838 r  window_out_OBUF[-12]_inst_i_4/O
                         net (fo=2, routed)           0.993    10.831    window_out_OBUF[-12]_inst_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.955    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.353 r  window_out_OBUF[-12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    window_out_OBUF[-12]_inst_i_1_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.581    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.915 r  window_out_OBUF[0]_inst_i_1/O[1]
                         net (fo=1, routed)           2.116    14.032    window_out_OBUF[-2]
    Y19                  OBUF (Prop_obuf_I_O)         2.818    16.850 r  window_out_OBUF[-2]_inst/O
                         net (fo=0)                   0.000    16.850    window_out[-2]
    Y19                                                               r  window_out[-2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2b3_coeff_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.455ns (69.444%)  route 0.640ns (30.556%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  c2b3_coeff_reg[-10]/Q
                         net (fo=3, routed)           0.161     1.744    c2b3_coeff[-10]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  window_out_OBUF[-8]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.789    window_out_OBUF[-8]_inst_i_7_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.855 r  window_out_OBUF[-8]_inst_i_1/O[2]
                         net (fo=1, routed)           0.479     2.334    window_out_OBUF[-9]
    V17                  OBUF (Prop_obuf_I_O)         1.203     3.538 r  window_out_OBUF[-9]_inst/O
                         net (fo=0)                   0.000     3.538    window_out[-9]
    V17                                                               r  window_out[-9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2b3_coeff_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.474ns (69.799%)  route 0.638ns (30.201%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  c2b3_coeff_reg[-10]/Q
                         net (fo=3, routed)           0.161     1.744    c2b3_coeff[-10]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  window_out_OBUF[-8]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.789    window_out_OBUF[-8]_inst_i_7_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.888 r  window_out_OBUF[-8]_inst_i_1/O[3]
                         net (fo=1, routed)           0.476     2.365    window_out_OBUF[-8]
    R18                  OBUF (Prop_obuf_I_O)         1.189     3.553 r  window_out_OBUF[-8]_inst/O
                         net (fo=0)                   0.000     3.553    window_out[-8]
    R18                                                               r  window_out[-8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6b2_coeff_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.488ns (67.973%)  route 0.701ns (32.027%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  c6b2_coeff_reg[-15]/Q
                         net (fo=4, routed)           0.147     1.753    c6b2_coeff[-15]
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  window_out_OBUF[-12]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.798    window_out_OBUF[-12]_inst_i_9_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.863 r  window_out_OBUF[-12]_inst_i_1/O[1]
                         net (fo=1, routed)           0.554     2.417    window_out_OBUF[-14]
    P18                  OBUF (Prop_obuf_I_O)         1.214     3.631 r  window_out_OBUF[-14]_inst/O
                         net (fo=0)                   0.000     3.631    window_out[-14]
    P18                                                               r  window_out[-14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6b2_coeff_reg[-14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.509ns (68.824%)  route 0.684ns (31.176%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  c6b2_coeff_reg[-14]/Q
                         net (fo=3, routed)           0.160     1.766    c6b2_coeff[-14]
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.811    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.910 r  window_out_OBUF[-12]_inst_i_1/O[3]
                         net (fo=1, routed)           0.523     2.434    window_out_OBUF[-12]
    W19                  OBUF (Prop_obuf_I_O)         1.201     3.635 r  window_out_OBUF[-12]_inst/O
                         net (fo=0)                   0.000     3.635    window_out[-12]
    W19                                                               r  window_out[-12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2b3_coeff_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.540ns (70.004%)  route 0.660ns (29.996%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  c2b3_coeff_reg[-10]/Q
                         net (fo=3, routed)           0.161     1.744    c2b3_coeff[-10]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  window_out_OBUF[-8]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.789    window_out_OBUF[-8]_inst_i_7_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.904 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  window_out_OBUF[-4]_inst_i_1/O[0]
                         net (fo=1, routed)           0.499     2.457    window_out_OBUF[-7]
    T17                  OBUF (Prop_obuf_I_O)         1.185     3.641 r  window_out_OBUF[-7]_inst/O
                         net (fo=0)                   0.000     3.641    window_out[-7]
    T17                                                               r  window_out[-7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6b2_coeff_reg[-14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.498ns (67.622%)  route 0.717ns (32.378%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  c6b2_coeff_reg[-14]/Q
                         net (fo=3, routed)           0.160     1.766    c6b2_coeff[-14]
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  window_out_OBUF[-12]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.811    window_out_OBUF[-12]_inst_i_8_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.877 r  window_out_OBUF[-12]_inst_i_1/O[2]
                         net (fo=1, routed)           0.557     2.434    window_out_OBUF[-13]
    N17                  OBUF (Prop_obuf_I_O)         1.223     3.657 r  window_out_OBUF[-13]_inst/O
                         net (fo=0)                   0.000     3.657    window_out[-13]
    N17                                                               r  window_out[-13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2b3_coeff_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.566ns (69.985%)  route 0.672ns (30.015%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  c2b3_coeff_reg[-10]/Q
                         net (fo=3, routed)           0.161     1.744    c2b3_coeff[-10]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  window_out_OBUF[-8]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.789    window_out_OBUF[-8]_inst_i_7_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.904 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.995 r  window_out_OBUF[-4]_inst_i_1/O[1]
                         net (fo=1, routed)           0.510     2.506    window_out_OBUF[-6]
    R17                  OBUF (Prop_obuf_I_O)         1.174     3.679 r  window_out_OBUF[-6]_inst/O
                         net (fo=0)                   0.000     3.679    window_out[-6]
    R17                                                               r  window_out[-6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6b2_coeff_reg[-12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.479ns (65.911%)  route 0.765ns (34.089%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  c6b2_coeff_reg[-12]/Q
                         net (fo=3, routed)           0.233     1.839    c6b2_coeff[-12]
    SLICE_X35Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  window_out_OBUF[-8]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.884    window_out_OBUF[-8]_inst_i_9_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.954 r  window_out_OBUF[-8]_inst_i_1/O[0]
                         net (fo=1, routed)           0.531     2.486    window_out_OBUF[-11]
    W18                  OBUF (Prop_obuf_I_O)         1.200     3.685 r  window_out_OBUF[-11]_inst/O
                         net (fo=0)                   0.000     3.685    window_out[-11]
    W18                                                               r  window_out[-11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2b3_coeff_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.545ns (68.513%)  route 0.710ns (31.487%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  c2b3_coeff_reg[-10]/Q
                         net (fo=3, routed)           0.161     1.744    c2b3_coeff[-10]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  window_out_OBUF[-8]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.789    window_out_OBUF[-8]_inst_i_7_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.904 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  window_out_OBUF[-4]_inst_i_1/O[2]
                         net (fo=1, routed)           0.549     2.518    window_out_OBUF[-5]
    R16                  OBUF (Prop_obuf_I_O)         1.179     3.697 r  window_out_OBUF[-5]_inst/O
                         net (fo=0)                   0.000     3.697    window_out[-5]
    R16                                                               r  window_out[-5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2b3_coeff_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_out[-3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.592ns (70.548%)  route 0.665ns (29.452%))
  Logic Levels:           5  (CARRY4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.442    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  c2b3_coeff_reg[-10]/Q
                         net (fo=3, routed)           0.161     1.744    c2b3_coeff[-10]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  window_out_OBUF[-8]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.789    window_out_OBUF[-8]_inst_i_7_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.904 r  window_out_OBUF[-8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    window_out_OBUF[-8]_inst_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  window_out_OBUF[-4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.943    window_out_OBUF[-4]_inst_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  window_out_OBUF[0]_inst_i_1/O[0]
                         net (fo=1, routed)           0.503     2.501    window_out_OBUF[-3]
    V16                  OBUF (Prop_obuf_I_O)         1.198     3.698 r  window_out_OBUF[-3]_inst/O
                         net (fo=0)                   0.000     3.698    window_out[-3]
    V16                                                               r  window_out[-3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           189 Endpoints
Min Delay           189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f_reg__0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.229ns  (logic 0.950ns (18.164%)  route 4.279ns (81.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         4.279     5.229    rst_IBUF
    DSP48_X1Y5           DSP48E1                                      r  b3_coeff_f_reg__0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.588     4.946    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  b3_coeff_f_reg__0/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.068ns  (logic 0.950ns (18.741%)  route 4.118ns (81.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         4.118     5.068    rst_IBUF
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.581     4.939    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  b3_coeff_f_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f_reg__0/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.032ns  (logic 0.950ns (18.875%)  route 4.082ns (81.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         4.082     5.032    rst_IBUF
    DSP48_X1Y5           DSP48E1                                      r  b3_coeff_f_reg__0/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.588     4.946    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  b3_coeff_f_reg__0/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f0__0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 0.950ns (19.218%)  route 3.993ns (80.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         3.993     4.942    rst_IBUF
    DSP48_X1Y4           DSP48E1                                      r  b3_coeff_f0__0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.590     4.948    clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  b3_coeff_f0__0/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f_reg[10]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 0.950ns (20.413%)  route 3.703ns (79.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         3.703     4.653    rst_IBUF
    SLICE_X32Y8          FDRE                                         r  b3_coeff_f_reg[10]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.502     4.860    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  b3_coeff_f_reg[10]__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f_reg[6]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 0.950ns (20.413%)  route 3.703ns (79.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         3.703     4.653    rst_IBUF
    SLICE_X32Y8          FDRE                                         r  b3_coeff_f_reg[6]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.502     4.860    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  b3_coeff_f_reg[6]__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f_reg[7]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 0.950ns (20.413%)  route 3.703ns (79.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         3.703     4.653    rst_IBUF
    SLICE_X32Y8          FDRE                                         r  b3_coeff_f_reg[7]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.502     4.860    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  b3_coeff_f_reg[7]__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f_reg[8]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 0.950ns (20.413%)  route 3.703ns (79.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         3.703     4.653    rst_IBUF
    SLICE_X32Y8          FDRE                                         r  b3_coeff_f_reg[8]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.502     4.860    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  b3_coeff_f_reg[8]__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f_reg[9]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 0.950ns (20.413%)  route 3.703ns (79.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         3.703     4.653    rst_IBUF
    SLICE_X33Y8          FDRE                                         r  b3_coeff_f_reg[9]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.502     4.860    clk_IBUF_BUFG
    SLICE_X33Y8          FDRE                                         r  b3_coeff_f_reg[9]__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c2b3_coeff_reg[-12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 0.950ns (20.413%)  route 3.703ns (79.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  rst_IBUF_inst/O
                         net (fo=189, routed)         3.703     4.653    rst_IBUF
    SLICE_X33Y8          FDRE                                         r  c2b3_coeff_reg[-12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.502     4.860    clk_IBUF_BUFG
    SLICE_X33Y8          FDRE                                         r  c2b3_coeff_reg[-12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c2b3_coeff_reg[-15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.179ns (20.488%)  route 0.694ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.694     0.873    rst_IBUF
    SLICE_X34Y8          FDRE                                         r  c2b3_coeff_reg[-15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c2b3_coeff_reg[-15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c6b2_coeff_reg[-12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.179ns (20.488%)  route 0.694ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.694     0.873    rst_IBUF
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c6b2_coeff_reg[-13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.179ns (20.488%)  route 0.694ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.694     0.873    rst_IBUF
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c6b2_coeff_reg[-14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.179ns (20.488%)  route 0.694ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.694     0.873    rst_IBUF
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c6b2_coeff_reg[-15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.179ns (20.488%)  route 0.694ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.694     0.873    rst_IBUF
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  c6b2_coeff_reg[-15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b3_coeff_f_reg[13]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.179ns (18.952%)  route 0.765ns (81.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.765     0.944    rst_IBUF
    SLICE_X35Y9          FDRE                                         r  b3_coeff_f_reg[13]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  b3_coeff_f_reg[13]__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c2b3_coeff_reg[-10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.179ns (18.952%)  route 0.765ns (81.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.765     0.944    rst_IBUF
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c2b3_coeff_reg[-11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.179ns (18.952%)  route 0.765ns (81.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.765     0.944    rst_IBUF
    SLICE_X34Y9          FDRE                                         r  c2b3_coeff_reg[-11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  c2b3_coeff_reg[-11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c2b3_coeff_reg[-6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.179ns (18.952%)  route 0.765ns (81.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.765     0.944    rst_IBUF
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c2b3_coeff_reg[-7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.179ns (18.952%)  route 0.765ns (81.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rst_IBUF_inst/O
                         net (fo=189, routed)         0.765     0.944    rst_IBUF
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.833     1.958    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  c2b3_coeff_reg[-7]/C





