#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 22:06:19 2025
# Process ID: 3787685
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3787751
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.078 ; gain = 241.801 ; free physical = 126371 ; free virtual = 229586
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.399; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.164; parent = 3039.082; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.047 ; gain = 333.770 ; free physical = 126314 ; free virtual = 229531
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.399; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.133; parent = 3131.051; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.859 ; gain = 351.582 ; free physical = 126314 ; free virtual = 229531
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.399; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4121.945; parent = 3148.863; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.859 ; gain = 351.582 ; free physical = 126314 ; free virtual = 229531
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.399; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4121.945; parent = 3148.863; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3148.859 ; gain = 0.000 ; free physical = 126315 ; free virtual = 229532
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.609 ; gain = 0.000 ; free physical = 126451 ; free virtual = 229668
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3312.609 ; gain = 0.000 ; free physical = 126462 ; free virtual = 229679
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.609 ; gain = 515.332 ; free physical = 126437 ; free virtual = 229654
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.424; parent = 2389.267; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.680; parent = 3280.598; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.609 ; gain = 515.332 ; free physical = 126444 ; free virtual = 229660
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.424; parent = 2389.267; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.680; parent = 3280.598; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.609 ; gain = 515.332 ; free physical = 126455 ; free virtual = 229672
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.424; parent = 2389.267; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.680; parent = 3280.598; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3312.609 ; gain = 515.332 ; free physical = 126480 ; free virtual = 229698
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.424; parent = 2389.267; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.680; parent = 3280.598; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 199   
+---Registers : 
	               26 Bit    Registers := 202   
	               18 Bit    Registers := 200   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 3312.609 ; gain = 515.332 ; free physical = 126729 ; free virtual = 229965
Synthesis current peak Physical Memory [PSS] (MB): peak = 2745.994; parent = 2491.868; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.680; parent = 3280.598; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 3752.336 ; gain = 955.059 ; free physical = 126220 ; free virtual = 229456
Synthesis current peak Physical Memory [PSS] (MB): peak = 3290.178; parent = 3036.052; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4725.422; parent = 3752.340; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 3811.188 ; gain = 1013.910 ; free physical = 126181 ; free virtual = 229416
Synthesis current peak Physical Memory [PSS] (MB): peak = 3336.049; parent = 3081.923; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4784.273; parent = 3811.191; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 4809.742 ; gain = 2012.465 ; free physical = 126077 ; free virtual = 229313
Synthesis current peak Physical Memory [PSS] (MB): peak = 4268.639; parent = 4014.513; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5782.828; parent = 4809.746; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 4809.742 ; gain = 2012.465 ; free physical = 126092 ; free virtual = 229327
Synthesis current peak Physical Memory [PSS] (MB): peak = 4268.639; parent = 4014.513; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5782.828; parent = 4809.746; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 4809.742 ; gain = 2012.465 ; free physical = 126073 ; free virtual = 229308
Synthesis current peak Physical Memory [PSS] (MB): peak = 4268.639; parent = 4014.513; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5782.828; parent = 4809.746; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 4809.742 ; gain = 2012.465 ; free physical = 126098 ; free virtual = 229333
Synthesis current peak Physical Memory [PSS] (MB): peak = 4268.639; parent = 4014.513; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5782.828; parent = 4809.746; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 4809.742 ; gain = 2012.465 ; free physical = 126099 ; free virtual = 229334
Synthesis current peak Physical Memory [PSS] (MB): peak = 4268.639; parent = 4014.513; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5782.828; parent = 4809.746; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4809.742 ; gain = 2012.465 ; free physical = 126099 ; free virtual = 229334
Synthesis current peak Physical Memory [PSS] (MB): peak = 4268.639; parent = 4014.513; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5782.828; parent = 4809.746; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4809.742 ; gain = 2012.465 ; free physical = 126099 ; free virtual = 229335
Synthesis current peak Physical Memory [PSS] (MB): peak = 4268.639; parent = 4014.513; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5782.828; parent = 4809.746; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage7_reg[3][20] | 4      | 21    | YES          | NO                 | YES               | 21     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2400|
|3     |LUT2   |  8795|
|4     |LUT4   |  4800|
|5     |LUT5   |  3600|
|6     |LUT6   | 11600|
|7     |SRL16E |    22|
|8     |FDRE   |  7606|
|9     |IBUF   |  6803|
|10    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4809.742 ; gain = 2012.465 ; free physical = 126099 ; free virtual = 229335
Synthesis current peak Physical Memory [PSS] (MB): peak = 4268.639; parent = 4014.513; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5782.828; parent = 4809.746; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 4809.742 ; gain = 1848.715 ; free physical = 126095 ; free virtual = 229330
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4809.750 ; gain = 2012.465 ; free physical = 126073 ; free virtual = 229308
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4809.750 ; gain = 0.000 ; free physical = 126218 ; free virtual = 229453
INFO: [Netlist 29-17] Analyzing 9204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4809.750 ; gain = 0.000 ; free physical = 126163 ; free virtual = 229398
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6804 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 6803 instances

Synth Design complete, checksum: f15e9348
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 4809.750 ; gain = 3105.262 ; free physical = 126406 ; free virtual = 229642
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W13_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4848.785 ; gain = 39.035 ; free physical = 125730 ; free virtual = 228965
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 22:08:30 2025...
