
GccApplication1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000019cc  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20000000  000819cc  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000050  20000438  00081e04  00010438  2**2
                  ALLOC
  3 .stack        00000400  20000488  00081e54  00010438  2**0
                  ALLOC
  4 .heap         00000200  20000888  00082254  00010438  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010461  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000437f  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000009d3  00000000  00000000  0001483b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000658  00000000  00000000  0001520e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000001c0  00000000  00000000  00015866  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000140  00000000  00000000  00015a26  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011f10  00000000  00000000  00015b66  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004574  00000000  00000000  00027a76  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005532f  00000000  00000000  0002bfea  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000005ec  00000000  00000000  0008131c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20000888 	.word	0x20000888
   80004:	00080149 	.word	0x00080149
   80008:	000801d1 	.word	0x000801d1
   8000c:	000801d1 	.word	0x000801d1
   80010:	000801d1 	.word	0x000801d1
   80014:	000801d1 	.word	0x000801d1
   80018:	000801d1 	.word	0x000801d1
	...
   8002c:	000801d1 	.word	0x000801d1
   80030:	000801d1 	.word	0x000801d1
   80034:	00000000 	.word	0x00000000
   80038:	000801d1 	.word	0x000801d1
   8003c:	000801d1 	.word	0x000801d1
   80040:	000801d1 	.word	0x000801d1
   80044:	000801d1 	.word	0x000801d1
   80048:	000801d1 	.word	0x000801d1
   8004c:	000801d1 	.word	0x000801d1
   80050:	000801d1 	.word	0x000801d1
   80054:	000801d1 	.word	0x000801d1
   80058:	000801d1 	.word	0x000801d1
   8005c:	000801d1 	.word	0x000801d1
   80060:	000809fd 	.word	0x000809fd
   80064:	000801d1 	.word	0x000801d1
   80068:	00000000 	.word	0x00000000
   8006c:	000801d1 	.word	0x000801d1
   80070:	000802a9 	.word	0x000802a9
   80074:	000801d1 	.word	0x000801d1
   80078:	000802e1 	.word	0x000802e1
	...
   80084:	000801d1 	.word	0x000801d1
   80088:	000801d1 	.word	0x000801d1
   8008c:	000801d1 	.word	0x000801d1
   80090:	000801d1 	.word	0x000801d1
   80094:	000801d1 	.word	0x000801d1
   80098:	000801d1 	.word	0x000801d1
   8009c:	000801d1 	.word	0x000801d1
   800a0:	000801d1 	.word	0x000801d1
   800a4:	00000000 	.word	0x00000000
   800a8:	000801d1 	.word	0x000801d1
   800ac:	00080901 	.word	0x00080901
   800b0:	000801d1 	.word	0x000801d1
   800b4:	000801d1 	.word	0x000801d1
   800b8:	000801d1 	.word	0x000801d1
   800bc:	000801d1 	.word	0x000801d1
   800c0:	000801d1 	.word	0x000801d1
   800c4:	000801d1 	.word	0x000801d1
   800c8:	000801d1 	.word	0x000801d1
   800cc:	000801d1 	.word	0x000801d1
   800d0:	000801d1 	.word	0x000801d1
   800d4:	000801d1 	.word	0x000801d1
   800d8:	000801d1 	.word	0x000801d1
   800dc:	000801d1 	.word	0x000801d1
   800e0:	000801d1 	.word	0x000801d1
   800e4:	000801d1 	.word	0x000801d1
   800e8:	000801d1 	.word	0x000801d1
   800ec:	000801d1 	.word	0x000801d1
   800f0:	000801d1 	.word	0x000801d1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000438 	.word	0x20000438
   80110:	00000000 	.word	0x00000000
   80114:	000819cc 	.word	0x000819cc

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	000819cc 	.word	0x000819cc
   8013c:	2000043c 	.word	0x2000043c
   80140:	000819cc 	.word	0x000819cc
   80144:	00000000 	.word	0x00000000

00080148 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80148:	b580      	push	{r7, lr}
   8014a:	b082      	sub	sp, #8
   8014c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
   8014e:	4b17      	ldr	r3, [pc, #92]	; (801ac <Reset_Handler+0x64>)
   80150:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
   80152:	4b17      	ldr	r3, [pc, #92]	; (801b0 <Reset_Handler+0x68>)
   80154:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
   80156:	687a      	ldr	r2, [r7, #4]
   80158:	683b      	ldr	r3, [r7, #0]
   8015a:	429a      	cmp	r2, r3
   8015c:	d00c      	beq.n	80178 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
   8015e:	e007      	b.n	80170 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
   80160:	683b      	ldr	r3, [r7, #0]
   80162:	1d1a      	adds	r2, r3, #4
   80164:	603a      	str	r2, [r7, #0]
   80166:	687a      	ldr	r2, [r7, #4]
   80168:	1d11      	adds	r1, r2, #4
   8016a:	6079      	str	r1, [r7, #4]
   8016c:	6812      	ldr	r2, [r2, #0]
   8016e:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
   80170:	683a      	ldr	r2, [r7, #0]
   80172:	4b10      	ldr	r3, [pc, #64]	; (801b4 <Reset_Handler+0x6c>)
   80174:	429a      	cmp	r2, r3
   80176:	d3f3      	bcc.n	80160 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
   80178:	4b0f      	ldr	r3, [pc, #60]	; (801b8 <Reset_Handler+0x70>)
   8017a:	603b      	str	r3, [r7, #0]
   8017c:	e004      	b.n	80188 <Reset_Handler+0x40>
                *pDest++ = 0;
   8017e:	683b      	ldr	r3, [r7, #0]
   80180:	1d1a      	adds	r2, r3, #4
   80182:	603a      	str	r2, [r7, #0]
   80184:	2200      	movs	r2, #0
   80186:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
   80188:	683a      	ldr	r2, [r7, #0]
   8018a:	4b0c      	ldr	r3, [pc, #48]	; (801bc <Reset_Handler+0x74>)
   8018c:	429a      	cmp	r2, r3
   8018e:	d3f6      	bcc.n	8017e <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
   80190:	4b0b      	ldr	r3, [pc, #44]	; (801c0 <Reset_Handler+0x78>)
   80192:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80194:	4a0b      	ldr	r2, [pc, #44]	; (801c4 <Reset_Handler+0x7c>)
   80196:	687b      	ldr	r3, [r7, #4]
   80198:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   8019c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   801a0:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
   801a2:	4b09      	ldr	r3, [pc, #36]	; (801c8 <Reset_Handler+0x80>)
   801a4:	4798      	blx	r3

        /* Branch to main function */
        main();
   801a6:	4b09      	ldr	r3, [pc, #36]	; (801cc <Reset_Handler+0x84>)
   801a8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
   801aa:	e7fe      	b.n	801aa <Reset_Handler+0x62>
   801ac:	000819cc 	.word	0x000819cc
   801b0:	20000000 	.word	0x20000000
   801b4:	20000438 	.word	0x20000438
   801b8:	20000438 	.word	0x20000438
   801bc:	20000488 	.word	0x20000488
   801c0:	00080000 	.word	0x00080000
   801c4:	e000ed00 	.word	0xe000ed00
   801c8:	00081499 	.word	0x00081499
   801cc:	00080319 	.word	0x00080319

000801d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   801d0:	b480      	push	{r7}
   801d2:	af00      	add	r7, sp, #0
        while (1) {
        }
   801d4:	e7fe      	b.n	801d4 <Dummy_Handler+0x4>
   801d6:	bf00      	nop

000801d8 <SystemInit>:
/**
 * \brief Setup the microcontroller system.
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
   801d8:	b480      	push	{r7}
   801da:	af00      	add	r7, sp, #0
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   801dc:	4b2a      	ldr	r3, [pc, #168]	; (80288 <SystemInit+0xb0>)
   801de:	f44f 6280 	mov.w	r2, #1024	; 0x400
   801e2:	601a      	str	r2, [r3, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   801e4:	4b29      	ldr	r3, [pc, #164]	; (8028c <SystemInit+0xb4>)
   801e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   801ea:	601a      	str	r2, [r3, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   801ec:	4b28      	ldr	r3, [pc, #160]	; (80290 <SystemInit+0xb8>)
   801ee:	6a1b      	ldr	r3, [r3, #32]
   801f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   801f4:	2b00      	cmp	r3, #0
   801f6:	d109      	bne.n	8020c <SystemInit+0x34>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   801f8:	4b25      	ldr	r3, [pc, #148]	; (80290 <SystemInit+0xb8>)
   801fa:	4a26      	ldr	r2, [pc, #152]	; (80294 <SystemInit+0xbc>)
   801fc:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   801fe:	bf00      	nop
   80200:	4b23      	ldr	r3, [pc, #140]	; (80290 <SystemInit+0xb8>)
   80202:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80204:	f003 0301 	and.w	r3, r3, #1
   80208:	2b00      	cmp	r3, #0
   8020a:	d0f9      	beq.n	80200 <SystemInit+0x28>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   8020c:	4b20      	ldr	r3, [pc, #128]	; (80290 <SystemInit+0xb8>)
   8020e:	4a22      	ldr	r2, [pc, #136]	; (80298 <SystemInit+0xc0>)
   80210:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   80212:	bf00      	nop
   80214:	4b1e      	ldr	r3, [pc, #120]	; (80290 <SystemInit+0xb8>)
   80216:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   8021c:	2b00      	cmp	r3, #0
   8021e:	d0f9      	beq.n	80214 <SystemInit+0x3c>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80220:	4b1b      	ldr	r3, [pc, #108]	; (80290 <SystemInit+0xb8>)
   80222:	4a1b      	ldr	r2, [pc, #108]	; (80290 <SystemInit+0xb8>)
   80224:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80226:	f022 0203 	bic.w	r2, r2, #3
   8022a:	f042 0201 	orr.w	r2, r2, #1
   8022e:	631a      	str	r2, [r3, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80230:	bf00      	nop
   80232:	4b17      	ldr	r3, [pc, #92]	; (80290 <SystemInit+0xb8>)
   80234:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80236:	f003 0308 	and.w	r3, r3, #8
   8023a:	2b00      	cmp	r3, #0
   8023c:	d0f9      	beq.n	80232 <SystemInit+0x5a>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   8023e:	4b14      	ldr	r3, [pc, #80]	; (80290 <SystemInit+0xb8>)
   80240:	4a16      	ldr	r2, [pc, #88]	; (8029c <SystemInit+0xc4>)
   80242:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80244:	bf00      	nop
   80246:	4b12      	ldr	r3, [pc, #72]	; (80290 <SystemInit+0xb8>)
   80248:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8024a:	f003 0302 	and.w	r3, r3, #2
   8024e:	2b00      	cmp	r3, #0
   80250:	d0f9      	beq.n	80246 <SystemInit+0x6e>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80252:	4b0f      	ldr	r3, [pc, #60]	; (80290 <SystemInit+0xb8>)
   80254:	2211      	movs	r2, #17
   80256:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80258:	bf00      	nop
   8025a:	4b0d      	ldr	r3, [pc, #52]	; (80290 <SystemInit+0xb8>)
   8025c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8025e:	f003 0308 	and.w	r3, r3, #8
   80262:	2b00      	cmp	r3, #0
   80264:	d0f9      	beq.n	8025a <SystemInit+0x82>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80266:	4b0a      	ldr	r3, [pc, #40]	; (80290 <SystemInit+0xb8>)
   80268:	2212      	movs	r2, #18
   8026a:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   8026c:	bf00      	nop
   8026e:	4b08      	ldr	r3, [pc, #32]	; (80290 <SystemInit+0xb8>)
   80270:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80272:	f003 0308 	and.w	r3, r3, #8
   80276:	2b00      	cmp	r3, #0
   80278:	d0f9      	beq.n	8026e <SystemInit+0x96>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   8027a:	4b09      	ldr	r3, [pc, #36]	; (802a0 <SystemInit+0xc8>)
   8027c:	4a09      	ldr	r2, [pc, #36]	; (802a4 <SystemInit+0xcc>)
   8027e:	601a      	str	r2, [r3, #0]
}
   80280:	46bd      	mov	sp, r7
   80282:	f85d 7b04 	ldr.w	r7, [sp], #4
   80286:	4770      	bx	lr
   80288:	400e0a00 	.word	0x400e0a00
   8028c:	400e0c00 	.word	0x400e0c00
   80290:	400e0600 	.word	0x400e0600
   80294:	00370809 	.word	0x00370809
   80298:	01370809 	.word	0x01370809
   8029c:	200d3f01 	.word	0x200d3f01
   802a0:	20000000 	.word	0x20000000
   802a4:	0501bd00 	.word	0x0501bd00

000802a8 <PIOB_Handler>:


// *************************************************************************************************************************************

void PIOB_Handler()
{
   802a8:	b480      	push	{r7}
   802aa:	af00      	add	r7, sp, #0
	//Since the interrupt could be any pin on PORTB we need to
	//  check if PB27 is the one triggering the interrupt.
	if((PIOB->PIO_ISR & PIO_PB27)==PIO_PB27){
   802ac:	4b09      	ldr	r3, [pc, #36]	; (802d4 <PIOB_Handler+0x2c>)
   802ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   802b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
   802b4:	2b00      	cmp	r3, #0
   802b6:	d009      	beq.n	802cc <PIOB_Handler+0x24>
		iEncoder_ST++;
   802b8:	4b07      	ldr	r3, [pc, #28]	; (802d8 <PIOB_Handler+0x30>)
   802ba:	681b      	ldr	r3, [r3, #0]
   802bc:	1c5a      	adds	r2, r3, #1
   802be:	4b06      	ldr	r3, [pc, #24]	; (802d8 <PIOB_Handler+0x30>)
   802c0:	601a      	str	r2, [r3, #0]
		iEncoder_ST_current++;
   802c2:	4b06      	ldr	r3, [pc, #24]	; (802dc <PIOB_Handler+0x34>)
   802c4:	681b      	ldr	r3, [r3, #0]
   802c6:	1c5a      	adds	r2, r3, #1
   802c8:	4b04      	ldr	r3, [pc, #16]	; (802dc <PIOB_Handler+0x34>)
   802ca:	601a      	str	r2, [r3, #0]
	}
}
   802cc:	46bd      	mov	sp, r7
   802ce:	f85d 7b04 	ldr.w	r7, [sp], #4
   802d2:	4770      	bx	lr
   802d4:	400e1000 	.word	0x400e1000
   802d8:	20000458 	.word	0x20000458
   802dc:	20000460 	.word	0x20000460

000802e0 <PIOD_Handler>:

void PIOD_Handler()
{
   802e0:	b480      	push	{r7}
   802e2:	af00      	add	r7, sp, #0
	//Since the interrupt could be any pin on PORTD we need to
	//  check if PD8 is the one triggering the interrupt.
	if((PIOD->PIO_ISR & PIO_PD8)==PIO_PD8){
   802e4:	4b09      	ldr	r3, [pc, #36]	; (8030c <PIOD_Handler+0x2c>)
   802e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   802e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
   802ec:	2b00      	cmp	r3, #0
   802ee:	d009      	beq.n	80304 <PIOD_Handler+0x24>
		iEncoder_DR++;
   802f0:	4b07      	ldr	r3, [pc, #28]	; (80310 <PIOD_Handler+0x30>)
   802f2:	681b      	ldr	r3, [r3, #0]
   802f4:	1c5a      	adds	r2, r3, #1
   802f6:	4b06      	ldr	r3, [pc, #24]	; (80310 <PIOD_Handler+0x30>)
   802f8:	601a      	str	r2, [r3, #0]
		iEncoder_DR_current++;
   802fa:	4b06      	ldr	r3, [pc, #24]	; (80314 <PIOD_Handler+0x34>)
   802fc:	681b      	ldr	r3, [r3, #0]
   802fe:	1c5a      	adds	r2, r3, #1
   80300:	4b04      	ldr	r3, [pc, #16]	; (80314 <PIOD_Handler+0x34>)
   80302:	601a      	str	r2, [r3, #0]
	}
}
   80304:	46bd      	mov	sp, r7
   80306:	f85d 7b04 	ldr.w	r7, [sp], #4
   8030a:	4770      	bx	lr
   8030c:	400e1400 	.word	0x400e1400
   80310:	20000468 	.word	0x20000468
   80314:	2000045c 	.word	0x2000045c

00080318 <main>:
uint8_t c = 4;

// *************************************************************************************************************************************

int main(void)
{
   80318:	b580      	push	{r7, lr}
   8031a:	af00      	add	r7, sp, #0
    /* Initialize the SAM system */
    SystemInit();
   8031c:	4b14      	ldr	r3, [pc, #80]	; (80370 <main+0x58>)
   8031e:	4798      	blx	r3
	/* Initialize pins */
	Pin_Configuration();
   80320:	4b14      	ldr	r3, [pc, #80]	; (80374 <main+0x5c>)
   80322:	4798      	blx	r3
	/* Initialize PWM generator */
	InitPWMController_MCLK(); 
   80324:	4b14      	ldr	r3, [pc, #80]	; (80378 <main+0x60>)
   80326:	4798      	blx	r3
	/* Initialize timers */
	Configure_Timers();
   80328:	4b14      	ldr	r3, [pc, #80]	; (8037c <main+0x64>)
   8032a:	4798      	blx	r3
	/* Configre UART */
	configure_uart();
   8032c:	4b14      	ldr	r3, [pc, #80]	; (80380 <main+0x68>)
   8032e:	4798      	blx	r3
	
	
	/* Disable watchdog */
	WDT->WDT_MR |=  WDT_MR_WDDIS;
   80330:	4b14      	ldr	r3, [pc, #80]	; (80384 <main+0x6c>)
   80332:	4a14      	ldr	r2, [pc, #80]	; (80384 <main+0x6c>)
   80334:	6852      	ldr	r2, [r2, #4]
   80336:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
   8033a:	605a      	str	r2, [r3, #4]
	
	/* Run initialization sequence for motor drivers */
	InitMotors();
   8033c:	4b12      	ldr	r3, [pc, #72]	; (80388 <main+0x70>)
   8033e:	4798      	blx	r3
    while (1) 
    {
		
		
	
		if(getNewSpeed()){
   80340:	4b12      	ldr	r3, [pc, #72]	; (8038c <main+0x74>)
   80342:	4798      	blx	r3
   80344:	4603      	mov	r3, r0
   80346:	2b00      	cmp	r3, #0
   80348:	d010      	beq.n	8036c <main+0x54>
			
			newSpeed = 0;
   8034a:	4b11      	ldr	r3, [pc, #68]	; (80390 <main+0x78>)
   8034c:	2200      	movs	r2, #0
   8034e:	701a      	strb	r2, [r3, #0]
			ControlledDrive(percentage_ST,percentage_DR);
   80350:	4b10      	ldr	r3, [pc, #64]	; (80394 <main+0x7c>)
   80352:	781b      	ldrb	r3, [r3, #0]
   80354:	b2da      	uxtb	r2, r3
   80356:	4b10      	ldr	r3, [pc, #64]	; (80398 <main+0x80>)
   80358:	781b      	ldrb	r3, [r3, #0]
   8035a:	b2db      	uxtb	r3, r3
   8035c:	4610      	mov	r0, r2
   8035e:	4619      	mov	r1, r3
   80360:	4b0e      	ldr	r3, [pc, #56]	; (8039c <main+0x84>)
   80362:	4798      	blx	r3
			flag12 = 0;
   80364:	4b0e      	ldr	r3, [pc, #56]	; (803a0 <main+0x88>)
   80366:	2200      	movs	r2, #0
   80368:	701a      	strb	r2, [r3, #0]
		}
		
	}
   8036a:	e7e9      	b.n	80340 <main+0x28>
   8036c:	e7e8      	b.n	80340 <main+0x28>
   8036e:	bf00      	nop
   80370:	000801d9 	.word	0x000801d9
   80374:	000803d5 	.word	0x000803d5
   80378:	000805ad 	.word	0x000805ad
   8037c:	000808a5 	.word	0x000808a5
   80380:	00080ad1 	.word	0x00080ad1
   80384:	400e1a50 	.word	0x400e1a50
   80388:	00080769 	.word	0x00080769
   8038c:	00080bc9 	.word	0x00080bc9
   80390:	2000046c 	.word	0x2000046c
   80394:	20000485 	.word	0x20000485
   80398:	20000484 	.word	0x20000484
   8039c:	000807e1 	.word	0x000807e1
   803a0:	20000454 	.word	0x20000454

000803a4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   803a4:	b480      	push	{r7}
   803a6:	b083      	sub	sp, #12
   803a8:	af00      	add	r7, sp, #0
   803aa:	4603      	mov	r3, r0
   803ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   803ae:	4b08      	ldr	r3, [pc, #32]	; (803d0 <NVIC_EnableIRQ+0x2c>)
   803b0:	f997 2007 	ldrsb.w	r2, [r7, #7]
   803b4:	0952      	lsrs	r2, r2, #5
   803b6:	79f9      	ldrb	r1, [r7, #7]
   803b8:	f001 011f 	and.w	r1, r1, #31
   803bc:	2001      	movs	r0, #1
   803be:	fa00 f101 	lsl.w	r1, r0, r1
   803c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   803c6:	370c      	adds	r7, #12
   803c8:	46bd      	mov	sp, r7
   803ca:	f85d 7b04 	ldr.w	r7, [sp], #4
   803ce:	4770      	bx	lr
   803d0:	e000e100 	.word	0xe000e100

000803d4 <Pin_Configuration>:
// ----- Defines
#define _BV(bit) (0x1u << bit)

// *************************************************************************************************************************************
void Pin_Configuration()
{
   803d4:	b580      	push	{r7, lr}
   803d6:	af00      	add	r7, sp, #0
	// Enable clock for line C
		PMC->PMC_PCER0 |= _BV(ID_PIOC);
   803d8:	4b6f      	ldr	r3, [pc, #444]	; (80598 <Pin_Configuration+0x1c4>)
   803da:	4a6f      	ldr	r2, [pc, #444]	; (80598 <Pin_Configuration+0x1c4>)
   803dc:	6912      	ldr	r2, [r2, #16]
   803de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   803e2:	611a      	str	r2, [r3, #16]
	// Enable clock for line B
		PMC->PMC_PCER0 |= _BV(ID_PIOB);
   803e4:	4b6c      	ldr	r3, [pc, #432]	; (80598 <Pin_Configuration+0x1c4>)
   803e6:	4a6c      	ldr	r2, [pc, #432]	; (80598 <Pin_Configuration+0x1c4>)
   803e8:	6912      	ldr	r2, [r2, #16]
   803ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   803ee:	611a      	str	r2, [r3, #16]
	// Enable clock for line D
		PMC->PMC_PCER0 |= _BV(ID_PIOD);
   803f0:	4b69      	ldr	r3, [pc, #420]	; (80598 <Pin_Configuration+0x1c4>)
   803f2:	4a69      	ldr	r2, [pc, #420]	; (80598 <Pin_Configuration+0x1c4>)
   803f4:	6912      	ldr	r2, [r2, #16]
   803f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   803fa:	611a      	str	r2, [r3, #16]

	// Set pin 13[B27] as input for encoder data - left[ST]
		PIOB -> PIO_PER |= PIO_PB27;
   803fc:	4b67      	ldr	r3, [pc, #412]	; (8059c <Pin_Configuration+0x1c8>)
   803fe:	4a67      	ldr	r2, [pc, #412]	; (8059c <Pin_Configuration+0x1c8>)
   80400:	6812      	ldr	r2, [r2, #0]
   80402:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80406:	601a      	str	r2, [r3, #0]
		PIOB -> PIO_ODR |= PIO_PB27;
   80408:	4b64      	ldr	r3, [pc, #400]	; (8059c <Pin_Configuration+0x1c8>)
   8040a:	4a64      	ldr	r2, [pc, #400]	; (8059c <Pin_Configuration+0x1c8>)
   8040c:	6952      	ldr	r2, [r2, #20]
   8040e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80412:	615a      	str	r2, [r3, #20]
		PIOB -> PIO_PUDR |= PIO_PB27;
   80414:	4b61      	ldr	r3, [pc, #388]	; (8059c <Pin_Configuration+0x1c8>)
   80416:	4a61      	ldr	r2, [pc, #388]	; (8059c <Pin_Configuration+0x1c8>)
   80418:	6e12      	ldr	r2, [r2, #96]	; 0x60
   8041a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8041e:	661a      	str	r2, [r3, #96]	; 0x60
		//Additional Interrupt Modes Enable Register
		PIOB->PIO_AIMER |= PIO_PB27;
   80420:	4b5e      	ldr	r3, [pc, #376]	; (8059c <Pin_Configuration+0x1c8>)
   80422:	4a5e      	ldr	r2, [pc, #376]	; (8059c <Pin_Configuration+0x1c8>)
   80424:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
   80428:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8042c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		//Edge Select Register
		PIOB->PIO_ESR |= PIO_PB27;
   80430:	4b5a      	ldr	r3, [pc, #360]	; (8059c <Pin_Configuration+0x1c8>)
   80432:	4a5a      	ldr	r2, [pc, #360]	; (8059c <Pin_Configuration+0x1c8>)
   80434:	f8d2 20c0 	ldr.w	r2, [r2, #192]	; 0xc0
   80438:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8043c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		//Falling Edge/Low Level Select Register
		PIOB->PIO_REHLSR |= PIO_PB27;
   80440:	4b56      	ldr	r3, [pc, #344]	; (8059c <Pin_Configuration+0x1c8>)
   80442:	4a56      	ldr	r2, [pc, #344]	; (8059c <Pin_Configuration+0x1c8>)
   80444:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
   80448:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8044c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		//Finally enable interrupts on PORTB.PB27
		PIOB->PIO_IER |= PIO_PB27;
   80450:	4b52      	ldr	r3, [pc, #328]	; (8059c <Pin_Configuration+0x1c8>)
   80452:	4a52      	ldr	r2, [pc, #328]	; (8059c <Pin_Configuration+0x1c8>)
   80454:	6c12      	ldr	r2, [r2, #64]	; 0x40
   80456:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8045a:	641a      	str	r2, [r3, #64]	; 0x40
		NVIC_EnableIRQ(PIOB_IRQn);
   8045c:	200c      	movs	r0, #12
   8045e:	4b50      	ldr	r3, [pc, #320]	; (805a0 <Pin_Configuration+0x1cc>)
   80460:	4798      	blx	r3
	
	// Set pin 12[D8] as input for encoder data - right[DR]
		PIOD -> PIO_PER |= PIO_PD8;
   80462:	4b50      	ldr	r3, [pc, #320]	; (805a4 <Pin_Configuration+0x1d0>)
   80464:	4a4f      	ldr	r2, [pc, #316]	; (805a4 <Pin_Configuration+0x1d0>)
   80466:	6812      	ldr	r2, [r2, #0]
   80468:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   8046c:	601a      	str	r2, [r3, #0]
		PIOD -> PIO_ODR |= PIO_PD8;
   8046e:	4b4d      	ldr	r3, [pc, #308]	; (805a4 <Pin_Configuration+0x1d0>)
   80470:	4a4c      	ldr	r2, [pc, #304]	; (805a4 <Pin_Configuration+0x1d0>)
   80472:	6952      	ldr	r2, [r2, #20]
   80474:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80478:	615a      	str	r2, [r3, #20]
		PIOD -> PIO_PUDR |= PIO_PD8;
   8047a:	4b4a      	ldr	r3, [pc, #296]	; (805a4 <Pin_Configuration+0x1d0>)
   8047c:	4a49      	ldr	r2, [pc, #292]	; (805a4 <Pin_Configuration+0x1d0>)
   8047e:	6e12      	ldr	r2, [r2, #96]	; 0x60
   80480:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80484:	661a      	str	r2, [r3, #96]	; 0x60
		//Additional Interrupt Modes Enable Register
		PIOD -> PIO_AIMER |= PIO_PD8;
   80486:	4b47      	ldr	r3, [pc, #284]	; (805a4 <Pin_Configuration+0x1d0>)
   80488:	4a46      	ldr	r2, [pc, #280]	; (805a4 <Pin_Configuration+0x1d0>)
   8048a:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
   8048e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80492:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		//Edge Select Register
		PIOD -> PIO_ESR |= PIO_PD8;
   80496:	4b43      	ldr	r3, [pc, #268]	; (805a4 <Pin_Configuration+0x1d0>)
   80498:	4a42      	ldr	r2, [pc, #264]	; (805a4 <Pin_Configuration+0x1d0>)
   8049a:	f8d2 20c0 	ldr.w	r2, [r2, #192]	; 0xc0
   8049e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   804a2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		//Falling Edge/Low Level Select Register
		PIOD -> PIO_REHLSR |= PIO_PD8;
   804a6:	4b3f      	ldr	r3, [pc, #252]	; (805a4 <Pin_Configuration+0x1d0>)
   804a8:	4a3e      	ldr	r2, [pc, #248]	; (805a4 <Pin_Configuration+0x1d0>)
   804aa:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
   804ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   804b2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		//Finally enable interrupts on PORTD.PD8
		PIOD -> PIO_IER |= PIO_PD8;
   804b6:	4b3b      	ldr	r3, [pc, #236]	; (805a4 <Pin_Configuration+0x1d0>)
   804b8:	4a3a      	ldr	r2, [pc, #232]	; (805a4 <Pin_Configuration+0x1d0>)
   804ba:	6c12      	ldr	r2, [r2, #64]	; 0x40
   804bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   804c0:	641a      	str	r2, [r3, #64]	; 0x40
		NVIC_EnableIRQ(PIOD_IRQn);
   804c2:	200e      	movs	r0, #14
   804c4:	4b36      	ldr	r3, [pc, #216]	; (805a0 <Pin_Configuration+0x1cc>)
   804c6:	4798      	blx	r3
		
	// Set pin 11[D7] as output for Buzzer - PCB2 pin U
		PIOD -> PIO_PER |= PIO_PD7; // PIO_PER = PIO enable register
   804c8:	4b36      	ldr	r3, [pc, #216]	; (805a4 <Pin_Configuration+0x1d0>)
   804ca:	4a36      	ldr	r2, [pc, #216]	; (805a4 <Pin_Configuration+0x1d0>)
   804cc:	6812      	ldr	r2, [r2, #0]
   804ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   804d2:	601a      	str	r2, [r3, #0]
		PIOD -> PIO_OER |= PIO_PD7; // PIO_OER = Output Enable Register
   804d4:	4b33      	ldr	r3, [pc, #204]	; (805a4 <Pin_Configuration+0x1d0>)
   804d6:	4a33      	ldr	r2, [pc, #204]	; (805a4 <Pin_Configuration+0x1d0>)
   804d8:	6912      	ldr	r2, [r2, #16]
   804da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   804de:	611a      	str	r2, [r3, #16]
		PIOD -> PIO_PUDR |= PIO_PD7; // Disable pull-up on pin D7
   804e0:	4b30      	ldr	r3, [pc, #192]	; (805a4 <Pin_Configuration+0x1d0>)
   804e2:	4a30      	ldr	r2, [pc, #192]	; (805a4 <Pin_Configuration+0x1d0>)
   804e4:	6e12      	ldr	r2, [r2, #96]	; 0x60
   804e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   804ea:	661a      	str	r2, [r3, #96]	; 0x60
	
	// Set pin 9[C21] as PWM output for motors - left[ST]
		PIOC->PIO_PDR |= PIO_PC22; // PIO_PDR = PIO Disable register
   804ec:	4b2e      	ldr	r3, [pc, #184]	; (805a8 <Pin_Configuration+0x1d4>)
   804ee:	4a2e      	ldr	r2, [pc, #184]	; (805a8 <Pin_Configuration+0x1d4>)
   804f0:	6852      	ldr	r2, [r2, #4]
   804f2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
   804f6:	605a      	str	r2, [r3, #4]
		PIOC->PIO_ABSR |= PIO_PC22; // PIO_ABSR = Peripheral AB Select Register
   804f8:	4b2b      	ldr	r3, [pc, #172]	; (805a8 <Pin_Configuration+0x1d4>)
   804fa:	4a2b      	ldr	r2, [pc, #172]	; (805a8 <Pin_Configuration+0x1d4>)
   804fc:	6f12      	ldr	r2, [r2, #112]	; 0x70
   804fe:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
   80502:	671a      	str	r2, [r3, #112]	; 0x70
		PIOC->PIO_OER |= PIO_PC22; // Enable output on pin C22
   80504:	4b28      	ldr	r3, [pc, #160]	; (805a8 <Pin_Configuration+0x1d4>)
   80506:	4a28      	ldr	r2, [pc, #160]	; (805a8 <Pin_Configuration+0x1d4>)
   80508:	6912      	ldr	r2, [r2, #16]
   8050a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
   8050e:	611a      	str	r2, [r3, #16]
		PIOC->PIO_PUDR |= PIO_PC22; // Disable pull-up on pin C22
   80510:	4b25      	ldr	r3, [pc, #148]	; (805a8 <Pin_Configuration+0x1d4>)
   80512:	4a25      	ldr	r2, [pc, #148]	; (805a8 <Pin_Configuration+0x1d4>)
   80514:	6e12      	ldr	r2, [r2, #96]	; 0x60
   80516:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
   8051a:	661a      	str	r2, [r3, #96]	; 0x60
	
	// Set pin 8[C22] as PWM output for motors - right[DR]
		PIOC->PIO_PDR |= PIO_PC21; // Disable PIO Control on PC21 and set up for Peripheral B
   8051c:	4b22      	ldr	r3, [pc, #136]	; (805a8 <Pin_Configuration+0x1d4>)
   8051e:	4a22      	ldr	r2, [pc, #136]	; (805a8 <Pin_Configuration+0x1d4>)
   80520:	6852      	ldr	r2, [r2, #4]
   80522:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
   80526:	605a      	str	r2, [r3, #4]
		PIOC->PIO_ABSR |= PIO_PC21;
   80528:	4b1f      	ldr	r3, [pc, #124]	; (805a8 <Pin_Configuration+0x1d4>)
   8052a:	4a1f      	ldr	r2, [pc, #124]	; (805a8 <Pin_Configuration+0x1d4>)
   8052c:	6f12      	ldr	r2, [r2, #112]	; 0x70
   8052e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
   80532:	671a      	str	r2, [r3, #112]	; 0x70
		PIOC->PIO_OER |= PIO_PC21; // Enable output on pin C21
   80534:	4b1c      	ldr	r3, [pc, #112]	; (805a8 <Pin_Configuration+0x1d4>)
   80536:	4a1c      	ldr	r2, [pc, #112]	; (805a8 <Pin_Configuration+0x1d4>)
   80538:	6912      	ldr	r2, [r2, #16]
   8053a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
   8053e:	611a      	str	r2, [r3, #16]
		PIOC->PIO_PUDR |= PIO_PC21; // Enable pull-up on pin C21
   80540:	4b19      	ldr	r3, [pc, #100]	; (805a8 <Pin_Configuration+0x1d4>)
   80542:	4a19      	ldr	r2, [pc, #100]	; (805a8 <Pin_Configuration+0x1d4>)
   80544:	6e12      	ldr	r2, [r2, #96]	; 0x60
   80546:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
   8054a:	661a      	str	r2, [r3, #96]	; 0x60
	
	// Set pin 7[C23] as output for LED - PCB2 pinS
		PIOC -> PIO_PER |= PIO_PC23;
   8054c:	4b16      	ldr	r3, [pc, #88]	; (805a8 <Pin_Configuration+0x1d4>)
   8054e:	4a16      	ldr	r2, [pc, #88]	; (805a8 <Pin_Configuration+0x1d4>)
   80550:	6812      	ldr	r2, [r2, #0]
   80552:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   80556:	601a      	str	r2, [r3, #0]
		PIOC -> PIO_OER |= PIO_PC23;
   80558:	4b13      	ldr	r3, [pc, #76]	; (805a8 <Pin_Configuration+0x1d4>)
   8055a:	4a13      	ldr	r2, [pc, #76]	; (805a8 <Pin_Configuration+0x1d4>)
   8055c:	6912      	ldr	r2, [r2, #16]
   8055e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   80562:	611a      	str	r2, [r3, #16]
		PIOC -> PIO_PUDR |= PIO_PC23;
   80564:	4b10      	ldr	r3, [pc, #64]	; (805a8 <Pin_Configuration+0x1d4>)
   80566:	4a10      	ldr	r2, [pc, #64]	; (805a8 <Pin_Configuration+0x1d4>)
   80568:	6e12      	ldr	r2, [r2, #96]	; 0x60
   8056a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   8056e:	661a      	str	r2, [r3, #96]	; 0x60
		
	// Set pin 6[C24] as output for PUMP - PCB2 pinH
		PIOC -> PIO_PER |= PIO_PC24;
   80570:	4b0d      	ldr	r3, [pc, #52]	; (805a8 <Pin_Configuration+0x1d4>)
   80572:	4a0d      	ldr	r2, [pc, #52]	; (805a8 <Pin_Configuration+0x1d4>)
   80574:	6812      	ldr	r2, [r2, #0]
   80576:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   8057a:	601a      	str	r2, [r3, #0]
		PIOC -> PIO_OER |= PIO_PC24;
   8057c:	4b0a      	ldr	r3, [pc, #40]	; (805a8 <Pin_Configuration+0x1d4>)
   8057e:	4a0a      	ldr	r2, [pc, #40]	; (805a8 <Pin_Configuration+0x1d4>)
   80580:	6912      	ldr	r2, [r2, #16]
   80582:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   80586:	611a      	str	r2, [r3, #16]
		PIOC -> PIO_PUDR |= PIO_PC24;
   80588:	4b07      	ldr	r3, [pc, #28]	; (805a8 <Pin_Configuration+0x1d4>)
   8058a:	4a07      	ldr	r2, [pc, #28]	; (805a8 <Pin_Configuration+0x1d4>)
   8058c:	6e12      	ldr	r2, [r2, #96]	; 0x60
   8058e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   80592:	661a      	str	r2, [r3, #96]	; 0x60
		////Falling Edge/Low Level Select Register
		//PIOB->PIO_REHLSR |= PIO_PB27;
		////Finally enable interrupts on PORTB.PB27
		//PIOB->PIO_IER |= PIO_PB27;
		//NVIC_EnableIRQ(PIOB_IRQn);
}
   80594:	bd80      	pop	{r7, pc}
   80596:	bf00      	nop
   80598:	400e0600 	.word	0x400e0600
   8059c:	400e1000 	.word	0x400e1000
   805a0:	000803a5 	.word	0x000803a5
   805a4:	400e1400 	.word	0x400e1400
   805a8:	400e1200 	.word	0x400e1200

000805ac <InitPWMController_MCLK>:
void ControlledDrive(uint8_t percentage_ST, uint8_t percentage_DR);

// *************************************************************************************************************************************

void InitPWMController_MCLK()
{
   805ac:	b580      	push	{r7, lr}
   805ae:	af00      	add	r7, sp, #0
	//Enable the PWM clock (36) 
	PMC->PMC_PCER1 |= _BV((ID_PWM - 32)); // PMC_PCER1 = Peripheral Clock Enable Register 1
   805b0:	4b14      	ldr	r3, [pc, #80]	; (80604 <InitPWMController_MCLK+0x58>)
   805b2:	4a14      	ldr	r2, [pc, #80]	; (80604 <InitPWMController_MCLK+0x58>)
   805b4:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
   805b8:	f042 0210 	orr.w	r2, r2, #16
   805bc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	
	//Channel Prescaler - Use ClockA as configured in PWM_CLK
	//Preliminary frequency = 84000000 / 1024 = 82031 Hz
	PWM->PWM_CH_NUM[CHAN_ST].PWM_CMR = PWM_CMR_CPRE_MCK_DIV_1024; // PWM_CHR = PWM Channel Mode Register
   805c0:	4b11      	ldr	r3, [pc, #68]	; (80608 <InitPWMController_MCLK+0x5c>)
   805c2:	220a      	movs	r2, #10
   805c4:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
	PWM->PWM_CH_NUM[CHAN_DR].PWM_CMR = PWM_CMR_CPRE_MCK_DIV_1024; // PWM_CHR = PWM Channel Mode Register
   805c8:	4b0f      	ldr	r3, [pc, #60]	; (80608 <InitPWMController_MCLK+0x5c>)
   805ca:	220a      	movs	r2, #10
   805cc:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	
	//Final frequency = 82031 / 1600 = 51 Hz
	SetPeriod(CHAN_ST, 1640);
   805d0:	2004      	movs	r0, #4
   805d2:	f44f 61cd 	mov.w	r1, #1640	; 0x668
   805d6:	4b0d      	ldr	r3, [pc, #52]	; (8060c <InitPWMController_MCLK+0x60>)
   805d8:	4798      	blx	r3
	//Duty cycle = (200 / 400) * 100 = 50%
	SetDuty(CHAN_ST, 100);
   805da:	2004      	movs	r0, #4
   805dc:	2164      	movs	r1, #100	; 0x64
   805de:	4b0c      	ldr	r3, [pc, #48]	; (80610 <InitPWMController_MCLK+0x64>)
   805e0:	4798      	blx	r3
	
	//Final frequency = 82031 / 1600 = 51Hz
	SetPeriod(CHAN_DR, 1640);
   805e2:	2005      	movs	r0, #5
   805e4:	f44f 61cd 	mov.w	r1, #1640	; 0x668
   805e8:	4b08      	ldr	r3, [pc, #32]	; (8060c <InitPWMController_MCLK+0x60>)
   805ea:	4798      	blx	r3
	//Duty cycle = (x / 800) * 100 = y%
	SetDuty(CHAN_DR, 100);
   805ec:	2005      	movs	r0, #5
   805ee:	2164      	movs	r1, #100	; 0x64
   805f0:	4b07      	ldr	r3, [pc, #28]	; (80610 <InitPWMController_MCLK+0x64>)
   805f2:	4798      	blx	r3
	
	PWM->PWM_ENA = _BV(CHAN_DR); // PWM_ENA = PWM Enable Register
   805f4:	4b04      	ldr	r3, [pc, #16]	; (80608 <InitPWMController_MCLK+0x5c>)
   805f6:	2220      	movs	r2, #32
   805f8:	605a      	str	r2, [r3, #4]
	PWM->PWM_ENA = _BV(CHAN_ST); // PWM_ENA = PWM Enable Register
   805fa:	4b03      	ldr	r3, [pc, #12]	; (80608 <InitPWMController_MCLK+0x5c>)
   805fc:	2210      	movs	r2, #16
   805fe:	605a      	str	r2, [r3, #4]
}
   80600:	bd80      	pop	{r7, pc}
   80602:	bf00      	nop
   80604:	400e0600 	.word	0x400e0600
   80608:	40094000 	.word	0x40094000
   8060c:	00080615 	.word	0x00080615
   80610:	00080661 	.word	0x00080661

00080614 <SetPeriod>:

static void SetPeriod(uint32_t chan, int period)
{
   80614:	b480      	push	{r7}
   80616:	b083      	sub	sp, #12
   80618:	af00      	add	r7, sp, #0
   8061a:	6078      	str	r0, [r7, #4]
   8061c:	6039      	str	r1, [r7, #0]
	//If the channel is disabled then we can write directly to the register
	//	else if enabled we write to the update register which acts as a double buffer
	if ((PWM->PWM_SR & _BV(chan)) == 0)
   8061e:	4b0f      	ldr	r3, [pc, #60]	; (8065c <SetPeriod+0x48>)
   80620:	68da      	ldr	r2, [r3, #12]
   80622:	687b      	ldr	r3, [r7, #4]
   80624:	2101      	movs	r1, #1
   80626:	fa01 f303 	lsl.w	r3, r1, r3
   8062a:	4013      	ands	r3, r2
   8062c:	2b00      	cmp	r3, #0
   8062e:	d108      	bne.n	80642 <SetPeriod+0x2e>
		PWM->PWM_CH_NUM[chan].PWM_CPRD = period; // PWM_CPRD = PWM Channel Period Register
   80630:	490a      	ldr	r1, [pc, #40]	; (8065c <SetPeriod+0x48>)
   80632:	683a      	ldr	r2, [r7, #0]
   80634:	687b      	ldr	r3, [r7, #4]
   80636:	015b      	lsls	r3, r3, #5
   80638:	440b      	add	r3, r1
   8063a:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8063e:	605a      	str	r2, [r3, #4]
   80640:	e007      	b.n	80652 <SetPeriod+0x3e>
	else
		PWM->PWM_CH_NUM[chan].PWM_CPRDUPD = period; // PWM_CPRDUPD = PWM Channel Period Update Register
   80642:	4906      	ldr	r1, [pc, #24]	; (8065c <SetPeriod+0x48>)
   80644:	683a      	ldr	r2, [r7, #0]
   80646:	687b      	ldr	r3, [r7, #4]
   80648:	015b      	lsls	r3, r3, #5
   8064a:	440b      	add	r3, r1
   8064c:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80650:	601a      	str	r2, [r3, #0]
}
   80652:	370c      	adds	r7, #12
   80654:	46bd      	mov	sp, r7
   80656:	f85d 7b04 	ldr.w	r7, [sp], #4
   8065a:	4770      	bx	lr
   8065c:	40094000 	.word	0x40094000

00080660 <SetDuty>:

static void SetDuty(uint32_t chan, int duty)
{
   80660:	b480      	push	{r7}
   80662:	b083      	sub	sp, #12
   80664:	af00      	add	r7, sp, #0
   80666:	6078      	str	r0, [r7, #4]
   80668:	6039      	str	r1, [r7, #0]
	//If the channel is disabled then we can write directly to the register
	//	else if enabled we write to the update register which acts as a double buffer
	if ((PWM->PWM_SR & _BV(chan)) == 0)
   8066a:	4b0f      	ldr	r3, [pc, #60]	; (806a8 <SetDuty+0x48>)
   8066c:	68da      	ldr	r2, [r3, #12]
   8066e:	687b      	ldr	r3, [r7, #4]
   80670:	2101      	movs	r1, #1
   80672:	fa01 f303 	lsl.w	r3, r1, r3
   80676:	4013      	ands	r3, r2
   80678:	2b00      	cmp	r3, #0
   8067a:	d107      	bne.n	8068c <SetDuty+0x2c>
		PWM->PWM_CH_NUM[chan].PWM_CDTY = duty;
   8067c:	490a      	ldr	r1, [pc, #40]	; (806a8 <SetDuty+0x48>)
   8067e:	683a      	ldr	r2, [r7, #0]
   80680:	687b      	ldr	r3, [r7, #4]
   80682:	3310      	adds	r3, #16
   80684:	015b      	lsls	r3, r3, #5
   80686:	440b      	add	r3, r1
   80688:	605a      	str	r2, [r3, #4]
   8068a:	e007      	b.n	8069c <SetDuty+0x3c>
	else
		PWM->PWM_CH_NUM[chan].PWM_CDTYUPD = duty;
   8068c:	4906      	ldr	r1, [pc, #24]	; (806a8 <SetDuty+0x48>)
   8068e:	683a      	ldr	r2, [r7, #0]
   80690:	687b      	ldr	r3, [r7, #4]
   80692:	015b      	lsls	r3, r3, #5
   80694:	440b      	add	r3, r1
   80696:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8069a:	601a      	str	r2, [r3, #0]
}
   8069c:	370c      	adds	r7, #12
   8069e:	46bd      	mov	sp, r7
   806a0:	f85d 7b04 	ldr.w	r7, [sp], #4
   806a4:	4770      	bx	lr
   806a6:	bf00      	nop
   806a8:	40094000 	.word	0x40094000
   806ac:	00000000 	.word	0x00000000

000806b0 <WriteMotors>:

void WriteMotors(int percent_ST, int percent_DR)
{
   806b0:	b590      	push	{r4, r7, lr}
   806b2:	b083      	sub	sp, #12
   806b4:	af00      	add	r7, sp, #0
   806b6:	6078      	str	r0, [r7, #4]
   806b8:	6039      	str	r1, [r7, #0]
	SetDuty(CHAN_ST,123+(percent_ST/2.43)); // PWM motor stanga
   806ba:	4b25      	ldr	r3, [pc, #148]	; (80750 <WriteMotors+0xa0>)
   806bc:	6878      	ldr	r0, [r7, #4]
   806be:	4798      	blx	r3
   806c0:	4602      	mov	r2, r0
   806c2:	460b      	mov	r3, r1
   806c4:	4c23      	ldr	r4, [pc, #140]	; (80754 <WriteMotors+0xa4>)
   806c6:	4610      	mov	r0, r2
   806c8:	4619      	mov	r1, r3
   806ca:	a31d      	add	r3, pc, #116	; (adr r3, 80740 <WriteMotors+0x90>)
   806cc:	e9d3 2300 	ldrd	r2, r3, [r3]
   806d0:	47a0      	blx	r4
   806d2:	4602      	mov	r2, r0
   806d4:	460b      	mov	r3, r1
   806d6:	4c20      	ldr	r4, [pc, #128]	; (80758 <WriteMotors+0xa8>)
   806d8:	4610      	mov	r0, r2
   806da:	4619      	mov	r1, r3
   806dc:	a31a      	add	r3, pc, #104	; (adr r3, 80748 <WriteMotors+0x98>)
   806de:	e9d3 2300 	ldrd	r2, r3, [r3]
   806e2:	47a0      	blx	r4
   806e4:	4602      	mov	r2, r0
   806e6:	460b      	mov	r3, r1
   806e8:	4c1c      	ldr	r4, [pc, #112]	; (8075c <WriteMotors+0xac>)
   806ea:	4610      	mov	r0, r2
   806ec:	4619      	mov	r1, r3
   806ee:	47a0      	blx	r4
   806f0:	4603      	mov	r3, r0
   806f2:	2004      	movs	r0, #4
   806f4:	4619      	mov	r1, r3
   806f6:	4b1a      	ldr	r3, [pc, #104]	; (80760 <WriteMotors+0xb0>)
   806f8:	4798      	blx	r3
	SetDuty(CHAN_DR,123-(percent_DR/2.43)); // PWM motor dreapta
   806fa:	4b15      	ldr	r3, [pc, #84]	; (80750 <WriteMotors+0xa0>)
   806fc:	6838      	ldr	r0, [r7, #0]
   806fe:	4798      	blx	r3
   80700:	4602      	mov	r2, r0
   80702:	460b      	mov	r3, r1
   80704:	4c13      	ldr	r4, [pc, #76]	; (80754 <WriteMotors+0xa4>)
   80706:	4610      	mov	r0, r2
   80708:	4619      	mov	r1, r3
   8070a:	a30d      	add	r3, pc, #52	; (adr r3, 80740 <WriteMotors+0x90>)
   8070c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80710:	47a0      	blx	r4
   80712:	4602      	mov	r2, r0
   80714:	460b      	mov	r3, r1
   80716:	4c13      	ldr	r4, [pc, #76]	; (80764 <WriteMotors+0xb4>)
   80718:	a10b      	add	r1, pc, #44	; (adr r1, 80748 <WriteMotors+0x98>)
   8071a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8071e:	47a0      	blx	r4
   80720:	4602      	mov	r2, r0
   80722:	460b      	mov	r3, r1
   80724:	4c0d      	ldr	r4, [pc, #52]	; (8075c <WriteMotors+0xac>)
   80726:	4610      	mov	r0, r2
   80728:	4619      	mov	r1, r3
   8072a:	47a0      	blx	r4
   8072c:	4603      	mov	r3, r0
   8072e:	2005      	movs	r0, #5
   80730:	4619      	mov	r1, r3
   80732:	4b0b      	ldr	r3, [pc, #44]	; (80760 <WriteMotors+0xb0>)
   80734:	4798      	blx	r3
}
   80736:	370c      	adds	r7, #12
   80738:	46bd      	mov	sp, r7
   8073a:	bd90      	pop	{r4, r7, pc}
   8073c:	f3af 8000 	nop.w
   80740:	d70a3d71 	.word	0xd70a3d71
   80744:	400370a3 	.word	0x400370a3
   80748:	00000000 	.word	0x00000000
   8074c:	405ec000 	.word	0x405ec000
   80750:	00080f59 	.word	0x00080f59
   80754:	00081279 	.word	0x00081279
   80758:	00080cc1 	.word	0x00080cc1
   8075c:	00081449 	.word	0x00081449
   80760:	00080661 	.word	0x00080661
   80764:	00080cbd 	.word	0x00080cbd

00080768 <InitMotors>:

void InitMotors()
{
   80768:	b580      	push	{r7, lr}
   8076a:	af00      	add	r7, sp, #0
	WriteMotors(0,0);
   8076c:	2000      	movs	r0, #0
   8076e:	2100      	movs	r1, #0
   80770:	4b18      	ldr	r3, [pc, #96]	; (807d4 <InitMotors+0x6c>)
   80772:	4798      	blx	r3
	// Enable output
	PIOC->PIO_SODR = PIO_PC23; 
   80774:	4b18      	ldr	r3, [pc, #96]	; (807d8 <InitMotors+0x70>)
   80776:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   8077a:	631a      	str	r2, [r3, #48]	; 0x30
	delay_ms(1000);
   8077c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80780:	4b16      	ldr	r3, [pc, #88]	; (807dc <InitMotors+0x74>)
   80782:	4798      	blx	r3
	
	WriteMotors(100,100);//Stop Motors; Percent_RIGHT|Percent_LEFT
   80784:	2064      	movs	r0, #100	; 0x64
   80786:	2164      	movs	r1, #100	; 0x64
   80788:	4b12      	ldr	r3, [pc, #72]	; (807d4 <InitMotors+0x6c>)
   8078a:	4798      	blx	r3
	// Disable output
	PIOC->PIO_CODR = PIO_PC23;
   8078c:	4b12      	ldr	r3, [pc, #72]	; (807d8 <InitMotors+0x70>)
   8078e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80792:	635a      	str	r2, [r3, #52]	; 0x34
	delay_ms(1000);
   80794:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80798:	4b10      	ldr	r3, [pc, #64]	; (807dc <InitMotors+0x74>)
   8079a:	4798      	blx	r3
	
	WriteMotors(-100,-100);
   8079c:	f06f 0063 	mvn.w	r0, #99	; 0x63
   807a0:	f06f 0163 	mvn.w	r1, #99	; 0x63
   807a4:	4b0b      	ldr	r3, [pc, #44]	; (807d4 <InitMotors+0x6c>)
   807a6:	4798      	blx	r3
	// Enable output
	PIOC->PIO_SODR = PIO_PC23;
   807a8:	4b0b      	ldr	r3, [pc, #44]	; (807d8 <InitMotors+0x70>)
   807aa:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   807ae:	631a      	str	r2, [r3, #48]	; 0x30
	delay_ms(1000);
   807b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   807b4:	4b09      	ldr	r3, [pc, #36]	; (807dc <InitMotors+0x74>)
   807b6:	4798      	blx	r3
	
	WriteMotors(0,0);//Stop Motors; Percent_RIGHT|Percent_LEFT
   807b8:	2000      	movs	r0, #0
   807ba:	2100      	movs	r1, #0
   807bc:	4b05      	ldr	r3, [pc, #20]	; (807d4 <InitMotors+0x6c>)
   807be:	4798      	blx	r3
	// Disable output
	PIOC->PIO_CODR = PIO_PC23;
   807c0:	4b05      	ldr	r3, [pc, #20]	; (807d8 <InitMotors+0x70>)
   807c2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   807c6:	635a      	str	r2, [r3, #52]	; 0x34
	delay_ms(3000);
   807c8:	f640 30b8 	movw	r0, #3000	; 0xbb8
   807cc:	4b03      	ldr	r3, [pc, #12]	; (807dc <InitMotors+0x74>)
   807ce:	4798      	blx	r3
}  
   807d0:	bd80      	pop	{r7, pc}
   807d2:	bf00      	nop
   807d4:	000806b1 	.word	0x000806b1
   807d8:	400e1200 	.word	0x400e1200
   807dc:	00080925 	.word	0x00080925

000807e0 <ControlledDrive>:
	
	WriteMotors(iSpeed_ST,iSpeed_DR);
}


void ControlledDrive(uint8_t percent_ST, uint8_t percent_DR){
   807e0:	b580      	push	{r7, lr}
   807e2:	b084      	sub	sp, #16
   807e4:	af00      	add	r7, sp, #0
   807e6:	4602      	mov	r2, r0
   807e8:	460b      	mov	r3, r1
   807ea:	71fa      	strb	r2, [r7, #7]
   807ec:	71bb      	strb	r3, [r7, #6]

	uint8_t st = 0;
   807ee:	2300      	movs	r3, #0
   807f0:	73fb      	strb	r3, [r7, #15]
	uint8_t dr = 0;
   807f2:	2300      	movs	r3, #0
   807f4:	73bb      	strb	r3, [r7, #14]
	
	iEncoder_ST_current = 0;
   807f6:	4b1a      	ldr	r3, [pc, #104]	; (80860 <ControlledDrive+0x80>)
   807f8:	2200      	movs	r2, #0
   807fa:	601a      	str	r2, [r3, #0]
	iEncoder_DR_current = 0;
   807fc:	4b19      	ldr	r3, [pc, #100]	; (80864 <ControlledDrive+0x84>)
   807fe:	2200      	movs	r2, #0
   80800:	601a      	str	r2, [r3, #0]
	
	iSpeed_ST=BASE_SPEED;
   80802:	4b19      	ldr	r3, [pc, #100]	; (80868 <ControlledDrive+0x88>)
   80804:	2246      	movs	r2, #70	; 0x46
   80806:	801a      	strh	r2, [r3, #0]
	iSpeed_DR=BASE_SPEED;
   80808:	4b18      	ldr	r3, [pc, #96]	; (8086c <ControlledDrive+0x8c>)
   8080a:	2246      	movs	r2, #70	; 0x46
   8080c:	801a      	strh	r2, [r3, #0]
	while((st<1)||(dr<1)){
   8080e:	e01e      	b.n	8084e <ControlledDrive+0x6e>
		if(iEncoder_DR_current >= percent_DR){
   80810:	79ba      	ldrb	r2, [r7, #6]
   80812:	4b14      	ldr	r3, [pc, #80]	; (80864 <ControlledDrive+0x84>)
   80814:	681b      	ldr	r3, [r3, #0]
   80816:	429a      	cmp	r2, r3
   80818:	d804      	bhi.n	80824 <ControlledDrive+0x44>
			iSpeed_DR = 0;
   8081a:	4b14      	ldr	r3, [pc, #80]	; (8086c <ControlledDrive+0x8c>)
   8081c:	2200      	movs	r2, #0
   8081e:	801a      	strh	r2, [r3, #0]
			st=1;
   80820:	2301      	movs	r3, #1
   80822:	73fb      	strb	r3, [r7, #15]
		}
		if(iEncoder_ST_current >= percent_ST){
   80824:	79fa      	ldrb	r2, [r7, #7]
   80826:	4b0e      	ldr	r3, [pc, #56]	; (80860 <ControlledDrive+0x80>)
   80828:	681b      	ldr	r3, [r3, #0]
   8082a:	429a      	cmp	r2, r3
   8082c:	d804      	bhi.n	80838 <ControlledDrive+0x58>
			iSpeed_ST = 0;
   8082e:	4b0e      	ldr	r3, [pc, #56]	; (80868 <ControlledDrive+0x88>)
   80830:	2200      	movs	r2, #0
   80832:	801a      	strh	r2, [r3, #0]
			dr=1;
   80834:	2301      	movs	r3, #1
   80836:	73bb      	strb	r3, [r7, #14]
		}
		WriteMotors(iSpeed_ST,iSpeed_DR);
   80838:	4b0b      	ldr	r3, [pc, #44]	; (80868 <ControlledDrive+0x88>)
   8083a:	881b      	ldrh	r3, [r3, #0]
   8083c:	b29b      	uxth	r3, r3
   8083e:	461a      	mov	r2, r3
   80840:	4b0a      	ldr	r3, [pc, #40]	; (8086c <ControlledDrive+0x8c>)
   80842:	881b      	ldrh	r3, [r3, #0]
   80844:	b29b      	uxth	r3, r3
   80846:	4610      	mov	r0, r2
   80848:	4619      	mov	r1, r3
   8084a:	4b09      	ldr	r3, [pc, #36]	; (80870 <ControlledDrive+0x90>)
   8084c:	4798      	blx	r3
	iEncoder_ST_current = 0;
	iEncoder_DR_current = 0;
	
	iSpeed_ST=BASE_SPEED;
	iSpeed_DR=BASE_SPEED;
	while((st<1)||(dr<1)){
   8084e:	7bfb      	ldrb	r3, [r7, #15]
   80850:	2b00      	cmp	r3, #0
   80852:	d0dd      	beq.n	80810 <ControlledDrive+0x30>
   80854:	7bbb      	ldrb	r3, [r7, #14]
   80856:	2b00      	cmp	r3, #0
   80858:	d0da      	beq.n	80810 <ControlledDrive+0x30>
		}
		WriteMotors(iSpeed_ST,iSpeed_DR);
	}
	
	
   8085a:	3710      	adds	r7, #16
   8085c:	46bd      	mov	sp, r7
   8085e:	bd80      	pop	{r7, pc}
   80860:	20000460 	.word	0x20000460
   80864:	2000045c 	.word	0x2000045c
   80868:	20000466 	.word	0x20000466
   8086c:	20000464 	.word	0x20000464
   80870:	000806b1 	.word	0x000806b1

00080874 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80874:	b480      	push	{r7}
   80876:	b083      	sub	sp, #12
   80878:	af00      	add	r7, sp, #0
   8087a:	4603      	mov	r3, r0
   8087c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8087e:	4b08      	ldr	r3, [pc, #32]	; (808a0 <NVIC_EnableIRQ+0x2c>)
   80880:	f997 2007 	ldrsb.w	r2, [r7, #7]
   80884:	0952      	lsrs	r2, r2, #5
   80886:	79f9      	ldrb	r1, [r7, #7]
   80888:	f001 011f 	and.w	r1, r1, #31
   8088c:	2001      	movs	r0, #1
   8088e:	fa00 f101 	lsl.w	r1, r0, r1
   80892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   80896:	370c      	adds	r7, #12
   80898:	46bd      	mov	sp, r7
   8089a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8089e:	4770      	bx	lr
   808a0:	e000e100 	.word	0xe000e100

000808a4 <Configure_Timers>:
void Configure_TC0(void);
void delay_ms(uint32_t iPrescription);

// *************************************************************************************************************************************

void Configure_Timers(){
   808a4:	b580      	push	{r7, lr}
   808a6:	af00      	add	r7, sp, #0
	Configure_TC0();
   808a8:	4b01      	ldr	r3, [pc, #4]	; (808b0 <Configure_Timers+0xc>)
   808aa:	4798      	blx	r3
}
   808ac:	bd80      	pop	{r7, pc}
   808ae:	bf00      	nop
   808b0:	000808b5 	.word	0x000808b5

000808b4 <Configure_TC0>:

void Configure_TC0()
{
   808b4:	b580      	push	{r7, lr}
   808b6:	af00      	add	r7, sp, #0
	// Enable TC0 in PMC power management controller - ID 27
	PMC->PMC_PCER0 |= 1 << ID_TC0;
   808b8:	4b0e      	ldr	r3, [pc, #56]	; (808f4 <Configure_TC0+0x40>)
   808ba:	4a0e      	ldr	r2, [pc, #56]	; (808f4 <Configure_TC0+0x40>)
   808bc:	6912      	ldr	r2, [r2, #16]
   808be:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   808c2:	611a      	str	r2, [r3, #16]
	
	// Disable the clock for TC0
	TC0->TC_CHANNEL->TC_CCR = TC_CCR_CLKDIS;
   808c4:	4b0c      	ldr	r3, [pc, #48]	; (808f8 <Configure_TC0+0x44>)
   808c6:	2202      	movs	r2, #2
   808c8:	601a      	str	r2, [r3, #0]
	
	// Disable interrupts
	TC0->TC_CHANNEL->TC_IDR = 0xFFFFFFFF;
   808ca:	4b0b      	ldr	r3, [pc, #44]	; (808f8 <Configure_TC0+0x44>)
   808cc:	f04f 32ff 	mov.w	r2, #4294967295
   808d0:	629a      	str	r2, [r3, #40]	; 0x28
	
	// Clear status register
	TC0->TC_CHANNEL->TC_SR;
   808d2:	4b09      	ldr	r3, [pc, #36]	; (808f8 <Configure_TC0+0x44>)
   808d4:	6a1b      	ldr	r3, [r3, #32]
	
	// Set Mode
	TC0->TC_CHANNEL->TC_CMR = TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5;
   808d6:	4b08      	ldr	r3, [pc, #32]	; (808f8 <Configure_TC0+0x44>)
   808d8:	f244 0204 	movw	r2, #16388	; 0x4004
   808dc:	605a      	str	r2, [r3, #4]
	
	// Set compare value register TC_CR
	TC0->TC_CHANNEL[0].TC_RC = 10000;
   808de:	4b06      	ldr	r3, [pc, #24]	; (808f8 <Configure_TC0+0x44>)
   808e0:	f242 7210 	movw	r2, #10000	; 0x2710
   808e4:	61da      	str	r2, [r3, #28]
	
	// Configure and enable interrupt on RC compare
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
   808e6:	201b      	movs	r0, #27
   808e8:	4b04      	ldr	r3, [pc, #16]	; (808fc <Configure_TC0+0x48>)
   808ea:	4798      	blx	r3
	TC0->TC_CHANNEL->TC_IER = TC_IER_CPCS;
   808ec:	4b02      	ldr	r3, [pc, #8]	; (808f8 <Configure_TC0+0x44>)
   808ee:	2210      	movs	r2, #16
   808f0:	625a      	str	r2, [r3, #36]	; 0x24
	
	// Enable interrupts
	//TC0->TC_CHANNEL->TC_IER = 0xFFFFFFFF;
}
   808f2:	bd80      	pop	{r7, pc}
   808f4:	400e0600 	.word	0x400e0600
   808f8:	40080000 	.word	0x40080000
   808fc:	00080875 	.word	0x00080875

00080900 <TC0_Handler>:

void TC0_Handler(void)
{
   80900:	b480      	push	{r7}
   80902:	af00      	add	r7, sp, #0
	// Clear status register
	TC0->TC_CHANNEL->TC_SR;
   80904:	4b05      	ldr	r3, [pc, #20]	; (8091c <TC0_Handler+0x1c>)
   80906:	6a1b      	ldr	r3, [r3, #32]
	
	// Disable timer
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKDIS;
   80908:	4b04      	ldr	r3, [pc, #16]	; (8091c <TC0_Handler+0x1c>)
   8090a:	2202      	movs	r2, #2
   8090c:	601a      	str	r2, [r3, #0]
	
	iDelay = 1;
   8090e:	4b04      	ldr	r3, [pc, #16]	; (80920 <TC0_Handler+0x20>)
   80910:	2201      	movs	r2, #1
   80912:	701a      	strb	r2, [r3, #0]
}
   80914:	46bd      	mov	sp, r7
   80916:	f85d 7b04 	ldr.w	r7, [sp], #4
   8091a:	4770      	bx	lr
   8091c:	40080000 	.word	0x40080000
   80920:	20000455 	.word	0x20000455

00080924 <delay_ms>:

void delay_ms(uint32_t iPrescription)
{
   80924:	b480      	push	{r7}
   80926:	b083      	sub	sp, #12
   80928:	af00      	add	r7, sp, #0
   8092a:	6078      	str	r0, [r7, #4]
	// Set compare value for TC0
	TC0->TC_CHANNEL[0].TC_RC = iPrescription*29;
   8092c:	490b      	ldr	r1, [pc, #44]	; (8095c <delay_ms+0x38>)
   8092e:	687a      	ldr	r2, [r7, #4]
   80930:	4613      	mov	r3, r2
   80932:	00db      	lsls	r3, r3, #3
   80934:	1a9b      	subs	r3, r3, r2
   80936:	009b      	lsls	r3, r3, #2
   80938:	4413      	add	r3, r2
   8093a:	61cb      	str	r3, [r1, #28]
	
	// Reset and enable timer
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN|TC_CCR_SWTRG;
   8093c:	4b07      	ldr	r3, [pc, #28]	; (8095c <delay_ms+0x38>)
   8093e:	2205      	movs	r2, #5
   80940:	601a      	str	r2, [r3, #0]
	
	while(!iDelay);
   80942:	bf00      	nop
   80944:	4b06      	ldr	r3, [pc, #24]	; (80960 <delay_ms+0x3c>)
   80946:	781b      	ldrb	r3, [r3, #0]
   80948:	2b00      	cmp	r3, #0
   8094a:	d0fb      	beq.n	80944 <delay_ms+0x20>
	
	iDelay = 0;
   8094c:	4b04      	ldr	r3, [pc, #16]	; (80960 <delay_ms+0x3c>)
   8094e:	2200      	movs	r2, #0
   80950:	701a      	strb	r2, [r3, #0]
   80952:	370c      	adds	r7, #12
   80954:	46bd      	mov	sp, r7
   80956:	f85d 7b04 	ldr.w	r7, [sp], #4
   8095a:	4770      	bx	lr
   8095c:	40080000 	.word	0x40080000
   80960:	20000455 	.word	0x20000455

00080964 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80964:	b480      	push	{r7}
   80966:	b083      	sub	sp, #12
   80968:	af00      	add	r7, sp, #0
   8096a:	4603      	mov	r3, r0
   8096c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8096e:	4b08      	ldr	r3, [pc, #32]	; (80990 <NVIC_EnableIRQ+0x2c>)
   80970:	f997 2007 	ldrsb.w	r2, [r7, #7]
   80974:	0952      	lsrs	r2, r2, #5
   80976:	79f9      	ldrb	r1, [r7, #7]
   80978:	f001 011f 	and.w	r1, r1, #31
   8097c:	2001      	movs	r0, #1
   8097e:	fa00 f101 	lsl.w	r1, r0, r1
   80982:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   80986:	370c      	adds	r7, #12
   80988:	46bd      	mov	sp, r7
   8098a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8098e:	4770      	bx	lr
   80990:	e000e100 	.word	0xe000e100

00080994 <uart_getchar>:
void parseSpeed(char* buffer);

// *************************************************************************************************************************************

inline int uart_getchar(uint8_t *c)
{
   80994:	b480      	push	{r7}
   80996:	b083      	sub	sp, #12
   80998:	af00      	add	r7, sp, #0
   8099a:	6078      	str	r0, [r7, #4]
	// Check if the receiver is ready
	if((UART->UART_SR & UART_SR_RXRDY) == 0)
   8099c:	4b09      	ldr	r3, [pc, #36]	; (809c4 <uart_getchar+0x30>)
   8099e:	695b      	ldr	r3, [r3, #20]
   809a0:	f003 0301 	and.w	r3, r3, #1
   809a4:	2b00      	cmp	r3, #0
   809a6:	d101      	bne.n	809ac <uart_getchar+0x18>
	return 1;
   809a8:	2301      	movs	r3, #1
   809aa:	e005      	b.n	809b8 <uart_getchar+0x24>
	
	// Read the character
	*c = (uint8_t) UART->UART_RHR;
   809ac:	4b05      	ldr	r3, [pc, #20]	; (809c4 <uart_getchar+0x30>)
   809ae:	699b      	ldr	r3, [r3, #24]
   809b0:	b2da      	uxtb	r2, r3
   809b2:	687b      	ldr	r3, [r7, #4]
   809b4:	701a      	strb	r2, [r3, #0]
	return 0;
   809b6:	2300      	movs	r3, #0
}
   809b8:	4618      	mov	r0, r3
   809ba:	370c      	adds	r7, #12
   809bc:	46bd      	mov	sp, r7
   809be:	f85d 7b04 	ldr.w	r7, [sp], #4
   809c2:	4770      	bx	lr
   809c4:	400e0800 	.word	0x400e0800

000809c8 <uart_putchar>:

inline int uart_putchar(const uint8_t c)
{
   809c8:	b480      	push	{r7}
   809ca:	b083      	sub	sp, #12
   809cc:	af00      	add	r7, sp, #0
   809ce:	4603      	mov	r3, r0
   809d0:	71fb      	strb	r3, [r7, #7]
	// Check if the transmitter is ready
	if(!(UART->UART_SR & UART_SR_TXRDY))
   809d2:	4b09      	ldr	r3, [pc, #36]	; (809f8 <uart_putchar+0x30>)
   809d4:	695b      	ldr	r3, [r3, #20]
   809d6:	f003 0302 	and.w	r3, r3, #2
   809da:	2b00      	cmp	r3, #0
   809dc:	d101      	bne.n	809e2 <uart_putchar+0x1a>
	return 1;
   809de:	2301      	movs	r3, #1
   809e0:	e003      	b.n	809ea <uart_putchar+0x22>
	
	// Send the character
	UART->UART_THR = c;
   809e2:	4b05      	ldr	r3, [pc, #20]	; (809f8 <uart_putchar+0x30>)
   809e4:	79fa      	ldrb	r2, [r7, #7]
   809e6:	61da      	str	r2, [r3, #28]
	return 0;
   809e8:	2300      	movs	r3, #0
}
   809ea:	4618      	mov	r0, r3
   809ec:	370c      	adds	r7, #12
   809ee:	46bd      	mov	sp, r7
   809f0:	f85d 7b04 	ldr.w	r7, [sp], #4
   809f4:	4770      	bx	lr
   809f6:	bf00      	nop
   809f8:	400e0800 	.word	0x400e0800

000809fc <UART_Handler>:

void UART_Handler(void)
{
   809fc:	b580      	push	{r7, lr}
   809fe:	b084      	sub	sp, #16
   80a00:	af00      	add	r7, sp, #0
	
	uint8_t c = 0;
   80a02:	2300      	movs	r3, #0
   80a04:	71fb      	strb	r3, [r7, #7]
	int i = 0;
   80a06:	2300      	movs	r3, #0
   80a08:	60fb      	str	r3, [r7, #12]
	int j =0;
   80a0a:	2300      	movs	r3, #0
   80a0c:	60bb      	str	r3, [r7, #8]
	memset(buffer, 0, sizeof(buffer));
   80a0e:	4827      	ldr	r0, [pc, #156]	; (80aac <UART_Handler+0xb0>)
   80a10:	2100      	movs	r1, #0
   80a12:	2214      	movs	r2, #20
   80a14:	4b26      	ldr	r3, [pc, #152]	; (80ab0 <UART_Handler+0xb4>)
   80a16:	4798      	blx	r3
	
	// Check if the interrupt source is receive ready
	if((UART->UART_IMR & UART_IMR_RXRDY) && (!flag12))
   80a18:	4b26      	ldr	r3, [pc, #152]	; (80ab4 <UART_Handler+0xb8>)
   80a1a:	691b      	ldr	r3, [r3, #16]
   80a1c:	f003 0301 	and.w	r3, r3, #1
   80a20:	2b00      	cmp	r3, #0
   80a22:	d03f      	beq.n	80aa4 <UART_Handler+0xa8>
   80a24:	4b24      	ldr	r3, [pc, #144]	; (80ab8 <UART_Handler+0xbc>)
   80a26:	781b      	ldrb	r3, [r3, #0]
   80a28:	b2db      	uxtb	r3, r3
   80a2a:	2b00      	cmp	r3, #0
   80a2c:	d13a      	bne.n	80aa4 <UART_Handler+0xa8>
	{
		while(++j < 100000)
   80a2e:	e019      	b.n	80a64 <UART_Handler+0x68>
		{
			while(!uart_getchar(&c) && (j++ < 100000)){
   80a30:	e005      	b.n	80a3e <UART_Handler+0x42>
				buffer[i++]=c;
   80a32:	68fb      	ldr	r3, [r7, #12]
   80a34:	1c5a      	adds	r2, r3, #1
   80a36:	60fa      	str	r2, [r7, #12]
   80a38:	79f9      	ldrb	r1, [r7, #7]
   80a3a:	4a1c      	ldr	r2, [pc, #112]	; (80aac <UART_Handler+0xb0>)
   80a3c:	54d1      	strb	r1, [r2, r3]
	// Check if the interrupt source is receive ready
	if((UART->UART_IMR & UART_IMR_RXRDY) && (!flag12))
	{
		while(++j < 100000)
		{
			while(!uart_getchar(&c) && (j++ < 100000)){
   80a3e:	1dfb      	adds	r3, r7, #7
   80a40:	4618      	mov	r0, r3
   80a42:	4b1e      	ldr	r3, [pc, #120]	; (80abc <UART_Handler+0xc0>)
   80a44:	4798      	blx	r3
   80a46:	4603      	mov	r3, r0
   80a48:	2b00      	cmp	r3, #0
   80a4a:	d105      	bne.n	80a58 <UART_Handler+0x5c>
   80a4c:	68bb      	ldr	r3, [r7, #8]
   80a4e:	1c5a      	adds	r2, r3, #1
   80a50:	60ba      	str	r2, [r7, #8]
   80a52:	4a1b      	ldr	r2, [pc, #108]	; (80ac0 <UART_Handler+0xc4>)
   80a54:	4293      	cmp	r3, r2
   80a56:	ddec      	ble.n	80a32 <UART_Handler+0x36>
				buffer[i++]=c;
			}
			if(c == '\n' || (i >sizeof(buffer)-3))
   80a58:	79fb      	ldrb	r3, [r7, #7]
   80a5a:	2b0a      	cmp	r3, #10
   80a5c:	d009      	beq.n	80a72 <UART_Handler+0x76>
   80a5e:	68fb      	ldr	r3, [r7, #12]
   80a60:	2b11      	cmp	r3, #17
   80a62:	d806      	bhi.n	80a72 <UART_Handler+0x76>
	memset(buffer, 0, sizeof(buffer));
	
	// Check if the interrupt source is receive ready
	if((UART->UART_IMR & UART_IMR_RXRDY) && (!flag12))
	{
		while(++j < 100000)
   80a64:	68bb      	ldr	r3, [r7, #8]
   80a66:	3301      	adds	r3, #1
   80a68:	60bb      	str	r3, [r7, #8]
   80a6a:	68ba      	ldr	r2, [r7, #8]
   80a6c:	4b14      	ldr	r3, [pc, #80]	; (80ac0 <UART_Handler+0xc4>)
   80a6e:	429a      	cmp	r2, r3
   80a70:	ddde      	ble.n	80a30 <UART_Handler+0x34>
				buffer[i++]=c;
			}
			if(c == '\n' || (i >sizeof(buffer)-3))
				break;
		}
		buffer[i++] = '\r';
   80a72:	68fb      	ldr	r3, [r7, #12]
   80a74:	1c5a      	adds	r2, r3, #1
   80a76:	60fa      	str	r2, [r7, #12]
   80a78:	4a0c      	ldr	r2, [pc, #48]	; (80aac <UART_Handler+0xb0>)
   80a7a:	210d      	movs	r1, #13
   80a7c:	54d1      	strb	r1, [r2, r3]
		buffer[i++] = '\n';
   80a7e:	68fb      	ldr	r3, [r7, #12]
   80a80:	1c5a      	adds	r2, r3, #1
   80a82:	60fa      	str	r2, [r7, #12]
   80a84:	4a09      	ldr	r2, [pc, #36]	; (80aac <UART_Handler+0xb0>)
   80a86:	210a      	movs	r1, #10
   80a88:	54d1      	strb	r1, [r2, r3]
		sendString("Receivedx: ", 10);
   80a8a:	480e      	ldr	r0, [pc, #56]	; (80ac4 <UART_Handler+0xc8>)
   80a8c:	210a      	movs	r1, #10
   80a8e:	4b0e      	ldr	r3, [pc, #56]	; (80ac8 <UART_Handler+0xcc>)
   80a90:	4798      	blx	r3
		sendString(buffer, i);
   80a92:	68fb      	ldr	r3, [r7, #12]
   80a94:	b29b      	uxth	r3, r3
   80a96:	4805      	ldr	r0, [pc, #20]	; (80aac <UART_Handler+0xb0>)
   80a98:	4619      	mov	r1, r3
   80a9a:	4b0b      	ldr	r3, [pc, #44]	; (80ac8 <UART_Handler+0xcc>)
   80a9c:	4798      	blx	r3
		parseSpeed(buffer);
   80a9e:	4803      	ldr	r0, [pc, #12]	; (80aac <UART_Handler+0xb0>)
   80aa0:	4b0a      	ldr	r3, [pc, #40]	; (80acc <UART_Handler+0xd0>)
   80aa2:	4798      	blx	r3
		
	}
}
   80aa4:	3710      	adds	r7, #16
   80aa6:	46bd      	mov	sp, r7
   80aa8:	bd80      	pop	{r7, pc}
   80aaa:	bf00      	nop
   80aac:	20000470 	.word	0x20000470
   80ab0:	000814e9 	.word	0x000814e9
   80ab4:	400e0800 	.word	0x400e0800
   80ab8:	20000454 	.word	0x20000454
   80abc:	00080995 	.word	0x00080995
   80ac0:	0001869f 	.word	0x0001869f
   80ac4:	00081874 	.word	0x00081874
   80ac8:	00080b89 	.word	0x00080b89
   80acc:	00080bed 	.word	0x00080bed

00080ad0 <configure_uart>:

void configure_uart(void)
{
   80ad0:	b580      	push	{r7, lr}
   80ad2:	b082      	sub	sp, #8
   80ad4:	af00      	add	r7, sp, #0
	uint32_t ul_sr;
	
	// ==> Pin configuration
	// Disable interrupts on Rx and Tx
	PIOA->PIO_IDR |= PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80ad6:	4b28      	ldr	r3, [pc, #160]	; (80b78 <configure_uart+0xa8>)
   80ad8:	4a27      	ldr	r2, [pc, #156]	; (80b78 <configure_uart+0xa8>)
   80ada:	6c52      	ldr	r2, [r2, #68]	; 0x44
   80adc:	f442 7240 	orr.w	r2, r2, #768	; 0x300
   80ae0:	645a      	str	r2, [r3, #68]	; 0x44
	
	// Disable the PIO of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR |= PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80ae2:	4b25      	ldr	r3, [pc, #148]	; (80b78 <configure_uart+0xa8>)
   80ae4:	4a24      	ldr	r2, [pc, #144]	; (80b78 <configure_uart+0xa8>)
   80ae6:	6852      	ldr	r2, [r2, #4]
   80ae8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
   80aec:	605a      	str	r2, [r3, #4]
	
	// Read current peripheral AB select register and set the Rx and Tx pins to 0 (Peripheral A function)
	ul_sr = PIOA->PIO_ABSR;
   80aee:	4b22      	ldr	r3, [pc, #136]	; (80b78 <configure_uart+0xa8>)
   80af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   80af2:	607b      	str	r3, [r7, #4]
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80af4:	4b20      	ldr	r3, [pc, #128]	; (80b78 <configure_uart+0xa8>)
   80af6:	4a20      	ldr	r2, [pc, #128]	; (80b78 <configure_uart+0xa8>)
   80af8:	6f11      	ldr	r1, [r2, #112]	; 0x70
   80afa:	687a      	ldr	r2, [r7, #4]
   80afc:	400a      	ands	r2, r1
   80afe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80b02:	671a      	str	r2, [r3, #112]	; 0x70
	
	// Enable the pull up on the Rx and Tx pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80b04:	4b1c      	ldr	r3, [pc, #112]	; (80b78 <configure_uart+0xa8>)
   80b06:	f44f 7240 	mov.w	r2, #768	; 0x300
   80b0a:	665a      	str	r2, [r3, #100]	; 0x64
	
	// ==> Actual uart configuration
	// Enable the peripheral uart controller
	PMC->PMC_PCER0 |= 1 << ID_UART;
   80b0c:	4b1b      	ldr	r3, [pc, #108]	; (80b7c <configure_uart+0xac>)
   80b0e:	4a1b      	ldr	r2, [pc, #108]	; (80b7c <configure_uart+0xac>)
   80b10:	6912      	ldr	r2, [r2, #16]
   80b12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80b16:	611a      	str	r2, [r3, #16]
	
	// Reset and disable receiver & transmitter
	UART->UART_CR |= UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80b18:	4b19      	ldr	r3, [pc, #100]	; (80b80 <configure_uart+0xb0>)
   80b1a:	4a19      	ldr	r2, [pc, #100]	; (80b80 <configure_uart+0xb0>)
   80b1c:	6812      	ldr	r2, [r2, #0]
   80b1e:	f042 02ac 	orr.w	r2, r2, #172	; 0xac
   80b22:	601a      	str	r2, [r3, #0]
	
	// Set the baudrate to 115200
	UART->UART_BRGR |= 45; // 84000000 / 16 * x = BaudRate (write x into UART_BRGR)
   80b24:	4b16      	ldr	r3, [pc, #88]	; (80b80 <configure_uart+0xb0>)
   80b26:	4a16      	ldr	r2, [pc, #88]	; (80b80 <configure_uart+0xb0>)
   80b28:	6a12      	ldr	r2, [r2, #32]
   80b2a:	f042 022d 	orr.w	r2, r2, #45	; 0x2d
   80b2e:	621a      	str	r2, [r3, #32]
	
	// No Parity
	UART->UART_MR |= UART_MR_PAR_NO;
   80b30:	4b13      	ldr	r3, [pc, #76]	; (80b80 <configure_uart+0xb0>)
   80b32:	4a13      	ldr	r2, [pc, #76]	; (80b80 <configure_uart+0xb0>)
   80b34:	6852      	ldr	r2, [r2, #4]
   80b36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   80b3a:	605a      	str	r2, [r3, #4]
	
	// Disable PDC channel requests
	UART->UART_PTCR |= UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80b3c:	4a10      	ldr	r2, [pc, #64]	; (80b80 <configure_uart+0xb0>)
   80b3e:	4b10      	ldr	r3, [pc, #64]	; (80b80 <configure_uart+0xb0>)
   80b40:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
   80b44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   80b48:	f043 0302 	orr.w	r3, r3, #2
   80b4c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	
	// Disable / Enable interrupts on end of receive
	UART->UART_IDR = 0xFFFFFFFF;
   80b50:	4b0b      	ldr	r3, [pc, #44]	; (80b80 <configure_uart+0xb0>)
   80b52:	f04f 32ff 	mov.w	r2, #4294967295
   80b56:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ((IRQn_Type) ID_UART);
   80b58:	2008      	movs	r0, #8
   80b5a:	4b0a      	ldr	r3, [pc, #40]	; (80b84 <configure_uart+0xb4>)
   80b5c:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   80b5e:	4b08      	ldr	r3, [pc, #32]	; (80b80 <configure_uart+0xb0>)
   80b60:	2201      	movs	r2, #1
   80b62:	609a      	str	r2, [r3, #8]
	
	// Enable receiver and trasmitter
	UART->UART_CR |= UART_CR_RXEN | UART_CR_TXEN;
   80b64:	4b06      	ldr	r3, [pc, #24]	; (80b80 <configure_uart+0xb0>)
   80b66:	4a06      	ldr	r2, [pc, #24]	; (80b80 <configure_uart+0xb0>)
   80b68:	6812      	ldr	r2, [r2, #0]
   80b6a:	f042 0250 	orr.w	r2, r2, #80	; 0x50
   80b6e:	601a      	str	r2, [r3, #0]
	
}
   80b70:	3708      	adds	r7, #8
   80b72:	46bd      	mov	sp, r7
   80b74:	bd80      	pop	{r7, pc}
   80b76:	bf00      	nop
   80b78:	400e0e00 	.word	0x400e0e00
   80b7c:	400e0600 	.word	0x400e0600
   80b80:	400e0800 	.word	0x400e0800
   80b84:	00080965 	.word	0x00080965

00080b88 <sendString>:


void sendString(const char* c, uint16_t length){
   80b88:	b580      	push	{r7, lr}
   80b8a:	b084      	sub	sp, #16
   80b8c:	af00      	add	r7, sp, #0
   80b8e:	6078      	str	r0, [r7, #4]
   80b90:	460b      	mov	r3, r1
   80b92:	807b      	strh	r3, [r7, #2]
	for(int i = 0;i<length;i++){
   80b94:	2300      	movs	r3, #0
   80b96:	60fb      	str	r3, [r7, #12]
   80b98:	e00d      	b.n	80bb6 <sendString+0x2e>
		while(uart_putchar(*(c+i)));
   80b9a:	bf00      	nop
   80b9c:	68fb      	ldr	r3, [r7, #12]
   80b9e:	687a      	ldr	r2, [r7, #4]
   80ba0:	4413      	add	r3, r2
   80ba2:	781b      	ldrb	r3, [r3, #0]
   80ba4:	4618      	mov	r0, r3
   80ba6:	4b07      	ldr	r3, [pc, #28]	; (80bc4 <sendString+0x3c>)
   80ba8:	4798      	blx	r3
   80baa:	4603      	mov	r3, r0
   80bac:	2b00      	cmp	r3, #0
   80bae:	d1f5      	bne.n	80b9c <sendString+0x14>
	
}


void sendString(const char* c, uint16_t length){
	for(int i = 0;i<length;i++){
   80bb0:	68fb      	ldr	r3, [r7, #12]
   80bb2:	3301      	adds	r3, #1
   80bb4:	60fb      	str	r3, [r7, #12]
   80bb6:	887a      	ldrh	r2, [r7, #2]
   80bb8:	68fb      	ldr	r3, [r7, #12]
   80bba:	429a      	cmp	r2, r3
   80bbc:	dced      	bgt.n	80b9a <sendString+0x12>
		while(uart_putchar(*(c+i)));
	}
}
   80bbe:	3710      	adds	r7, #16
   80bc0:	46bd      	mov	sp, r7
   80bc2:	bd80      	pop	{r7, pc}
   80bc4:	000809c9 	.word	0x000809c9

00080bc8 <getNewSpeed>:
		value /= 10;
		i--;
	}
}
uint8_t getNewSpeed()
{
   80bc8:	b480      	push	{r7}
   80bca:	af00      	add	r7, sp, #0
	if(flag12)
   80bcc:	4b06      	ldr	r3, [pc, #24]	; (80be8 <getNewSpeed+0x20>)
   80bce:	781b      	ldrb	r3, [r3, #0]
   80bd0:	b2db      	uxtb	r3, r3
   80bd2:	2b00      	cmp	r3, #0
   80bd4:	d001      	beq.n	80bda <getNewSpeed+0x12>
	{
	//	sendString("Set:\n", 5);
		return 1;
   80bd6:	2301      	movs	r3, #1
   80bd8:	e000      	b.n	80bdc <getNewSpeed+0x14>
	}
	else
	{
		//sendString("UnSet:\n", 7);
		return 0;
   80bda:	2300      	movs	r3, #0
	}
}
   80bdc:	4618      	mov	r0, r3
   80bde:	46bd      	mov	sp, r7
   80be0:	f85d 7b04 	ldr.w	r7, [sp], #4
   80be4:	4770      	bx	lr
   80be6:	bf00      	nop
   80be8:	20000454 	.word	0x20000454

00080bec <parseSpeed>:

void parseSpeed(char* buffer)
{
   80bec:	b580      	push	{r7, lr}
   80bee:	b086      	sub	sp, #24
   80bf0:	af00      	add	r7, sp, #0
   80bf2:	6078      	str	r0, [r7, #4]
	char* token1;
	token1 = strtok(buffer, "#");
   80bf4:	6878      	ldr	r0, [r7, #4]
   80bf6:	4924      	ldr	r1, [pc, #144]	; (80c88 <parseSpeed+0x9c>)
   80bf8:	4b24      	ldr	r3, [pc, #144]	; (80c8c <parseSpeed+0xa0>)
   80bfa:	4798      	blx	r3
   80bfc:	6178      	str	r0, [r7, #20]
	if(token1 != NULL)
   80bfe:	697b      	ldr	r3, [r7, #20]
   80c00:	2b00      	cmp	r3, #0
   80c02:	d03d      	beq.n	80c80 <parseSpeed+0x94>
	{
		char* token2;
		token2 = strtok(NULL, "#");
   80c04:	2000      	movs	r0, #0
   80c06:	4920      	ldr	r1, [pc, #128]	; (80c88 <parseSpeed+0x9c>)
   80c08:	4b20      	ldr	r3, [pc, #128]	; (80c8c <parseSpeed+0xa0>)
   80c0a:	4798      	blx	r3
   80c0c:	6138      	str	r0, [r7, #16]
		if(token2 != NULL)
   80c0e:	693b      	ldr	r3, [r7, #16]
   80c10:	2b00      	cmp	r3, #0
   80c12:	d035      	beq.n	80c80 <parseSpeed+0x94>
		{
			sendString("Speed1: ", 8);
   80c14:	481e      	ldr	r0, [pc, #120]	; (80c90 <parseSpeed+0xa4>)
   80c16:	2108      	movs	r1, #8
   80c18:	4b1e      	ldr	r3, [pc, #120]	; (80c94 <parseSpeed+0xa8>)
   80c1a:	4798      	blx	r3
			sendString(token1, strlen(token1));
   80c1c:	6978      	ldr	r0, [r7, #20]
   80c1e:	4b1e      	ldr	r3, [pc, #120]	; (80c98 <parseSpeed+0xac>)
   80c20:	4798      	blx	r3
   80c22:	4603      	mov	r3, r0
   80c24:	b29b      	uxth	r3, r3
   80c26:	6978      	ldr	r0, [r7, #20]
   80c28:	4619      	mov	r1, r3
   80c2a:	4b1a      	ldr	r3, [pc, #104]	; (80c94 <parseSpeed+0xa8>)
   80c2c:	4798      	blx	r3
			sendString(" Speed2: ", 8);
   80c2e:	481b      	ldr	r0, [pc, #108]	; (80c9c <parseSpeed+0xb0>)
   80c30:	2108      	movs	r1, #8
   80c32:	4b18      	ldr	r3, [pc, #96]	; (80c94 <parseSpeed+0xa8>)
   80c34:	4798      	blx	r3
			sendString(token2, strlen(token2));
   80c36:	6938      	ldr	r0, [r7, #16]
   80c38:	4b17      	ldr	r3, [pc, #92]	; (80c98 <parseSpeed+0xac>)
   80c3a:	4798      	blx	r3
   80c3c:	4603      	mov	r3, r0
   80c3e:	b29b      	uxth	r3, r3
   80c40:	6938      	ldr	r0, [r7, #16]
   80c42:	4619      	mov	r1, r3
   80c44:	4b13      	ldr	r3, [pc, #76]	; (80c94 <parseSpeed+0xa8>)
   80c46:	4798      	blx	r3
			
			char *end;
			percentage_ST = strtol(token1, &end, 10);
   80c48:	f107 030c 	add.w	r3, r7, #12
   80c4c:	6978      	ldr	r0, [r7, #20]
   80c4e:	4619      	mov	r1, r3
   80c50:	220a      	movs	r2, #10
   80c52:	4b13      	ldr	r3, [pc, #76]	; (80ca0 <parseSpeed+0xb4>)
   80c54:	4798      	blx	r3
   80c56:	4603      	mov	r3, r0
   80c58:	b2da      	uxtb	r2, r3
   80c5a:	4b12      	ldr	r3, [pc, #72]	; (80ca4 <parseSpeed+0xb8>)
   80c5c:	701a      	strb	r2, [r3, #0]
			percentage_DR = strtol(token2, &end, 10);
   80c5e:	f107 030c 	add.w	r3, r7, #12
   80c62:	6938      	ldr	r0, [r7, #16]
   80c64:	4619      	mov	r1, r3
   80c66:	220a      	movs	r2, #10
   80c68:	4b0d      	ldr	r3, [pc, #52]	; (80ca0 <parseSpeed+0xb4>)
   80c6a:	4798      	blx	r3
   80c6c:	4603      	mov	r3, r0
   80c6e:	b2da      	uxtb	r2, r3
   80c70:	4b0d      	ldr	r3, [pc, #52]	; (80ca8 <parseSpeed+0xbc>)
   80c72:	701a      	strb	r2, [r3, #0]
			
			newSpeed = 1;
   80c74:	4b0d      	ldr	r3, [pc, #52]	; (80cac <parseSpeed+0xc0>)
   80c76:	2201      	movs	r2, #1
   80c78:	701a      	strb	r2, [r3, #0]
			flag12=1;
   80c7a:	4b0d      	ldr	r3, [pc, #52]	; (80cb0 <parseSpeed+0xc4>)
   80c7c:	2201      	movs	r2, #1
   80c7e:	701a      	strb	r2, [r3, #0]
			//parsed[0]=speed1;
			//parsed[1]=speed2;
			//sendString(parsed, 2);
		}
	}
   80c80:	3718      	adds	r7, #24
   80c82:	46bd      	mov	sp, r7
   80c84:	bd80      	pop	{r7, pc}
   80c86:	bf00      	nop
   80c88:	00081880 	.word	0x00081880
   80c8c:	000815dd 	.word	0x000815dd
   80c90:	00081884 	.word	0x00081884
   80c94:	00080b89 	.word	0x00080b89
   80c98:	0008157d 	.word	0x0008157d
   80c9c:	00081890 	.word	0x00081890
   80ca0:	00081765 	.word	0x00081765
   80ca4:	20000485 	.word	0x20000485
   80ca8:	20000484 	.word	0x20000484
   80cac:	2000046c 	.word	0x2000046c
   80cb0:	20000454 	.word	0x20000454

00080cb4 <__aeabi_drsub>:
   80cb4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80cb8:	e002      	b.n	80cc0 <__adddf3>
   80cba:	bf00      	nop

00080cbc <__aeabi_dsub>:
   80cbc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080cc0 <__adddf3>:
   80cc0:	b530      	push	{r4, r5, lr}
   80cc2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80cc6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80cca:	ea94 0f05 	teq	r4, r5
   80cce:	bf08      	it	eq
   80cd0:	ea90 0f02 	teqeq	r0, r2
   80cd4:	bf1f      	itttt	ne
   80cd6:	ea54 0c00 	orrsne.w	ip, r4, r0
   80cda:	ea55 0c02 	orrsne.w	ip, r5, r2
   80cde:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80ce2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80ce6:	f000 80e2 	beq.w	80eae <__adddf3+0x1ee>
   80cea:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80cee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80cf2:	bfb8      	it	lt
   80cf4:	426d      	neglt	r5, r5
   80cf6:	dd0c      	ble.n	80d12 <__adddf3+0x52>
   80cf8:	442c      	add	r4, r5
   80cfa:	ea80 0202 	eor.w	r2, r0, r2
   80cfe:	ea81 0303 	eor.w	r3, r1, r3
   80d02:	ea82 0000 	eor.w	r0, r2, r0
   80d06:	ea83 0101 	eor.w	r1, r3, r1
   80d0a:	ea80 0202 	eor.w	r2, r0, r2
   80d0e:	ea81 0303 	eor.w	r3, r1, r3
   80d12:	2d36      	cmp	r5, #54	; 0x36
   80d14:	bf88      	it	hi
   80d16:	bd30      	pophi	{r4, r5, pc}
   80d18:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80d1c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80d20:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80d24:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80d28:	d002      	beq.n	80d30 <__adddf3+0x70>
   80d2a:	4240      	negs	r0, r0
   80d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80d30:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80d34:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80d38:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80d3c:	d002      	beq.n	80d44 <__adddf3+0x84>
   80d3e:	4252      	negs	r2, r2
   80d40:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80d44:	ea94 0f05 	teq	r4, r5
   80d48:	f000 80a7 	beq.w	80e9a <__adddf3+0x1da>
   80d4c:	f1a4 0401 	sub.w	r4, r4, #1
   80d50:	f1d5 0e20 	rsbs	lr, r5, #32
   80d54:	db0d      	blt.n	80d72 <__adddf3+0xb2>
   80d56:	fa02 fc0e 	lsl.w	ip, r2, lr
   80d5a:	fa22 f205 	lsr.w	r2, r2, r5
   80d5e:	1880      	adds	r0, r0, r2
   80d60:	f141 0100 	adc.w	r1, r1, #0
   80d64:	fa03 f20e 	lsl.w	r2, r3, lr
   80d68:	1880      	adds	r0, r0, r2
   80d6a:	fa43 f305 	asr.w	r3, r3, r5
   80d6e:	4159      	adcs	r1, r3
   80d70:	e00e      	b.n	80d90 <__adddf3+0xd0>
   80d72:	f1a5 0520 	sub.w	r5, r5, #32
   80d76:	f10e 0e20 	add.w	lr, lr, #32
   80d7a:	2a01      	cmp	r2, #1
   80d7c:	fa03 fc0e 	lsl.w	ip, r3, lr
   80d80:	bf28      	it	cs
   80d82:	f04c 0c02 	orrcs.w	ip, ip, #2
   80d86:	fa43 f305 	asr.w	r3, r3, r5
   80d8a:	18c0      	adds	r0, r0, r3
   80d8c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80d90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80d94:	d507      	bpl.n	80da6 <__adddf3+0xe6>
   80d96:	f04f 0e00 	mov.w	lr, #0
   80d9a:	f1dc 0c00 	rsbs	ip, ip, #0
   80d9e:	eb7e 0000 	sbcs.w	r0, lr, r0
   80da2:	eb6e 0101 	sbc.w	r1, lr, r1
   80da6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80daa:	d31b      	bcc.n	80de4 <__adddf3+0x124>
   80dac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80db0:	d30c      	bcc.n	80dcc <__adddf3+0x10c>
   80db2:	0849      	lsrs	r1, r1, #1
   80db4:	ea5f 0030 	movs.w	r0, r0, rrx
   80db8:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80dbc:	f104 0401 	add.w	r4, r4, #1
   80dc0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80dc4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80dc8:	f080 809a 	bcs.w	80f00 <__adddf3+0x240>
   80dcc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80dd0:	bf08      	it	eq
   80dd2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80dd6:	f150 0000 	adcs.w	r0, r0, #0
   80dda:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80dde:	ea41 0105 	orr.w	r1, r1, r5
   80de2:	bd30      	pop	{r4, r5, pc}
   80de4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80de8:	4140      	adcs	r0, r0
   80dea:	eb41 0101 	adc.w	r1, r1, r1
   80dee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80df2:	f1a4 0401 	sub.w	r4, r4, #1
   80df6:	d1e9      	bne.n	80dcc <__adddf3+0x10c>
   80df8:	f091 0f00 	teq	r1, #0
   80dfc:	bf04      	itt	eq
   80dfe:	4601      	moveq	r1, r0
   80e00:	2000      	moveq	r0, #0
   80e02:	fab1 f381 	clz	r3, r1
   80e06:	bf08      	it	eq
   80e08:	3320      	addeq	r3, #32
   80e0a:	f1a3 030b 	sub.w	r3, r3, #11
   80e0e:	f1b3 0220 	subs.w	r2, r3, #32
   80e12:	da0c      	bge.n	80e2e <__adddf3+0x16e>
   80e14:	320c      	adds	r2, #12
   80e16:	dd08      	ble.n	80e2a <__adddf3+0x16a>
   80e18:	f102 0c14 	add.w	ip, r2, #20
   80e1c:	f1c2 020c 	rsb	r2, r2, #12
   80e20:	fa01 f00c 	lsl.w	r0, r1, ip
   80e24:	fa21 f102 	lsr.w	r1, r1, r2
   80e28:	e00c      	b.n	80e44 <__adddf3+0x184>
   80e2a:	f102 0214 	add.w	r2, r2, #20
   80e2e:	bfd8      	it	le
   80e30:	f1c2 0c20 	rsble	ip, r2, #32
   80e34:	fa01 f102 	lsl.w	r1, r1, r2
   80e38:	fa20 fc0c 	lsr.w	ip, r0, ip
   80e3c:	bfdc      	itt	le
   80e3e:	ea41 010c 	orrle.w	r1, r1, ip
   80e42:	4090      	lslle	r0, r2
   80e44:	1ae4      	subs	r4, r4, r3
   80e46:	bfa2      	ittt	ge
   80e48:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80e4c:	4329      	orrge	r1, r5
   80e4e:	bd30      	popge	{r4, r5, pc}
   80e50:	ea6f 0404 	mvn.w	r4, r4
   80e54:	3c1f      	subs	r4, #31
   80e56:	da1c      	bge.n	80e92 <__adddf3+0x1d2>
   80e58:	340c      	adds	r4, #12
   80e5a:	dc0e      	bgt.n	80e7a <__adddf3+0x1ba>
   80e5c:	f104 0414 	add.w	r4, r4, #20
   80e60:	f1c4 0220 	rsb	r2, r4, #32
   80e64:	fa20 f004 	lsr.w	r0, r0, r4
   80e68:	fa01 f302 	lsl.w	r3, r1, r2
   80e6c:	ea40 0003 	orr.w	r0, r0, r3
   80e70:	fa21 f304 	lsr.w	r3, r1, r4
   80e74:	ea45 0103 	orr.w	r1, r5, r3
   80e78:	bd30      	pop	{r4, r5, pc}
   80e7a:	f1c4 040c 	rsb	r4, r4, #12
   80e7e:	f1c4 0220 	rsb	r2, r4, #32
   80e82:	fa20 f002 	lsr.w	r0, r0, r2
   80e86:	fa01 f304 	lsl.w	r3, r1, r4
   80e8a:	ea40 0003 	orr.w	r0, r0, r3
   80e8e:	4629      	mov	r1, r5
   80e90:	bd30      	pop	{r4, r5, pc}
   80e92:	fa21 f004 	lsr.w	r0, r1, r4
   80e96:	4629      	mov	r1, r5
   80e98:	bd30      	pop	{r4, r5, pc}
   80e9a:	f094 0f00 	teq	r4, #0
   80e9e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80ea2:	bf06      	itte	eq
   80ea4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80ea8:	3401      	addeq	r4, #1
   80eaa:	3d01      	subne	r5, #1
   80eac:	e74e      	b.n	80d4c <__adddf3+0x8c>
   80eae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80eb2:	bf18      	it	ne
   80eb4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80eb8:	d029      	beq.n	80f0e <__adddf3+0x24e>
   80eba:	ea94 0f05 	teq	r4, r5
   80ebe:	bf08      	it	eq
   80ec0:	ea90 0f02 	teqeq	r0, r2
   80ec4:	d005      	beq.n	80ed2 <__adddf3+0x212>
   80ec6:	ea54 0c00 	orrs.w	ip, r4, r0
   80eca:	bf04      	itt	eq
   80ecc:	4619      	moveq	r1, r3
   80ece:	4610      	moveq	r0, r2
   80ed0:	bd30      	pop	{r4, r5, pc}
   80ed2:	ea91 0f03 	teq	r1, r3
   80ed6:	bf1e      	ittt	ne
   80ed8:	2100      	movne	r1, #0
   80eda:	2000      	movne	r0, #0
   80edc:	bd30      	popne	{r4, r5, pc}
   80ede:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   80ee2:	d105      	bne.n	80ef0 <__adddf3+0x230>
   80ee4:	0040      	lsls	r0, r0, #1
   80ee6:	4149      	adcs	r1, r1
   80ee8:	bf28      	it	cs
   80eea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   80eee:	bd30      	pop	{r4, r5, pc}
   80ef0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   80ef4:	bf3c      	itt	cc
   80ef6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   80efa:	bd30      	popcc	{r4, r5, pc}
   80efc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80f00:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   80f04:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80f08:	f04f 0000 	mov.w	r0, #0
   80f0c:	bd30      	pop	{r4, r5, pc}
   80f0e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80f12:	bf1a      	itte	ne
   80f14:	4619      	movne	r1, r3
   80f16:	4610      	movne	r0, r2
   80f18:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   80f1c:	bf1c      	itt	ne
   80f1e:	460b      	movne	r3, r1
   80f20:	4602      	movne	r2, r0
   80f22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   80f26:	bf06      	itte	eq
   80f28:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   80f2c:	ea91 0f03 	teqeq	r1, r3
   80f30:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   80f34:	bd30      	pop	{r4, r5, pc}
   80f36:	bf00      	nop

00080f38 <__aeabi_ui2d>:
   80f38:	f090 0f00 	teq	r0, #0
   80f3c:	bf04      	itt	eq
   80f3e:	2100      	moveq	r1, #0
   80f40:	4770      	bxeq	lr
   80f42:	b530      	push	{r4, r5, lr}
   80f44:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80f48:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80f4c:	f04f 0500 	mov.w	r5, #0
   80f50:	f04f 0100 	mov.w	r1, #0
   80f54:	e750      	b.n	80df8 <__adddf3+0x138>
   80f56:	bf00      	nop

00080f58 <__aeabi_i2d>:
   80f58:	f090 0f00 	teq	r0, #0
   80f5c:	bf04      	itt	eq
   80f5e:	2100      	moveq	r1, #0
   80f60:	4770      	bxeq	lr
   80f62:	b530      	push	{r4, r5, lr}
   80f64:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80f68:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80f6c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   80f70:	bf48      	it	mi
   80f72:	4240      	negmi	r0, r0
   80f74:	f04f 0100 	mov.w	r1, #0
   80f78:	e73e      	b.n	80df8 <__adddf3+0x138>
   80f7a:	bf00      	nop

00080f7c <__aeabi_f2d>:
   80f7c:	0042      	lsls	r2, r0, #1
   80f7e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   80f82:	ea4f 0131 	mov.w	r1, r1, rrx
   80f86:	ea4f 7002 	mov.w	r0, r2, lsl #28
   80f8a:	bf1f      	itttt	ne
   80f8c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   80f90:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80f94:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   80f98:	4770      	bxne	lr
   80f9a:	f092 0f00 	teq	r2, #0
   80f9e:	bf14      	ite	ne
   80fa0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80fa4:	4770      	bxeq	lr
   80fa6:	b530      	push	{r4, r5, lr}
   80fa8:	f44f 7460 	mov.w	r4, #896	; 0x380
   80fac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80fb0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80fb4:	e720      	b.n	80df8 <__adddf3+0x138>
   80fb6:	bf00      	nop

00080fb8 <__aeabi_ul2d>:
   80fb8:	ea50 0201 	orrs.w	r2, r0, r1
   80fbc:	bf08      	it	eq
   80fbe:	4770      	bxeq	lr
   80fc0:	b530      	push	{r4, r5, lr}
   80fc2:	f04f 0500 	mov.w	r5, #0
   80fc6:	e00a      	b.n	80fde <__aeabi_l2d+0x16>

00080fc8 <__aeabi_l2d>:
   80fc8:	ea50 0201 	orrs.w	r2, r0, r1
   80fcc:	bf08      	it	eq
   80fce:	4770      	bxeq	lr
   80fd0:	b530      	push	{r4, r5, lr}
   80fd2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   80fd6:	d502      	bpl.n	80fde <__aeabi_l2d+0x16>
   80fd8:	4240      	negs	r0, r0
   80fda:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80fde:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80fe2:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80fe6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   80fea:	f43f aedc 	beq.w	80da6 <__adddf3+0xe6>
   80fee:	f04f 0203 	mov.w	r2, #3
   80ff2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80ff6:	bf18      	it	ne
   80ff8:	3203      	addne	r2, #3
   80ffa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80ffe:	bf18      	it	ne
   81000:	3203      	addne	r2, #3
   81002:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81006:	f1c2 0320 	rsb	r3, r2, #32
   8100a:	fa00 fc03 	lsl.w	ip, r0, r3
   8100e:	fa20 f002 	lsr.w	r0, r0, r2
   81012:	fa01 fe03 	lsl.w	lr, r1, r3
   81016:	ea40 000e 	orr.w	r0, r0, lr
   8101a:	fa21 f102 	lsr.w	r1, r1, r2
   8101e:	4414      	add	r4, r2
   81020:	e6c1      	b.n	80da6 <__adddf3+0xe6>
   81022:	bf00      	nop

00081024 <__aeabi_dmul>:
   81024:	b570      	push	{r4, r5, r6, lr}
   81026:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8102a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8102e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81032:	bf1d      	ittte	ne
   81034:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81038:	ea94 0f0c 	teqne	r4, ip
   8103c:	ea95 0f0c 	teqne	r5, ip
   81040:	f000 f8de 	bleq	81200 <__aeabi_dmul+0x1dc>
   81044:	442c      	add	r4, r5
   81046:	ea81 0603 	eor.w	r6, r1, r3
   8104a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8104e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81052:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81056:	bf18      	it	ne
   81058:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   8105c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81060:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81064:	d038      	beq.n	810d8 <__aeabi_dmul+0xb4>
   81066:	fba0 ce02 	umull	ip, lr, r0, r2
   8106a:	f04f 0500 	mov.w	r5, #0
   8106e:	fbe1 e502 	umlal	lr, r5, r1, r2
   81072:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81076:	fbe0 e503 	umlal	lr, r5, r0, r3
   8107a:	f04f 0600 	mov.w	r6, #0
   8107e:	fbe1 5603 	umlal	r5, r6, r1, r3
   81082:	f09c 0f00 	teq	ip, #0
   81086:	bf18      	it	ne
   81088:	f04e 0e01 	orrne.w	lr, lr, #1
   8108c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81090:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81094:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81098:	d204      	bcs.n	810a4 <__aeabi_dmul+0x80>
   8109a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8109e:	416d      	adcs	r5, r5
   810a0:	eb46 0606 	adc.w	r6, r6, r6
   810a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   810a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   810ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   810b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   810b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   810b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   810bc:	bf88      	it	hi
   810be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   810c2:	d81e      	bhi.n	81102 <__aeabi_dmul+0xde>
   810c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   810c8:	bf08      	it	eq
   810ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   810ce:	f150 0000 	adcs.w	r0, r0, #0
   810d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   810d6:	bd70      	pop	{r4, r5, r6, pc}
   810d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   810dc:	ea46 0101 	orr.w	r1, r6, r1
   810e0:	ea40 0002 	orr.w	r0, r0, r2
   810e4:	ea81 0103 	eor.w	r1, r1, r3
   810e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   810ec:	bfc2      	ittt	gt
   810ee:	ebd4 050c 	rsbsgt	r5, r4, ip
   810f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   810f6:	bd70      	popgt	{r4, r5, r6, pc}
   810f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   810fc:	f04f 0e00 	mov.w	lr, #0
   81100:	3c01      	subs	r4, #1
   81102:	f300 80ab 	bgt.w	8125c <__aeabi_dmul+0x238>
   81106:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8110a:	bfde      	ittt	le
   8110c:	2000      	movle	r0, #0
   8110e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81112:	bd70      	pople	{r4, r5, r6, pc}
   81114:	f1c4 0400 	rsb	r4, r4, #0
   81118:	3c20      	subs	r4, #32
   8111a:	da35      	bge.n	81188 <__aeabi_dmul+0x164>
   8111c:	340c      	adds	r4, #12
   8111e:	dc1b      	bgt.n	81158 <__aeabi_dmul+0x134>
   81120:	f104 0414 	add.w	r4, r4, #20
   81124:	f1c4 0520 	rsb	r5, r4, #32
   81128:	fa00 f305 	lsl.w	r3, r0, r5
   8112c:	fa20 f004 	lsr.w	r0, r0, r4
   81130:	fa01 f205 	lsl.w	r2, r1, r5
   81134:	ea40 0002 	orr.w	r0, r0, r2
   81138:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8113c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81140:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81144:	fa21 f604 	lsr.w	r6, r1, r4
   81148:	eb42 0106 	adc.w	r1, r2, r6
   8114c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81150:	bf08      	it	eq
   81152:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81156:	bd70      	pop	{r4, r5, r6, pc}
   81158:	f1c4 040c 	rsb	r4, r4, #12
   8115c:	f1c4 0520 	rsb	r5, r4, #32
   81160:	fa00 f304 	lsl.w	r3, r0, r4
   81164:	fa20 f005 	lsr.w	r0, r0, r5
   81168:	fa01 f204 	lsl.w	r2, r1, r4
   8116c:	ea40 0002 	orr.w	r0, r0, r2
   81170:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81174:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81178:	f141 0100 	adc.w	r1, r1, #0
   8117c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81180:	bf08      	it	eq
   81182:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81186:	bd70      	pop	{r4, r5, r6, pc}
   81188:	f1c4 0520 	rsb	r5, r4, #32
   8118c:	fa00 f205 	lsl.w	r2, r0, r5
   81190:	ea4e 0e02 	orr.w	lr, lr, r2
   81194:	fa20 f304 	lsr.w	r3, r0, r4
   81198:	fa01 f205 	lsl.w	r2, r1, r5
   8119c:	ea43 0302 	orr.w	r3, r3, r2
   811a0:	fa21 f004 	lsr.w	r0, r1, r4
   811a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   811a8:	fa21 f204 	lsr.w	r2, r1, r4
   811ac:	ea20 0002 	bic.w	r0, r0, r2
   811b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   811b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   811b8:	bf08      	it	eq
   811ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   811be:	bd70      	pop	{r4, r5, r6, pc}
   811c0:	f094 0f00 	teq	r4, #0
   811c4:	d10f      	bne.n	811e6 <__aeabi_dmul+0x1c2>
   811c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   811ca:	0040      	lsls	r0, r0, #1
   811cc:	eb41 0101 	adc.w	r1, r1, r1
   811d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   811d4:	bf08      	it	eq
   811d6:	3c01      	subeq	r4, #1
   811d8:	d0f7      	beq.n	811ca <__aeabi_dmul+0x1a6>
   811da:	ea41 0106 	orr.w	r1, r1, r6
   811de:	f095 0f00 	teq	r5, #0
   811e2:	bf18      	it	ne
   811e4:	4770      	bxne	lr
   811e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   811ea:	0052      	lsls	r2, r2, #1
   811ec:	eb43 0303 	adc.w	r3, r3, r3
   811f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   811f4:	bf08      	it	eq
   811f6:	3d01      	subeq	r5, #1
   811f8:	d0f7      	beq.n	811ea <__aeabi_dmul+0x1c6>
   811fa:	ea43 0306 	orr.w	r3, r3, r6
   811fe:	4770      	bx	lr
   81200:	ea94 0f0c 	teq	r4, ip
   81204:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81208:	bf18      	it	ne
   8120a:	ea95 0f0c 	teqne	r5, ip
   8120e:	d00c      	beq.n	8122a <__aeabi_dmul+0x206>
   81210:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81214:	bf18      	it	ne
   81216:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8121a:	d1d1      	bne.n	811c0 <__aeabi_dmul+0x19c>
   8121c:	ea81 0103 	eor.w	r1, r1, r3
   81220:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81224:	f04f 0000 	mov.w	r0, #0
   81228:	bd70      	pop	{r4, r5, r6, pc}
   8122a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8122e:	bf06      	itte	eq
   81230:	4610      	moveq	r0, r2
   81232:	4619      	moveq	r1, r3
   81234:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81238:	d019      	beq.n	8126e <__aeabi_dmul+0x24a>
   8123a:	ea94 0f0c 	teq	r4, ip
   8123e:	d102      	bne.n	81246 <__aeabi_dmul+0x222>
   81240:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81244:	d113      	bne.n	8126e <__aeabi_dmul+0x24a>
   81246:	ea95 0f0c 	teq	r5, ip
   8124a:	d105      	bne.n	81258 <__aeabi_dmul+0x234>
   8124c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81250:	bf1c      	itt	ne
   81252:	4610      	movne	r0, r2
   81254:	4619      	movne	r1, r3
   81256:	d10a      	bne.n	8126e <__aeabi_dmul+0x24a>
   81258:	ea81 0103 	eor.w	r1, r1, r3
   8125c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81260:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81264:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81268:	f04f 0000 	mov.w	r0, #0
   8126c:	bd70      	pop	{r4, r5, r6, pc}
   8126e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81272:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81276:	bd70      	pop	{r4, r5, r6, pc}

00081278 <__aeabi_ddiv>:
   81278:	b570      	push	{r4, r5, r6, lr}
   8127a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8127e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81282:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81286:	bf1d      	ittte	ne
   81288:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8128c:	ea94 0f0c 	teqne	r4, ip
   81290:	ea95 0f0c 	teqne	r5, ip
   81294:	f000 f8a7 	bleq	813e6 <__aeabi_ddiv+0x16e>
   81298:	eba4 0405 	sub.w	r4, r4, r5
   8129c:	ea81 0e03 	eor.w	lr, r1, r3
   812a0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   812a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   812a8:	f000 8088 	beq.w	813bc <__aeabi_ddiv+0x144>
   812ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
   812b0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   812b4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   812b8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   812bc:	ea4f 2202 	mov.w	r2, r2, lsl #8
   812c0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   812c4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   812c8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   812cc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   812d0:	429d      	cmp	r5, r3
   812d2:	bf08      	it	eq
   812d4:	4296      	cmpeq	r6, r2
   812d6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   812da:	f504 7440 	add.w	r4, r4, #768	; 0x300
   812de:	d202      	bcs.n	812e6 <__aeabi_ddiv+0x6e>
   812e0:	085b      	lsrs	r3, r3, #1
   812e2:	ea4f 0232 	mov.w	r2, r2, rrx
   812e6:	1ab6      	subs	r6, r6, r2
   812e8:	eb65 0503 	sbc.w	r5, r5, r3
   812ec:	085b      	lsrs	r3, r3, #1
   812ee:	ea4f 0232 	mov.w	r2, r2, rrx
   812f2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   812f6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   812fa:	ebb6 0e02 	subs.w	lr, r6, r2
   812fe:	eb75 0e03 	sbcs.w	lr, r5, r3
   81302:	bf22      	ittt	cs
   81304:	1ab6      	subcs	r6, r6, r2
   81306:	4675      	movcs	r5, lr
   81308:	ea40 000c 	orrcs.w	r0, r0, ip
   8130c:	085b      	lsrs	r3, r3, #1
   8130e:	ea4f 0232 	mov.w	r2, r2, rrx
   81312:	ebb6 0e02 	subs.w	lr, r6, r2
   81316:	eb75 0e03 	sbcs.w	lr, r5, r3
   8131a:	bf22      	ittt	cs
   8131c:	1ab6      	subcs	r6, r6, r2
   8131e:	4675      	movcs	r5, lr
   81320:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81324:	085b      	lsrs	r3, r3, #1
   81326:	ea4f 0232 	mov.w	r2, r2, rrx
   8132a:	ebb6 0e02 	subs.w	lr, r6, r2
   8132e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81332:	bf22      	ittt	cs
   81334:	1ab6      	subcs	r6, r6, r2
   81336:	4675      	movcs	r5, lr
   81338:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8133c:	085b      	lsrs	r3, r3, #1
   8133e:	ea4f 0232 	mov.w	r2, r2, rrx
   81342:	ebb6 0e02 	subs.w	lr, r6, r2
   81346:	eb75 0e03 	sbcs.w	lr, r5, r3
   8134a:	bf22      	ittt	cs
   8134c:	1ab6      	subcs	r6, r6, r2
   8134e:	4675      	movcs	r5, lr
   81350:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81354:	ea55 0e06 	orrs.w	lr, r5, r6
   81358:	d018      	beq.n	8138c <__aeabi_ddiv+0x114>
   8135a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8135e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81362:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81366:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8136a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8136e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81372:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81376:	d1c0      	bne.n	812fa <__aeabi_ddiv+0x82>
   81378:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8137c:	d10b      	bne.n	81396 <__aeabi_ddiv+0x11e>
   8137e:	ea41 0100 	orr.w	r1, r1, r0
   81382:	f04f 0000 	mov.w	r0, #0
   81386:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8138a:	e7b6      	b.n	812fa <__aeabi_ddiv+0x82>
   8138c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81390:	bf04      	itt	eq
   81392:	4301      	orreq	r1, r0
   81394:	2000      	moveq	r0, #0
   81396:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8139a:	bf88      	it	hi
   8139c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   813a0:	f63f aeaf 	bhi.w	81102 <__aeabi_dmul+0xde>
   813a4:	ebb5 0c03 	subs.w	ip, r5, r3
   813a8:	bf04      	itt	eq
   813aa:	ebb6 0c02 	subseq.w	ip, r6, r2
   813ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   813b2:	f150 0000 	adcs.w	r0, r0, #0
   813b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   813ba:	bd70      	pop	{r4, r5, r6, pc}
   813bc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   813c0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   813c4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   813c8:	bfc2      	ittt	gt
   813ca:	ebd4 050c 	rsbsgt	r5, r4, ip
   813ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   813d2:	bd70      	popgt	{r4, r5, r6, pc}
   813d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   813d8:	f04f 0e00 	mov.w	lr, #0
   813dc:	3c01      	subs	r4, #1
   813de:	e690      	b.n	81102 <__aeabi_dmul+0xde>
   813e0:	ea45 0e06 	orr.w	lr, r5, r6
   813e4:	e68d      	b.n	81102 <__aeabi_dmul+0xde>
   813e6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   813ea:	ea94 0f0c 	teq	r4, ip
   813ee:	bf08      	it	eq
   813f0:	ea95 0f0c 	teqeq	r5, ip
   813f4:	f43f af3b 	beq.w	8126e <__aeabi_dmul+0x24a>
   813f8:	ea94 0f0c 	teq	r4, ip
   813fc:	d10a      	bne.n	81414 <__aeabi_ddiv+0x19c>
   813fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81402:	f47f af34 	bne.w	8126e <__aeabi_dmul+0x24a>
   81406:	ea95 0f0c 	teq	r5, ip
   8140a:	f47f af25 	bne.w	81258 <__aeabi_dmul+0x234>
   8140e:	4610      	mov	r0, r2
   81410:	4619      	mov	r1, r3
   81412:	e72c      	b.n	8126e <__aeabi_dmul+0x24a>
   81414:	ea95 0f0c 	teq	r5, ip
   81418:	d106      	bne.n	81428 <__aeabi_ddiv+0x1b0>
   8141a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8141e:	f43f aefd 	beq.w	8121c <__aeabi_dmul+0x1f8>
   81422:	4610      	mov	r0, r2
   81424:	4619      	mov	r1, r3
   81426:	e722      	b.n	8126e <__aeabi_dmul+0x24a>
   81428:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8142c:	bf18      	it	ne
   8142e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81432:	f47f aec5 	bne.w	811c0 <__aeabi_dmul+0x19c>
   81436:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8143a:	f47f af0d 	bne.w	81258 <__aeabi_dmul+0x234>
   8143e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81442:	f47f aeeb 	bne.w	8121c <__aeabi_dmul+0x1f8>
   81446:	e712      	b.n	8126e <__aeabi_dmul+0x24a>

00081448 <__aeabi_d2iz>:
   81448:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8144c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81450:	d215      	bcs.n	8147e <__aeabi_d2iz+0x36>
   81452:	d511      	bpl.n	81478 <__aeabi_d2iz+0x30>
   81454:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81458:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8145c:	d912      	bls.n	81484 <__aeabi_d2iz+0x3c>
   8145e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81462:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81466:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8146a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8146e:	fa23 f002 	lsr.w	r0, r3, r2
   81472:	bf18      	it	ne
   81474:	4240      	negne	r0, r0
   81476:	4770      	bx	lr
   81478:	f04f 0000 	mov.w	r0, #0
   8147c:	4770      	bx	lr
   8147e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   81482:	d105      	bne.n	81490 <__aeabi_d2iz+0x48>
   81484:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   81488:	bf08      	it	eq
   8148a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8148e:	4770      	bx	lr
   81490:	f04f 0000 	mov.w	r0, #0
   81494:	4770      	bx	lr
   81496:	bf00      	nop

00081498 <__libc_init_array>:
   81498:	b570      	push	{r4, r5, r6, lr}
   8149a:	4e0f      	ldr	r6, [pc, #60]	; (814d8 <__libc_init_array+0x40>)
   8149c:	4d0f      	ldr	r5, [pc, #60]	; (814dc <__libc_init_array+0x44>)
   8149e:	1b76      	subs	r6, r6, r5
   814a0:	10b6      	asrs	r6, r6, #2
   814a2:	d007      	beq.n	814b4 <__libc_init_array+0x1c>
   814a4:	3d04      	subs	r5, #4
   814a6:	2400      	movs	r4, #0
   814a8:	3401      	adds	r4, #1
   814aa:	f855 3f04 	ldr.w	r3, [r5, #4]!
   814ae:	4798      	blx	r3
   814b0:	42a6      	cmp	r6, r4
   814b2:	d1f9      	bne.n	814a8 <__libc_init_array+0x10>
   814b4:	4e0a      	ldr	r6, [pc, #40]	; (814e0 <__libc_init_array+0x48>)
   814b6:	4d0b      	ldr	r5, [pc, #44]	; (814e4 <__libc_init_array+0x4c>)
   814b8:	f000 fa76 	bl	819a8 <_init>
   814bc:	1b76      	subs	r6, r6, r5
   814be:	10b6      	asrs	r6, r6, #2
   814c0:	d008      	beq.n	814d4 <__libc_init_array+0x3c>
   814c2:	3d04      	subs	r5, #4
   814c4:	2400      	movs	r4, #0
   814c6:	3401      	adds	r4, #1
   814c8:	f855 3f04 	ldr.w	r3, [r5, #4]!
   814cc:	4798      	blx	r3
   814ce:	42a6      	cmp	r6, r4
   814d0:	d1f9      	bne.n	814c6 <__libc_init_array+0x2e>
   814d2:	bd70      	pop	{r4, r5, r6, pc}
   814d4:	bd70      	pop	{r4, r5, r6, pc}
   814d6:	bf00      	nop
   814d8:	000819b4 	.word	0x000819b4
   814dc:	000819b4 	.word	0x000819b4
   814e0:	000819bc 	.word	0x000819bc
   814e4:	000819b4 	.word	0x000819b4

000814e8 <memset>:
   814e8:	b4f0      	push	{r4, r5, r6, r7}
   814ea:	0784      	lsls	r4, r0, #30
   814ec:	d043      	beq.n	81576 <memset+0x8e>
   814ee:	1e54      	subs	r4, r2, #1
   814f0:	2a00      	cmp	r2, #0
   814f2:	d03e      	beq.n	81572 <memset+0x8a>
   814f4:	b2cd      	uxtb	r5, r1
   814f6:	4603      	mov	r3, r0
   814f8:	e003      	b.n	81502 <memset+0x1a>
   814fa:	1e62      	subs	r2, r4, #1
   814fc:	2c00      	cmp	r4, #0
   814fe:	d038      	beq.n	81572 <memset+0x8a>
   81500:	4614      	mov	r4, r2
   81502:	f803 5b01 	strb.w	r5, [r3], #1
   81506:	079a      	lsls	r2, r3, #30
   81508:	d1f7      	bne.n	814fa <memset+0x12>
   8150a:	2c03      	cmp	r4, #3
   8150c:	d92a      	bls.n	81564 <memset+0x7c>
   8150e:	b2cd      	uxtb	r5, r1
   81510:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81514:	2c0f      	cmp	r4, #15
   81516:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8151a:	d915      	bls.n	81548 <memset+0x60>
   8151c:	f1a4 0710 	sub.w	r7, r4, #16
   81520:	093f      	lsrs	r7, r7, #4
   81522:	f103 0610 	add.w	r6, r3, #16
   81526:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   8152a:	461a      	mov	r2, r3
   8152c:	6015      	str	r5, [r2, #0]
   8152e:	6055      	str	r5, [r2, #4]
   81530:	6095      	str	r5, [r2, #8]
   81532:	60d5      	str	r5, [r2, #12]
   81534:	3210      	adds	r2, #16
   81536:	42b2      	cmp	r2, r6
   81538:	d1f8      	bne.n	8152c <memset+0x44>
   8153a:	f004 040f 	and.w	r4, r4, #15
   8153e:	3701      	adds	r7, #1
   81540:	2c03      	cmp	r4, #3
   81542:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   81546:	d90d      	bls.n	81564 <memset+0x7c>
   81548:	461e      	mov	r6, r3
   8154a:	4622      	mov	r2, r4
   8154c:	3a04      	subs	r2, #4
   8154e:	2a03      	cmp	r2, #3
   81550:	f846 5b04 	str.w	r5, [r6], #4
   81554:	d8fa      	bhi.n	8154c <memset+0x64>
   81556:	1f22      	subs	r2, r4, #4
   81558:	f022 0203 	bic.w	r2, r2, #3
   8155c:	3204      	adds	r2, #4
   8155e:	4413      	add	r3, r2
   81560:	f004 0403 	and.w	r4, r4, #3
   81564:	b12c      	cbz	r4, 81572 <memset+0x8a>
   81566:	b2c9      	uxtb	r1, r1
   81568:	441c      	add	r4, r3
   8156a:	f803 1b01 	strb.w	r1, [r3], #1
   8156e:	42a3      	cmp	r3, r4
   81570:	d1fb      	bne.n	8156a <memset+0x82>
   81572:	bcf0      	pop	{r4, r5, r6, r7}
   81574:	4770      	bx	lr
   81576:	4614      	mov	r4, r2
   81578:	4603      	mov	r3, r0
   8157a:	e7c6      	b.n	8150a <memset+0x22>

0008157c <strlen>:
   8157c:	f020 0103 	bic.w	r1, r0, #3
   81580:	f010 0003 	ands.w	r0, r0, #3
   81584:	f1c0 0000 	rsb	r0, r0, #0
   81588:	f851 3b04 	ldr.w	r3, [r1], #4
   8158c:	f100 0c04 	add.w	ip, r0, #4
   81590:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81594:	f06f 0200 	mvn.w	r2, #0
   81598:	bf1c      	itt	ne
   8159a:	fa22 f20c 	lsrne.w	r2, r2, ip
   8159e:	4313      	orrne	r3, r2
   815a0:	f04f 0c01 	mov.w	ip, #1
   815a4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   815a8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   815ac:	eba3 020c 	sub.w	r2, r3, ip
   815b0:	ea22 0203 	bic.w	r2, r2, r3
   815b4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   815b8:	bf04      	itt	eq
   815ba:	f851 3b04 	ldreq.w	r3, [r1], #4
   815be:	3004      	addeq	r0, #4
   815c0:	d0f4      	beq.n	815ac <strlen+0x30>
   815c2:	f013 0fff 	tst.w	r3, #255	; 0xff
   815c6:	bf1f      	itttt	ne
   815c8:	3001      	addne	r0, #1
   815ca:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   815ce:	3001      	addne	r0, #1
   815d0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   815d4:	bf18      	it	ne
   815d6:	3001      	addne	r0, #1
   815d8:	4770      	bx	lr
   815da:	bf00      	nop

000815dc <strtok>:
   815dc:	4a02      	ldr	r2, [pc, #8]	; (815e8 <strtok+0xc>)
   815de:	2301      	movs	r3, #1
   815e0:	6812      	ldr	r2, [r2, #0]
   815e2:	325c      	adds	r2, #92	; 0x5c
   815e4:	f000 b802 	b.w	815ec <__strtok_r>
   815e8:	20000430 	.word	0x20000430

000815ec <__strtok_r>:
   815ec:	b4f0      	push	{r4, r5, r6, r7}
   815ee:	b320      	cbz	r0, 8163a <__strtok_r+0x4e>
   815f0:	4607      	mov	r7, r0
   815f2:	f817 6b01 	ldrb.w	r6, [r7], #1
   815f6:	460d      	mov	r5, r1
   815f8:	e001      	b.n	815fe <__strtok_r+0x12>
   815fa:	42a6      	cmp	r6, r4
   815fc:	d016      	beq.n	8162c <__strtok_r+0x40>
   815fe:	f815 4b01 	ldrb.w	r4, [r5], #1
   81602:	2c00      	cmp	r4, #0
   81604:	d1f9      	bne.n	815fa <__strtok_r+0xe>
   81606:	b1ee      	cbz	r6, 81644 <__strtok_r+0x58>
   81608:	463e      	mov	r6, r7
   8160a:	f816 5b01 	ldrb.w	r5, [r6], #1
   8160e:	460c      	mov	r4, r1
   81610:	e000      	b.n	81614 <__strtok_r+0x28>
   81612:	b173      	cbz	r3, 81632 <__strtok_r+0x46>
   81614:	f814 3b01 	ldrb.w	r3, [r4], #1
   81618:	42ab      	cmp	r3, r5
   8161a:	d1fa      	bne.n	81612 <__strtok_r+0x26>
   8161c:	b15d      	cbz	r5, 81636 <__strtok_r+0x4a>
   8161e:	2300      	movs	r3, #0
   81620:	703b      	strb	r3, [r7, #0]
   81622:	6016      	str	r6, [r2, #0]
   81624:	4606      	mov	r6, r0
   81626:	4630      	mov	r0, r6
   81628:	bcf0      	pop	{r4, r5, r6, r7}
   8162a:	4770      	bx	lr
   8162c:	b163      	cbz	r3, 81648 <__strtok_r+0x5c>
   8162e:	4638      	mov	r0, r7
   81630:	e7de      	b.n	815f0 <__strtok_r+0x4>
   81632:	4637      	mov	r7, r6
   81634:	e7e8      	b.n	81608 <__strtok_r+0x1c>
   81636:	462e      	mov	r6, r5
   81638:	e7f3      	b.n	81622 <__strtok_r+0x36>
   8163a:	6810      	ldr	r0, [r2, #0]
   8163c:	2800      	cmp	r0, #0
   8163e:	d1d7      	bne.n	815f0 <__strtok_r+0x4>
   81640:	4606      	mov	r6, r0
   81642:	e7f0      	b.n	81626 <__strtok_r+0x3a>
   81644:	6016      	str	r6, [r2, #0]
   81646:	e7ee      	b.n	81626 <__strtok_r+0x3a>
   81648:	6017      	str	r7, [r2, #0]
   8164a:	4606      	mov	r6, r0
   8164c:	7003      	strb	r3, [r0, #0]
   8164e:	e7ea      	b.n	81626 <__strtok_r+0x3a>

00081650 <_strtol_r>:
   81650:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81654:	4c42      	ldr	r4, [pc, #264]	; (81760 <_strtol_r+0x110>)
   81656:	b082      	sub	sp, #8
   81658:	f8d4 c000 	ldr.w	ip, [r4]
   8165c:	9001      	str	r0, [sp, #4]
   8165e:	460e      	mov	r6, r1
   81660:	e000      	b.n	81664 <_strtol_r+0x14>
   81662:	4626      	mov	r6, r4
   81664:	4634      	mov	r4, r6
   81666:	f814 5b01 	ldrb.w	r5, [r4], #1
   8166a:	eb0c 0005 	add.w	r0, ip, r5
   8166e:	7840      	ldrb	r0, [r0, #1]
   81670:	f000 0008 	and.w	r0, r0, #8
   81674:	f000 0aff 	and.w	sl, r0, #255	; 0xff
   81678:	2800      	cmp	r0, #0
   8167a:	d1f2      	bne.n	81662 <_strtol_r+0x12>
   8167c:	2d2d      	cmp	r5, #45	; 0x2d
   8167e:	d05b      	beq.n	81738 <_strtol_r+0xe8>
   81680:	2d2b      	cmp	r5, #43	; 0x2b
   81682:	bf04      	itt	eq
   81684:	7875      	ldrbeq	r5, [r6, #1]
   81686:	1cb4      	addeq	r4, r6, #2
   81688:	f033 0010 	bics.w	r0, r3, #16
   8168c:	d03c      	beq.n	81708 <_strtol_r+0xb8>
   8168e:	4699      	mov	r9, r3
   81690:	f1ba 0f00 	cmp.w	sl, #0
   81694:	bf0c      	ite	eq
   81696:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
   8169a:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
   8169e:	fbbb f8f9 	udiv	r8, fp, r9
   816a2:	2700      	movs	r7, #0
   816a4:	fb09 bb18 	mls	fp, r9, r8, fp
   816a8:	4638      	mov	r0, r7
   816aa:	e00c      	b.n	816c6 <_strtol_r+0x76>
   816ac:	3d30      	subs	r5, #48	; 0x30
   816ae:	42ab      	cmp	r3, r5
   816b0:	dd19      	ble.n	816e6 <_strtol_r+0x96>
   816b2:	1c7e      	adds	r6, r7, #1
   816b4:	d005      	beq.n	816c2 <_strtol_r+0x72>
   816b6:	4540      	cmp	r0, r8
   816b8:	d823      	bhi.n	81702 <_strtol_r+0xb2>
   816ba:	d020      	beq.n	816fe <_strtol_r+0xae>
   816bc:	fb09 5000 	mla	r0, r9, r0, r5
   816c0:	2701      	movs	r7, #1
   816c2:	f814 5b01 	ldrb.w	r5, [r4], #1
   816c6:	eb0c 0605 	add.w	r6, ip, r5
   816ca:	7876      	ldrb	r6, [r6, #1]
   816cc:	f016 0f04 	tst.w	r6, #4
   816d0:	d1ec      	bne.n	816ac <_strtol_r+0x5c>
   816d2:	f016 0603 	ands.w	r6, r6, #3
   816d6:	d006      	beq.n	816e6 <_strtol_r+0x96>
   816d8:	2e01      	cmp	r6, #1
   816da:	bf14      	ite	ne
   816dc:	2657      	movne	r6, #87	; 0x57
   816de:	2637      	moveq	r6, #55	; 0x37
   816e0:	1bad      	subs	r5, r5, r6
   816e2:	42ab      	cmp	r3, r5
   816e4:	dce5      	bgt.n	816b2 <_strtol_r+0x62>
   816e6:	1c7b      	adds	r3, r7, #1
   816e8:	d015      	beq.n	81716 <_strtol_r+0xc6>
   816ea:	f1ba 0f00 	cmp.w	sl, #0
   816ee:	d121      	bne.n	81734 <_strtol_r+0xe4>
   816f0:	b10a      	cbz	r2, 816f6 <_strtol_r+0xa6>
   816f2:	b9ef      	cbnz	r7, 81730 <_strtol_r+0xe0>
   816f4:	6011      	str	r1, [r2, #0]
   816f6:	b002      	add	sp, #8
   816f8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   816fc:	4770      	bx	lr
   816fe:	455d      	cmp	r5, fp
   81700:	dddc      	ble.n	816bc <_strtol_r+0x6c>
   81702:	f04f 37ff 	mov.w	r7, #4294967295
   81706:	e7dc      	b.n	816c2 <_strtol_r+0x72>
   81708:	2d30      	cmp	r5, #48	; 0x30
   8170a:	d01a      	beq.n	81742 <_strtol_r+0xf2>
   8170c:	2b00      	cmp	r3, #0
   8170e:	d1be      	bne.n	8168e <_strtol_r+0x3e>
   81710:	230a      	movs	r3, #10
   81712:	4699      	mov	r9, r3
   81714:	e7bc      	b.n	81690 <_strtol_r+0x40>
   81716:	9901      	ldr	r1, [sp, #4]
   81718:	f1ba 0f00 	cmp.w	sl, #0
   8171c:	f04f 0322 	mov.w	r3, #34	; 0x22
   81720:	bf0c      	ite	eq
   81722:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81726:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   8172a:	600b      	str	r3, [r1, #0]
   8172c:	2a00      	cmp	r2, #0
   8172e:	d0e2      	beq.n	816f6 <_strtol_r+0xa6>
   81730:	1e61      	subs	r1, r4, #1
   81732:	e7df      	b.n	816f4 <_strtol_r+0xa4>
   81734:	4240      	negs	r0, r0
   81736:	e7db      	b.n	816f0 <_strtol_r+0xa0>
   81738:	1cb4      	adds	r4, r6, #2
   8173a:	7875      	ldrb	r5, [r6, #1]
   8173c:	f04f 0a01 	mov.w	sl, #1
   81740:	e7a2      	b.n	81688 <_strtol_r+0x38>
   81742:	7820      	ldrb	r0, [r4, #0]
   81744:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   81748:	2858      	cmp	r0, #88	; 0x58
   8174a:	d003      	beq.n	81754 <_strtol_r+0x104>
   8174c:	2b00      	cmp	r3, #0
   8174e:	d19e      	bne.n	8168e <_strtol_r+0x3e>
   81750:	2308      	movs	r3, #8
   81752:	e79c      	b.n	8168e <_strtol_r+0x3e>
   81754:	2310      	movs	r3, #16
   81756:	7865      	ldrb	r5, [r4, #1]
   81758:	4699      	mov	r9, r3
   8175a:	3402      	adds	r4, #2
   8175c:	e798      	b.n	81690 <_strtol_r+0x40>
   8175e:	bf00      	nop
   81760:	20000434 	.word	0x20000434

00081764 <strtol>:
   81764:	b430      	push	{r4, r5}
   81766:	4c04      	ldr	r4, [pc, #16]	; (81778 <strtol+0x14>)
   81768:	460d      	mov	r5, r1
   8176a:	4613      	mov	r3, r2
   8176c:	4601      	mov	r1, r0
   8176e:	462a      	mov	r2, r5
   81770:	6820      	ldr	r0, [r4, #0]
   81772:	bc30      	pop	{r4, r5}
   81774:	f7ff bf6c 	b.w	81650 <_strtol_r>
   81778:	20000430 	.word	0x20000430

0008177c <register_fini>:
   8177c:	4b02      	ldr	r3, [pc, #8]	; (81788 <register_fini+0xc>)
   8177e:	b113      	cbz	r3, 81786 <register_fini+0xa>
   81780:	4802      	ldr	r0, [pc, #8]	; (8178c <register_fini+0x10>)
   81782:	f000 b805 	b.w	81790 <atexit>
   81786:	4770      	bx	lr
   81788:	00000000 	.word	0x00000000
   8178c:	0008179d 	.word	0x0008179d

00081790 <atexit>:
   81790:	4601      	mov	r1, r0
   81792:	2000      	movs	r0, #0
   81794:	4602      	mov	r2, r0
   81796:	4603      	mov	r3, r0
   81798:	f000 b818 	b.w	817cc <__register_exitproc>

0008179c <__libc_fini_array>:
   8179c:	b538      	push	{r3, r4, r5, lr}
   8179e:	4d09      	ldr	r5, [pc, #36]	; (817c4 <__libc_fini_array+0x28>)
   817a0:	4c09      	ldr	r4, [pc, #36]	; (817c8 <__libc_fini_array+0x2c>)
   817a2:	1b64      	subs	r4, r4, r5
   817a4:	10a4      	asrs	r4, r4, #2
   817a6:	bf18      	it	ne
   817a8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   817ac:	d005      	beq.n	817ba <__libc_fini_array+0x1e>
   817ae:	3c01      	subs	r4, #1
   817b0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   817b4:	4798      	blx	r3
   817b6:	2c00      	cmp	r4, #0
   817b8:	d1f9      	bne.n	817ae <__libc_fini_array+0x12>
   817ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   817be:	f000 b8fd 	b.w	819bc <_fini>
   817c2:	bf00      	nop
   817c4:	000819c8 	.word	0x000819c8
   817c8:	000819cc 	.word	0x000819cc

000817cc <__register_exitproc>:
   817cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   817ce:	4c27      	ldr	r4, [pc, #156]	; (8186c <__register_exitproc+0xa0>)
   817d0:	b085      	sub	sp, #20
   817d2:	6826      	ldr	r6, [r4, #0]
   817d4:	4607      	mov	r7, r0
   817d6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   817da:	2c00      	cmp	r4, #0
   817dc:	d040      	beq.n	81860 <__register_exitproc+0x94>
   817de:	6865      	ldr	r5, [r4, #4]
   817e0:	2d1f      	cmp	r5, #31
   817e2:	dd1e      	ble.n	81822 <__register_exitproc+0x56>
   817e4:	4822      	ldr	r0, [pc, #136]	; (81870 <__register_exitproc+0xa4>)
   817e6:	b918      	cbnz	r0, 817f0 <__register_exitproc+0x24>
   817e8:	f04f 30ff 	mov.w	r0, #4294967295
   817ec:	b005      	add	sp, #20
   817ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   817f0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   817f4:	9103      	str	r1, [sp, #12]
   817f6:	9202      	str	r2, [sp, #8]
   817f8:	9301      	str	r3, [sp, #4]
   817fa:	f3af 8000 	nop.w
   817fe:	9903      	ldr	r1, [sp, #12]
   81800:	4604      	mov	r4, r0
   81802:	9a02      	ldr	r2, [sp, #8]
   81804:	9b01      	ldr	r3, [sp, #4]
   81806:	2800      	cmp	r0, #0
   81808:	d0ee      	beq.n	817e8 <__register_exitproc+0x1c>
   8180a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8180e:	2000      	movs	r0, #0
   81810:	6025      	str	r5, [r4, #0]
   81812:	6060      	str	r0, [r4, #4]
   81814:	4605      	mov	r5, r0
   81816:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8181a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8181e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   81822:	b93f      	cbnz	r7, 81834 <__register_exitproc+0x68>
   81824:	1c6b      	adds	r3, r5, #1
   81826:	2000      	movs	r0, #0
   81828:	3502      	adds	r5, #2
   8182a:	6063      	str	r3, [r4, #4]
   8182c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   81830:	b005      	add	sp, #20
   81832:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81834:	2601      	movs	r6, #1
   81836:	40ae      	lsls	r6, r5
   81838:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   8183c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   81840:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   81844:	2f02      	cmp	r7, #2
   81846:	ea42 0206 	orr.w	r2, r2, r6
   8184a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8184e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   81852:	d1e7      	bne.n	81824 <__register_exitproc+0x58>
   81854:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   81858:	431e      	orrs	r6, r3
   8185a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8185e:	e7e1      	b.n	81824 <__register_exitproc+0x58>
   81860:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   81864:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   81868:	e7b9      	b.n	817de <__register_exitproc+0x12>
   8186a:	bf00      	nop
   8186c:	000818a0 	.word	0x000818a0
   81870:	00000000 	.word	0x00000000
   81874:	65636552 	.word	0x65636552
   81878:	64657669 	.word	0x64657669
   8187c:	00203a78 	.word	0x00203a78
   81880:	00000023 	.word	0x00000023
   81884:	65657053 	.word	0x65657053
   81888:	203a3164 	.word	0x203a3164
   8188c:	00000000 	.word	0x00000000
   81890:	65705320 	.word	0x65705320
   81894:	3a326465 	.word	0x3a326465
   81898:	00000020 	.word	0x00000020
   8189c:	00000043 	.word	0x00000043

000818a0 <_global_impure_ptr>:
   818a0:	20000008                                ... 

000818a4 <_ctype_>:
   818a4:	20202000 20202020 28282020 20282828     .         ((((( 
   818b4:	20202020 20202020 20202020 20202020                     
   818c4:	10108820 10101010 10101010 10101010      ...............
   818d4:	04040410 04040404 10040404 10101010     ................
   818e4:	41411010 41414141 01010101 01010101     ..AAAAAA........
   818f4:	01010101 01010101 01010101 10101010     ................
   81904:	42421010 42424242 02020202 02020202     ..BBBBBB........
   81914:	02020202 02020202 02020202 10101010     ................
   81924:	00000020 00000000 00000000 00000000      ...............
	...

000819a8 <_init>:
   819a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   819aa:	bf00      	nop
   819ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
   819ae:	bc08      	pop	{r3}
   819b0:	469e      	mov	lr, r3
   819b2:	4770      	bx	lr

000819b4 <__init_array_start>:
   819b4:	0008177d 	.word	0x0008177d

000819b8 <__frame_dummy_init_array_entry>:
   819b8:	00080119                                ....

000819bc <_fini>:
   819bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   819be:	bf00      	nop
   819c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   819c2:	bc08      	pop	{r3}
   819c4:	469e      	mov	lr, r3
   819c6:	4770      	bx	lr

000819c8 <__fini_array_start>:
   819c8:	000800f5 	.word	0x000800f5
