#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon May 14 17:12:09 2018
# Process ID: 10538
# Current directory: /home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1
# Command line: vivado -log audio_mixer_project_wrapper.vdi -applog -tempDir /home/clarke/tmp -product Vivado -messageDb vivado.pb -mode batch -source audio_mixer_project_wrapper.tcl -notrace
# Log file: /home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper.vdi
# Journal file: /home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source audio_mixer_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/clarke/workspace/audio-mixer-project/ip-repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/clarke/workspace/audio-mixer-project/ip-repo/axi_to_audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/clarke/workspace/audio-mixer-project/ip-repo/pmod_controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/clarke/workspace/audio-mixer-project/ip-repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/clarke/workspace/audio-mixer-project/ip-repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/clarke/workspace/audio-mixer-project/ip-repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/clarke/workspace/audio-mixer-project/ip-repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'audio_mixer_project_auto_pc_0' generated file not found '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_auto_pc_0/stats.txt'. Please regenerate to continue.
Command: link_design -top audio_mixer_project_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_FILTER_IIR_0_0/audio_mixer_project_FILTER_IIR_0_0.dcp' for cell 'audio_mixer_project_i/FILTER_IIR_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_FILTER_IIR_1_0/audio_mixer_project_FILTER_IIR_1_0.dcp' for cell 'audio_mixer_project_i/FILTER_IIR_1'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_Volume_Pregain_0_0/audio_mixer_project_Volume_Pregain_0_0.dcp' for cell 'audio_mixer_project_i/Volume_Pregain_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_Volume_Pregain_1_1/audio_mixer_project_Volume_Pregain_1_1.dcp' for cell 'audio_mixer_project_i/Volume_Pregain_1'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_ZedboardOLED_0_0/audio_mixer_project_ZedboardOLED_0_0.dcp' for cell 'audio_mixer_project_i/ZedboardOLED_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_2/audio_mixer_project_axi_gpio_0_2.dcp' for cell 'audio_mixer_project_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_1_0/audio_mixer_project_axi_gpio_1_0.dcp' for cell 'audio_mixer_project_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_2_0/audio_mixer_project_axi_gpio_2_0.dcp' for cell 'audio_mixer_project_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_to_audio_0_0/audio_mixer_project_axi_to_audio_0_0.dcp' for cell 'audio_mixer_project_i/axi_to_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_mixer_0_0/audio_mixer_project_mixer_0_0.dcp' for cell 'audio_mixer_project_i/mixer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_pmod_controller_0_1/audio_mixer_project_pmod_controller_0_1.dcp' for cell 'audio_mixer_project_i/pmod_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_processing_system7_0_0/audio_mixer_project_processing_system7_0_0.dcp' for cell 'audio_mixer_project_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0.dcp' for cell 'audio_mixer_project_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_xlconcat_0_0/audio_mixer_project_xlconcat_0_0.dcp' for cell 'audio_mixer_project_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_xlconstant_0_0/audio_mixer_project_xlconstant_0_0.dcp' for cell 'audio_mixer_project_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_zed_audio_0_0/audio_mixer_project_zed_audio_0_0.dcp' for cell 'audio_mixer_project_i/zed_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_xbar_0/audio_mixer_project_xbar_0.dcp' for cell 'audio_mixer_project_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_auto_pc_0/audio_mixer_project_auto_pc_0.dcp' for cell 'audio_mixer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 972 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_processing_system7_0_0/audio_mixer_project_processing_system7_0_0.xdc] for cell 'audio_mixer_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_processing_system7_0_0/audio_mixer_project_processing_system7_0_0.xdc] for cell 'audio_mixer_project_i/processing_system7_0/inst'
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0_board.xdc] for cell 'audio_mixer_project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0_board.xdc] for cell 'audio_mixer_project_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0.xdc] for cell 'audio_mixer_project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0.xdc] for cell 'audio_mixer_project_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_1_0/audio_mixer_project_axi_gpio_1_0_board.xdc] for cell 'audio_mixer_project_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_1_0/audio_mixer_project_axi_gpio_1_0_board.xdc] for cell 'audio_mixer_project_i/axi_gpio_1/U0'
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_1_0/audio_mixer_project_axi_gpio_1_0.xdc] for cell 'audio_mixer_project_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_1_0/audio_mixer_project_axi_gpio_1_0.xdc] for cell 'audio_mixer_project_i/axi_gpio_1/U0'
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_2_0/audio_mixer_project_axi_gpio_2_0_board.xdc] for cell 'audio_mixer_project_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_2_0/audio_mixer_project_axi_gpio_2_0_board.xdc] for cell 'audio_mixer_project_i/axi_gpio_2/U0'
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_2_0/audio_mixer_project_axi_gpio_2_0.xdc] for cell 'audio_mixer_project_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_2_0/audio_mixer_project_axi_gpio_2_0.xdc] for cell 'audio_mixer_project_i/axi_gpio_2/U0'
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_2/audio_mixer_project_axi_gpio_0_2_board.xdc] for cell 'audio_mixer_project_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_2/audio_mixer_project_axi_gpio_0_2_board.xdc] for cell 'audio_mixer_project_i/axi_gpio_0/U0'
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_2/audio_mixer_project_axi_gpio_0_2.xdc] for cell 'audio_mixer_project_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_2/audio_mixer_project_axi_gpio_0_2.xdc] for cell 'audio_mixer_project_i/axi_gpio_0/U0'
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/ip-repo/zedboard_audio/constraints/zed_audio.xdc]
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/ip-repo/zedboard_audio/constraints/zed_audio.xdc]
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/ip-repo/SoC_Design/IPs/OLED/oled_constraints.xdc]
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/ip-repo/SoC_Design/IPs/OLED/oled_constraints.xdc]
Parsing XDC File [/home/clarke/workspace/audio-mixer-project/ip-repo/pmod_controller_1.0/pmod_constraints.xdc]
Finished Parsing XDC File [/home/clarke/workspace/audio-mixer-project/ip-repo/pmod_controller_1.0/pmod_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

34 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1575.250 ; gain = 416.770 ; free physical = 10502 ; free virtual = 13148
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1640.262 ; gain = 65.012 ; free physical = 10497 ; free virtual = 13144
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1867a827f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2120.754 ; gain = 0.000 ; free physical = 10102 ; free virtual = 12773
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 65 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 25dcf5082

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2120.754 ; gain = 0.000 ; free physical = 10101 ; free virtual = 12772
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 230825eab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.754 ; gain = 0.000 ; free physical = 10099 ; free virtual = 12770
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 192 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 230825eab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.754 ; gain = 0.000 ; free physical = 10099 ; free virtual = 12770
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 230825eab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.754 ; gain = 0.000 ; free physical = 10100 ; free virtual = 12770
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2120.754 ; gain = 0.000 ; free physical = 10099 ; free virtual = 12769
Ending Logic Optimization Task | Checksum: 1f9d4bfd1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.754 ; gain = 0.000 ; free physical = 10099 ; free virtual = 12770

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.436 | TNS=-119.335 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1f01f88ce

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 10058 ; free virtual = 12729
Ending Power Optimization Task | Checksum: 1f01f88ce

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2533.961 ; gain = 413.207 ; free physical = 10074 ; free virtual = 12745
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2533.961 ; gain = 958.711 ; free physical = 10074 ; free virtual = 12745
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 10074 ; free virtual = 12747
INFO: [Common 17-1381] The checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_mixer_project_wrapper_drc_opted.rpt -pb audio_mixer_project_wrapper_drc_opted.pb -rpx audio_mixer_project_wrapper_drc_opted.rpx
Command: report_drc -file audio_mixer_project_wrapper_drc_opted.rpt -pb audio_mixer_project_wrapper_drc_opted.pb -rpx audio_mixer_project_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 10057 ; free virtual = 12740
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 147618c2c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 10057 ; free virtual = 12740
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 10061 ; free virtual = 12744

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11aff2627

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 10033 ; free virtual = 12720

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 89c294e3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9982 ; free virtual = 12668

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 89c294e3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9981 ; free virtual = 12668
Phase 1 Placer Initialization | Checksum: 89c294e3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9982 ; free virtual = 12669

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17a2b0f7d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9959 ; free virtual = 12645

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17a2b0f7d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9959 ; free virtual = 12645

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1542a7b1e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9953 ; free virtual = 12639

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1763afa24

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9953 ; free virtual = 12639

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 176125fd5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9953 ; free virtual = 12639

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 176125fd5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9953 ; free virtual = 12639

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 176125fd5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9953 ; free virtual = 12639

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 7dd8529f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9929 ; free virtual = 12616

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1229bd612

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9929 ; free virtual = 12616

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1229bd612

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9929 ; free virtual = 12616

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 950908df

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9928 ; free virtual = 12615
Phase 3 Detail Placement | Checksum: 950908df

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9928 ; free virtual = 12615

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 176c4b771

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-33] Processed net audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 176c4b771

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9944 ; free virtual = 12632
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.716. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d0098fac

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9939 ; free virtual = 12626
Phase 4.1 Post Commit Optimization | Checksum: 1d0098fac

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9939 ; free virtual = 12626

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d0098fac

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9939 ; free virtual = 12626

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d0098fac

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9939 ; free virtual = 12626

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d0113c6a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9939 ; free virtual = 12626
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d0113c6a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9939 ; free virtual = 12626
Ending Placer Task | Checksum: 157adf0a1

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9968 ; free virtual = 12655
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9968 ; free virtual = 12655
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9929 ; free virtual = 12647
INFO: [Common 17-1381] The checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file audio_mixer_project_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9931 ; free virtual = 12624
INFO: [runtcl-4] Executing : report_utilization -file audio_mixer_project_wrapper_utilization_placed.rpt -pb audio_mixer_project_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9941 ; free virtual = 12634
INFO: [runtcl-4] Executing : report_control_sets -file audio_mixer_project_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9941 ; free virtual = 12634
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d1166bbb ConstDB: 0 ShapeSum: 869784e6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18e63f62c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9824 ; free virtual = 12518
Post Restoration Checksum: NetGraph: f2427bcb NumContArr: 9c217a61 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18e63f62c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9824 ; free virtual = 12518

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18e63f62c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9792 ; free virtual = 12487

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18e63f62c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9792 ; free virtual = 12487
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11f5fa955

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9775 ; free virtual = 12470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.948 | TNS=-225.223| WHS=-2.161 | THS=-347.090|

Phase 2 Router Initialization | Checksum: 14d432907

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2533.961 ; gain = 0.000 ; free physical = 9771 ; free virtual = 12465

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d1fed1ec

Time (s): cpu = 00:01:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2536.895 ; gain = 2.934 ; free physical = 9731 ; free virtual = 12426

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2115
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.995 | TNS=-550.501| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1322efef6

Time (s): cpu = 00:01:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2536.895 ; gain = 2.934 ; free physical = 9749 ; free virtual = 12443

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.995 | TNS=-550.353| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a1d1b729

Time (s): cpu = 00:01:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2536.895 ; gain = 2.934 ; free physical = 9749 ; free virtual = 12443
Phase 4 Rip-up And Reroute | Checksum: 1a1d1b729

Time (s): cpu = 00:01:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2536.895 ; gain = 2.934 ; free physical = 9749 ; free virtual = 12443

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d9975463

Time (s): cpu = 00:01:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2536.895 ; gain = 2.934 ; free physical = 9749 ; free virtual = 12443
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.995 | TNS=-524.758| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 103810449

Time (s): cpu = 00:01:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2536.895 ; gain = 2.934 ; free physical = 9738 ; free virtual = 12433

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 103810449

Time (s): cpu = 00:01:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2536.895 ; gain = 2.934 ; free physical = 9738 ; free virtual = 12433
Phase 5 Delay and Skew Optimization | Checksum: 103810449

Time (s): cpu = 00:01:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2536.895 ; gain = 2.934 ; free physical = 9738 ; free virtual = 12433

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 922806c1

Time (s): cpu = 00:01:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2536.895 ; gain = 2.934 ; free physical = 9739 ; free virtual = 12433
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.995 | TNS=-502.554| WHS=-0.579 | THS=-4.910 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 8537bfb6

Time (s): cpu = 00:02:21 ; elapsed = 00:00:42 . Memory (MB): peak = 3467.895 ; gain = 933.934 ; free physical = 9682 ; free virtual = 12377
Phase 6.1 Hold Fix Iter | Checksum: 8537bfb6

Time (s): cpu = 00:02:21 ; elapsed = 00:00:42 . Memory (MB): peak = 3467.895 ; gain = 933.934 ; free physical = 9682 ; free virtual = 12377

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.995 | TNS=-535.701| WHS=-0.579 | THS=-0.688 |

Phase 6.2 Additional Hold Fix | Checksum: 1203d4a16

Time (s): cpu = 00:02:35 ; elapsed = 00:00:49 . Memory (MB): peak = 3595.895 ; gain = 1061.934 ; free physical = 9696 ; free virtual = 12390
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 48 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[28]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[29]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[8]_i_1/I2
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[9]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[10]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[11]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[12]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[13]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[14]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[15]_i_1/I0
	.. and 38 more pins.

Phase 6 Post Hold Fix | Checksum: 21ba46bf0

Time (s): cpu = 00:02:38 ; elapsed = 00:00:51 . Memory (MB): peak = 3595.895 ; gain = 1061.934 ; free physical = 9714 ; free virtual = 12408

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.51419 %
  Global Horizontal Routing Utilization  = 5.11849 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 20ae62e97

Time (s): cpu = 00:02:38 ; elapsed = 00:00:51 . Memory (MB): peak = 3595.895 ; gain = 1061.934 ; free physical = 9737 ; free virtual = 12431

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20ae62e97

Time (s): cpu = 00:02:38 ; elapsed = 00:00:51 . Memory (MB): peak = 3595.895 ; gain = 1061.934 ; free physical = 9736 ; free virtual = 12431

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c7649a3d

Time (s): cpu = 00:02:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3595.895 ; gain = 1061.934 ; free physical = 9736 ; free virtual = 12430

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 177051e1d

Time (s): cpu = 00:02:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3595.895 ; gain = 1061.934 ; free physical = 9732 ; free virtual = 12427
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.995 | TNS=-539.349| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 177051e1d

Time (s): cpu = 00:02:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3595.895 ; gain = 1061.934 ; free physical = 9732 ; free virtual = 12427
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3595.895 ; gain = 1061.934 ; free physical = 9794 ; free virtual = 12488

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:45 ; elapsed = 00:00:55 . Memory (MB): peak = 3595.895 ; gain = 1061.934 ; free physical = 9794 ; free virtual = 12488
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3619.906 ; gain = 0.000 ; free physical = 9752 ; free virtual = 12485
INFO: [Common 17-1381] The checkpoint '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_mixer_project_wrapper_drc_routed.rpt -pb audio_mixer_project_wrapper_drc_routed.pb -rpx audio_mixer_project_wrapper_drc_routed.rpx
Command: report_drc -file audio_mixer_project_wrapper_drc_routed.rpt -pb audio_mixer_project_wrapper_drc_routed.pb -rpx audio_mixer_project_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file audio_mixer_project_wrapper_methodology_drc_routed.rpt -pb audio_mixer_project_wrapper_methodology_drc_routed.pb -rpx audio_mixer_project_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file audio_mixer_project_wrapper_methodology_drc_routed.rpt -pb audio_mixer_project_wrapper_methodology_drc_routed.pb -rpx audio_mixer_project_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file audio_mixer_project_wrapper_power_routed.rpt -pb audio_mixer_project_wrapper_power_summary_routed.pb -rpx audio_mixer_project_wrapper_power_routed.rpx
Command: report_power -file audio_mixer_project_wrapper_power_routed.rpt -pb audio_mixer_project_wrapper_power_summary_routed.pb -rpx audio_mixer_project_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file audio_mixer_project_wrapper_route_status.rpt -pb audio_mixer_project_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file audio_mixer_project_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx audio_mixer_project_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file audio_mixer_project_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file audio_mixer_project_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force audio_mixer_project_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./audio_mixer_project_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/clarke/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon May 14 17:15:26 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3715.953 ; gain = 0.000 ; free physical = 9561 ; free virtual = 12287
INFO: [Common 17-206] Exiting Vivado at Mon May 14 17:15:26 2018...
