[13:13:13.512] <TB1>     INFO: *** Welcome to pxar ***
[13:13:13.512] <TB1>     INFO: *** Today: 2016/07/08
[13:13:13.519] <TB1>     INFO: *** Version: b2a7-dirty
[13:13:13.519] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C15.dat
[13:13:13.520] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:13:13.520] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//defaultMaskFile.dat
[13:13:13.520] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters_C15.dat
[13:13:13.597] <TB1>     INFO:         clk: 4
[13:13:13.598] <TB1>     INFO:         ctr: 4
[13:13:13.598] <TB1>     INFO:         sda: 19
[13:13:13.598] <TB1>     INFO:         tin: 9
[13:13:13.598] <TB1>     INFO:         level: 15
[13:13:13.598] <TB1>     INFO:         triggerdelay: 0
[13:13:13.598] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:13:13.598] <TB1>     INFO: Log level: DEBUG
[13:13:13.606] <TB1>     INFO: Found DTB DTB_WRECOM
[13:13:13.615] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:13:13.619] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:13:13.622] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:13:15.184] <TB1>     INFO: DUT info: 
[13:13:15.185] <TB1>     INFO: The DUT currently contains the following objects:
[13:13:15.185] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:13:15.185] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:13:15.185] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:13:15.185] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:13:15.185] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:13:15.185] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:13:15.186] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:13:15.187] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:13:15.201] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29499392
[13:13:15.202] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x200b3b0
[13:13:15.202] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1de0770
[13:13:15.202] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fcfa9d94010
[13:13:15.202] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fcfaffff510
[13:13:15.203] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29564928 fPxarMemory = 0x7fcfa9d94010
[13:13:15.208] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[13:13:15.209] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 475.1mA
[13:13:15.209] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:13:15.209] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:13:15.610] <TB1>     INFO: enter 'restricted' command line mode
[13:13:15.610] <TB1>     INFO: enter test to run
[13:13:15.610] <TB1>     INFO:   test: FPIXTest no parameter change
[13:13:15.610] <TB1>     INFO:   running: fpixtest
[13:13:15.610] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:13:15.613] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:13:15.613] <TB1>     INFO: ######################################################################
[13:13:15.613] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:13:15.613] <TB1>     INFO: ######################################################################
[13:13:15.616] <TB1>     INFO: ######################################################################
[13:13:15.616] <TB1>     INFO: PixTestPretest::doTest()
[13:13:15.616] <TB1>     INFO: ######################################################################
[13:13:15.619] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:15.619] <TB1>     INFO:    PixTestPretest::programROC() 
[13:13:15.619] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:33.636] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:13:33.636] <TB1>     INFO: IA differences per ROC:  18.5 16.9 19.3 20.1 20.1 17.7 18.5 20.1 20.1 18.5 17.7 18.5 19.3 18.5 18.5 18.5
[13:13:33.703] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:33.703] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:13:33.703] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:34.956] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[13:13:35.458] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:13:35.960] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:13:36.461] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:13:36.963] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:13:37.465] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:13:37.966] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:13:38.468] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:13:38.970] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:13:39.471] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:13:39.973] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:13:40.474] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:13:40.976] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:13:41.478] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:13:41.979] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:13:42.481] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:13:42.734] <TB1>     INFO: Idig [mA/ROC]: 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:13:42.735] <TB1>     INFO: Test took 9035 ms.
[13:13:42.735] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:13:42.769] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:42.769] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:13:42.770] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:42.872] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:13:42.974] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8687 mA
[13:13:43.075] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[13:13:43.175] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.6688 mA
[13:13:43.276] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  85 Ia 23.8687 mA
[13:13:43.378] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[13:13:43.480] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.6688 mA
[13:13:43.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  75 Ia 23.8687 mA
[13:13:43.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.6688 mA
[13:13:43.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 23.8687 mA
[13:13:43.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.2688 mA
[13:13:43.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 24.6688 mA
[13:13:44.086] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  85 Ia 23.8687 mA
[13:13:44.188] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[13:13:44.289] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 25.4688 mA
[13:13:44.389] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  76 Ia 23.0687 mA
[13:13:44.490] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  82 Ia 24.6688 mA
[13:13:44.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  79 Ia 23.8687 mA
[13:13:44.692] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.6688 mA
[13:13:44.792] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 23.8687 mA
[13:13:44.893] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.6688 mA
[13:13:44.995] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  75 Ia 24.6688 mA
[13:13:45.096] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  72 Ia 23.0687 mA
[13:13:45.196] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  78 Ia 24.6688 mA
[13:13:45.297] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  75 Ia 23.8687 mA
[13:13:45.399] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.2688 mA
[13:13:45.500] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 24.6688 mA
[13:13:45.601] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  85 Ia 24.6688 mA
[13:13:45.702] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  82 Ia 23.8687 mA
[13:13:45.803] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[13:13:45.904] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.6688 mA
[13:13:46.005] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 24.6688 mA
[13:13:46.106] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 23.8687 mA
[13:13:46.207] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0687 mA
[13:13:46.308] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6688 mA
[13:13:46.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 24.6688 mA
[13:13:46.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  78 Ia 23.0687 mA
[13:13:46.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  84 Ia 24.6688 mA
[13:13:46.711] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  81 Ia 23.8687 mA
[13:13:46.813] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[13:13:46.914] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[13:13:47.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[13:13:47.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 23.8687 mA
[13:13:47.217] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[13:13:47.318] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 25.4688 mA
[13:13:47.419] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.0687 mA
[13:13:47.519] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 24.6688 mA
[13:13:47.620] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  79 Ia 23.0687 mA
[13:13:47.721] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  85 Ia 25.4688 mA
[13:13:47.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  77 Ia 23.0687 mA
[13:13:47.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 24.6688 mA
[13:13:48.023] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  80 Ia 23.8687 mA
[13:13:48.124] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:13:48.224] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[13:13:48.325] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[13:13:48.359] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[13:13:48.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[13:13:48.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:13:48.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  75
[13:13:48.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  75
[13:13:48.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  85
[13:13:48.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  79
[13:13:48.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  75
[13:13:48.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  75
[13:13:48.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  82
[13:13:48.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[13:13:48.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[13:13:48.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[13:13:48.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[13:13:48.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[13:13:48.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[13:13:50.187] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[13:13:50.187] <TB1>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[13:13:50.220] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:50.220] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:13:50.220] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:50.356] <TB1>     INFO: Expecting 231680 events.
[13:13:58.507] <TB1>     INFO: 231680 events read in total (7434ms).
[13:13:58.659] <TB1>     INFO: Test took 8436ms.
[13:13:58.861] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 77 and Delta(CalDel) = 59
[13:13:58.867] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 85 and Delta(CalDel) = 60
[13:13:58.870] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:13:58.875] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 61
[13:13:58.879] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:13:58.882] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:13:58.886] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:13:58.889] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 60
[13:13:58.893] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 59
[13:13:58.896] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 69
[13:13:58.900] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 79 and Delta(CalDel) = 62
[13:13:58.904] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 73 and Delta(CalDel) = 64
[13:13:58.907] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:13:58.911] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:13:58.914] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:13:58.918] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 74 and Delta(CalDel) = 66
[13:13:58.959] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:13:58.995] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:58.995] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:13:58.995] <TB1>     INFO:    ----------------------------------------------------------------------
[13:13:59.132] <TB1>     INFO: Expecting 231680 events.
[13:14:07.312] <TB1>     INFO: 231680 events read in total (7465ms).
[13:14:07.317] <TB1>     INFO: Test took 8317ms.
[13:14:07.340] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[13:14:07.655] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:14:07.658] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[13:14:07.662] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[13:14:07.665] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29.5
[13:14:07.669] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[13:14:07.672] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:14:07.676] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28.5
[13:14:07.679] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[13:14:07.683] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 33
[13:14:07.686] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30
[13:14:07.690] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32.5
[13:14:07.693] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[13:14:07.697] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 30.5
[13:14:07.700] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29.5
[13:14:07.705] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 160 +/- 33.5
[13:14:07.740] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:14:07.741] <TB1>     INFO: CalDel:      139   131   132   129   132   140   139   118   133   161   142   149   141   147   133   160
[13:14:07.741] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:14:07.744] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C0.dat
[13:14:07.745] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C1.dat
[13:14:07.745] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C2.dat
[13:14:07.745] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C3.dat
[13:14:07.745] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C4.dat
[13:14:07.745] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C5.dat
[13:14:07.745] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C6.dat
[13:14:07.745] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C7.dat
[13:14:07.746] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C8.dat
[13:14:07.746] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C9.dat
[13:14:07.746] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C10.dat
[13:14:07.746] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C11.dat
[13:14:07.746] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C12.dat
[13:14:07.746] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C13.dat
[13:14:07.746] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C14.dat
[13:14:07.746] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C15.dat
[13:14:07.747] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:14:07.747] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:14:07.747] <TB1>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[13:14:07.747] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:14:07.836] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:14:07.836] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:14:07.836] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:14:07.836] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:14:07.840] <TB1>     INFO: ######################################################################
[13:14:07.840] <TB1>     INFO: PixTestTiming::doTest()
[13:14:07.840] <TB1>     INFO: ######################################################################
[13:14:07.840] <TB1>     INFO:    ----------------------------------------------------------------------
[13:14:07.840] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:14:07.840] <TB1>     INFO:    ----------------------------------------------------------------------
[13:14:07.840] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:14:09.361] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:14:11.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:14:13.907] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:14:16.180] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:14:18.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:14:20.733] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:14:23.007] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:14:25.280] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:14:37.603] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:14:39.877] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:14:42.152] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:14:44.425] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:14:46.698] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:14:48.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:14:51.245] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:14:53.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:15:23.311] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:15:24.831] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:15:26.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:15:27.872] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:15:29.392] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:15:30.912] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:15:32.432] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:15:33.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:15:40.637] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:15:44.037] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:15:47.436] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:15:50.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:15:54.236] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:15:57.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:16:01.036] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:16:04.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:16:08.470] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:16:09.990] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:16:11.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:16:13.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:16:16.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:16:17.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:16:19.470] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:16:20.990] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:16:26.741] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:16:29.014] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:16:31.288] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:16:33.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:16:39.410] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:16:41.683] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:16:43.957] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:16:46.231] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:16:52.384] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:16:54.657] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:16:56.931] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:16:59.205] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:17:06.280] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:17:08.553] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:17:10.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:17:13.101] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:17:20.359] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:17:22.632] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:17:24.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:17:27.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:17:31.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:17:33.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:17:35.690] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:17:37.964] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:17:39.483] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:17:41.756] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:17:44.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:17:46.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:17:48.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:17:50.849] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:17:53.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:17:55.395] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:18:07.637] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:18:09.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:18:12.184] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:18:14.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:18:16.732] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:18:19.007] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:18:21.280] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:18:23.554] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:18:44.738] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:18:46.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:18:47.777] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:18:49.297] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:18:50.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:18:52.338] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:18:53.857] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:18:55.378] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:19:23.831] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:19:25.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:19:26.870] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:19:28.389] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:19:29.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:19:31.428] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:19:32.949] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:19:34.469] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:20:00.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:20:01.766] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:20:03.287] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:20:04.808] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:20:06.330] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:20:07.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:20:09.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:20:10.892] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:20:33.564] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:20:35.837] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:20:38.111] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:20:40.384] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:20:44.912] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:20:47.186] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:20:49.459] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:20:51.733] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:20:58.709] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:21:00.981] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:21:03.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:21:05.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:21:07.236] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:21:09.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:21:11.784] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:21:14.057] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:21:23.930] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:21:26.204] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:21:28.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:21:30.750] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:21:32.270] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:21:34.544] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:21:36.817] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:21:39.475] <TB1>     INFO: TBM Phase Settings: 232
[13:21:39.475] <TB1>     INFO: 400MHz Phase: 2
[13:21:39.475] <TB1>     INFO: 160MHz Phase: 7
[13:21:39.475] <TB1>     INFO: Functional Phase Area: 3
[13:21:39.478] <TB1>     INFO: Test took 451638 ms.
[13:21:39.479] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:21:39.479] <TB1>     INFO:    ----------------------------------------------------------------------
[13:21:39.479] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:21:39.479] <TB1>     INFO:    ----------------------------------------------------------------------
[13:21:39.479] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:21:42.500] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:21:44.023] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:21:45.541] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:21:47.063] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:21:48.582] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:21:50.100] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:21:51.620] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:21:55.020] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:21:56.541] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:21:58.062] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:21:59.582] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:22:01.103] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:22:02.623] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:22:04.144] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:22:05.664] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:22:07.184] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:22:08.704] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:22:10.225] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:22:12.502] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:22:14.775] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:22:17.049] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:22:19.321] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:22:21.595] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:22:23.115] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:22:24.634] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:22:26.155] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:22:28.428] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:22:30.701] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:22:32.975] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:22:35.248] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:22:37.522] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:22:39.042] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:22:40.562] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:22:42.082] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:22:44.355] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:22:46.629] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:22:48.904] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:22:51.176] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:22:53.449] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:22:54.972] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:22:56.490] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:22:58.010] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:23:00.283] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:23:02.556] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:23:04.829] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:23:07.103] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:23:09.376] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:23:10.896] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:23:12.416] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:23:13.937] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:23:16.211] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:23:18.484] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:23:20.757] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:23:23.031] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:23:25.304] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:23:26.824] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:23:28.344] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:23:29.865] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:23:31.384] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:23:32.904] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:23:34.424] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:23:35.943] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:23:37.463] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:23:39.365] <TB1>     INFO: ROC Delay Settings: 228
[13:23:39.365] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:23:39.366] <TB1>     INFO: ROC Port 0 Delay: 4
[13:23:39.366] <TB1>     INFO: ROC Port 1 Delay: 4
[13:23:39.366] <TB1>     INFO: Functional ROC Area: 5
[13:23:39.368] <TB1>     INFO: Test took 119889 ms.
[13:23:39.369] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:23:39.369] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:39.369] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:23:39.369] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:40.508] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 a101 8000 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 
[13:23:40.508] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a102 8040 4838 4839 4838 4838 4838 4838 4838 4838 e022 c000 
[13:23:40.508] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4838 4838 4838 4838 4838 4839 4839 4838 e022 c000 a103 80b1 4838 483b 4838 4838 4838 4838 4838 4838 e022 c000 
[13:23:40.508] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:23:54.709] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:54.709] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:24:08.648] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:08.648] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:24:22.655] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:22.655] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:24:36.717] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:36.717] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:24:50.754] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:50.755] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:25:04.861] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:04.861] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:25:19.054] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:19.054] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:25:33.180] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:33.180] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:25:47.276] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:47.276] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:26:01.289] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:01.667] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:01.680] <TB1>     INFO: Decoding statistics:
[13:26:01.680] <TB1>     INFO:   General information:
[13:26:01.680] <TB1>     INFO: 	 16bit words read:         240000000
[13:26:01.680] <TB1>     INFO: 	 valid events total:       20000000
[13:26:01.680] <TB1>     INFO: 	 empty events:             20000000
[13:26:01.680] <TB1>     INFO: 	 valid events with pixels: 0
[13:26:01.680] <TB1>     INFO: 	 valid pixel hits:         0
[13:26:01.680] <TB1>     INFO:   Event errors: 	           0
[13:26:01.680] <TB1>     INFO: 	 start marker:             0
[13:26:01.680] <TB1>     INFO: 	 stop marker:              0
[13:26:01.680] <TB1>     INFO: 	 overflow:                 0
[13:26:01.680] <TB1>     INFO: 	 invalid 5bit words:       0
[13:26:01.680] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:26:01.680] <TB1>     INFO:   TBM errors: 		           0
[13:26:01.680] <TB1>     INFO: 	 flawed TBM headers:       0
[13:26:01.680] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:26:01.680] <TB1>     INFO: 	 event ID mismatches:      0
[13:26:01.680] <TB1>     INFO:   ROC errors: 		           0
[13:26:01.680] <TB1>     INFO: 	 missing ROC header(s):    0
[13:26:01.680] <TB1>     INFO: 	 misplaced readback start: 0
[13:26:01.680] <TB1>     INFO:   Pixel decoding errors:	   0
[13:26:01.680] <TB1>     INFO: 	 pixel data incomplete:    0
[13:26:01.680] <TB1>     INFO: 	 pixel address:            0
[13:26:01.680] <TB1>     INFO: 	 pulse height fill bit:    0
[13:26:01.680] <TB1>     INFO: 	 buffer corruption:        0
[13:26:01.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:01.680] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:26:01.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:01.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:01.680] <TB1>     INFO:    Read back bit status: 1
[13:26:01.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:01.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:01.680] <TB1>     INFO:    Timings are good!
[13:26:01.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:01.680] <TB1>     INFO: Test took 142311 ms.
[13:26:01.680] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:26:01.680] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:26:01.681] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:26:01.681] <TB1>     INFO: PixTestTiming::doTest took 713845 ms.
[13:26:01.681] <TB1>     INFO: PixTestTiming::doTest() done
[13:26:01.681] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:26:01.681] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:26:01.681] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:26:01.681] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:26:01.681] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:26:01.682] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:26:01.682] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:26:02.034] <TB1>     INFO: ######################################################################
[13:26:02.034] <TB1>     INFO: PixTestAlive::doTest()
[13:26:02.034] <TB1>     INFO: ######################################################################
[13:26:02.037] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:02.037] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:26:02.037] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:02.038] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:26:02.387] <TB1>     INFO: Expecting 41600 events.
[13:26:06.452] <TB1>     INFO: 41600 events read in total (3350ms).
[13:26:06.453] <TB1>     INFO: Test took 4415ms.
[13:26:06.461] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:06.461] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:26:06.461] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:26:06.836] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:26:06.836] <TB1>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    0    0    2    0
[13:26:06.836] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    0    0    0    2    0
[13:26:06.839] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:06.839] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:26:06.839] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:06.840] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:26:07.189] <TB1>     INFO: Expecting 41600 events.
[13:26:10.181] <TB1>     INFO: 41600 events read in total (2276ms).
[13:26:10.181] <TB1>     INFO: Test took 3341ms.
[13:26:10.181] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:10.181] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:26:10.181] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:26:10.182] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:26:10.588] <TB1>     INFO: PixTestAlive::maskTest() done
[13:26:10.589] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:26:10.592] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:10.592] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:26:10.592] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:10.594] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:26:10.940] <TB1>     INFO: Expecting 41600 events.
[13:26:15.007] <TB1>     INFO: 41600 events read in total (3352ms).
[13:26:15.008] <TB1>     INFO: Test took 4414ms.
[13:26:15.015] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:15.015] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:26:15.015] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:26:15.389] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:26:15.389] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:26:15.390] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:26:15.390] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:26:15.398] <TB1>     INFO: ######################################################################
[13:26:15.398] <TB1>     INFO: PixTestTrim::doTest()
[13:26:15.398] <TB1>     INFO: ######################################################################
[13:26:15.401] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:15.402] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:26:15.402] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:15.478] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:26:15.478] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:26:15.574] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:15.574] <TB1>     INFO:     run 1 of 1
[13:26:15.574] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:15.916] <TB1>     INFO: Expecting 5025280 events.
[13:27:00.577] <TB1>     INFO: 1396680 events read in total (43946ms).
[13:27:44.286] <TB1>     INFO: 2780568 events read in total (87655ms).
[13:28:27.153] <TB1>     INFO: 4178128 events read in total (130523ms).
[13:28:53.905] <TB1>     INFO: 5025280 events read in total (157274ms).
[13:28:53.947] <TB1>     INFO: Test took 158373ms.
[13:28:54.006] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:54.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:55.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:56.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:58.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:59.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:00.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:02.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:03.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:04.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:06.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:07.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:08.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:10.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:11.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:12.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:14.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:15.423] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292741120
[13:29:15.427] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5565 minThrLimit = 89.5388 minThrNLimit = 111.561 -> result = 89.5565 -> 89
[13:29:15.428] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5654 minThrLimit = 86.5621 minThrNLimit = 107.341 -> result = 86.5654 -> 86
[13:29:15.428] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.0903 minThrLimit = 82.0773 minThrNLimit = 104.548 -> result = 82.0903 -> 82
[13:29:15.428] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.894 minThrLimit = 96.8823 minThrNLimit = 123.718 -> result = 96.894 -> 96
[13:29:15.429] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4643 minThrLimit = 92.4548 minThrNLimit = 118.099 -> result = 92.4643 -> 92
[13:29:15.429] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.2546 minThrLimit = 82.2427 minThrNLimit = 107.48 -> result = 82.2546 -> 82
[13:29:15.430] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9351 minThrLimit = 91.9231 minThrNLimit = 116.757 -> result = 91.9351 -> 91
[13:29:15.430] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.044 minThrLimit = 100.993 minThrNLimit = 125.646 -> result = 101.044 -> 101
[13:29:15.430] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3637 minThrLimit = 93.3434 minThrNLimit = 117.936 -> result = 93.3637 -> 93
[13:29:15.431] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1717 minThrLimit = 95.1295 minThrNLimit = 111.484 -> result = 95.1717 -> 95
[13:29:15.431] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.992 minThrLimit = 81.9909 minThrNLimit = 101.589 -> result = 81.992 -> 81
[13:29:15.432] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5963 minThrLimit = 87.5895 minThrNLimit = 108.314 -> result = 87.5963 -> 87
[13:29:15.432] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.515 minThrLimit = 105.436 minThrNLimit = 131.762 -> result = 105.515 -> 105
[13:29:15.432] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.8235 minThrLimit = 82.8209 minThrNLimit = 104.486 -> result = 82.8235 -> 82
[13:29:15.433] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6538 minThrLimit = 94.6319 minThrNLimit = 118.608 -> result = 94.6538 -> 94
[13:29:15.433] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1567 minThrLimit = 88.0969 minThrNLimit = 105.845 -> result = 88.1567 -> 88
[13:29:15.433] <TB1>     INFO: ROC 0 VthrComp = 89
[13:29:15.433] <TB1>     INFO: ROC 1 VthrComp = 86
[13:29:15.433] <TB1>     INFO: ROC 2 VthrComp = 82
[13:29:15.433] <TB1>     INFO: ROC 3 VthrComp = 96
[13:29:15.434] <TB1>     INFO: ROC 4 VthrComp = 92
[13:29:15.434] <TB1>     INFO: ROC 5 VthrComp = 82
[13:29:15.434] <TB1>     INFO: ROC 6 VthrComp = 91
[13:29:15.434] <TB1>     INFO: ROC 7 VthrComp = 101
[13:29:15.434] <TB1>     INFO: ROC 8 VthrComp = 93
[13:29:15.434] <TB1>     INFO: ROC 9 VthrComp = 95
[13:29:15.434] <TB1>     INFO: ROC 10 VthrComp = 81
[13:29:15.434] <TB1>     INFO: ROC 11 VthrComp = 87
[13:29:15.434] <TB1>     INFO: ROC 12 VthrComp = 105
[13:29:15.434] <TB1>     INFO: ROC 13 VthrComp = 82
[13:29:15.434] <TB1>     INFO: ROC 14 VthrComp = 94
[13:29:15.435] <TB1>     INFO: ROC 15 VthrComp = 88
[13:29:15.435] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:29:15.435] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:29:15.455] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:15.455] <TB1>     INFO:     run 1 of 1
[13:29:15.455] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:15.797] <TB1>     INFO: Expecting 5025280 events.
[13:29:51.640] <TB1>     INFO: 886064 events read in total (35128ms).
[13:30:26.338] <TB1>     INFO: 1769992 events read in total (69826ms).
[13:31:01.775] <TB1>     INFO: 2653136 events read in total (105263ms).
[13:31:37.041] <TB1>     INFO: 3526168 events read in total (140529ms).
[13:32:10.201] <TB1>     INFO: 4394392 events read in total (173690ms).
[13:32:35.654] <TB1>     INFO: 5025280 events read in total (199142ms).
[13:32:35.729] <TB1>     INFO: Test took 200274ms.
[13:32:35.902] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:36.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:37.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:39.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:40.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:42.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:44.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:45.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:47.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:48.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:50.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:51.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:53.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:55.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:56.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:58.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:59.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:01.350] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247033856
[13:33:01.355] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.7318 for pixel 2/6 mean/min/max = 46.0762/33.3913/58.7611
[13:33:01.355] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.7933 for pixel 25/3 mean/min/max = 43.9767/32.5907/55.3628
[13:33:01.355] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.0838 for pixel 0/74 mean/min/max = 44.4323/31.766/57.0985
[13:33:01.356] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.1963 for pixel 17/69 mean/min/max = 44.7726/32.337/57.2081
[13:33:01.356] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.7019 for pixel 2/14 mean/min/max = 45.9275/33.0092/58.8457
[13:33:01.357] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3993 for pixel 0/76 mean/min/max = 43.8784/32.3441/55.4127
[13:33:01.357] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.9965 for pixel 22/74 mean/min/max = 45.269/33.4428/57.0953
[13:33:01.359] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.8746 for pixel 20/73 mean/min/max = 43.5248/31.0852/55.9644
[13:33:01.359] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.064 for pixel 12/13 mean/min/max = 45.399/32.6754/58.1226
[13:33:01.359] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.1891 for pixel 27/5 mean/min/max = 46.1213/31.9896/60.253
[13:33:01.360] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.4674 for pixel 3/0 mean/min/max = 45.0388/33.5282/56.5494
[13:33:01.360] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.6724 for pixel 51/17 mean/min/max = 44.1161/32.5478/55.6843
[13:33:01.360] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.8571 for pixel 3/4 mean/min/max = 46.9397/35.0132/58.8662
[13:33:01.361] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.2167 for pixel 6/3 mean/min/max = 44.1663/32.9251/55.4074
[13:33:01.361] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.5826 for pixel 5/12 mean/min/max = 45.2902/32.9748/57.6056
[13:33:01.362] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.2414 for pixel 22/8 mean/min/max = 46.645/33.0474/60.2426
[13:33:01.362] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:01.497] <TB1>     INFO: Expecting 411648 events.
[13:33:09.265] <TB1>     INFO: 411648 events read in total (7053ms).
[13:33:09.271] <TB1>     INFO: Expecting 411648 events.
[13:33:16.999] <TB1>     INFO: 411648 events read in total (7065ms).
[13:33:17.009] <TB1>     INFO: Expecting 411648 events.
[13:33:24.611] <TB1>     INFO: 411648 events read in total (6944ms).
[13:33:24.622] <TB1>     INFO: Expecting 411648 events.
[13:33:32.245] <TB1>     INFO: 411648 events read in total (6965ms).
[13:33:32.259] <TB1>     INFO: Expecting 411648 events.
[13:33:39.895] <TB1>     INFO: 411648 events read in total (6981ms).
[13:33:39.912] <TB1>     INFO: Expecting 411648 events.
[13:33:47.594] <TB1>     INFO: 411648 events read in total (7034ms).
[13:33:47.613] <TB1>     INFO: Expecting 411648 events.
[13:33:55.207] <TB1>     INFO: 411648 events read in total (6941ms).
[13:33:55.229] <TB1>     INFO: Expecting 411648 events.
[13:34:02.853] <TB1>     INFO: 411648 events read in total (6976ms).
[13:34:02.878] <TB1>     INFO: Expecting 411648 events.
[13:34:10.311] <TB1>     INFO: 411648 events read in total (6791ms).
[13:34:10.338] <TB1>     INFO: Expecting 411648 events.
[13:34:17.776] <TB1>     INFO: 411648 events read in total (6792ms).
[13:34:17.804] <TB1>     INFO: Expecting 411648 events.
[13:34:25.207] <TB1>     INFO: 411648 events read in total (6753ms).
[13:34:25.238] <TB1>     INFO: Expecting 411648 events.
[13:34:32.710] <TB1>     INFO: 411648 events read in total (6826ms).
[13:34:32.743] <TB1>     INFO: Expecting 411648 events.
[13:34:40.350] <TB1>     INFO: 411648 events read in total (6961ms).
[13:34:40.388] <TB1>     INFO: Expecting 411648 events.
[13:34:47.976] <TB1>     INFO: 411648 events read in total (6957ms).
[13:34:48.016] <TB1>     INFO: Expecting 411648 events.
[13:34:55.695] <TB1>     INFO: 411648 events read in total (7048ms).
[13:34:55.736] <TB1>     INFO: Expecting 411648 events.
[13:35:03.358] <TB1>     INFO: 411648 events read in total (6992ms).
[13:35:03.401] <TB1>     INFO: Test took 122039ms.
[13:35:03.902] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7035 < 35 for itrim = 109; old thr = 34.2758 ... break
[13:35:03.944] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7082 < 35 for itrim = 105; old thr = 34.0904 ... break
[13:35:03.979] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4947 < 35 for itrim+1 = 106; old thr = 34.9367 ... break
[13:35:04.020] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0659 < 35 for itrim = 107; old thr = 33.5181 ... break
[13:35:04.063] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4357 < 35 for itrim+1 = 116; old thr = 34.6083 ... break
[13:35:04.099] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0244 < 35 for itrim = 92; old thr = 34.2913 ... break
[13:35:04.141] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5194 < 35 for itrim = 100; old thr = 34.4526 ... break
[13:35:04.181] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5649 < 35 for itrim+1 = 99; old thr = 34.8445 ... break
[13:35:04.220] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1382 < 35 for itrim = 109; old thr = 33.1222 ... break
[13:35:04.247] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1997 < 35 for itrim = 95; old thr = 34.5518 ... break
[13:35:04.277] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1145 < 35 for itrim = 89; old thr = 33.6182 ... break
[13:35:04.302] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5562 < 35 for itrim = 74; old thr = 34.4364 ... break
[13:35:04.338] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0559 < 35 for itrim = 113; old thr = 34.5334 ... break
[13:35:04.375] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.43 < 35 for itrim = 97; old thr = 34.1574 ... break
[13:35:04.409] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5874 < 35 for itrim = 100; old thr = 34.2124 ... break
[13:35:04.434] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4087 < 35 for itrim = 94; old thr = 34.5802 ... break
[13:35:04.510] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:35:04.521] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:04.521] <TB1>     INFO:     run 1 of 1
[13:35:04.522] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:04.866] <TB1>     INFO: Expecting 5025280 events.
[13:35:40.736] <TB1>     INFO: 870600 events read in total (35156ms).
[13:36:15.989] <TB1>     INFO: 1739648 events read in total (70410ms).
[13:36:51.361] <TB1>     INFO: 2608016 events read in total (105782ms).
[13:37:26.386] <TB1>     INFO: 3465520 events read in total (140806ms).
[13:37:59.442] <TB1>     INFO: 4318552 events read in total (173862ms).
[13:38:28.308] <TB1>     INFO: 5025280 events read in total (202728ms).
[13:38:28.394] <TB1>     INFO: Test took 203872ms.
[13:38:28.578] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:28.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:30.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:32.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:33.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:35.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:36.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:38.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:39.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:41.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:42.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:44.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:45.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:47.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:48.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:50.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:52.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:53.648] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258666496
[13:38:53.650] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.363556 .. 51.802540
[13:38:53.724] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 61 (-1/-1) hits flags = 528 (plus default)
[13:38:53.735] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:38:53.735] <TB1>     INFO:     run 1 of 1
[13:38:53.735] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:54.079] <TB1>     INFO: Expecting 2030080 events.
[13:39:34.853] <TB1>     INFO: 1144064 events read in total (40059ms).
[13:40:04.942] <TB1>     INFO: 2030080 events read in total (70148ms).
[13:40:04.969] <TB1>     INFO: Test took 71234ms.
[13:40:05.013] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:05.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:06.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:07.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:08.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:09.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:10.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:11.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:12.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:13.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:14.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:15.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:16.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:17.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:18.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:19.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:20.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:21.986] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243261440
[13:40:22.067] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.756732 .. 44.250547
[13:40:22.141] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:40:22.152] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:22.152] <TB1>     INFO:     run 1 of 1
[13:40:22.152] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:22.494] <TB1>     INFO: Expecting 1664000 events.
[13:41:04.234] <TB1>     INFO: 1179592 events read in total (41025ms).
[13:41:20.662] <TB1>     INFO: 1664000 events read in total (57453ms).
[13:41:20.675] <TB1>     INFO: Test took 58523ms.
[13:41:20.708] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:20.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:21.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:22.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:23.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:24.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:25.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:26.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:27.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:28.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:29.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:30.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:31.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:32.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:33.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:34.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:35.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:36.414] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289841152
[13:41:36.497] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.769551 .. 40.507539
[13:41:36.574] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:41:36.585] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:36.585] <TB1>     INFO:     run 1 of 1
[13:41:36.585] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:36.977] <TB1>     INFO: Expecting 1364480 events.
[13:42:19.045] <TB1>     INFO: 1192280 events read in total (41353ms).
[13:42:25.336] <TB1>     INFO: 1364480 events read in total (47644ms).
[13:42:25.347] <TB1>     INFO: Test took 48762ms.
[13:42:25.374] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:25.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:26.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:27.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:28.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:29.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:30.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:31.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:32.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:33.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:34.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:34.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:35.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:36.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:37.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:38.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:39.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:40.693] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306167808
[13:42:40.777] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.367753 .. 40.446736
[13:42:40.852] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:42:40.863] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:40.863] <TB1>     INFO:     run 1 of 1
[13:42:40.863] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:41.205] <TB1>     INFO: Expecting 1231360 events.
[13:43:22.221] <TB1>     INFO: 1156992 events read in total (40301ms).
[13:43:25.210] <TB1>     INFO: 1231360 events read in total (43290ms).
[13:43:25.226] <TB1>     INFO: Test took 44363ms.
[13:43:25.258] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:25.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:26.261] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:27.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:28.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:29.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:30.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:30.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:31.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:32.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:33.854] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:34.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:35.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:36.696] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:37.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:38.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:39.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:40.498] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254349312
[13:43:40.580] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:43:40.580] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:43:40.591] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:40.591] <TB1>     INFO:     run 1 of 1
[13:43:40.591] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:40.937] <TB1>     INFO: Expecting 1364480 events.
[13:44:20.631] <TB1>     INFO: 1074848 events read in total (38980ms).
[13:44:30.937] <TB1>     INFO: 1364480 events read in total (49286ms).
[13:44:30.952] <TB1>     INFO: Test took 50361ms.
[13:44:30.986] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:31.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:32.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:33.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:33.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:34.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:35.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:36.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:37.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:38.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:39.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:40.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:41.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:42.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:43.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:44.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:45.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:46.859] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262905856
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C0.dat
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C1.dat
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C2.dat
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C3.dat
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C4.dat
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C5.dat
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C6.dat
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C7.dat
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C8.dat
[13:44:46.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C9.dat
[13:44:46.899] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C10.dat
[13:44:46.899] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C11.dat
[13:44:46.899] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C12.dat
[13:44:46.899] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C13.dat
[13:44:46.899] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C14.dat
[13:44:46.899] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C15.dat
[13:44:46.899] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C0.dat
[13:44:46.907] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C1.dat
[13:44:46.914] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C2.dat
[13:44:46.921] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C3.dat
[13:44:46.928] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C4.dat
[13:44:46.935] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C5.dat
[13:44:46.943] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C6.dat
[13:44:46.950] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C7.dat
[13:44:46.957] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C8.dat
[13:44:46.964] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C9.dat
[13:44:46.971] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C10.dat
[13:44:46.978] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C11.dat
[13:44:46.985] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C12.dat
[13:44:46.992] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C13.dat
[13:44:46.000] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C14.dat
[13:44:47.007] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C15.dat
[13:44:47.014] <TB1>     INFO: PixTestTrim::trimTest() done
[13:44:47.014] <TB1>     INFO: vtrim:     109 105 106 107 116  92 100  99 109  95  89  74 113  97 100  94 
[13:44:47.014] <TB1>     INFO: vthrcomp:   89  86  82  96  92  82  91 101  93  95  81  87 105  82  94  88 
[13:44:47.014] <TB1>     INFO: vcal mean:  34.96  34.92  34.92  34.95  34.96  34.96  34.94  34.91  34.94  34.95  34.91  34.96  34.98  34.95  34.95  34.94 
[13:44:47.014] <TB1>     INFO: vcal RMS:    0.83   0.80   0.99   0.82   0.82   0.78   0.80   0.85   0.84   0.90   0.82   0.79   0.83   0.78   1.11   0.89 
[13:44:47.014] <TB1>     INFO: bits mean:   9.52  10.13   9.68   9.91   9.34   9.68   9.33  10.41   9.44   9.53   9.72   8.95   8.85   9.98   9.39   9.12 
[13:44:47.014] <TB1>     INFO: bits RMS:    2.50   2.46   2.72   2.51   2.63   2.68   2.68   2.54   2.68   2.68   2.47   2.97   2.49   2.47   2.69   2.60 
[13:44:47.024] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:47.024] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:44:47.024] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:47.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:44:47.027] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:44:47.037] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:44:47.038] <TB1>     INFO:     run 1 of 1
[13:44:47.038] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:47.382] <TB1>     INFO: Expecting 4160000 events.
[13:45:31.895] <TB1>     INFO: 1122420 events read in total (43798ms).
[13:46:17.199] <TB1>     INFO: 2234160 events read in total (89102ms).
[13:47:01.484] <TB1>     INFO: 3332200 events read in total (133388ms).
[13:47:35.872] <TB1>     INFO: 4160000 events read in total (167775ms).
[13:47:35.940] <TB1>     INFO: Test took 168902ms.
[13:47:36.075] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:36.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:38.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:40.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:41.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:43.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:45.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:47.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:49.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:51.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:53.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:55.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:57.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:58.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:00.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:02.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:04.611] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:06.533] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313229312
[13:48:06.534] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:48:06.608] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:48:06.608] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 202 (-1/-1) hits flags = 528 (plus default)
[13:48:06.621] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:48:06.621] <TB1>     INFO:     run 1 of 1
[13:48:06.621] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:06.964] <TB1>     INFO: Expecting 4222400 events.
[13:48:52.151] <TB1>     INFO: 1076460 events read in total (44472ms).
[13:49:36.835] <TB1>     INFO: 2144385 events read in total (89156ms).
[13:50:21.162] <TB1>     INFO: 3199840 events read in total (133484ms).
[13:51:03.123] <TB1>     INFO: 4222400 events read in total (175444ms).
[13:51:03.190] <TB1>     INFO: Test took 176569ms.
[13:51:03.343] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:03.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:05.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:07.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:09.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:11.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:13.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:14.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:16.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:18.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:20.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:22.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:24.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:26.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:28.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:30.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:32.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:34.023] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287195136
[13:51:34.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:51:34.099] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:51:34.099] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 189 (-1/-1) hits flags = 528 (plus default)
[13:51:34.111] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:51:34.111] <TB1>     INFO:     run 1 of 1
[13:51:34.111] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:34.454] <TB1>     INFO: Expecting 3952000 events.
[13:52:20.353] <TB1>     INFO: 1107260 events read in total (45184ms).
[13:53:04.481] <TB1>     INFO: 2204200 events read in total (89312ms).
[13:53:48.558] <TB1>     INFO: 3287160 events read in total (133389ms).
[13:54:15.439] <TB1>     INFO: 3952000 events read in total (160270ms).
[13:54:15.499] <TB1>     INFO: Test took 161388ms.
[13:54:15.634] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:15.918] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:17.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:19.601] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:21.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:23.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:25.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:26.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:28.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:30.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:32.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:34.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:36.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:37.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:39.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:41.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:43.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:45.321] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309948416
[13:54:45.322] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:54:45.395] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:54:45.395] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[13:54:45.407] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:54:45.407] <TB1>     INFO:     run 1 of 1
[13:54:45.407] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:45.751] <TB1>     INFO: Expecting 3702400 events.
[13:55:31.333] <TB1>     INFO: 1141705 events read in total (44868ms).
[13:56:17.026] <TB1>     INFO: 2268710 events read in total (90561ms).
[13:57:02.389] <TB1>     INFO: 3381995 events read in total (135924ms).
[13:57:15.670] <TB1>     INFO: 3702400 events read in total (149205ms).
[13:57:15.746] <TB1>     INFO: Test took 150339ms.
[13:57:15.864] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:16.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:17.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:19.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:21.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:23.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:25.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:27.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:28.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:30.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:32.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:34.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:36.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:37.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:39.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:41.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:43.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:45.067] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255426560
[13:57:45.068] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:57:45.141] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:57:45.144] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[13:57:45.155] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:57:45.155] <TB1>     INFO:     run 1 of 1
[13:57:45.155] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:45.500] <TB1>     INFO: Expecting 3827200 events.
[13:58:31.104] <TB1>     INFO: 1123065 events read in total (44889ms).
[13:59:16.518] <TB1>     INFO: 2233345 events read in total (90303ms).
[14:00:01.558] <TB1>     INFO: 3330070 events read in total (135343ms).
[14:00:22.026] <TB1>     INFO: 3827200 events read in total (155811ms).
[14:00:22.083] <TB1>     INFO: Test took 156928ms.
[14:00:22.202] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:22.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:24.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:26.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:27.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:29.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:31.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:33.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:35.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:36.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:38.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:40.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:42.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:44.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:45.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:47.777] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:49.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:51.383] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254844928
[14:00:51.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.07435, thr difference RMS: 1.54707
[14:00:51.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.6993, thr difference RMS: 1.40864
[14:00:51.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.05154, thr difference RMS: 1.17073
[14:00:51.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.50665, thr difference RMS: 1.53944
[14:00:51.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.84114, thr difference RMS: 1.54102
[14:00:51.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.45906, thr difference RMS: 1.1249
[14:00:51.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.05063, thr difference RMS: 1.61069
[14:00:51.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.9307, thr difference RMS: 1.80068
[14:00:51.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.47041, thr difference RMS: 1.64281
[14:00:51.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 12.5339, thr difference RMS: 1.53148
[14:00:51.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.0295, thr difference RMS: 1.32197
[14:00:51.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.62874, thr difference RMS: 1.48149
[14:00:51.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.7488, thr difference RMS: 1.34649
[14:00:51.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.79535, thr difference RMS: 1.11927
[14:00:51.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.57364, thr difference RMS: 1.62573
[14:00:51.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.98972, thr difference RMS: 2.00743
[14:00:51.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.06468, thr difference RMS: 1.55884
[14:00:51.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.60824, thr difference RMS: 1.38329
[14:00:51.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.96808, thr difference RMS: 3.09926
[14:00:51.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.56263, thr difference RMS: 1.54967
[14:00:51.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.83484, thr difference RMS: 1.56311
[14:00:51.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.49271, thr difference RMS: 1.12479
[14:00:51.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.1262, thr difference RMS: 1.60483
[14:00:51.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.01469, thr difference RMS: 1.79777
[14:00:51.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.43586, thr difference RMS: 1.63796
[14:00:51.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 12.612, thr difference RMS: 1.53487
[14:00:51.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.1302, thr difference RMS: 1.27632
[14:00:51.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.7444, thr difference RMS: 1.49447
[14:00:51.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.7082, thr difference RMS: 1.33474
[14:00:51.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.74304, thr difference RMS: 1.11096
[14:00:51.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.54948, thr difference RMS: 1.6576
[14:00:51.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.96018, thr difference RMS: 1.99812
[14:00:51.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.08836, thr difference RMS: 1.57263
[14:00:51.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.61092, thr difference RMS: 1.38434
[14:00:51.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.94605, thr difference RMS: 1.17741
[14:00:51.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.76452, thr difference RMS: 1.53463
[14:00:51.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.86469, thr difference RMS: 1.56397
[14:00:51.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.62167, thr difference RMS: 1.12751
[14:00:51.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.33744, thr difference RMS: 1.60254
[14:00:51.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.19012, thr difference RMS: 1.77118
[14:00:51.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.36923, thr difference RMS: 1.64475
[14:00:51.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 12.7603, thr difference RMS: 1.54934
[14:00:51.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.1124, thr difference RMS: 1.29252
[14:00:51.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.96143, thr difference RMS: 1.46298
[14:00:51.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.6458, thr difference RMS: 1.34186
[14:00:51.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.73609, thr difference RMS: 1.11363
[14:00:51.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.63363, thr difference RMS: 1.62631
[14:00:51.394] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.0329, thr difference RMS: 1.95785
[14:00:51.394] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.201, thr difference RMS: 1.54325
[14:00:51.394] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.58973, thr difference RMS: 1.37132
[14:00:51.394] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.96244, thr difference RMS: 3.09523
[14:00:51.394] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.88255, thr difference RMS: 1.53463
[14:00:51.395] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.97787, thr difference RMS: 1.53694
[14:00:51.395] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.75114, thr difference RMS: 1.12117
[14:00:51.395] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.42137, thr difference RMS: 1.56327
[14:00:51.395] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.31552, thr difference RMS: 1.78734
[14:00:51.396] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.39903, thr difference RMS: 1.63312
[14:00:51.396] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 12.8827, thr difference RMS: 1.53833
[14:00:51.396] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.2493, thr difference RMS: 1.26373
[14:00:51.396] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.0476, thr difference RMS: 1.44201
[14:00:51.396] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.7131, thr difference RMS: 1.33478
[14:00:51.397] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.82927, thr difference RMS: 1.10863
[14:00:51.397] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.66768, thr difference RMS: 1.60776
[14:00:51.397] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.0701, thr difference RMS: 1.97914
[14:00:51.503] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:00:51.508] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2076 seconds
[14:00:51.508] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:00:52.221] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:00:52.221] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:00:52.226] <TB1>     INFO: ######################################################################
[14:00:52.227] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:00:52.227] <TB1>     INFO: ######################################################################
[14:00:52.227] <TB1>     INFO:    ----------------------------------------------------------------------
[14:00:52.227] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:00:52.227] <TB1>     INFO:    ----------------------------------------------------------------------
[14:00:52.227] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:00:52.240] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:00:52.240] <TB1>     INFO:     run 1 of 1
[14:00:52.240] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:52.585] <TB1>     INFO: Expecting 59072000 events.
[14:01:21.082] <TB1>     INFO: 1072400 events read in total (27783ms).
[14:01:49.336] <TB1>     INFO: 2140400 events read in total (56037ms).
[14:02:16.181] <TB1>     INFO: 3208800 events read in total (82882ms).
[14:02:44.266] <TB1>     INFO: 4281400 events read in total (110967ms).
[14:03:12.465] <TB1>     INFO: 5349800 events read in total (139166ms).
[14:03:40.857] <TB1>     INFO: 6417600 events read in total (167558ms).
[14:04:09.236] <TB1>     INFO: 7488800 events read in total (195937ms).
[14:04:37.588] <TB1>     INFO: 8558600 events read in total (224289ms).
[14:05:05.904] <TB1>     INFO: 9627200 events read in total (252605ms).
[14:05:34.610] <TB1>     INFO: 10699200 events read in total (281311ms).
[14:06:02.782] <TB1>     INFO: 11767600 events read in total (309483ms).
[14:06:30.066] <TB1>     INFO: 12835800 events read in total (336767ms).
[14:06:57.740] <TB1>     INFO: 13907600 events read in total (364441ms).
[14:07:25.935] <TB1>     INFO: 14976600 events read in total (392636ms).
[14:07:54.369] <TB1>     INFO: 16045200 events read in total (421070ms).
[14:08:22.766] <TB1>     INFO: 17116000 events read in total (449467ms).
[14:08:50.971] <TB1>     INFO: 18185600 events read in total (477672ms).
[14:09:19.418] <TB1>     INFO: 19254000 events read in total (506119ms).
[14:09:47.749] <TB1>     INFO: 20324800 events read in total (534450ms).
[14:10:15.955] <TB1>     INFO: 21394800 events read in total (562656ms).
[14:10:43.642] <TB1>     INFO: 22462600 events read in total (590343ms).
[14:11:10.692] <TB1>     INFO: 23532200 events read in total (617393ms).
[14:11:39.049] <TB1>     INFO: 24603200 events read in total (645751ms).
[14:12:07.315] <TB1>     INFO: 25671800 events read in total (674016ms).
[14:12:35.609] <TB1>     INFO: 26742800 events read in total (702310ms).
[14:13:03.943] <TB1>     INFO: 27812800 events read in total (730644ms).
[14:13:32.227] <TB1>     INFO: 28881400 events read in total (758928ms).
[14:14:00.535] <TB1>     INFO: 29952200 events read in total (787236ms).
[14:14:28.898] <TB1>     INFO: 31022200 events read in total (815599ms).
[14:14:57.107] <TB1>     INFO: 32090600 events read in total (843808ms).
[14:15:25.414] <TB1>     INFO: 33161000 events read in total (872115ms).
[14:15:53.831] <TB1>     INFO: 34231200 events read in total (900532ms).
[14:16:22.138] <TB1>     INFO: 35299600 events read in total (928839ms).
[14:16:50.468] <TB1>     INFO: 36370200 events read in total (957169ms).
[14:17:18.814] <TB1>     INFO: 37440200 events read in total (985515ms).
[14:17:47.065] <TB1>     INFO: 38507800 events read in total (1013766ms).
[14:18:15.629] <TB1>     INFO: 39576400 events read in total (1042330ms).
[14:18:44.031] <TB1>     INFO: 40648200 events read in total (1070732ms).
[14:19:12.412] <TB1>     INFO: 41716200 events read in total (1099113ms).
[14:19:40.724] <TB1>     INFO: 42784000 events read in total (1127425ms).
[14:20:09.050] <TB1>     INFO: 43855000 events read in total (1155751ms).
[14:20:37.499] <TB1>     INFO: 44924200 events read in total (1184200ms).
[14:21:05.923] <TB1>     INFO: 45992400 events read in total (1212624ms).
[14:21:34.151] <TB1>     INFO: 47062400 events read in total (1240852ms).
[14:22:02.535] <TB1>     INFO: 48132200 events read in total (1269236ms).
[14:22:30.815] <TB1>     INFO: 49200000 events read in total (1297516ms).
[14:22:59.119] <TB1>     INFO: 50267200 events read in total (1325820ms).
[14:23:27.533] <TB1>     INFO: 51337400 events read in total (1354234ms).
[14:23:55.822] <TB1>     INFO: 52406600 events read in total (1382523ms).
[14:24:24.148] <TB1>     INFO: 53474400 events read in total (1410849ms).
[14:24:52.421] <TB1>     INFO: 54541200 events read in total (1439122ms).
[14:25:20.761] <TB1>     INFO: 55611800 events read in total (1467462ms).
[14:25:49.061] <TB1>     INFO: 56681000 events read in total (1495762ms).
[14:26:17.302] <TB1>     INFO: 57748800 events read in total (1524003ms).
[14:26:45.567] <TB1>     INFO: 58818200 events read in total (1552268ms).
[14:26:52.556] <TB1>     INFO: 59072000 events read in total (1559257ms).
[14:26:52.576] <TB1>     INFO: Test took 1560336ms.
[14:26:52.635] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:52.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:52.772] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:53.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:53.945] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:55.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:55.095] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:56.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:56.262] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:57.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:57.420] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:58.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:58.555] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:59.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:59.725] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:00.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:00.887] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:02.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:02.050] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:03.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:03.211] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:04.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:04.394] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:05.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:05.567] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:06.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:06.746] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:07.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:07.922] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:09.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:09.104] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:10.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:10.266] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:11.452] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497184768
[14:27:11.480] <TB1>     INFO: PixTestScurves::scurves() done 
[14:27:11.480] <TB1>     INFO: Vcal mean:  35.12  35.11  35.01  35.01  35.07  35.03  35.04  35.04  35.04  35.12  35.04  35.07  35.12  35.04  35.10  35.08 
[14:27:11.480] <TB1>     INFO: Vcal RMS:    0.70   0.67   0.89   0.69   0.68   0.64   0.66   0.75   0.71   0.86   0.68   0.66   0.70   0.66   1.02   0.76 
[14:27:11.480] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:27:11.554] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:27:11.554] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:27:11.554] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:27:11.554] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:27:11.554] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:27:11.554] <TB1>     INFO: ######################################################################
[14:27:11.554] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:27:11.554] <TB1>     INFO: ######################################################################
[14:27:11.559] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:27:11.905] <TB1>     INFO: Expecting 41600 events.
[14:27:15.981] <TB1>     INFO: 41600 events read in total (3347ms).
[14:27:15.982] <TB1>     INFO: Test took 4423ms.
[14:27:15.990] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:15.990] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:27:15.990] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:27:15.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 51, 76] has eff 0/10
[14:27:15.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 51, 76]
[14:27:15.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 40, 77] has eff 9/10
[14:27:15.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 40, 77]
[14:27:15.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 40, 78] has eff 9/10
[14:27:15.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 40, 78]
[14:27:15.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 47, 68] has eff 1/10
[14:27:15.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 47, 68]
[14:27:15.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 50, 23] has eff 0/10
[14:27:15.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 50, 23]
[14:27:15.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 35, 74] has eff 0/10
[14:27:15.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 35, 74]
[14:27:15.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 6
[14:27:15.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:27:15.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:27:15.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:27:16.341] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:27:16.685] <TB1>     INFO: Expecting 41600 events.
[14:27:20.789] <TB1>     INFO: 41600 events read in total (3389ms).
[14:27:20.790] <TB1>     INFO: Test took 4449ms.
[14:27:20.798] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:20.798] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:27:20.798] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.891
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.314
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.157
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 173
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.545
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.072
[14:27:20.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.034
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.376
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.837
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.197
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 186
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.214
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[14:27:20.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.368
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.035
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 168
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.887
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.557
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.614
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.317
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:27:20.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:27:20.806] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:27:20.888] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:27:21.237] <TB1>     INFO: Expecting 41600 events.
[14:27:25.275] <TB1>     INFO: 41600 events read in total (3323ms).
[14:27:25.276] <TB1>     INFO: Test took 4388ms.
[14:27:25.285] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:25.285] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:27:25.285] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:27:25.289] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:27:25.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 12
[14:27:25.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.7104
[14:27:25.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 60
[14:27:25.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6373
[14:27:25.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[14:27:25.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.16
[14:27:25.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,42] phvalue 67
[14:27:25.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.8193
[14:27:25.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 63
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6078
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 66
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2835
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 84
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2615
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,29] phvalue 68
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9549
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 83
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.1778
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 86
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5957
[14:27:25.291] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 67
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7362
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 70
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8529
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 66
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.2922
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 57
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.776
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 94
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1455
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 76
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3976
[14:27:25.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[14:27:25.295] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 0 0
[14:27:25.699] <TB1>     INFO: Expecting 2560 events.
[14:27:26.658] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:26.658] <TB1>     INFO: Test took 1363ms.
[14:27:26.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:26.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[14:27:27.166] <TB1>     INFO: Expecting 2560 events.
[14:27:28.122] <TB1>     INFO: 2560 events read in total (241ms).
[14:27:28.123] <TB1>     INFO: Test took 1465ms.
[14:27:28.123] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 42, 2 2
[14:27:28.632] <TB1>     INFO: Expecting 2560 events.
[14:27:29.588] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:29.588] <TB1>     INFO: Test took 1464ms.
[14:27:29.588] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:29.588] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 3 3
[14:27:30.096] <TB1>     INFO: Expecting 2560 events.
[14:27:31.053] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:31.054] <TB1>     INFO: Test took 1466ms.
[14:27:31.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:31.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 4 4
[14:27:31.561] <TB1>     INFO: Expecting 2560 events.
[14:27:32.517] <TB1>     INFO: 2560 events read in total (241ms).
[14:27:32.517] <TB1>     INFO: Test took 1463ms.
[14:27:32.517] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:32.517] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 5 5
[14:27:33.024] <TB1>     INFO: Expecting 2560 events.
[14:27:33.980] <TB1>     INFO: 2560 events read in total (241ms).
[14:27:33.981] <TB1>     INFO: Test took 1464ms.
[14:27:33.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:33.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 29, 6 6
[14:27:34.489] <TB1>     INFO: Expecting 2560 events.
[14:27:35.446] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:35.447] <TB1>     INFO: Test took 1466ms.
[14:27:35.449] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:35.449] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 7 7
[14:27:35.957] <TB1>     INFO: Expecting 2560 events.
[14:27:36.920] <TB1>     INFO: 2560 events read in total (249ms).
[14:27:36.921] <TB1>     INFO: Test took 1472ms.
[14:27:36.921] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:36.921] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 8 8
[14:27:37.428] <TB1>     INFO: Expecting 2560 events.
[14:27:38.387] <TB1>     INFO: 2560 events read in total (244ms).
[14:27:38.387] <TB1>     INFO: Test took 1466ms.
[14:27:38.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:38.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 9 9
[14:27:38.895] <TB1>     INFO: Expecting 2560 events.
[14:27:39.853] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:39.853] <TB1>     INFO: Test took 1466ms.
[14:27:39.853] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:39.853] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 10 10
[14:27:40.361] <TB1>     INFO: Expecting 2560 events.
[14:27:41.319] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:41.319] <TB1>     INFO: Test took 1466ms.
[14:27:41.319] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:41.319] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 11 11
[14:27:41.827] <TB1>     INFO: Expecting 2560 events.
[14:27:42.785] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:42.786] <TB1>     INFO: Test took 1467ms.
[14:27:42.786] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:42.786] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 12 12
[14:27:43.293] <TB1>     INFO: Expecting 2560 events.
[14:27:44.252] <TB1>     INFO: 2560 events read in total (244ms).
[14:27:44.252] <TB1>     INFO: Test took 1465ms.
[14:27:44.253] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:44.253] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 13 13
[14:27:44.762] <TB1>     INFO: Expecting 2560 events.
[14:27:45.719] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:45.719] <TB1>     INFO: Test took 1466ms.
[14:27:45.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:45.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 14 14
[14:27:46.227] <TB1>     INFO: Expecting 2560 events.
[14:27:47.187] <TB1>     INFO: 2560 events read in total (245ms).
[14:27:47.187] <TB1>     INFO: Test took 1467ms.
[14:27:47.188] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:47.188] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:27:47.695] <TB1>     INFO: Expecting 2560 events.
[14:27:48.655] <TB1>     INFO: 2560 events read in total (245ms).
[14:27:48.656] <TB1>     INFO: Test took 1468ms.
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:27:48.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:27:48.659] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:27:49.166] <TB1>     INFO: Expecting 655360 events.
[14:28:00.991] <TB1>     INFO: 655360 events read in total (11110ms).
[14:28:00.001] <TB1>     INFO: Expecting 655360 events.
[14:28:12.640] <TB1>     INFO: 655360 events read in total (11076ms).
[14:28:12.655] <TB1>     INFO: Expecting 655360 events.
[14:28:24.315] <TB1>     INFO: 655360 events read in total (11105ms).
[14:28:24.334] <TB1>     INFO: Expecting 655360 events.
[14:28:35.898] <TB1>     INFO: 655360 events read in total (11010ms).
[14:28:35.922] <TB1>     INFO: Expecting 655360 events.
[14:28:47.508] <TB1>     INFO: 655360 events read in total (11035ms).
[14:28:47.536] <TB1>     INFO: Expecting 655360 events.
[14:28:59.147] <TB1>     INFO: 655360 events read in total (11067ms).
[14:28:59.178] <TB1>     INFO: Expecting 655360 events.
[14:29:10.779] <TB1>     INFO: 655360 events read in total (11062ms).
[14:29:10.815] <TB1>     INFO: Expecting 655360 events.
[14:29:22.515] <TB1>     INFO: 655360 events read in total (11167ms).
[14:29:22.556] <TB1>     INFO: Expecting 655360 events.
[14:29:34.167] <TB1>     INFO: 655360 events read in total (11079ms).
[14:29:34.214] <TB1>     INFO: Expecting 655360 events.
[14:29:45.850] <TB1>     INFO: 655360 events read in total (11109ms).
[14:29:45.902] <TB1>     INFO: Expecting 655360 events.
[14:29:57.520] <TB1>     INFO: 655360 events read in total (11091ms).
[14:29:57.573] <TB1>     INFO: Expecting 655360 events.
[14:30:09.269] <TB1>     INFO: 655360 events read in total (11169ms).
[14:30:09.327] <TB1>     INFO: Expecting 655360 events.
[14:30:21.036] <TB1>     INFO: 655360 events read in total (11183ms).
[14:30:21.100] <TB1>     INFO: Expecting 655360 events.
[14:30:32.779] <TB1>     INFO: 655360 events read in total (11152ms).
[14:30:32.843] <TB1>     INFO: Expecting 655360 events.
[14:30:44.510] <TB1>     INFO: 655360 events read in total (11140ms).
[14:30:44.582] <TB1>     INFO: Expecting 655360 events.
[14:30:56.224] <TB1>     INFO: 655360 events read in total (11116ms).
[14:30:56.350] <TB1>     INFO: Test took 187691ms.
[14:30:56.445] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:56.750] <TB1>     INFO: Expecting 655360 events.
[14:31:08.515] <TB1>     INFO: 655360 events read in total (11050ms).
[14:31:08.526] <TB1>     INFO: Expecting 655360 events.
[14:31:20.218] <TB1>     INFO: 655360 events read in total (11135ms).
[14:31:20.233] <TB1>     INFO: Expecting 655360 events.
[14:31:31.852] <TB1>     INFO: 655360 events read in total (11062ms).
[14:31:31.873] <TB1>     INFO: Expecting 655360 events.
[14:31:43.507] <TB1>     INFO: 655360 events read in total (11087ms).
[14:31:43.532] <TB1>     INFO: Expecting 655360 events.
[14:31:55.136] <TB1>     INFO: 655360 events read in total (11060ms).
[14:31:55.164] <TB1>     INFO: Expecting 655360 events.
[14:32:06.753] <TB1>     INFO: 655360 events read in total (11044ms).
[14:32:06.791] <TB1>     INFO: Expecting 655360 events.
[14:32:18.461] <TB1>     INFO: 655360 events read in total (11137ms).
[14:32:18.497] <TB1>     INFO: Expecting 655360 events.
[14:32:30.065] <TB1>     INFO: 655360 events read in total (11031ms).
[14:32:30.106] <TB1>     INFO: Expecting 655360 events.
[14:32:41.862] <TB1>     INFO: 655360 events read in total (11224ms).
[14:32:41.907] <TB1>     INFO: Expecting 655360 events.
[14:32:53.536] <TB1>     INFO: 655360 events read in total (11099ms).
[14:32:53.585] <TB1>     INFO: Expecting 655360 events.
[14:33:05.229] <TB1>     INFO: 655360 events read in total (11118ms).
[14:33:05.284] <TB1>     INFO: Expecting 655360 events.
[14:33:16.917] <TB1>     INFO: 655360 events read in total (11107ms).
[14:33:16.978] <TB1>     INFO: Expecting 655360 events.
[14:33:28.657] <TB1>     INFO: 655360 events read in total (11152ms).
[14:33:28.719] <TB1>     INFO: Expecting 655360 events.
[14:33:40.392] <TB1>     INFO: 655360 events read in total (11146ms).
[14:33:40.461] <TB1>     INFO: Expecting 655360 events.
[14:33:52.129] <TB1>     INFO: 655360 events read in total (11142ms).
[14:33:52.202] <TB1>     INFO: Expecting 655360 events.
[14:34:03.798] <TB1>     INFO: 655360 events read in total (11069ms).
[14:34:03.872] <TB1>     INFO: Test took 187427ms.
[14:34:04.056] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:34:04.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:34:04.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:34:04.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:34:04.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.059] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:34:04.059] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.059] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:34:04.059] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.059] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:34:04.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:34:04.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:34:04.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:34:04.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:34:04.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.062] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:34:04.062] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.062] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:34:04.062] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:34:04.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:34:04.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:04.064] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:34:04.064] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.071] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.079] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.086] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.094] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.101] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.109] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.116] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:34:04.123] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:34:04.130] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:34:04.137] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:34:04.145] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.152] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.159] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.166] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.173] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.181] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.188] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.195] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.202] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:04.209] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:34:04.241] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C0.dat
[14:34:04.241] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C1.dat
[14:34:04.241] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C2.dat
[14:34:04.241] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C3.dat
[14:34:04.241] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C4.dat
[14:34:04.241] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C5.dat
[14:34:04.241] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C6.dat
[14:34:04.242] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C7.dat
[14:34:04.242] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C8.dat
[14:34:04.242] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C9.dat
[14:34:04.242] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C10.dat
[14:34:04.242] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C11.dat
[14:34:04.242] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C12.dat
[14:34:04.242] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C13.dat
[14:34:04.243] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C14.dat
[14:34:04.243] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C15.dat
[14:34:04.589] <TB1>     INFO: Expecting 41600 events.
[14:34:08.420] <TB1>     INFO: 41600 events read in total (3116ms).
[14:34:08.421] <TB1>     INFO: Test took 4176ms.
[14:34:09.068] <TB1>     INFO: Expecting 41600 events.
[14:34:12.914] <TB1>     INFO: 41600 events read in total (3131ms).
[14:34:12.916] <TB1>     INFO: Test took 4195ms.
[14:34:13.564] <TB1>     INFO: Expecting 41600 events.
[14:34:17.402] <TB1>     INFO: 41600 events read in total (3123ms).
[14:34:17.403] <TB1>     INFO: Test took 4191ms.
[14:34:17.704] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:17.835] <TB1>     INFO: Expecting 2560 events.
[14:34:18.793] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:18.794] <TB1>     INFO: Test took 1090ms.
[14:34:18.796] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:19.302] <TB1>     INFO: Expecting 2560 events.
[14:34:20.260] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:20.260] <TB1>     INFO: Test took 1464ms.
[14:34:20.264] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:20.770] <TB1>     INFO: Expecting 2560 events.
[14:34:21.728] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:21.728] <TB1>     INFO: Test took 1464ms.
[14:34:21.731] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:22.237] <TB1>     INFO: Expecting 2560 events.
[14:34:23.195] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:23.195] <TB1>     INFO: Test took 1464ms.
[14:34:23.197] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:23.704] <TB1>     INFO: Expecting 2560 events.
[14:34:24.662] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:24.662] <TB1>     INFO: Test took 1465ms.
[14:34:24.664] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:25.171] <TB1>     INFO: Expecting 2560 events.
[14:34:26.133] <TB1>     INFO: 2560 events read in total (247ms).
[14:34:26.133] <TB1>     INFO: Test took 1469ms.
[14:34:26.135] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:26.642] <TB1>     INFO: Expecting 2560 events.
[14:34:27.600] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:27.601] <TB1>     INFO: Test took 1466ms.
[14:34:27.603] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:28.110] <TB1>     INFO: Expecting 2560 events.
[14:34:29.068] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:29.068] <TB1>     INFO: Test took 1465ms.
[14:34:29.071] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:29.577] <TB1>     INFO: Expecting 2560 events.
[14:34:30.538] <TB1>     INFO: 2560 events read in total (246ms).
[14:34:30.538] <TB1>     INFO: Test took 1467ms.
[14:34:30.540] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:31.047] <TB1>     INFO: Expecting 2560 events.
[14:34:32.007] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:32.007] <TB1>     INFO: Test took 1467ms.
[14:34:32.009] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:32.516] <TB1>     INFO: Expecting 2560 events.
[14:34:33.475] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:33.476] <TB1>     INFO: Test took 1467ms.
[14:34:33.480] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:33.984] <TB1>     INFO: Expecting 2560 events.
[14:34:34.944] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:34.944] <TB1>     INFO: Test took 1464ms.
[14:34:34.946] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:35.453] <TB1>     INFO: Expecting 2560 events.
[14:34:36.409] <TB1>     INFO: 2560 events read in total (242ms).
[14:34:36.409] <TB1>     INFO: Test took 1463ms.
[14:34:36.411] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:36.918] <TB1>     INFO: Expecting 2560 events.
[14:34:37.877] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:37.878] <TB1>     INFO: Test took 1467ms.
[14:34:37.880] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:38.386] <TB1>     INFO: Expecting 2560 events.
[14:34:39.344] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:39.345] <TB1>     INFO: Test took 1465ms.
[14:34:39.347] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:39.853] <TB1>     INFO: Expecting 2560 events.
[14:34:40.812] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:40.813] <TB1>     INFO: Test took 1466ms.
[14:34:40.815] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:41.321] <TB1>     INFO: Expecting 2560 events.
[14:34:42.280] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:42.281] <TB1>     INFO: Test took 1466ms.
[14:34:42.283] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:42.789] <TB1>     INFO: Expecting 2560 events.
[14:34:43.748] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:43.750] <TB1>     INFO: Test took 1467ms.
[14:34:43.752] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:44.258] <TB1>     INFO: Expecting 2560 events.
[14:34:45.217] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:45.217] <TB1>     INFO: Test took 1465ms.
[14:34:45.219] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:45.726] <TB1>     INFO: Expecting 2560 events.
[14:34:46.687] <TB1>     INFO: 2560 events read in total (246ms).
[14:34:46.688] <TB1>     INFO: Test took 1469ms.
[14:34:46.691] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:47.196] <TB1>     INFO: Expecting 2560 events.
[14:34:48.156] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:48.156] <TB1>     INFO: Test took 1465ms.
[14:34:48.158] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:48.664] <TB1>     INFO: Expecting 2560 events.
[14:34:49.623] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:49.623] <TB1>     INFO: Test took 1465ms.
[14:34:49.627] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:50.132] <TB1>     INFO: Expecting 2560 events.
[14:34:51.093] <TB1>     INFO: 2560 events read in total (246ms).
[14:34:51.094] <TB1>     INFO: Test took 1467ms.
[14:34:51.098] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:51.602] <TB1>     INFO: Expecting 2560 events.
[14:34:52.560] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:52.560] <TB1>     INFO: Test took 1462ms.
[14:34:52.564] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:53.069] <TB1>     INFO: Expecting 2560 events.
[14:34:54.027] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:54.027] <TB1>     INFO: Test took 1464ms.
[14:34:54.030] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:54.536] <TB1>     INFO: Expecting 2560 events.
[14:34:55.497] <TB1>     INFO: 2560 events read in total (246ms).
[14:34:55.497] <TB1>     INFO: Test took 1468ms.
[14:34:55.499] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:56.006] <TB1>     INFO: Expecting 2560 events.
[14:34:56.964] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:56.964] <TB1>     INFO: Test took 1465ms.
[14:34:56.968] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:57.473] <TB1>     INFO: Expecting 2560 events.
[14:34:58.436] <TB1>     INFO: 2560 events read in total (248ms).
[14:34:58.436] <TB1>     INFO: Test took 1469ms.
[14:34:58.439] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:58.945] <TB1>     INFO: Expecting 2560 events.
[14:34:59.909] <TB1>     INFO: 2560 events read in total (249ms).
[14:34:59.910] <TB1>     INFO: Test took 1471ms.
[14:34:59.912] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:00.418] <TB1>     INFO: Expecting 2560 events.
[14:35:01.378] <TB1>     INFO: 2560 events read in total (245ms).
[14:35:01.378] <TB1>     INFO: Test took 1466ms.
[14:35:01.380] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:01.887] <TB1>     INFO: Expecting 2560 events.
[14:35:02.846] <TB1>     INFO: 2560 events read in total (244ms).
[14:35:02.847] <TB1>     INFO: Test took 1467ms.
[14:35:02.849] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:03.355] <TB1>     INFO: Expecting 2560 events.
[14:35:04.317] <TB1>     INFO: 2560 events read in total (247ms).
[14:35:04.317] <TB1>     INFO: Test took 1468ms.
[14:35:05.339] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:35:05.339] <TB1>     INFO: PH scale (per ROC):    77  77  83  86  80  81  83  80  81  65  84  77  80  74  74  72
[14:35:05.339] <TB1>     INFO: PH offset (per ROC):  187 179 177 177 178 165 176 163 161 186 175 181 187 159 175 189
[14:35:05.510] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:35:05.515] <TB1>     INFO: ######################################################################
[14:35:05.515] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:35:05.515] <TB1>     INFO: ######################################################################
[14:35:05.515] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:35:05.529] <TB1>     INFO: scanning low vcal = 10
[14:35:05.872] <TB1>     INFO: Expecting 41600 events.
[14:35:09.588] <TB1>     INFO: 41600 events read in total (3001ms).
[14:35:09.588] <TB1>     INFO: Test took 4059ms.
[14:35:09.590] <TB1>     INFO: scanning low vcal = 20
[14:35:10.099] <TB1>     INFO: Expecting 41600 events.
[14:35:13.809] <TB1>     INFO: 41600 events read in total (2995ms).
[14:35:13.809] <TB1>     INFO: Test took 4219ms.
[14:35:13.811] <TB1>     INFO: scanning low vcal = 30
[14:35:14.319] <TB1>     INFO: Expecting 41600 events.
[14:35:18.055] <TB1>     INFO: 41600 events read in total (3021ms).
[14:35:18.056] <TB1>     INFO: Test took 4245ms.
[14:35:18.058] <TB1>     INFO: scanning low vcal = 40
[14:35:18.561] <TB1>     INFO: Expecting 41600 events.
[14:35:22.811] <TB1>     INFO: 41600 events read in total (3536ms).
[14:35:22.812] <TB1>     INFO: Test took 4754ms.
[14:35:22.815] <TB1>     INFO: scanning low vcal = 50
[14:35:23.230] <TB1>     INFO: Expecting 41600 events.
[14:35:27.522] <TB1>     INFO: 41600 events read in total (3577ms).
[14:35:27.523] <TB1>     INFO: Test took 4708ms.
[14:35:27.527] <TB1>     INFO: scanning low vcal = 60
[14:35:27.947] <TB1>     INFO: Expecting 41600 events.
[14:35:32.241] <TB1>     INFO: 41600 events read in total (3579ms).
[14:35:32.242] <TB1>     INFO: Test took 4715ms.
[14:35:32.245] <TB1>     INFO: scanning low vcal = 70
[14:35:32.662] <TB1>     INFO: Expecting 41600 events.
[14:35:36.922] <TB1>     INFO: 41600 events read in total (3546ms).
[14:35:36.923] <TB1>     INFO: Test took 4678ms.
[14:35:36.927] <TB1>     INFO: scanning low vcal = 80
[14:35:37.346] <TB1>     INFO: Expecting 41600 events.
[14:35:41.619] <TB1>     INFO: 41600 events read in total (3559ms).
[14:35:41.620] <TB1>     INFO: Test took 4693ms.
[14:35:41.623] <TB1>     INFO: scanning low vcal = 90
[14:35:42.041] <TB1>     INFO: Expecting 41600 events.
[14:35:46.310] <TB1>     INFO: 41600 events read in total (3555ms).
[14:35:46.311] <TB1>     INFO: Test took 4688ms.
[14:35:46.314] <TB1>     INFO: scanning low vcal = 100
[14:35:46.730] <TB1>     INFO: Expecting 41600 events.
[14:35:51.134] <TB1>     INFO: 41600 events read in total (3689ms).
[14:35:51.134] <TB1>     INFO: Test took 4819ms.
[14:35:51.137] <TB1>     INFO: scanning low vcal = 110
[14:35:51.555] <TB1>     INFO: Expecting 41600 events.
[14:35:55.842] <TB1>     INFO: 41600 events read in total (3572ms).
[14:35:55.843] <TB1>     INFO: Test took 4705ms.
[14:35:55.846] <TB1>     INFO: scanning low vcal = 120
[14:35:56.261] <TB1>     INFO: Expecting 41600 events.
[14:36:00.560] <TB1>     INFO: 41600 events read in total (3584ms).
[14:36:00.560] <TB1>     INFO: Test took 4714ms.
[14:36:00.563] <TB1>     INFO: scanning low vcal = 130
[14:36:00.979] <TB1>     INFO: Expecting 41600 events.
[14:36:05.239] <TB1>     INFO: 41600 events read in total (3546ms).
[14:36:05.240] <TB1>     INFO: Test took 4677ms.
[14:36:05.243] <TB1>     INFO: scanning low vcal = 140
[14:36:05.659] <TB1>     INFO: Expecting 41600 events.
[14:36:09.928] <TB1>     INFO: 41600 events read in total (3555ms).
[14:36:09.929] <TB1>     INFO: Test took 4686ms.
[14:36:09.932] <TB1>     INFO: scanning low vcal = 150
[14:36:10.349] <TB1>     INFO: Expecting 41600 events.
[14:36:14.644] <TB1>     INFO: 41600 events read in total (3581ms).
[14:36:14.645] <TB1>     INFO: Test took 4713ms.
[14:36:14.648] <TB1>     INFO: scanning low vcal = 160
[14:36:15.064] <TB1>     INFO: Expecting 41600 events.
[14:36:19.326] <TB1>     INFO: 41600 events read in total (3547ms).
[14:36:19.326] <TB1>     INFO: Test took 4678ms.
[14:36:19.330] <TB1>     INFO: scanning low vcal = 170
[14:36:19.745] <TB1>     INFO: Expecting 41600 events.
[14:36:24.027] <TB1>     INFO: 41600 events read in total (3567ms).
[14:36:24.028] <TB1>     INFO: Test took 4698ms.
[14:36:24.033] <TB1>     INFO: scanning low vcal = 180
[14:36:24.447] <TB1>     INFO: Expecting 41600 events.
[14:36:28.730] <TB1>     INFO: 41600 events read in total (3567ms).
[14:36:28.731] <TB1>     INFO: Test took 4698ms.
[14:36:28.734] <TB1>     INFO: scanning low vcal = 190
[14:36:29.151] <TB1>     INFO: Expecting 41600 events.
[14:36:33.415] <TB1>     INFO: 41600 events read in total (3549ms).
[14:36:33.416] <TB1>     INFO: Test took 4682ms.
[14:36:33.419] <TB1>     INFO: scanning low vcal = 200
[14:36:33.835] <TB1>     INFO: Expecting 41600 events.
[14:36:38.099] <TB1>     INFO: 41600 events read in total (3549ms).
[14:36:38.100] <TB1>     INFO: Test took 4681ms.
[14:36:38.104] <TB1>     INFO: scanning low vcal = 210
[14:36:38.522] <TB1>     INFO: Expecting 41600 events.
[14:36:42.778] <TB1>     INFO: 41600 events read in total (3541ms).
[14:36:42.779] <TB1>     INFO: Test took 4675ms.
[14:36:42.782] <TB1>     INFO: scanning low vcal = 220
[14:36:43.200] <TB1>     INFO: Expecting 41600 events.
[14:36:47.458] <TB1>     INFO: 41600 events read in total (3543ms).
[14:36:47.459] <TB1>     INFO: Test took 4677ms.
[14:36:47.462] <TB1>     INFO: scanning low vcal = 230
[14:36:47.882] <TB1>     INFO: Expecting 41600 events.
[14:36:52.146] <TB1>     INFO: 41600 events read in total (3547ms).
[14:36:52.146] <TB1>     INFO: Test took 4684ms.
[14:36:52.150] <TB1>     INFO: scanning low vcal = 240
[14:36:52.566] <TB1>     INFO: Expecting 41600 events.
[14:36:56.856] <TB1>     INFO: 41600 events read in total (3576ms).
[14:36:56.857] <TB1>     INFO: Test took 4707ms.
[14:36:56.860] <TB1>     INFO: scanning low vcal = 250
[14:36:57.277] <TB1>     INFO: Expecting 41600 events.
[14:37:01.534] <TB1>     INFO: 41600 events read in total (3542ms).
[14:37:01.535] <TB1>     INFO: Test took 4675ms.
[14:37:01.539] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:37:01.956] <TB1>     INFO: Expecting 41600 events.
[14:37:06.200] <TB1>     INFO: 41600 events read in total (3529ms).
[14:37:06.201] <TB1>     INFO: Test took 4661ms.
[14:37:06.204] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:37:06.627] <TB1>     INFO: Expecting 41600 events.
[14:37:10.883] <TB1>     INFO: 41600 events read in total (3541ms).
[14:37:10.884] <TB1>     INFO: Test took 4680ms.
[14:37:10.887] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:37:11.305] <TB1>     INFO: Expecting 41600 events.
[14:37:15.571] <TB1>     INFO: 41600 events read in total (3551ms).
[14:37:15.571] <TB1>     INFO: Test took 4684ms.
[14:37:15.574] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:37:15.991] <TB1>     INFO: Expecting 41600 events.
[14:37:20.270] <TB1>     INFO: 41600 events read in total (3565ms).
[14:37:20.271] <TB1>     INFO: Test took 4696ms.
[14:37:20.274] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:37:20.688] <TB1>     INFO: Expecting 41600 events.
[14:37:24.949] <TB1>     INFO: 41600 events read in total (3546ms).
[14:37:24.949] <TB1>     INFO: Test took 4675ms.
[14:37:25.519] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:37:25.521] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:37:25.522] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:37:25.522] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:37:25.522] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:37:25.522] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:37:25.523] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:37:25.523] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:37:25.523] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:37:25.523] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:37:25.523] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:37:25.523] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:37:25.524] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:37:25.524] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:37:25.524] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:37:25.524] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:37:25.524] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:38:05.143] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:38:05.143] <TB1>     INFO: non-linearity mean:  0.964 0.964 0.968 0.963 0.968 0.958 0.964 0.957 0.958 0.964 0.958 0.963 0.966 0.956 0.957 0.951
[14:38:05.143] <TB1>     INFO: non-linearity RMS:   0.005 0.005 0.005 0.005 0.005 0.006 0.005 0.006 0.006 0.007 0.006 0.006 0.006 0.006 0.007 0.006
[14:38:05.143] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:38:05.166] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:38:05.190] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:38:05.213] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:38:05.237] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:38:05.260] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:38:05.283] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:38:05.306] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:38:05.329] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:38:05.353] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:38:05.376] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:38:05.400] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:38:05.423] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:38:05.447] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:38:05.470] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:38:05.494] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-37_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:38:05.517] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[14:38:05.517] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:38:05.524] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:38:05.524] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:38:05.528] <TB1>     INFO: ######################################################################
[14:38:05.528] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:38:05.528] <TB1>     INFO: ######################################################################
[14:38:05.530] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:38:05.541] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:05.541] <TB1>     INFO:     run 1 of 1
[14:38:05.541] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:05.887] <TB1>     INFO: Expecting 3120000 events.
[14:38:57.023] <TB1>     INFO: 1285365 events read in total (50421ms).
[14:39:47.489] <TB1>     INFO: 2567390 events read in total (100887ms).
[14:40:09.259] <TB1>     INFO: 3120000 events read in total (122658ms).
[14:40:09.312] <TB1>     INFO: Test took 123772ms.
[14:40:09.395] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:09.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:10.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:12.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:13.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:15.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:16.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:17.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:19.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:20.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:22.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:23.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:25.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:26.443] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:27.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:29.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:30.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:32.155] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390127616
[14:40:32.197] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:40:32.197] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9342, RMS = 1.36021
[14:40:32.197] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:32.197] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:40:32.197] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.621, RMS = 1.19743
[14:40:32.197] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:32.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:40:32.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5802, RMS = 1.99156
[14:40:32.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:32.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:40:32.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5091, RMS = 1.55125
[14:40:32.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:32.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:40:32.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.6936, RMS = 1.83433
[14:40:32.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[14:40:32.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:40:32.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.7112, RMS = 2.06416
[14:40:32.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:40:32.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:40:32.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8297, RMS = 1.32478
[14:40:32.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:40:32.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:40:32.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8284, RMS = 1.55009
[14:40:32.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:40:32.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:40:32.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.83, RMS = 1.45072
[14:40:32.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:32.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:40:32.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4151, RMS = 1.55854
[14:40:32.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:32.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:40:32.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5379, RMS = 2.01772
[14:40:32.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:40:32.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:40:32.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4816, RMS = 1.85505
[14:40:32.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:40:32.203] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:40:32.203] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4671, RMS = 1.41852
[14:40:32.203] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:32.203] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:40:32.203] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8873, RMS = 1.40449
[14:40:32.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:32.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:40:32.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4601, RMS = 1.98118
[14:40:32.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:40:32.205] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:40:32.205] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.7506, RMS = 1.98905
[14:40:32.205] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:40:32.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:40:32.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.722, RMS = 1.11887
[14:40:32.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:32.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:40:32.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8877, RMS = 1.33214
[14:40:32.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:32.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:40:32.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9341, RMS = 2.38635
[14:40:32.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:32.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:40:32.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0232, RMS = 2.31274
[14:40:32.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:32.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:40:32.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.5327, RMS = 2.27353
[14:40:32.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:40:32.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:40:32.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.1517, RMS = 2.04881
[14:40:32.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:40:32.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:40:32.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.597, RMS = 2.46147
[14:40:32.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:32.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:40:32.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.1311, RMS = 2.18288
[14:40:32.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:32.210] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:40:32.210] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0916, RMS = 1.96389
[14:40:32.210] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:40:32.210] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:40:32.210] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.779, RMS = 1.81199
[14:40:32.210] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:40:32.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:40:32.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8762, RMS = 1.98315
[14:40:32.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:40:32.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:40:32.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.9434, RMS = 1.91844
[14:40:32.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:40:32.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:40:32.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8416, RMS = 1.40475
[14:40:32.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:40:32.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:40:32.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1816, RMS = 1.65825
[14:40:32.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:40:32.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:40:32.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.7908, RMS = 2.44126
[14:40:32.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:32.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:40:32.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.7957, RMS = 2.54572
[14:40:32.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:40:32.220] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[14:40:32.220] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[14:40:32.220] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:40:32.324] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:40:32.324] <TB1>     INFO: enter test to run
[14:40:32.324] <TB1>     INFO:   test:  no parameter change
[14:40:32.325] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[14:40:32.326] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 478.3mA
[14:40:32.326] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:40:32.326] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:40:32.800] <TB1>    QUIET: Connection to board 26 closed.
[14:40:32.809] <TB1>     INFO: pXar: this is the end, my friend
[14:40:32.810] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
