
Lab6_ADC_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009634  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003050  080097c4  080097c4  000197c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c814  0800c814  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800c814  0800c814  0001c814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c81c  0800c81c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c81c  0800c81c  0001c81c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c820  0800c820  0001c820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800c824  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          000003ac  20000080  20000080  00020080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000042c  2000042c  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f48c  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044e2  00000000  00000000  0003f53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001700  00000000  00000000  00043a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001520  00000000  00000000  00045120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026776  00000000  00000000  00046640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fda5  00000000  00000000  0006cdb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0043  00000000  00000000  0008cb5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0016cb9e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006278  00000000  00000000  0016cbf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080097ac 	.word	0x080097ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080097ac 	.word	0x080097ac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b96e 	b.w	8000da0 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	4604      	mov	r4, r0
 8000ae4:	468c      	mov	ip, r1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 8083 	bne.w	8000bf2 <__udivmoddi4+0x116>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4617      	mov	r7, r2
 8000af0:	d947      	bls.n	8000b82 <__udivmoddi4+0xa6>
 8000af2:	fab2 f282 	clz	r2, r2
 8000af6:	b142      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af8:	f1c2 0020 	rsb	r0, r2, #32
 8000afc:	fa24 f000 	lsr.w	r0, r4, r0
 8000b00:	4091      	lsls	r1, r2
 8000b02:	4097      	lsls	r7, r2
 8000b04:	ea40 0c01 	orr.w	ip, r0, r1
 8000b08:	4094      	lsls	r4, r2
 8000b0a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b0e:	0c23      	lsrs	r3, r4, #16
 8000b10:	fbbc f6f8 	udiv	r6, ip, r8
 8000b14:	fa1f fe87 	uxth.w	lr, r7
 8000b18:	fb08 c116 	mls	r1, r8, r6, ip
 8000b1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b20:	fb06 f10e 	mul.w	r1, r6, lr
 8000b24:	4299      	cmp	r1, r3
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x60>
 8000b28:	18fb      	adds	r3, r7, r3
 8000b2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b2e:	f080 8119 	bcs.w	8000d64 <__udivmoddi4+0x288>
 8000b32:	4299      	cmp	r1, r3
 8000b34:	f240 8116 	bls.w	8000d64 <__udivmoddi4+0x288>
 8000b38:	3e02      	subs	r6, #2
 8000b3a:	443b      	add	r3, r7
 8000b3c:	1a5b      	subs	r3, r3, r1
 8000b3e:	b2a4      	uxth	r4, r4
 8000b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b44:	fb08 3310 	mls	r3, r8, r0, r3
 8000b48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b50:	45a6      	cmp	lr, r4
 8000b52:	d909      	bls.n	8000b68 <__udivmoddi4+0x8c>
 8000b54:	193c      	adds	r4, r7, r4
 8000b56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b5a:	f080 8105 	bcs.w	8000d68 <__udivmoddi4+0x28c>
 8000b5e:	45a6      	cmp	lr, r4
 8000b60:	f240 8102 	bls.w	8000d68 <__udivmoddi4+0x28c>
 8000b64:	3802      	subs	r0, #2
 8000b66:	443c      	add	r4, r7
 8000b68:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b6c:	eba4 040e 	sub.w	r4, r4, lr
 8000b70:	2600      	movs	r6, #0
 8000b72:	b11d      	cbz	r5, 8000b7c <__udivmoddi4+0xa0>
 8000b74:	40d4      	lsrs	r4, r2
 8000b76:	2300      	movs	r3, #0
 8000b78:	e9c5 4300 	strd	r4, r3, [r5]
 8000b7c:	4631      	mov	r1, r6
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	b902      	cbnz	r2, 8000b86 <__udivmoddi4+0xaa>
 8000b84:	deff      	udf	#255	; 0xff
 8000b86:	fab2 f282 	clz	r2, r2
 8000b8a:	2a00      	cmp	r2, #0
 8000b8c:	d150      	bne.n	8000c30 <__udivmoddi4+0x154>
 8000b8e:	1bcb      	subs	r3, r1, r7
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	fa1f f887 	uxth.w	r8, r7
 8000b98:	2601      	movs	r6, #1
 8000b9a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ba4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bac:	428b      	cmp	r3, r1
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0xe4>
 8000bb0:	1879      	adds	r1, r7, r1
 8000bb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0xe2>
 8000bb8:	428b      	cmp	r3, r1
 8000bba:	f200 80e9 	bhi.w	8000d90 <__udivmoddi4+0x2b4>
 8000bbe:	4684      	mov	ip, r0
 8000bc0:	1ac9      	subs	r1, r1, r3
 8000bc2:	b2a3      	uxth	r3, r4
 8000bc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bc8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bcc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bd0:	fb08 f800 	mul.w	r8, r8, r0
 8000bd4:	45a0      	cmp	r8, r4
 8000bd6:	d907      	bls.n	8000be8 <__udivmoddi4+0x10c>
 8000bd8:	193c      	adds	r4, r7, r4
 8000bda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bde:	d202      	bcs.n	8000be6 <__udivmoddi4+0x10a>
 8000be0:	45a0      	cmp	r8, r4
 8000be2:	f200 80d9 	bhi.w	8000d98 <__udivmoddi4+0x2bc>
 8000be6:	4618      	mov	r0, r3
 8000be8:	eba4 0408 	sub.w	r4, r4, r8
 8000bec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf0:	e7bf      	b.n	8000b72 <__udivmoddi4+0x96>
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d909      	bls.n	8000c0a <__udivmoddi4+0x12e>
 8000bf6:	2d00      	cmp	r5, #0
 8000bf8:	f000 80b1 	beq.w	8000d5e <__udivmoddi4+0x282>
 8000bfc:	2600      	movs	r6, #0
 8000bfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000c02:	4630      	mov	r0, r6
 8000c04:	4631      	mov	r1, r6
 8000c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0a:	fab3 f683 	clz	r6, r3
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	d14a      	bne.n	8000ca8 <__udivmoddi4+0x1cc>
 8000c12:	428b      	cmp	r3, r1
 8000c14:	d302      	bcc.n	8000c1c <__udivmoddi4+0x140>
 8000c16:	4282      	cmp	r2, r0
 8000c18:	f200 80b8 	bhi.w	8000d8c <__udivmoddi4+0x2b0>
 8000c1c:	1a84      	subs	r4, r0, r2
 8000c1e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c22:	2001      	movs	r0, #1
 8000c24:	468c      	mov	ip, r1
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d0a8      	beq.n	8000b7c <__udivmoddi4+0xa0>
 8000c2a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c2e:	e7a5      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000c30:	f1c2 0320 	rsb	r3, r2, #32
 8000c34:	fa20 f603 	lsr.w	r6, r0, r3
 8000c38:	4097      	lsls	r7, r2
 8000c3a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c3e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c42:	40d9      	lsrs	r1, r3
 8000c44:	4330      	orrs	r0, r6
 8000c46:	0c03      	lsrs	r3, r0, #16
 8000c48:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c4c:	fa1f f887 	uxth.w	r8, r7
 8000c50:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c58:	fb06 f108 	mul.w	r1, r6, r8
 8000c5c:	4299      	cmp	r1, r3
 8000c5e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x19c>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c6a:	f080 808d 	bcs.w	8000d88 <__udivmoddi4+0x2ac>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 808a 	bls.w	8000d88 <__udivmoddi4+0x2ac>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b281      	uxth	r1, r0
 8000c7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c88:	fb00 f308 	mul.w	r3, r0, r8
 8000c8c:	428b      	cmp	r3, r1
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x1c4>
 8000c90:	1879      	adds	r1, r7, r1
 8000c92:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c96:	d273      	bcs.n	8000d80 <__udivmoddi4+0x2a4>
 8000c98:	428b      	cmp	r3, r1
 8000c9a:	d971      	bls.n	8000d80 <__udivmoddi4+0x2a4>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	4439      	add	r1, r7
 8000ca0:	1acb      	subs	r3, r1, r3
 8000ca2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ca6:	e778      	b.n	8000b9a <__udivmoddi4+0xbe>
 8000ca8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cac:	fa03 f406 	lsl.w	r4, r3, r6
 8000cb0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cb4:	431c      	orrs	r4, r3
 8000cb6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cba:	fa01 f306 	lsl.w	r3, r1, r6
 8000cbe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cc2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cc6:	431f      	orrs	r7, r3
 8000cc8:	0c3b      	lsrs	r3, r7, #16
 8000cca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cce:	fa1f f884 	uxth.w	r8, r4
 8000cd2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cd6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cda:	fb09 fa08 	mul.w	sl, r9, r8
 8000cde:	458a      	cmp	sl, r1
 8000ce0:	fa02 f206 	lsl.w	r2, r2, r6
 8000ce4:	fa00 f306 	lsl.w	r3, r0, r6
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x220>
 8000cea:	1861      	adds	r1, r4, r1
 8000cec:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cf0:	d248      	bcs.n	8000d84 <__udivmoddi4+0x2a8>
 8000cf2:	458a      	cmp	sl, r1
 8000cf4:	d946      	bls.n	8000d84 <__udivmoddi4+0x2a8>
 8000cf6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cfa:	4421      	add	r1, r4
 8000cfc:	eba1 010a 	sub.w	r1, r1, sl
 8000d00:	b2bf      	uxth	r7, r7
 8000d02:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d06:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d0a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d0e:	fb00 f808 	mul.w	r8, r0, r8
 8000d12:	45b8      	cmp	r8, r7
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x24a>
 8000d16:	19e7      	adds	r7, r4, r7
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d22e      	bcs.n	8000d7c <__udivmoddi4+0x2a0>
 8000d1e:	45b8      	cmp	r8, r7
 8000d20:	d92c      	bls.n	8000d7c <__udivmoddi4+0x2a0>
 8000d22:	3802      	subs	r0, #2
 8000d24:	4427      	add	r7, r4
 8000d26:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d2a:	eba7 0708 	sub.w	r7, r7, r8
 8000d2e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d32:	454f      	cmp	r7, r9
 8000d34:	46c6      	mov	lr, r8
 8000d36:	4649      	mov	r1, r9
 8000d38:	d31a      	bcc.n	8000d70 <__udivmoddi4+0x294>
 8000d3a:	d017      	beq.n	8000d6c <__udivmoddi4+0x290>
 8000d3c:	b15d      	cbz	r5, 8000d56 <__udivmoddi4+0x27a>
 8000d3e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d42:	eb67 0701 	sbc.w	r7, r7, r1
 8000d46:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d4a:	40f2      	lsrs	r2, r6
 8000d4c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d50:	40f7      	lsrs	r7, r6
 8000d52:	e9c5 2700 	strd	r2, r7, [r5]
 8000d56:	2600      	movs	r6, #0
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	462e      	mov	r6, r5
 8000d60:	4628      	mov	r0, r5
 8000d62:	e70b      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000d64:	4606      	mov	r6, r0
 8000d66:	e6e9      	b.n	8000b3c <__udivmoddi4+0x60>
 8000d68:	4618      	mov	r0, r3
 8000d6a:	e6fd      	b.n	8000b68 <__udivmoddi4+0x8c>
 8000d6c:	4543      	cmp	r3, r8
 8000d6e:	d2e5      	bcs.n	8000d3c <__udivmoddi4+0x260>
 8000d70:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d74:	eb69 0104 	sbc.w	r1, r9, r4
 8000d78:	3801      	subs	r0, #1
 8000d7a:	e7df      	b.n	8000d3c <__udivmoddi4+0x260>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	e7d2      	b.n	8000d26 <__udivmoddi4+0x24a>
 8000d80:	4660      	mov	r0, ip
 8000d82:	e78d      	b.n	8000ca0 <__udivmoddi4+0x1c4>
 8000d84:	4681      	mov	r9, r0
 8000d86:	e7b9      	b.n	8000cfc <__udivmoddi4+0x220>
 8000d88:	4666      	mov	r6, ip
 8000d8a:	e775      	b.n	8000c78 <__udivmoddi4+0x19c>
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	e74a      	b.n	8000c26 <__udivmoddi4+0x14a>
 8000d90:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d94:	4439      	add	r1, r7
 8000d96:	e713      	b.n	8000bc0 <__udivmoddi4+0xe4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	443c      	add	r4, r7
 8000d9c:	e724      	b.n	8000be8 <__udivmoddi4+0x10c>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_idiv0>:
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop

08000da4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000daa:	463b      	mov	r3, r7
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000db6:	4b3d      	ldr	r3, [pc, #244]	; (8000eac <MX_ADC1_Init+0x108>)
 8000db8:	4a3d      	ldr	r2, [pc, #244]	; (8000eb0 <MX_ADC1_Init+0x10c>)
 8000dba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dbc:	4b3b      	ldr	r3, [pc, #236]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dc2:	4b3a      	ldr	r3, [pc, #232]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000dc8:	4b38      	ldr	r3, [pc, #224]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dca:	2201      	movs	r2, #1
 8000dcc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dce:	4b37      	ldr	r3, [pc, #220]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dd4:	4b35      	ldr	r3, [pc, #212]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ddc:	4b33      	ldr	r3, [pc, #204]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000de2:	4b32      	ldr	r3, [pc, #200]	; (8000eac <MX_ADC1_Init+0x108>)
 8000de4:	4a33      	ldr	r2, [pc, #204]	; (8000eb4 <MX_ADC1_Init+0x110>)
 8000de6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000de8:	4b30      	ldr	r3, [pc, #192]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000dee:	4b2f      	ldr	r3, [pc, #188]	; (8000eac <MX_ADC1_Init+0x108>)
 8000df0:	2205      	movs	r2, #5
 8000df2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000df4:	4b2d      	ldr	r3, [pc, #180]	; (8000eac <MX_ADC1_Init+0x108>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dfc:	4b2b      	ldr	r3, [pc, #172]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e02:	482a      	ldr	r0, [pc, #168]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e04:	f002 fa88 	bl	8003318 <HAL_ADC_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e0e:	f001 fcc9 	bl	80027a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e12:	2308      	movs	r3, #8
 8000e14:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e16:	2301      	movs	r3, #1
 8000e18:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e1e:	463b      	mov	r3, r7
 8000e20:	4619      	mov	r1, r3
 8000e22:	4822      	ldr	r0, [pc, #136]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e24:	f002 fbea 	bl	80035fc <HAL_ADC_ConfigChannel>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e2e:	f001 fcb9 	bl	80027a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e32:	2309      	movs	r3, #9
 8000e34:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000e36:	2302      	movs	r3, #2
 8000e38:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	481b      	ldr	r0, [pc, #108]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e40:	f002 fbdc 	bl	80035fc <HAL_ADC_ConfigChannel>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000e4a:	f001 fcab 	bl	80027a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000e4e:	230a      	movs	r3, #10
 8000e50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000e52:	2303      	movs	r3, #3
 8000e54:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e56:	463b      	mov	r3, r7
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4814      	ldr	r0, [pc, #80]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e5c:	f002 fbce 	bl	80035fc <HAL_ADC_ConfigChannel>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000e66:	f001 fc9d 	bl	80027a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000e6a:	230b      	movs	r3, #11
 8000e6c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e72:	463b      	mov	r3, r7
 8000e74:	4619      	mov	r1, r3
 8000e76:	480d      	ldr	r0, [pc, #52]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e78:	f002 fbc0 	bl	80035fc <HAL_ADC_ConfigChannel>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000e82:	f001 fc8f 	bl	80027a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000e86:	230c      	movs	r3, #12
 8000e88:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000e8a:	2305      	movs	r3, #5
 8000e8c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4619      	mov	r1, r3
 8000e92:	4806      	ldr	r0, [pc, #24]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e94:	f002 fbb2 	bl	80035fc <HAL_ADC_ConfigChannel>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000e9e:	f001 fc81 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ea2:	bf00      	nop
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	200000c4 	.word	0x200000c4
 8000eb0:	40012000 	.word	0x40012000
 8000eb4:	0f000001 	.word	0x0f000001

08000eb8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	; 0x28
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a3c      	ldr	r2, [pc, #240]	; (8000fc8 <HAL_ADC_MspInit+0x110>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d171      	bne.n	8000fbe <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	4b3b      	ldr	r3, [pc, #236]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee2:	4a3a      	ldr	r2, [pc, #232]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eea:	4b38      	ldr	r3, [pc, #224]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	4b34      	ldr	r3, [pc, #208]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efe:	4a33      	ldr	r2, [pc, #204]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	6313      	str	r3, [r2, #48]	; 0x30
 8000f06:	4b31      	ldr	r3, [pc, #196]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	60bb      	str	r3, [r7, #8]
 8000f16:	4b2d      	ldr	r3, [pc, #180]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	4a2c      	ldr	r2, [pc, #176]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f1c:	f043 0302 	orr.w	r3, r3, #2
 8000f20:	6313      	str	r3, [r2, #48]	; 0x30
 8000f22:	4b2a      	ldr	r3, [pc, #168]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	60bb      	str	r3, [r7, #8]
 8000f2c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000f2e:	2307      	movs	r3, #7
 8000f30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f32:	2303      	movs	r3, #3
 8000f34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4823      	ldr	r0, [pc, #140]	; (8000fd0 <HAL_ADC_MspInit+0x118>)
 8000f42:	f003 fb0f 	bl	8004564 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f46:	2303      	movs	r3, #3
 8000f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	481e      	ldr	r0, [pc, #120]	; (8000fd4 <HAL_ADC_MspInit+0x11c>)
 8000f5a:	f003 fb03 	bl	8004564 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f5e:	4b1e      	ldr	r3, [pc, #120]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f60:	4a1e      	ldr	r2, [pc, #120]	; (8000fdc <HAL_ADC_MspInit+0x124>)
 8000f62:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f64:	4b1c      	ldr	r3, [pc, #112]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f6a:	4b1b      	ldr	r3, [pc, #108]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f70:	4b19      	ldr	r3, [pc, #100]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f76:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f78:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f7c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f7e:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f84:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f86:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f88:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f8c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f8e:	4b12      	ldr	r3, [pc, #72]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f94:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f96:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fa2:	480d      	ldr	r0, [pc, #52]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000fa4:	f002 fedc 	bl	8003d60 <HAL_DMA_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000fae:	f001 fbf9 	bl	80027a4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a08      	ldr	r2, [pc, #32]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000fb6:	639a      	str	r2, [r3, #56]	; 0x38
 8000fb8:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fbe:	bf00      	nop
 8000fc0:	3728      	adds	r7, #40	; 0x28
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40012000 	.word	0x40012000
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40020800 	.word	0x40020800
 8000fd4:	40020400 	.word	0x40020400
 8000fd8:	2000010c 	.word	0x2000010c
 8000fdc:	40026410 	.word	0x40026410

08000fe0 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	2108      	movs	r1, #8
 8000fe8:	4802      	ldr	r0, [pc, #8]	; (8000ff4 <button_init+0x14>)
 8000fea:	f003 fc57 	bl	800489c <HAL_GPIO_WritePin>
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40020c00 	.word	0x40020c00

08000ff8 <button_Scan>:

void button_Scan(){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2108      	movs	r1, #8
 8001002:	482f      	ldr	r0, [pc, #188]	; (80010c0 <button_Scan+0xc8>)
 8001004:	f003 fc4a 	bl	800489c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001008:	2201      	movs	r2, #1
 800100a:	2108      	movs	r1, #8
 800100c:	482c      	ldr	r0, [pc, #176]	; (80010c0 <button_Scan+0xc8>)
 800100e:	f003 fc45 	bl	800489c <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8001012:	230a      	movs	r3, #10
 8001014:	2202      	movs	r2, #2
 8001016:	492b      	ldr	r1, [pc, #172]	; (80010c4 <button_Scan+0xcc>)
 8001018:	482b      	ldr	r0, [pc, #172]	; (80010c8 <button_Scan+0xd0>)
 800101a:	f005 fa6c 	bl	80064f6 <HAL_SPI_Receive>
	  int button_index = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8001022:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001026:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8001028:	2300      	movs	r3, #0
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	e03f      	b.n	80010ae <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	db06      	blt.n	8001042 <button_Scan+0x4a>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b03      	cmp	r3, #3
 8001038:	dc03      	bgt.n	8001042 <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3304      	adds	r3, #4
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	e018      	b.n	8001074 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b03      	cmp	r3, #3
 8001046:	dd07      	ble.n	8001058 <button_Scan+0x60>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2b07      	cmp	r3, #7
 800104c:	dc04      	bgt.n	8001058 <button_Scan+0x60>
			  button_index = 7 - i;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f1c3 0307 	rsb	r3, r3, #7
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	e00d      	b.n	8001074 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b07      	cmp	r3, #7
 800105c:	dd06      	ble.n	800106c <button_Scan+0x74>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b0b      	cmp	r3, #11
 8001062:	dc03      	bgt.n	800106c <button_Scan+0x74>
			  button_index = i + 4;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3304      	adds	r3, #4
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	e003      	b.n	8001074 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f1c3 0317 	rsb	r3, r3, #23
 8001072:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8001074:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <button_Scan+0xcc>)
 8001076:	881a      	ldrh	r2, [r3, #0]
 8001078:	897b      	ldrh	r3, [r7, #10]
 800107a:	4013      	ands	r3, r2
 800107c:	b29b      	uxth	r3, r3
 800107e:	2b00      	cmp	r3, #0
 8001080:	d005      	beq.n	800108e <button_Scan+0x96>
 8001082:	4a12      	ldr	r2, [pc, #72]	; (80010cc <button_Scan+0xd4>)
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	2100      	movs	r1, #0
 8001088:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800108c:	e009      	b.n	80010a2 <button_Scan+0xaa>
		  else button_count[button_index]++;
 800108e:	4a0f      	ldr	r2, [pc, #60]	; (80010cc <button_Scan+0xd4>)
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001096:	3301      	adds	r3, #1
 8001098:	b299      	uxth	r1, r3
 800109a:	4a0c      	ldr	r2, [pc, #48]	; (80010cc <button_Scan+0xd4>)
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 80010a2:	897b      	ldrh	r3, [r7, #10]
 80010a4:	085b      	lsrs	r3, r3, #1
 80010a6:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3301      	adds	r3, #1
 80010ac:	607b      	str	r3, [r7, #4]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b0f      	cmp	r3, #15
 80010b2:	ddbc      	ble.n	800102e <button_Scan+0x36>
	  }
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40020c00 	.word	0x40020c00
 80010c4:	2000009c 	.word	0x2000009c
 80010c8:	20000288 	.word	0x20000288
 80010cc:	2000016c 	.word	0x2000016c

080010d0 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 80010d4:	2100      	movs	r1, #0
 80010d6:	4802      	ldr	r0, [pc, #8]	; (80010e0 <buzzer_init+0x10>)
 80010d8:	f005 ff4e 	bl	8006f78 <HAL_TIM_PWM_Start>
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200002e0 	.word	0x200002e0

080010e4 <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t _duty_cycle){
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
	duty_cycle = _duty_cycle;
 80010ee:	4a07      	ldr	r2, [pc, #28]	; (800110c <buzzer_SetVolume+0x28>)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1,duty_cycle);
 80010f4:	4b05      	ldr	r3, [pc, #20]	; (800110c <buzzer_SetVolume+0x28>)
 80010f6:	781a      	ldrb	r2, [r3, #0]
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <buzzer_SetVolume+0x2c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	2000009e 	.word	0x2000009e
 8001110:	200002e0 	.word	0x200002e0

08001114 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <MX_DMA_Init+0x3c>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	4a0b      	ldr	r2, [pc, #44]	; (8001150 <MX_DMA_Init+0x3c>)
 8001124:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001128:	6313      	str	r3, [r2, #48]	; 0x30
 800112a:	4b09      	ldr	r3, [pc, #36]	; (8001150 <MX_DMA_Init+0x3c>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001136:	2200      	movs	r2, #0
 8001138:	2100      	movs	r1, #0
 800113a:	2038      	movs	r0, #56	; 0x38
 800113c:	f002 fdd9 	bl	8003cf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001140:	2038      	movs	r0, #56	; 0x38
 8001142:	f002 fdf2 	bl	8003d2a <HAL_NVIC_EnableIRQ>

}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40023800 	.word	0x40023800

08001154 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8001158:	2016      	movs	r0, #22
 800115a:	f001 fff9 	bl	8003150 <DEC2BCD>
 800115e:	4603      	mov	r3, r0
 8001160:	461a      	mov	r2, r3
 8001162:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <ds3231_init+0x5c>)
 8001164:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8001166:	2015      	movs	r0, #21
 8001168:	f001 fff2 	bl	8003150 <DEC2BCD>
 800116c:	4603      	mov	r3, r0
 800116e:	461a      	mov	r2, r3
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <ds3231_init+0x5c>)
 8001172:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 8001174:	2006      	movs	r0, #6
 8001176:	f001 ffeb 	bl	8003150 <DEC2BCD>
 800117a:	4603      	mov	r3, r0
 800117c:	461a      	mov	r2, r3
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <ds3231_init+0x5c>)
 8001180:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 8001182:	200f      	movs	r0, #15
 8001184:	f001 ffe4 	bl	8003150 <DEC2BCD>
 8001188:	4603      	mov	r3, r0
 800118a:	461a      	mov	r2, r3
 800118c:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <ds3231_init+0x5c>)
 800118e:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 8001190:	2009      	movs	r0, #9
 8001192:	f001 ffdd 	bl	8003150 <DEC2BCD>
 8001196:	4603      	mov	r3, r0
 8001198:	461a      	mov	r2, r3
 800119a:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <ds3231_init+0x5c>)
 800119c:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 800119e:	2017      	movs	r0, #23
 80011a0:	f001 ffd6 	bl	8003150 <DEC2BCD>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b01      	ldr	r3, [pc, #4]	; (80011b0 <ds3231_init+0x5c>)
 80011aa:	719a      	strb	r2, [r3, #6]
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000194 	.word	0x20000194

080011b4 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b088      	sub	sp, #32
 80011b8:	af04      	add	r7, sp, #16
 80011ba:	4603      	mov	r3, r0
 80011bc:	460a      	mov	r2, r1
 80011be:	71fb      	strb	r3, [r7, #7]
 80011c0:	4613      	mov	r3, r2
 80011c2:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f001 ffc2 	bl	8003150 <DEC2BCD>
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	230a      	movs	r3, #10
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	2301      	movs	r3, #1
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	f107 030f 	add.w	r3, r7, #15
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2301      	movs	r3, #1
 80011e4:	21d0      	movs	r1, #208	; 0xd0
 80011e6:	4803      	ldr	r0, [pc, #12]	; (80011f4 <ds3231_Write+0x40>)
 80011e8:	f003 fcd0 	bl	8004b8c <HAL_I2C_Mem_Write>
}
 80011ec:	bf00      	nop
 80011ee:	3710      	adds	r7, #16
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	200001ec 	.word	0x200001ec

080011f8 <ds3231_ReadTime>:

void ds3231_ReadTime(){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 80011fe:	230a      	movs	r3, #10
 8001200:	9302      	str	r3, [sp, #8]
 8001202:	2307      	movs	r3, #7
 8001204:	9301      	str	r3, [sp, #4]
 8001206:	4b25      	ldr	r3, [pc, #148]	; (800129c <ds3231_ReadTime+0xa4>)
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2301      	movs	r3, #1
 800120c:	2200      	movs	r2, #0
 800120e:	21d0      	movs	r1, #208	; 0xd0
 8001210:	4823      	ldr	r0, [pc, #140]	; (80012a0 <ds3231_ReadTime+0xa8>)
 8001212:	f003 fdb5 	bl	8004d80 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 8001216:	4b21      	ldr	r3, [pc, #132]	; (800129c <ds3231_ReadTime+0xa4>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	4618      	mov	r0, r3
 800121c:	f001 ff7e 	bl	800311c <BCD2DEC>
 8001220:	4603      	mov	r3, r0
 8001222:	461a      	mov	r2, r3
 8001224:	4b1f      	ldr	r3, [pc, #124]	; (80012a4 <ds3231_ReadTime+0xac>)
 8001226:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 8001228:	4b1c      	ldr	r3, [pc, #112]	; (800129c <ds3231_ReadTime+0xa4>)
 800122a:	785b      	ldrb	r3, [r3, #1]
 800122c:	4618      	mov	r0, r3
 800122e:	f001 ff75 	bl	800311c <BCD2DEC>
 8001232:	4603      	mov	r3, r0
 8001234:	461a      	mov	r2, r3
 8001236:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <ds3231_ReadTime+0xb0>)
 8001238:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800123a:	4b18      	ldr	r3, [pc, #96]	; (800129c <ds3231_ReadTime+0xa4>)
 800123c:	789b      	ldrb	r3, [r3, #2]
 800123e:	4618      	mov	r0, r3
 8001240:	f001 ff6c 	bl	800311c <BCD2DEC>
 8001244:	4603      	mov	r3, r0
 8001246:	461a      	mov	r2, r3
 8001248:	4b18      	ldr	r3, [pc, #96]	; (80012ac <ds3231_ReadTime+0xb4>)
 800124a:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 800124c:	4b13      	ldr	r3, [pc, #76]	; (800129c <ds3231_ReadTime+0xa4>)
 800124e:	78db      	ldrb	r3, [r3, #3]
 8001250:	4618      	mov	r0, r3
 8001252:	f001 ff63 	bl	800311c <BCD2DEC>
 8001256:	4603      	mov	r3, r0
 8001258:	461a      	mov	r2, r3
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <ds3231_ReadTime+0xb8>)
 800125c:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 800125e:	4b0f      	ldr	r3, [pc, #60]	; (800129c <ds3231_ReadTime+0xa4>)
 8001260:	791b      	ldrb	r3, [r3, #4]
 8001262:	4618      	mov	r0, r3
 8001264:	f001 ff5a 	bl	800311c <BCD2DEC>
 8001268:	4603      	mov	r3, r0
 800126a:	461a      	mov	r2, r3
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <ds3231_ReadTime+0xbc>)
 800126e:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8001270:	4b0a      	ldr	r3, [pc, #40]	; (800129c <ds3231_ReadTime+0xa4>)
 8001272:	795b      	ldrb	r3, [r3, #5]
 8001274:	4618      	mov	r0, r3
 8001276:	f001 ff51 	bl	800311c <BCD2DEC>
 800127a:	4603      	mov	r3, r0
 800127c:	461a      	mov	r2, r3
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <ds3231_ReadTime+0xc0>)
 8001280:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8001282:	4b06      	ldr	r3, [pc, #24]	; (800129c <ds3231_ReadTime+0xa4>)
 8001284:	799b      	ldrb	r3, [r3, #6]
 8001286:	4618      	mov	r0, r3
 8001288:	f001 ff48 	bl	800311c <BCD2DEC>
 800128c:	4603      	mov	r3, r0
 800128e:	461a      	mov	r2, r3
 8001290:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <ds3231_ReadTime+0xc4>)
 8001292:	701a      	strb	r2, [r3, #0]
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000194 	.word	0x20000194
 80012a0:	200001ec 	.word	0x200001ec
 80012a4:	2000018c 	.word	0x2000018c
 80012a8:	2000018e 	.word	0x2000018e
 80012ac:	20000191 	.word	0x20000191
 80012b0:	20000190 	.word	0x20000190
 80012b4:	2000018f 	.word	0x2000018f
 80012b8:	20000192 	.word	0x20000192
 80012bc:	2000018d 	.word	0x2000018d

080012c0 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08e      	sub	sp, #56	; 0x38
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80012c6:	f107 031c 	add.w	r3, r7, #28
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
 80012d4:	611a      	str	r2, [r3, #16]
 80012d6:	615a      	str	r2, [r3, #20]
 80012d8:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80012da:	463b      	mov	r3, r7
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
 80012e8:	615a      	str	r2, [r3, #20]
 80012ea:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80012ec:	4b2f      	ldr	r3, [pc, #188]	; (80013ac <MX_FSMC_Init+0xec>)
 80012ee:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80012f2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80012f4:	4b2d      	ldr	r3, [pc, #180]	; (80013ac <MX_FSMC_Init+0xec>)
 80012f6:	4a2e      	ldr	r2, [pc, #184]	; (80013b0 <MX_FSMC_Init+0xf0>)
 80012f8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80012fa:	4b2c      	ldr	r3, [pc, #176]	; (80013ac <MX_FSMC_Init+0xec>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001300:	4b2a      	ldr	r3, [pc, #168]	; (80013ac <MX_FSMC_Init+0xec>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001306:	4b29      	ldr	r3, [pc, #164]	; (80013ac <MX_FSMC_Init+0xec>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800130c:	4b27      	ldr	r3, [pc, #156]	; (80013ac <MX_FSMC_Init+0xec>)
 800130e:	2210      	movs	r2, #16
 8001310:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001312:	4b26      	ldr	r3, [pc, #152]	; (80013ac <MX_FSMC_Init+0xec>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001318:	4b24      	ldr	r3, [pc, #144]	; (80013ac <MX_FSMC_Init+0xec>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800131e:	4b23      	ldr	r3, [pc, #140]	; (80013ac <MX_FSMC_Init+0xec>)
 8001320:	2200      	movs	r2, #0
 8001322:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001324:	4b21      	ldr	r3, [pc, #132]	; (80013ac <MX_FSMC_Init+0xec>)
 8001326:	2200      	movs	r2, #0
 8001328:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800132a:	4b20      	ldr	r3, [pc, #128]	; (80013ac <MX_FSMC_Init+0xec>)
 800132c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001330:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001332:	4b1e      	ldr	r3, [pc, #120]	; (80013ac <MX_FSMC_Init+0xec>)
 8001334:	2200      	movs	r2, #0
 8001336:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001338:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <MX_FSMC_Init+0xec>)
 800133a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800133e:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001340:	4b1a      	ldr	r3, [pc, #104]	; (80013ac <MX_FSMC_Init+0xec>)
 8001342:	2200      	movs	r2, #0
 8001344:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001346:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_FSMC_Init+0xec>)
 8001348:	2200      	movs	r2, #0
 800134a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800134c:	4b17      	ldr	r3, [pc, #92]	; (80013ac <MX_FSMC_Init+0xec>)
 800134e:	2200      	movs	r2, #0
 8001350:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001352:	230f      	movs	r3, #15
 8001354:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001356:	230f      	movs	r3, #15
 8001358:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800135a:	233c      	movs	r3, #60	; 0x3c
 800135c:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001362:	2310      	movs	r3, #16
 8001364:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001366:	2311      	movs	r3, #17
 8001368:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800136a:	2300      	movs	r3, #0
 800136c:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800136e:	2308      	movs	r3, #8
 8001370:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001372:	230f      	movs	r3, #15
 8001374:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001376:	2309      	movs	r3, #9
 8001378:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800137e:	2310      	movs	r3, #16
 8001380:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001382:	2311      	movs	r3, #17
 8001384:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001386:	2300      	movs	r3, #0
 8001388:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800138a:	463a      	mov	r2, r7
 800138c:	f107 031c 	add.w	r3, r7, #28
 8001390:	4619      	mov	r1, r3
 8001392:	4806      	ldr	r0, [pc, #24]	; (80013ac <MX_FSMC_Init+0xec>)
 8001394:	f005 fc92 	bl	8006cbc <HAL_SRAM_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800139e:	f001 fa01 	bl	80027a4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80013a2:	bf00      	nop
 80013a4:	3738      	adds	r7, #56	; 0x38
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	2000019c 	.word	0x2000019c
 80013b0:	a0000104 	.word	0xa0000104

080013b4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80013c8:	4b1c      	ldr	r3, [pc, #112]	; (800143c <HAL_FSMC_MspInit+0x88>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d131      	bne.n	8001434 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80013d0:	4b1a      	ldr	r3, [pc, #104]	; (800143c <HAL_FSMC_MspInit+0x88>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	4b19      	ldr	r3, [pc, #100]	; (8001440 <HAL_FSMC_MspInit+0x8c>)
 80013dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013de:	4a18      	ldr	r2, [pc, #96]	; (8001440 <HAL_FSMC_MspInit+0x8c>)
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	6393      	str	r3, [r2, #56]	; 0x38
 80013e6:	4b16      	ldr	r3, [pc, #88]	; (8001440 <HAL_FSMC_MspInit+0x8c>)
 80013e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80013f2:	f64f 7388 	movw	r3, #65416	; 0xff88
 80013f6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001400:	2303      	movs	r3, #3
 8001402:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001404:	230c      	movs	r3, #12
 8001406:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	4619      	mov	r1, r3
 800140c:	480d      	ldr	r0, [pc, #52]	; (8001444 <HAL_FSMC_MspInit+0x90>)
 800140e:	f003 f8a9 	bl	8004564 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001412:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001416:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001418:	2302      	movs	r3, #2
 800141a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001420:	2303      	movs	r3, #3
 8001422:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001424:	230c      	movs	r3, #12
 8001426:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	4619      	mov	r1, r3
 800142c:	4806      	ldr	r0, [pc, #24]	; (8001448 <HAL_FSMC_MspInit+0x94>)
 800142e:	f003 f899 	bl	8004564 <HAL_GPIO_Init>
 8001432:	e000      	b.n	8001436 <HAL_FSMC_MspInit+0x82>
    return;
 8001434:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	200000a0 	.word	0x200000a0
 8001440:	40023800 	.word	0x40023800
 8001444:	40021000 	.word	0x40021000
 8001448:	40020c00 	.word	0x40020c00

0800144c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001454:	f7ff ffae 	bl	80013b4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001458:	bf00      	nop
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08e      	sub	sp, #56	; 0x38
 8001464:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	623b      	str	r3, [r7, #32]
 800147a:	4b76      	ldr	r3, [pc, #472]	; (8001654 <MX_GPIO_Init+0x1f4>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	4a75      	ldr	r2, [pc, #468]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001480:	f043 0310 	orr.w	r3, r3, #16
 8001484:	6313      	str	r3, [r2, #48]	; 0x30
 8001486:	4b73      	ldr	r3, [pc, #460]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	f003 0310 	and.w	r3, r3, #16
 800148e:	623b      	str	r3, [r7, #32]
 8001490:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
 8001496:	4b6f      	ldr	r3, [pc, #444]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	4a6e      	ldr	r2, [pc, #440]	; (8001654 <MX_GPIO_Init+0x1f4>)
 800149c:	f043 0304 	orr.w	r3, r3, #4
 80014a0:	6313      	str	r3, [r2, #48]	; 0x30
 80014a2:	4b6c      	ldr	r3, [pc, #432]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	f003 0304 	and.w	r3, r3, #4
 80014aa:	61fb      	str	r3, [r7, #28]
 80014ac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	61bb      	str	r3, [r7, #24]
 80014b2:	4b68      	ldr	r3, [pc, #416]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	4a67      	ldr	r2, [pc, #412]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014b8:	f043 0320 	orr.w	r3, r3, #32
 80014bc:	6313      	str	r3, [r2, #48]	; 0x30
 80014be:	4b65      	ldr	r3, [pc, #404]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	f003 0320 	and.w	r3, r3, #32
 80014c6:	61bb      	str	r3, [r7, #24]
 80014c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
 80014ce:	4b61      	ldr	r3, [pc, #388]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	4a60      	ldr	r2, [pc, #384]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014d8:	6313      	str	r3, [r2, #48]	; 0x30
 80014da:	4b5e      	ldr	r3, [pc, #376]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	4b5a      	ldr	r3, [pc, #360]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	4a59      	ldr	r2, [pc, #356]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	6313      	str	r3, [r2, #48]	; 0x30
 80014f6:	4b57      	ldr	r3, [pc, #348]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	4b53      	ldr	r3, [pc, #332]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	4a52      	ldr	r2, [pc, #328]	; (8001654 <MX_GPIO_Init+0x1f4>)
 800150c:	f043 0302 	orr.w	r3, r3, #2
 8001510:	6313      	str	r3, [r2, #48]	; 0x30
 8001512:	4b50      	ldr	r3, [pc, #320]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	4b4c      	ldr	r3, [pc, #304]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	4a4b      	ldr	r2, [pc, #300]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001528:	f043 0308 	orr.w	r3, r3, #8
 800152c:	6313      	str	r3, [r2, #48]	; 0x30
 800152e:	4b49      	ldr	r3, [pc, #292]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	f003 0308 	and.w	r3, r3, #8
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	4b45      	ldr	r3, [pc, #276]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a44      	ldr	r2, [pc, #272]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b42      	ldr	r3, [pc, #264]	; (8001654 <MX_GPIO_Init+0x1f4>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8001556:	2200      	movs	r2, #0
 8001558:	2170      	movs	r1, #112	; 0x70
 800155a:	483f      	ldr	r0, [pc, #252]	; (8001658 <MX_GPIO_Init+0x1f8>)
 800155c:	f003 f99e 	bl	800489c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001560:	2200      	movs	r2, #0
 8001562:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001566:	483d      	ldr	r0, [pc, #244]	; (800165c <MX_GPIO_Init+0x1fc>)
 8001568:	f003 f998 	bl	800489c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 800156c:	2200      	movs	r2, #0
 800156e:	2140      	movs	r1, #64	; 0x40
 8001570:	483b      	ldr	r0, [pc, #236]	; (8001660 <MX_GPIO_Init+0x200>)
 8001572:	f003 f993 	bl	800489c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001576:	2200      	movs	r2, #0
 8001578:	f44f 7180 	mov.w	r1, #256	; 0x100
 800157c:	4839      	ldr	r0, [pc, #228]	; (8001664 <MX_GPIO_Init+0x204>)
 800157e:	f003 f98d 	bl	800489c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	2108      	movs	r1, #8
 8001586:	4838      	ldr	r0, [pc, #224]	; (8001668 <MX_GPIO_Init+0x208>)
 8001588:	f003 f988 	bl	800489c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800158c:	2370      	movs	r3, #112	; 0x70
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001590:	2301      	movs	r3, #1
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800159c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a0:	4619      	mov	r1, r3
 80015a2:	482d      	ldr	r0, [pc, #180]	; (8001658 <MX_GPIO_Init+0x1f8>)
 80015a4:	f002 ffde 	bl	8004564 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80015a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ae:	2301      	movs	r3, #1
 80015b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b6:	2300      	movs	r3, #0
 80015b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80015ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015be:	4619      	mov	r1, r3
 80015c0:	4826      	ldr	r0, [pc, #152]	; (800165c <MX_GPIO_Init+0x1fc>)
 80015c2:	f002 ffcf 	bl	8004564 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80015c6:	23c0      	movs	r3, #192	; 0xc0
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015d6:	4619      	mov	r1, r3
 80015d8:	4822      	ldr	r0, [pc, #136]	; (8001664 <MX_GPIO_Init+0x204>)
 80015da:	f002 ffc3 	bl	8004564 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80015de:	2330      	movs	r3, #48	; 0x30
 80015e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e2:	2300      	movs	r3, #0
 80015e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ee:	4619      	mov	r1, r3
 80015f0:	481a      	ldr	r0, [pc, #104]	; (800165c <MX_GPIO_Init+0x1fc>)
 80015f2:	f002 ffb7 	bl	8004564 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80015f6:	2340      	movs	r3, #64	; 0x40
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fa:	2301      	movs	r3, #1
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001602:	2300      	movs	r3, #0
 8001604:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001606:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160a:	4619      	mov	r1, r3
 800160c:	4814      	ldr	r0, [pc, #80]	; (8001660 <MX_GPIO_Init+0x200>)
 800160e:	f002 ffa9 	bl	8004564 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001612:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2300      	movs	r3, #0
 8001622:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	480e      	ldr	r0, [pc, #56]	; (8001664 <MX_GPIO_Init+0x204>)
 800162c:	f002 ff9a 	bl	8004564 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001630:	2308      	movs	r3, #8
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001634:	2301      	movs	r3, #1
 8001636:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001640:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001644:	4619      	mov	r1, r3
 8001646:	4808      	ldr	r0, [pc, #32]	; (8001668 <MX_GPIO_Init+0x208>)
 8001648:	f002 ff8c 	bl	8004564 <HAL_GPIO_Init>

}
 800164c:	bf00      	nop
 800164e:	3738      	adds	r7, #56	; 0x38
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40023800 	.word	0x40023800
 8001658:	40021000 	.word	0x40021000
 800165c:	40020800 	.word	0x40020800
 8001660:	40021800 	.word	0x40021800
 8001664:	40020000 	.word	0x40020000
 8001668:	40020c00 	.word	0x40020c00

0800166c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001670:	4b12      	ldr	r3, [pc, #72]	; (80016bc <MX_I2C1_Init+0x50>)
 8001672:	4a13      	ldr	r2, [pc, #76]	; (80016c0 <MX_I2C1_Init+0x54>)
 8001674:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001676:	4b11      	ldr	r3, [pc, #68]	; (80016bc <MX_I2C1_Init+0x50>)
 8001678:	4a12      	ldr	r2, [pc, #72]	; (80016c4 <MX_I2C1_Init+0x58>)
 800167a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800167c:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <MX_I2C1_Init+0x50>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001682:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <MX_I2C1_Init+0x50>)
 8001684:	2200      	movs	r2, #0
 8001686:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001688:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <MX_I2C1_Init+0x50>)
 800168a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800168e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001690:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <MX_I2C1_Init+0x50>)
 8001692:	2200      	movs	r2, #0
 8001694:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <MX_I2C1_Init+0x50>)
 8001698:	2200      	movs	r2, #0
 800169a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800169c:	4b07      	ldr	r3, [pc, #28]	; (80016bc <MX_I2C1_Init+0x50>)
 800169e:	2200      	movs	r2, #0
 80016a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <MX_I2C1_Init+0x50>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016a8:	4804      	ldr	r0, [pc, #16]	; (80016bc <MX_I2C1_Init+0x50>)
 80016aa:	f003 f92b 	bl	8004904 <HAL_I2C_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016b4:	f001 f876 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200001ec 	.word	0x200001ec
 80016c0:	40005400 	.word	0x40005400
 80016c4:	000186a0 	.word	0x000186a0

080016c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08a      	sub	sp, #40	; 0x28
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d0:	f107 0314 	add.w	r3, r7, #20
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
 80016de:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a19      	ldr	r2, [pc, #100]	; (800174c <HAL_I2C_MspInit+0x84>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d12b      	bne.n	8001742 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	4b18      	ldr	r3, [pc, #96]	; (8001750 <HAL_I2C_MspInit+0x88>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a17      	ldr	r2, [pc, #92]	; (8001750 <HAL_I2C_MspInit+0x88>)
 80016f4:	f043 0302 	orr.w	r3, r3, #2
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b15      	ldr	r3, [pc, #84]	; (8001750 <HAL_I2C_MspInit+0x88>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	613b      	str	r3, [r7, #16]
 8001704:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001706:	23c0      	movs	r3, #192	; 0xc0
 8001708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800170a:	2312      	movs	r3, #18
 800170c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001712:	2303      	movs	r3, #3
 8001714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001716:	2304      	movs	r3, #4
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	4619      	mov	r1, r3
 8001720:	480c      	ldr	r0, [pc, #48]	; (8001754 <HAL_I2C_MspInit+0x8c>)
 8001722:	f002 ff1f 	bl	8004564 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <HAL_I2C_MspInit+0x88>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	4a08      	ldr	r2, [pc, #32]	; (8001750 <HAL_I2C_MspInit+0x88>)
 8001730:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001734:	6413      	str	r3, [r2, #64]	; 0x40
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <HAL_I2C_MspInit+0x88>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001742:	bf00      	nop
 8001744:	3728      	adds	r7, #40	; 0x28
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40005400 	.word	0x40005400
 8001750:	40023800 	.word	0x40023800
 8001754:	40020400 	.word	0x40020400

08001758 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001762:	4a04      	ldr	r2, [pc, #16]	; (8001774 <LCD_WR_REG+0x1c>)
 8001764:	88fb      	ldrh	r3, [r7, #6]
 8001766:	8013      	strh	r3, [r2, #0]
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	600ffffe 	.word	0x600ffffe

08001778 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001782:	4a04      	ldr	r2, [pc, #16]	; (8001794 <LCD_WR_DATA+0x1c>)
 8001784:	88fb      	ldrh	r3, [r7, #6]
 8001786:	8053      	strh	r3, [r2, #2]
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr
 8001794:	600ffffe 	.word	0x600ffffe

08001798 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 800179e:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <LCD_RD_DATA+0x20>)
 80017a0:	885b      	ldrh	r3, [r3, #2]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	80fb      	strh	r3, [r7, #6]
	return ram;
 80017a6:	88fb      	ldrh	r3, [r7, #6]
 80017a8:	b29b      	uxth	r3, r3
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	600ffffe 	.word	0x600ffffe

080017bc <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80017bc:	b590      	push	{r4, r7, lr}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4604      	mov	r4, r0
 80017c4:	4608      	mov	r0, r1
 80017c6:	4611      	mov	r1, r2
 80017c8:	461a      	mov	r2, r3
 80017ca:	4623      	mov	r3, r4
 80017cc:	80fb      	strh	r3, [r7, #6]
 80017ce:	4603      	mov	r3, r0
 80017d0:	80bb      	strh	r3, [r7, #4]
 80017d2:	460b      	mov	r3, r1
 80017d4:	807b      	strh	r3, [r7, #2]
 80017d6:	4613      	mov	r3, r2
 80017d8:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80017da:	202a      	movs	r0, #42	; 0x2a
 80017dc:	f7ff ffbc 	bl	8001758 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80017e0:	88fb      	ldrh	r3, [r7, #6]
 80017e2:	0a1b      	lsrs	r3, r3, #8
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff ffc6 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff ffc0 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80017f8:	887b      	ldrh	r3, [r7, #2]
 80017fa:	0a1b      	lsrs	r3, r3, #8
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff ffba 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	b2db      	uxtb	r3, r3
 8001808:	b29b      	uxth	r3, r3
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff ffb4 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001810:	202b      	movs	r0, #43	; 0x2b
 8001812:	f7ff ffa1 	bl	8001758 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001816:	88bb      	ldrh	r3, [r7, #4]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	b29b      	uxth	r3, r3
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ffab 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001822:	88bb      	ldrh	r3, [r7, #4]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	b29b      	uxth	r3, r3
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ffa5 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 800182e:	883b      	ldrh	r3, [r7, #0]
 8001830:	0a1b      	lsrs	r3, r3, #8
 8001832:	b29b      	uxth	r3, r3
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff9f 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 800183a:	883b      	ldrh	r3, [r7, #0]
 800183c:	b2db      	uxtb	r3, r3
 800183e:	b29b      	uxth	r3, r3
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff99 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001846:	202c      	movs	r0, #44	; 0x2c
 8001848:	f7ff ff86 	bl	8001758 <LCD_WR_REG>
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bd90      	pop	{r4, r7, pc}

08001854 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 800185e:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <lcd_Clear+0x60>)
 8001860:	881b      	ldrh	r3, [r3, #0]
 8001862:	3b01      	subs	r3, #1
 8001864:	b29a      	uxth	r2, r3
 8001866:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <lcd_Clear+0x60>)
 8001868:	885b      	ldrh	r3, [r3, #2]
 800186a:	3b01      	subs	r3, #1
 800186c:	b29b      	uxth	r3, r3
 800186e:	2100      	movs	r1, #0
 8001870:	2000      	movs	r0, #0
 8001872:	f7ff ffa3 	bl	80017bc <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001876:	2300      	movs	r3, #0
 8001878:	81fb      	strh	r3, [r7, #14]
 800187a:	e011      	b.n	80018a0 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 800187c:	2300      	movs	r3, #0
 800187e:	81bb      	strh	r3, [r7, #12]
 8001880:	e006      	b.n	8001890 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001882:	88fb      	ldrh	r3, [r7, #6]
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff ff77 	bl	8001778 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 800188a:	89bb      	ldrh	r3, [r7, #12]
 800188c:	3301      	adds	r3, #1
 800188e:	81bb      	strh	r3, [r7, #12]
 8001890:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <lcd_Clear+0x60>)
 8001892:	885b      	ldrh	r3, [r3, #2]
 8001894:	89ba      	ldrh	r2, [r7, #12]
 8001896:	429a      	cmp	r2, r3
 8001898:	d3f3      	bcc.n	8001882 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 800189a:	89fb      	ldrh	r3, [r7, #14]
 800189c:	3301      	adds	r3, #1
 800189e:	81fb      	strh	r3, [r7, #14]
 80018a0:	4b04      	ldr	r3, [pc, #16]	; (80018b4 <lcd_Clear+0x60>)
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	89fa      	ldrh	r2, [r7, #14]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d3e8      	bcc.n	800187c <lcd_Clear+0x28>
		}
	}
}
 80018aa:	bf00      	nop
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000240 	.word	0x20000240

080018b8 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 80018b8:	b590      	push	{r4, r7, lr}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4604      	mov	r4, r0
 80018c0:	4608      	mov	r0, r1
 80018c2:	4611      	mov	r1, r2
 80018c4:	461a      	mov	r2, r3
 80018c6:	4623      	mov	r3, r4
 80018c8:	80fb      	strh	r3, [r7, #6]
 80018ca:	4603      	mov	r3, r0
 80018cc:	80bb      	strh	r3, [r7, #4]
 80018ce:	460b      	mov	r3, r1
 80018d0:	807b      	strh	r3, [r7, #2]
 80018d2:	4613      	mov	r3, r2
 80018d4:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 80018d6:	887b      	ldrh	r3, [r7, #2]
 80018d8:	3b01      	subs	r3, #1
 80018da:	b29a      	uxth	r2, r3
 80018dc:	883b      	ldrh	r3, [r7, #0]
 80018de:	3b01      	subs	r3, #1
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	88b9      	ldrh	r1, [r7, #4]
 80018e4:	88f8      	ldrh	r0, [r7, #6]
 80018e6:	f7ff ff69 	bl	80017bc <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80018ea:	88bb      	ldrh	r3, [r7, #4]
 80018ec:	81fb      	strh	r3, [r7, #14]
 80018ee:	e010      	b.n	8001912 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80018f0:	88fb      	ldrh	r3, [r7, #6]
 80018f2:	81bb      	strh	r3, [r7, #12]
 80018f4:	e006      	b.n	8001904 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80018f6:	8c3b      	ldrh	r3, [r7, #32]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff3d 	bl	8001778 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80018fe:	89bb      	ldrh	r3, [r7, #12]
 8001900:	3301      	adds	r3, #1
 8001902:	81bb      	strh	r3, [r7, #12]
 8001904:	89ba      	ldrh	r2, [r7, #12]
 8001906:	887b      	ldrh	r3, [r7, #2]
 8001908:	429a      	cmp	r2, r3
 800190a:	d3f4      	bcc.n	80018f6 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 800190c:	89fb      	ldrh	r3, [r7, #14]
 800190e:	3301      	adds	r3, #1
 8001910:	81fb      	strh	r3, [r7, #14]
 8001912:	89fa      	ldrh	r2, [r7, #14]
 8001914:	883b      	ldrh	r3, [r7, #0]
 8001916:	429a      	cmp	r2, r3
 8001918:	d3ea      	bcc.n	80018f0 <lcd_Fill+0x38>
		}
	}
}
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	bd90      	pop	{r4, r7, pc}

08001924 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	80fb      	strh	r3, [r7, #6]
 800192e:	460b      	mov	r3, r1
 8001930:	80bb      	strh	r3, [r7, #4]
 8001932:	4613      	mov	r3, r2
 8001934:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8001936:	88bb      	ldrh	r3, [r7, #4]
 8001938:	88fa      	ldrh	r2, [r7, #6]
 800193a:	88b9      	ldrh	r1, [r7, #4]
 800193c:	88f8      	ldrh	r0, [r7, #6]
 800193e:	f7ff ff3d 	bl	80017bc <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001942:	887b      	ldrh	r3, [r7, #2]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ff17 	bl	8001778 <LCD_WR_DATA>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001954:	b590      	push	{r4, r7, lr}
 8001956:	b087      	sub	sp, #28
 8001958:	af00      	add	r7, sp, #0
 800195a:	4604      	mov	r4, r0
 800195c:	4608      	mov	r0, r1
 800195e:	4611      	mov	r1, r2
 8001960:	461a      	mov	r2, r3
 8001962:	4623      	mov	r3, r4
 8001964:	80fb      	strh	r3, [r7, #6]
 8001966:	4603      	mov	r3, r0
 8001968:	80bb      	strh	r3, [r7, #4]
 800196a:	460b      	mov	r3, r1
 800196c:	70fb      	strb	r3, [r7, #3]
 800196e:	4613      	mov	r3, r2
 8001970:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001972:	2300      	movs	r3, #0
 8001974:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001976:	88fb      	ldrh	r3, [r7, #6]
 8001978:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800197a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800197e:	085b      	lsrs	r3, r3, #1
 8001980:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001982:	7bfb      	ldrb	r3, [r7, #15]
 8001984:	08db      	lsrs	r3, r3, #3
 8001986:	b2db      	uxtb	r3, r3
 8001988:	461a      	mov	r2, r3
 800198a:	7bfb      	ldrb	r3, [r7, #15]
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	bf14      	ite	ne
 8001996:	2301      	movne	r3, #1
 8001998:	2300      	moveq	r3, #0
 800199a:	b2db      	uxtb	r3, r3
 800199c:	4413      	add	r3, r2
 800199e:	b29a      	uxth	r2, r3
 80019a0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	fb12 f303 	smulbb	r3, r2, r3
 80019aa:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 80019ac:	78fb      	ldrb	r3, [r7, #3]
 80019ae:	3b20      	subs	r3, #32
 80019b0:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	b29a      	uxth	r2, r3
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	4413      	add	r3, r2
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	3b01      	subs	r3, #1
 80019be:	b29c      	uxth	r4, r3
 80019c0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	88bb      	ldrh	r3, [r7, #4]
 80019c8:	4413      	add	r3, r2
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	3b01      	subs	r3, #1
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	88b9      	ldrh	r1, [r7, #4]
 80019d2:	88f8      	ldrh	r0, [r7, #6]
 80019d4:	4622      	mov	r2, r4
 80019d6:	f7ff fef1 	bl	80017bc <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80019da:	2300      	movs	r3, #0
 80019dc:	827b      	strh	r3, [r7, #18]
 80019de:	e07a      	b.n	8001ad6 <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80019e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019e4:	2b0c      	cmp	r3, #12
 80019e6:	d028      	beq.n	8001a3a <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 80019e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019ec:	2b10      	cmp	r3, #16
 80019ee:	d108      	bne.n	8001a02 <lcd_ShowChar+0xae>
 80019f0:	78fa      	ldrb	r2, [r7, #3]
 80019f2:	8a7b      	ldrh	r3, [r7, #18]
 80019f4:	493c      	ldr	r1, [pc, #240]	; (8001ae8 <lcd_ShowChar+0x194>)
 80019f6:	0112      	lsls	r2, r2, #4
 80019f8:	440a      	add	r2, r1
 80019fa:	4413      	add	r3, r2
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	75fb      	strb	r3, [r7, #23]
 8001a00:	e01b      	b.n	8001a3a <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001a02:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a06:	2b18      	cmp	r3, #24
 8001a08:	d10b      	bne.n	8001a22 <lcd_ShowChar+0xce>
 8001a0a:	78fa      	ldrb	r2, [r7, #3]
 8001a0c:	8a79      	ldrh	r1, [r7, #18]
 8001a0e:	4837      	ldr	r0, [pc, #220]	; (8001aec <lcd_ShowChar+0x198>)
 8001a10:	4613      	mov	r3, r2
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	4413      	add	r3, r2
 8001a16:	011b      	lsls	r3, r3, #4
 8001a18:	4403      	add	r3, r0
 8001a1a:	440b      	add	r3, r1
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	75fb      	strb	r3, [r7, #23]
 8001a20:	e00b      	b.n	8001a3a <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001a22:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a26:	2b20      	cmp	r3, #32
 8001a28:	d15a      	bne.n	8001ae0 <lcd_ShowChar+0x18c>
 8001a2a:	78fa      	ldrb	r2, [r7, #3]
 8001a2c:	8a7b      	ldrh	r3, [r7, #18]
 8001a2e:	4930      	ldr	r1, [pc, #192]	; (8001af0 <lcd_ShowChar+0x19c>)
 8001a30:	0192      	lsls	r2, r2, #6
 8001a32:	440a      	add	r2, r1
 8001a34:	4413      	add	r3, r2
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	75bb      	strb	r3, [r7, #22]
 8001a3e:	e044      	b.n	8001aca <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001a40:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d120      	bne.n	8001a8a <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001a48:	7dfa      	ldrb	r2, [r7, #23]
 8001a4a:	7dbb      	ldrb	r3, [r7, #22]
 8001a4c:	fa42 f303 	asr.w	r3, r2, r3
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d004      	beq.n	8001a62 <lcd_ShowChar+0x10e>
 8001a58:	883b      	ldrh	r3, [r7, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fe8c 	bl	8001778 <LCD_WR_DATA>
 8001a60:	e003      	b.n	8001a6a <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001a62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fe87 	bl	8001778 <LCD_WR_DATA>
				m++;
 8001a6a:	7d7b      	ldrb	r3, [r7, #21]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001a70:	7d7b      	ldrb	r3, [r7, #21]
 8001a72:	7bfa      	ldrb	r2, [r7, #15]
 8001a74:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a78:	fb02 f201 	mul.w	r2, r2, r1
 8001a7c:	1a9b      	subs	r3, r3, r2
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d11f      	bne.n	8001ac4 <lcd_ShowChar+0x170>
				{
					m=0;
 8001a84:	2300      	movs	r3, #0
 8001a86:	757b      	strb	r3, [r7, #21]
					break;
 8001a88:	e022      	b.n	8001ad0 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001a8a:	7dfa      	ldrb	r2, [r7, #23]
 8001a8c:	7dbb      	ldrb	r3, [r7, #22]
 8001a8e:	fa42 f303 	asr.w	r3, r2, r3
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d005      	beq.n	8001aa6 <lcd_ShowChar+0x152>
 8001a9a:	883a      	ldrh	r2, [r7, #0]
 8001a9c:	88b9      	ldrh	r1, [r7, #4]
 8001a9e:	88fb      	ldrh	r3, [r7, #6]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff3f 	bl	8001924 <lcd_DrawPoint>
				x++;
 8001aa6:	88fb      	ldrh	r3, [r7, #6]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001aac:	88fa      	ldrh	r2, [r7, #6]
 8001aae:	8a3b      	ldrh	r3, [r7, #16]
 8001ab0:	1ad2      	subs	r2, r2, r3
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d105      	bne.n	8001ac4 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001ab8:	8a3b      	ldrh	r3, [r7, #16]
 8001aba:	80fb      	strh	r3, [r7, #6]
					y++;
 8001abc:	88bb      	ldrh	r3, [r7, #4]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	80bb      	strh	r3, [r7, #4]
					break;
 8001ac2:	e005      	b.n	8001ad0 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001ac4:	7dbb      	ldrb	r3, [r7, #22]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	75bb      	strb	r3, [r7, #22]
 8001aca:	7dbb      	ldrb	r3, [r7, #22]
 8001acc:	2b07      	cmp	r3, #7
 8001ace:	d9b7      	bls.n	8001a40 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001ad0:	8a7b      	ldrh	r3, [r7, #18]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	827b      	strh	r3, [r7, #18]
 8001ad6:	8a7a      	ldrh	r2, [r7, #18]
 8001ad8:	89bb      	ldrh	r3, [r7, #12]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d380      	bcc.n	80019e0 <lcd_ShowChar+0x8c>
 8001ade:	e000      	b.n	8001ae2 <lcd_ShowChar+0x18e>
		else return;
 8001ae0:	bf00      	nop
				}
			}
		}
	}
}
 8001ae2:	371c      	adds	r7, #28
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd90      	pop	{r4, r7, pc}
 8001ae8:	08009840 	.word	0x08009840
 8001aec:	08009e30 	.word	0x08009e30
 8001af0:	0800b000 	.word	0x0800b000

08001af4 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	460a      	mov	r2, r1
 8001afe:	71fb      	strb	r3, [r7, #7]
 8001b00:	4613      	mov	r3, r2
 8001b02:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001b04:	2301      	movs	r3, #1
 8001b06:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001b08:	e004      	b.n	8001b14 <mypow+0x20>
 8001b0a:	79fa      	ldrb	r2, [r7, #7]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	fb02 f303 	mul.w	r3, r2, r3
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	79bb      	ldrb	r3, [r7, #6]
 8001b16:	1e5a      	subs	r2, r3, #1
 8001b18:	71ba      	strb	r2, [r7, #6]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f5      	bne.n	8001b0a <mypow+0x16>
	return result;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3714      	adds	r7, #20
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001b2c:	b590      	push	{r4, r7, lr}
 8001b2e:	b089      	sub	sp, #36	; 0x24
 8001b30:	af04      	add	r7, sp, #16
 8001b32:	4604      	mov	r4, r0
 8001b34:	4608      	mov	r0, r1
 8001b36:	4611      	mov	r1, r2
 8001b38:	461a      	mov	r2, r3
 8001b3a:	4623      	mov	r3, r4
 8001b3c:	80fb      	strh	r3, [r7, #6]
 8001b3e:	4603      	mov	r3, r0
 8001b40:	80bb      	strh	r3, [r7, #4]
 8001b42:	460b      	mov	r3, r1
 8001b44:	807b      	strh	r3, [r7, #2]
 8001b46:	4613      	mov	r3, r2
 8001b48:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001b4e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b52:	085b      	lsrs	r3, r3, #1
 8001b54:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001b56:	2300      	movs	r3, #0
 8001b58:	73fb      	strb	r3, [r7, #15]
 8001b5a:	e059      	b.n	8001c10 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001b5c:	887c      	ldrh	r4, [r7, #2]
 8001b5e:	787a      	ldrb	r2, [r7, #1]
 8001b60:	7bfb      	ldrb	r3, [r7, #15]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	3b01      	subs	r3, #1
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	200a      	movs	r0, #10
 8001b6e:	f7ff ffc1 	bl	8001af4 <mypow>
 8001b72:	4603      	mov	r3, r0
 8001b74:	fbb4 f1f3 	udiv	r1, r4, r3
 8001b78:	4b2a      	ldr	r3, [pc, #168]	; (8001c24 <lcd_ShowIntNum+0xf8>)
 8001b7a:	fba3 2301 	umull	r2, r3, r3, r1
 8001b7e:	08da      	lsrs	r2, r3, #3
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	1aca      	subs	r2, r1, r3
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001b8e:	7bbb      	ldrb	r3, [r7, #14]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d121      	bne.n	8001bd8 <lcd_ShowIntNum+0xac>
 8001b94:	7bfa      	ldrb	r2, [r7, #15]
 8001b96:	787b      	ldrb	r3, [r7, #1]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	da1c      	bge.n	8001bd8 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001b9e:	7b3b      	ldrb	r3, [r7, #12]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d117      	bne.n	8001bd4 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	7b7b      	ldrb	r3, [r7, #13]
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	fb12 f303 	smulbb	r3, r2, r3
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	88fb      	ldrh	r3, [r7, #6]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	b298      	uxth	r0, r3
 8001bb8:	8c3a      	ldrh	r2, [r7, #32]
 8001bba:	88b9      	ldrh	r1, [r7, #4]
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	9302      	str	r3, [sp, #8]
 8001bc0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001bc4:	9301      	str	r3, [sp, #4]
 8001bc6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	4613      	mov	r3, r2
 8001bcc:	2220      	movs	r2, #32
 8001bce:	f7ff fec1 	bl	8001954 <lcd_ShowChar>
				continue;
 8001bd2:	e01a      	b.n	8001c0a <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	7b7b      	ldrb	r3, [r7, #13]
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	fb12 f303 	smulbb	r3, r2, r3
 8001be4:	b29a      	uxth	r2, r3
 8001be6:	88fb      	ldrh	r3, [r7, #6]
 8001be8:	4413      	add	r3, r2
 8001bea:	b298      	uxth	r0, r3
 8001bec:	7b3b      	ldrb	r3, [r7, #12]
 8001bee:	3330      	adds	r3, #48	; 0x30
 8001bf0:	b2da      	uxtb	r2, r3
 8001bf2:	8c3c      	ldrh	r4, [r7, #32]
 8001bf4:	88b9      	ldrh	r1, [r7, #4]
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	9302      	str	r3, [sp, #8]
 8001bfa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001bfe:	9301      	str	r3, [sp, #4]
 8001c00:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	4623      	mov	r3, r4
 8001c06:	f7ff fea5 	bl	8001954 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	73fb      	strb	r3, [r7, #15]
 8001c10:	7bfa      	ldrb	r2, [r7, #15]
 8001c12:	787b      	ldrb	r3, [r7, #1]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d3a1      	bcc.n	8001b5c <lcd_ShowIntNum+0x30>
	}
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	3714      	adds	r7, #20
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd90      	pop	{r4, r7, pc}
 8001c22:	bf00      	nop
 8001c24:	cccccccd 	.word	0xcccccccd

08001c28 <lcd_ShowFloatNum>:


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 8001c28:	b590      	push	{r4, r7, lr}
 8001c2a:	b08b      	sub	sp, #44	; 0x2c
 8001c2c:	af04      	add	r7, sp, #16
 8001c2e:	4604      	mov	r4, r0
 8001c30:	4608      	mov	r0, r1
 8001c32:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c36:	4611      	mov	r1, r2
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	81fb      	strh	r3, [r7, #14]
 8001c3e:	4603      	mov	r3, r0
 8001c40:	81bb      	strh	r3, [r7, #12]
 8001c42:	460b      	mov	r3, r1
 8001c44:	71fb      	strb	r3, [r7, #7]
 8001c46:	4613      	mov	r3, r2
 8001c48:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint16_t num1;
	sizex=sizey/2;
 8001c4a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c4e:	085b      	lsrs	r3, r3, #1
 8001c50:	75bb      	strb	r3, [r7, #22]
	num1=num*100;
 8001c52:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c56:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001d30 <lcd_ShowFloatNum+0x108>
 8001c5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c62:	ee17 3a90 	vmov	r3, s15
 8001c66:	82bb      	strh	r3, [r7, #20]
	for(t=0;t<len;t++)
 8001c68:	2300      	movs	r3, #0
 8001c6a:	75fb      	strb	r3, [r7, #23]
 8001c6c:	e057      	b.n	8001d1e <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8001c6e:	8abc      	ldrh	r4, [r7, #20]
 8001c70:	79fa      	ldrb	r2, [r7, #7]
 8001c72:	7dfb      	ldrb	r3, [r7, #23]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	200a      	movs	r0, #10
 8001c80:	f7ff ff38 	bl	8001af4 <mypow>
 8001c84:	4603      	mov	r3, r0
 8001c86:	fbb4 f1f3 	udiv	r1, r4, r3
 8001c8a:	4b2a      	ldr	r3, [pc, #168]	; (8001d34 <lcd_ShowFloatNum+0x10c>)
 8001c8c:	fba3 2301 	umull	r2, r3, r3, r1
 8001c90:	08da      	lsrs	r2, r3, #3
 8001c92:	4613      	mov	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	1aca      	subs	r2, r1, r3
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	74fb      	strb	r3, [r7, #19]
		if(t==(len-2))
 8001ca0:	7dfa      	ldrb	r2, [r7, #23]
 8001ca2:	79fb      	ldrb	r3, [r7, #7]
 8001ca4:	3b02      	subs	r3, #2
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d11d      	bne.n	8001ce6 <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	3b02      	subs	r3, #2
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	7dbb      	ldrb	r3, [r7, #22]
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	fb12 f303 	smulbb	r3, r2, r3
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	89fb      	ldrh	r3, [r7, #14]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	b298      	uxth	r0, r3
 8001cc0:	88ba      	ldrh	r2, [r7, #4]
 8001cc2:	89b9      	ldrh	r1, [r7, #12]
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	9302      	str	r3, [sp, #8]
 8001cc8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	222e      	movs	r2, #46	; 0x2e
 8001cd6:	f7ff fe3d 	bl	8001954 <lcd_ShowChar>
			t++;
 8001cda:	7dfb      	ldrb	r3, [r7, #23]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	75fb      	strb	r3, [r7, #23]
			len+=1;
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001ce6:	7dfb      	ldrb	r3, [r7, #23]
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	7dbb      	ldrb	r3, [r7, #22]
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	fb12 f303 	smulbb	r3, r2, r3
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	89fb      	ldrh	r3, [r7, #14]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	b298      	uxth	r0, r3
 8001cfa:	7cfb      	ldrb	r3, [r7, #19]
 8001cfc:	3330      	adds	r3, #48	; 0x30
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	88bc      	ldrh	r4, [r7, #4]
 8001d02:	89b9      	ldrh	r1, [r7, #12]
 8001d04:	2300      	movs	r3, #0
 8001d06:	9302      	str	r3, [sp, #8]
 8001d08:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d0c:	9301      	str	r3, [sp, #4]
 8001d0e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	4623      	mov	r3, r4
 8001d14:	f7ff fe1e 	bl	8001954 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001d18:	7dfb      	ldrb	r3, [r7, #23]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	75fb      	strb	r3, [r7, #23]
 8001d1e:	7dfa      	ldrb	r2, [r7, #23]
 8001d20:	79fb      	ldrb	r3, [r7, #7]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d3a3      	bcc.n	8001c6e <lcd_ShowFloatNum+0x46>
	}
}
 8001d26:	bf00      	nop
 8001d28:	bf00      	nop
 8001d2a:	371c      	adds	r7, #28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd90      	pop	{r4, r7, pc}
 8001d30:	42c80000 	.word	0x42c80000
 8001d34:	cccccccd 	.word	0xcccccccd

08001d38 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	091b      	lsrs	r3, r3, #4
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d007      	beq.n	8001d62 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001d52:	4b0a      	ldr	r3, [pc, #40]	; (8001d7c <lcd_SetDir+0x44>)
 8001d54:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001d58:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001d5a:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <lcd_SetDir+0x44>)
 8001d5c:	22f0      	movs	r2, #240	; 0xf0
 8001d5e:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001d60:	e006      	b.n	8001d70 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <lcd_SetDir+0x44>)
 8001d64:	22f0      	movs	r2, #240	; 0xf0
 8001d66:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001d68:	4b04      	ldr	r3, [pc, #16]	; (8001d7c <lcd_SetDir+0x44>)
 8001d6a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001d6e:	805a      	strh	r2, [r3, #2]
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	20000240 	.word	0x20000240

08001d80 <lcd_init>:


void lcd_init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001d84:	2200      	movs	r2, #0
 8001d86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d8a:	48aa      	ldr	r0, [pc, #680]	; (8002034 <lcd_init+0x2b4>)
 8001d8c:	f002 fd86 	bl	800489c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001d90:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d94:	f001 fa9c 	bl	80032d0 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d9e:	48a5      	ldr	r0, [pc, #660]	; (8002034 <lcd_init+0x2b4>)
 8001da0:	f002 fd7c 	bl	800489c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001da4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001da8:	f001 fa92 	bl	80032d0 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001dac:	2000      	movs	r0, #0
 8001dae:	f7ff ffc3 	bl	8001d38 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001db2:	20d3      	movs	r0, #211	; 0xd3
 8001db4:	f7ff fcd0 	bl	8001758 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001db8:	f7ff fcee 	bl	8001798 <LCD_RD_DATA>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	4b9d      	ldr	r3, [pc, #628]	; (8002038 <lcd_init+0x2b8>)
 8001dc2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001dc4:	f7ff fce8 	bl	8001798 <LCD_RD_DATA>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	461a      	mov	r2, r3
 8001dcc:	4b9a      	ldr	r3, [pc, #616]	; (8002038 <lcd_init+0x2b8>)
 8001dce:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001dd0:	f7ff fce2 	bl	8001798 <LCD_RD_DATA>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	4b97      	ldr	r3, [pc, #604]	; (8002038 <lcd_init+0x2b8>)
 8001dda:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001ddc:	4b96      	ldr	r3, [pc, #600]	; (8002038 <lcd_init+0x2b8>)
 8001dde:	889b      	ldrh	r3, [r3, #4]
 8001de0:	021b      	lsls	r3, r3, #8
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	4b94      	ldr	r3, [pc, #592]	; (8002038 <lcd_init+0x2b8>)
 8001de6:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001de8:	f7ff fcd6 	bl	8001798 <LCD_RD_DATA>
 8001dec:	4603      	mov	r3, r0
 8001dee:	461a      	mov	r2, r3
 8001df0:	4b91      	ldr	r3, [pc, #580]	; (8002038 <lcd_init+0x2b8>)
 8001df2:	889b      	ldrh	r3, [r3, #4]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	4b8f      	ldr	r3, [pc, #572]	; (8002038 <lcd_init+0x2b8>)
 8001dfa:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001dfc:	20cf      	movs	r0, #207	; 0xcf
 8001dfe:	f7ff fcab 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e02:	2000      	movs	r0, #0
 8001e04:	f7ff fcb8 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001e08:	20c1      	movs	r0, #193	; 0xc1
 8001e0a:	f7ff fcb5 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001e0e:	2030      	movs	r0, #48	; 0x30
 8001e10:	f7ff fcb2 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001e14:	20ed      	movs	r0, #237	; 0xed
 8001e16:	f7ff fc9f 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001e1a:	2064      	movs	r0, #100	; 0x64
 8001e1c:	f7ff fcac 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001e20:	2003      	movs	r0, #3
 8001e22:	f7ff fca9 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001e26:	2012      	movs	r0, #18
 8001e28:	f7ff fca6 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001e2c:	2081      	movs	r0, #129	; 0x81
 8001e2e:	f7ff fca3 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001e32:	20e8      	movs	r0, #232	; 0xe8
 8001e34:	f7ff fc90 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001e38:	2085      	movs	r0, #133	; 0x85
 8001e3a:	f7ff fc9d 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001e3e:	2010      	movs	r0, #16
 8001e40:	f7ff fc9a 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001e44:	207a      	movs	r0, #122	; 0x7a
 8001e46:	f7ff fc97 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001e4a:	20cb      	movs	r0, #203	; 0xcb
 8001e4c:	f7ff fc84 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001e50:	2039      	movs	r0, #57	; 0x39
 8001e52:	f7ff fc91 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001e56:	202c      	movs	r0, #44	; 0x2c
 8001e58:	f7ff fc8e 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	f7ff fc8b 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001e62:	2034      	movs	r0, #52	; 0x34
 8001e64:	f7ff fc88 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001e68:	2002      	movs	r0, #2
 8001e6a:	f7ff fc85 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001e6e:	20f7      	movs	r0, #247	; 0xf7
 8001e70:	f7ff fc72 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001e74:	2020      	movs	r0, #32
 8001e76:	f7ff fc7f 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001e7a:	20ea      	movs	r0, #234	; 0xea
 8001e7c:	f7ff fc6c 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e80:	2000      	movs	r0, #0
 8001e82:	f7ff fc79 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e86:	2000      	movs	r0, #0
 8001e88:	f7ff fc76 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001e8c:	20c0      	movs	r0, #192	; 0xc0
 8001e8e:	f7ff fc63 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001e92:	201b      	movs	r0, #27
 8001e94:	f7ff fc70 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001e98:	20c1      	movs	r0, #193	; 0xc1
 8001e9a:	f7ff fc5d 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001e9e:	2001      	movs	r0, #1
 8001ea0:	f7ff fc6a 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001ea4:	20c5      	movs	r0, #197	; 0xc5
 8001ea6:	f7ff fc57 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001eaa:	2030      	movs	r0, #48	; 0x30
 8001eac:	f7ff fc64 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001eb0:	2030      	movs	r0, #48	; 0x30
 8001eb2:	f7ff fc61 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001eb6:	20c7      	movs	r0, #199	; 0xc7
 8001eb8:	f7ff fc4e 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001ebc:	20b7      	movs	r0, #183	; 0xb7
 8001ebe:	f7ff fc5b 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001ec2:	2036      	movs	r0, #54	; 0x36
 8001ec4:	f7ff fc48 	bl	8001758 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001ec8:	2008      	movs	r0, #8
 8001eca:	f7ff fc55 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001ece:	203a      	movs	r0, #58	; 0x3a
 8001ed0:	f7ff fc42 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001ed4:	2055      	movs	r0, #85	; 0x55
 8001ed6:	f7ff fc4f 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001eda:	20b1      	movs	r0, #177	; 0xb1
 8001edc:	f7ff fc3c 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f7ff fc49 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001ee6:	201a      	movs	r0, #26
 8001ee8:	f7ff fc46 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001eec:	20b6      	movs	r0, #182	; 0xb6
 8001eee:	f7ff fc33 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001ef2:	200a      	movs	r0, #10
 8001ef4:	f7ff fc40 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001ef8:	20a2      	movs	r0, #162	; 0xa2
 8001efa:	f7ff fc3d 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001efe:	20f2      	movs	r0, #242	; 0xf2
 8001f00:	f7ff fc2a 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f04:	2000      	movs	r0, #0
 8001f06:	f7ff fc37 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001f0a:	2026      	movs	r0, #38	; 0x26
 8001f0c:	f7ff fc24 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001f10:	2001      	movs	r0, #1
 8001f12:	f7ff fc31 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001f16:	20e0      	movs	r0, #224	; 0xe0
 8001f18:	f7ff fc1e 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001f1c:	200f      	movs	r0, #15
 8001f1e:	f7ff fc2b 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001f22:	202a      	movs	r0, #42	; 0x2a
 8001f24:	f7ff fc28 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001f28:	2028      	movs	r0, #40	; 0x28
 8001f2a:	f7ff fc25 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001f2e:	2008      	movs	r0, #8
 8001f30:	f7ff fc22 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001f34:	200e      	movs	r0, #14
 8001f36:	f7ff fc1f 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001f3a:	2008      	movs	r0, #8
 8001f3c:	f7ff fc1c 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001f40:	2054      	movs	r0, #84	; 0x54
 8001f42:	f7ff fc19 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001f46:	20a9      	movs	r0, #169	; 0xa9
 8001f48:	f7ff fc16 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001f4c:	2043      	movs	r0, #67	; 0x43
 8001f4e:	f7ff fc13 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001f52:	200a      	movs	r0, #10
 8001f54:	f7ff fc10 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001f58:	200f      	movs	r0, #15
 8001f5a:	f7ff fc0d 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f7ff fc0a 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f64:	2000      	movs	r0, #0
 8001f66:	f7ff fc07 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	f7ff fc04 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f70:	2000      	movs	r0, #0
 8001f72:	f7ff fc01 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001f76:	20e1      	movs	r0, #225	; 0xe1
 8001f78:	f7ff fbee 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f7ff fbfb 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001f82:	2015      	movs	r0, #21
 8001f84:	f7ff fbf8 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001f88:	2017      	movs	r0, #23
 8001f8a:	f7ff fbf5 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001f8e:	2007      	movs	r0, #7
 8001f90:	f7ff fbf2 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001f94:	2011      	movs	r0, #17
 8001f96:	f7ff fbef 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001f9a:	2006      	movs	r0, #6
 8001f9c:	f7ff fbec 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001fa0:	202b      	movs	r0, #43	; 0x2b
 8001fa2:	f7ff fbe9 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001fa6:	2056      	movs	r0, #86	; 0x56
 8001fa8:	f7ff fbe6 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001fac:	203c      	movs	r0, #60	; 0x3c
 8001fae:	f7ff fbe3 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001fb2:	2005      	movs	r0, #5
 8001fb4:	f7ff fbe0 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001fb8:	2010      	movs	r0, #16
 8001fba:	f7ff fbdd 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001fbe:	200f      	movs	r0, #15
 8001fc0:	f7ff fbda 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001fc4:	203f      	movs	r0, #63	; 0x3f
 8001fc6:	f7ff fbd7 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001fca:	203f      	movs	r0, #63	; 0x3f
 8001fcc:	f7ff fbd4 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001fd0:	200f      	movs	r0, #15
 8001fd2:	f7ff fbd1 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001fd6:	202b      	movs	r0, #43	; 0x2b
 8001fd8:	f7ff fbbe 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f7ff fbcb 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	f7ff fbc8 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001fe8:	2001      	movs	r0, #1
 8001fea:	f7ff fbc5 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001fee:	203f      	movs	r0, #63	; 0x3f
 8001ff0:	f7ff fbc2 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001ff4:	202a      	movs	r0, #42	; 0x2a
 8001ff6:	f7ff fbaf 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	f7ff fbbc 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002000:	2000      	movs	r0, #0
 8002002:	f7ff fbb9 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002006:	2000      	movs	r0, #0
 8002008:	f7ff fbb6 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 800200c:	20ef      	movs	r0, #239	; 0xef
 800200e:	f7ff fbb3 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8002012:	2011      	movs	r0, #17
 8002014:	f7ff fba0 	bl	8001758 <LCD_WR_REG>
	HAL_Delay(120);
 8002018:	2078      	movs	r0, #120	; 0x78
 800201a:	f001 f959 	bl	80032d0 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 800201e:	2029      	movs	r0, #41	; 0x29
 8002020:	f7ff fb9a 	bl	8001758 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8002024:	2201      	movs	r2, #1
 8002026:	f44f 7180 	mov.w	r1, #256	; 0x100
 800202a:	4804      	ldr	r0, [pc, #16]	; (800203c <lcd_init+0x2bc>)
 800202c:	f002 fc36 	bl	800489c <HAL_GPIO_WritePin>
}
 8002030:	bf00      	nop
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40020800 	.word	0x40020800
 8002038:	20000240 	.word	0x20000240
 800203c:	40020000 	.word	0x40020000

08002040 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002040:	b590      	push	{r4, r7, lr}
 8002042:	b08b      	sub	sp, #44	; 0x2c
 8002044:	af04      	add	r7, sp, #16
 8002046:	60ba      	str	r2, [r7, #8]
 8002048:	461a      	mov	r2, r3
 800204a:	4603      	mov	r3, r0
 800204c:	81fb      	strh	r3, [r7, #14]
 800204e:	460b      	mov	r3, r1
 8002050:	81bb      	strh	r3, [r7, #12]
 8002052:	4613      	mov	r3, r2
 8002054:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8002056:	89fb      	ldrh	r3, [r7, #14]
 8002058:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 800205a:	2300      	movs	r3, #0
 800205c:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 800205e:	e048      	b.n	80020f2 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002060:	7dfb      	ldrb	r3, [r7, #23]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d145      	bne.n	80020f2 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002066:	89fa      	ldrh	r2, [r7, #14]
 8002068:	4b26      	ldr	r3, [pc, #152]	; (8002104 <lcd_ShowStr+0xc4>)
 800206a:	881b      	ldrh	r3, [r3, #0]
 800206c:	4619      	mov	r1, r3
 800206e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002072:	085b      	lsrs	r3, r3, #1
 8002074:	b2db      	uxtb	r3, r3
 8002076:	1acb      	subs	r3, r1, r3
 8002078:	429a      	cmp	r2, r3
 800207a:	dc3f      	bgt.n	80020fc <lcd_ShowStr+0xbc>
 800207c:	89ba      	ldrh	r2, [r7, #12]
 800207e:	4b21      	ldr	r3, [pc, #132]	; (8002104 <lcd_ShowStr+0xc4>)
 8002080:	885b      	ldrh	r3, [r3, #2]
 8002082:	4619      	mov	r1, r3
 8002084:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002088:	1acb      	subs	r3, r1, r3
 800208a:	429a      	cmp	r2, r3
 800208c:	dc36      	bgt.n	80020fc <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2b80      	cmp	r3, #128	; 0x80
 8002094:	d902      	bls.n	800209c <lcd_ShowStr+0x5c>
 8002096:	2301      	movs	r3, #1
 8002098:	75fb      	strb	r3, [r7, #23]
 800209a:	e02a      	b.n	80020f2 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b0d      	cmp	r3, #13
 80020a2:	d10b      	bne.n	80020bc <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 80020a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	89bb      	ldrh	r3, [r7, #12]
 80020ac:	4413      	add	r3, r2
 80020ae:	81bb      	strh	r3, [r7, #12]
					x=x0;
 80020b0:	8abb      	ldrh	r3, [r7, #20]
 80020b2:	81fb      	strh	r3, [r7, #14]
					str++;
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	3301      	adds	r3, #1
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	e017      	b.n	80020ec <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	781a      	ldrb	r2, [r3, #0]
 80020c0:	88fc      	ldrh	r4, [r7, #6]
 80020c2:	89b9      	ldrh	r1, [r7, #12]
 80020c4:	89f8      	ldrh	r0, [r7, #14]
 80020c6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80020ca:	9302      	str	r3, [sp, #8]
 80020cc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	4623      	mov	r3, r4
 80020d8:	f7ff fc3c 	bl	8001954 <lcd_ShowChar>
					x+=sizey/2;
 80020dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020e0:	085b      	lsrs	r3, r3, #1
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	89fb      	ldrh	r3, [r7, #14]
 80020e8:	4413      	add	r3, r2
 80020ea:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	3301      	adds	r3, #1
 80020f0:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1b2      	bne.n	8002060 <lcd_ShowStr+0x20>
 80020fa:	e000      	b.n	80020fe <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80020fc:	bf00      	nop
			}
		}
	}
}
 80020fe:	371c      	adds	r7, #28
 8002100:	46bd      	mov	sp, r7
 8002102:	bd90      	pop	{r4, r7, pc}
 8002104:	20000240 	.word	0x20000240

08002108 <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 800210c:	4b3f      	ldr	r3, [pc, #252]	; (800220c <led7_Scan+0x104>)
 800210e:	881b      	ldrh	r3, [r3, #0]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	b29a      	uxth	r2, r3
 8002114:	4b3d      	ldr	r3, [pc, #244]	; (800220c <led7_Scan+0x104>)
 8002116:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8002118:	4b3d      	ldr	r3, [pc, #244]	; (8002210 <led7_Scan+0x108>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a3d      	ldr	r2, [pc, #244]	; (8002214 <led7_Scan+0x10c>)
 800211e:	5cd3      	ldrb	r3, [r2, r3]
 8002120:	021b      	lsls	r3, r3, #8
 8002122:	b21a      	sxth	r2, r3
 8002124:	4b39      	ldr	r3, [pc, #228]	; (800220c <led7_Scan+0x104>)
 8002126:	881b      	ldrh	r3, [r3, #0]
 8002128:	b21b      	sxth	r3, r3
 800212a:	4313      	orrs	r3, r2
 800212c:	b21b      	sxth	r3, r3
 800212e:	b29a      	uxth	r2, r3
 8002130:	4b36      	ldr	r3, [pc, #216]	; (800220c <led7_Scan+0x104>)
 8002132:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002134:	4b36      	ldr	r3, [pc, #216]	; (8002210 <led7_Scan+0x108>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b03      	cmp	r3, #3
 800213a:	d847      	bhi.n	80021cc <led7_Scan+0xc4>
 800213c:	a201      	add	r2, pc, #4	; (adr r2, 8002144 <led7_Scan+0x3c>)
 800213e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002142:	bf00      	nop
 8002144:	08002155 	.word	0x08002155
 8002148:	08002173 	.word	0x08002173
 800214c:	08002191 	.word	0x08002191
 8002150:	080021af 	.word	0x080021af
	case 0:
		spi_buffer |= 0x00b0;
 8002154:	4b2d      	ldr	r3, [pc, #180]	; (800220c <led7_Scan+0x104>)
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800215c:	b29a      	uxth	r2, r3
 800215e:	4b2b      	ldr	r3, [pc, #172]	; (800220c <led7_Scan+0x104>)
 8002160:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8002162:	4b2a      	ldr	r3, [pc, #168]	; (800220c <led7_Scan+0x104>)
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800216a:	b29a      	uxth	r2, r3
 800216c:	4b27      	ldr	r3, [pc, #156]	; (800220c <led7_Scan+0x104>)
 800216e:	801a      	strh	r2, [r3, #0]
		break;
 8002170:	e02d      	b.n	80021ce <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8002172:	4b26      	ldr	r3, [pc, #152]	; (800220c <led7_Scan+0x104>)
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800217a:	b29a      	uxth	r2, r3
 800217c:	4b23      	ldr	r3, [pc, #140]	; (800220c <led7_Scan+0x104>)
 800217e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002180:	4b22      	ldr	r3, [pc, #136]	; (800220c <led7_Scan+0x104>)
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	f023 0320 	bic.w	r3, r3, #32
 8002188:	b29a      	uxth	r2, r3
 800218a:	4b20      	ldr	r3, [pc, #128]	; (800220c <led7_Scan+0x104>)
 800218c:	801a      	strh	r2, [r3, #0]
		break;
 800218e:	e01e      	b.n	80021ce <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8002190:	4b1e      	ldr	r3, [pc, #120]	; (800220c <led7_Scan+0x104>)
 8002192:	881b      	ldrh	r3, [r3, #0]
 8002194:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8002198:	b29a      	uxth	r2, r3
 800219a:	4b1c      	ldr	r3, [pc, #112]	; (800220c <led7_Scan+0x104>)
 800219c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800219e:	4b1b      	ldr	r3, [pc, #108]	; (800220c <led7_Scan+0x104>)
 80021a0:	881b      	ldrh	r3, [r3, #0]
 80021a2:	f023 0310 	bic.w	r3, r3, #16
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	4b18      	ldr	r3, [pc, #96]	; (800220c <led7_Scan+0x104>)
 80021aa:	801a      	strh	r2, [r3, #0]
		break;
 80021ac:	e00f      	b.n	80021ce <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80021ae:	4b17      	ldr	r3, [pc, #92]	; (800220c <led7_Scan+0x104>)
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	4b14      	ldr	r3, [pc, #80]	; (800220c <led7_Scan+0x104>)
 80021ba:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 80021bc:	4b13      	ldr	r3, [pc, #76]	; (800220c <led7_Scan+0x104>)
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	4b11      	ldr	r3, [pc, #68]	; (800220c <led7_Scan+0x104>)
 80021c8:	801a      	strh	r2, [r3, #0]
		break;
 80021ca:	e000      	b.n	80021ce <led7_Scan+0xc6>
	default:
		break;
 80021cc:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80021ce:	4b10      	ldr	r3, [pc, #64]	; (8002210 <led7_Scan+0x108>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	3301      	adds	r3, #1
 80021d4:	425a      	negs	r2, r3
 80021d6:	f003 0303 	and.w	r3, r3, #3
 80021da:	f002 0203 	and.w	r2, r2, #3
 80021de:	bf58      	it	pl
 80021e0:	4253      	negpl	r3, r2
 80021e2:	4a0b      	ldr	r2, [pc, #44]	; (8002210 <led7_Scan+0x108>)
 80021e4:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2140      	movs	r1, #64	; 0x40
 80021ea:	480b      	ldr	r0, [pc, #44]	; (8002218 <led7_Scan+0x110>)
 80021ec:	f002 fb56 	bl	800489c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80021f0:	2301      	movs	r3, #1
 80021f2:	2202      	movs	r2, #2
 80021f4:	4905      	ldr	r1, [pc, #20]	; (800220c <led7_Scan+0x104>)
 80021f6:	4809      	ldr	r0, [pc, #36]	; (800221c <led7_Scan+0x114>)
 80021f8:	f004 f841 	bl	800627e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80021fc:	2201      	movs	r2, #1
 80021fe:	2140      	movs	r1, #64	; 0x40
 8002200:	4805      	ldr	r0, [pc, #20]	; (8002218 <led7_Scan+0x110>)
 8002202:	f002 fb4b 	bl	800489c <HAL_GPIO_WritePin>
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	2000000e 	.word	0x2000000e
 8002210:	200000a4 	.word	0x200000a4
 8002214:	20000000 	.word	0x20000000
 8002218:	40021800 	.word	0x40021800
 800221c:	20000288 	.word	0x20000288

08002220 <led7_SetDigit>:

void led7_SetDigit(int num, int position, uint8_t show_dot){
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	4613      	mov	r3, r2
 800222c:	71fb      	strb	r3, [r7, #7]
	if(num >= 0 && num <= 9){
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2b00      	cmp	r3, #0
 8002232:	db0e      	blt.n	8002252 <led7_SetDigit+0x32>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2b09      	cmp	r3, #9
 8002238:	dc0b      	bgt.n	8002252 <led7_SetDigit+0x32>
		led7seg[position] = arrayOfNum[num] - show_dot;
 800223a:	4a09      	ldr	r2, [pc, #36]	; (8002260 <led7_SetDigit+0x40>)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	4413      	add	r3, r2
 8002240:	781a      	ldrb	r2, [r3, #0]
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	b2d9      	uxtb	r1, r3
 8002248:	4a06      	ldr	r2, [pc, #24]	; (8002264 <led7_SetDigit+0x44>)
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	4413      	add	r3, r2
 800224e:	460a      	mov	r2, r1
 8002250:	701a      	strb	r2, [r3, #0]
	}
}
 8002252:	bf00      	nop
 8002254:	3714      	adds	r7, #20
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	20000004 	.word	0x20000004
 8002264:	20000000 	.word	0x20000000

08002268 <led7_SetColon>:

void led7_SetColon(uint8_t status){
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	71fb      	strb	r3, [r7, #7]
	if(status == 1) spi_buffer &= ~(1 << 3);
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d107      	bne.n	8002288 <led7_SetColon+0x20>
 8002278:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <led7_SetColon+0x3c>)
 800227a:	881b      	ldrh	r3, [r3, #0]
 800227c:	f023 0308 	bic.w	r3, r3, #8
 8002280:	b29a      	uxth	r2, r3
 8002282:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <led7_SetColon+0x3c>)
 8002284:	801a      	strh	r2, [r3, #0]
	else spi_buffer |= (1 << 3);
}
 8002286:	e006      	b.n	8002296 <led7_SetColon+0x2e>
	else spi_buffer |= (1 << 3);
 8002288:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <led7_SetColon+0x3c>)
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	f043 0308 	orr.w	r3, r3, #8
 8002290:	b29a      	uxth	r2, r3
 8002292:	4b04      	ldr	r3, [pc, #16]	; (80022a4 <led7_SetColon+0x3c>)
 8002294:	801a      	strh	r2, [r3, #0]
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	2000000e 	.word	0x2000000e

080022a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022ac:	f000 ff9e 	bl	80031ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022b0:	f000 f836 	bl	8002320 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022b4:	f7ff f8d4 	bl	8001460 <MX_GPIO_Init>
  MX_TIM2_Init();
 80022b8:	f000 fd0e 	bl	8002cd8 <MX_TIM2_Init>
  MX_SPI1_Init();
 80022bc:	f000 fbd6 	bl	8002a6c <MX_SPI1_Init>
  MX_FSMC_Init();
 80022c0:	f7fe fffe 	bl	80012c0 <MX_FSMC_Init>
  MX_I2C1_Init();
 80022c4:	f7ff f9d2 	bl	800166c <MX_I2C1_Init>
  MX_TIM13_Init();
 80022c8:	f000 fd52 	bl	8002d70 <MX_TIM13_Init>
  MX_DMA_Init();
 80022cc:	f7fe ff22 	bl	8001114 <MX_DMA_Init>
  MX_ADC1_Init();
 80022d0:	f7fe fd68 	bl	8000da4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80022d4:	f000 fea8 	bl	8003028 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 80022d8:	f000 f88c 	bl	80023f4 <system_init>
  led7_SetColon(1);
 80022dc:	2001      	movs	r0, #1
 80022de:	f7ff ffc3 	bl	8002268 <led7_SetColon>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_Clear (BLACK);
 80022e2:	2000      	movs	r0, #0
 80022e4:	f7ff fab6 	bl	8001854 <lcd_Clear>
  updateTime();
 80022e8:	f000 f9f8 	bl	80026dc <updateTime>
  while (1)
  {
	  while (!flag_timer2);
 80022ec:	bf00      	nop
 80022ee:	4b0b      	ldr	r3, [pc, #44]	; (800231c <main+0x74>)
 80022f0:	881b      	ldrh	r3, [r3, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d0fb      	beq.n	80022ee <main+0x46>
	  flag_timer2 = 0;
 80022f6:	4b09      	ldr	r3, [pc, #36]	; (800231c <main+0x74>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	801a      	strh	r2, [r3, #0]
	  button_Scan();
 80022fc:	f7fe fe7c 	bl	8000ff8 <button_Scan>
	  test_LedDebug();
 8002300:	f000 f88e 	bl	8002420 <test_LedDebug>
	  test_Adc();
 8002304:	f000 f8b0 	bl	8002468 <test_Adc>
	  test_Buzzer();
 8002308:	f000 f95e 	bl	80025c8 <test_Buzzer>
	  test_Uart();
 800230c:	f000 f988 	bl	8002620 <test_Uart>
	  ds3231_ReadTime();
 8002310:	f7fe ff72 	bl	80011f8 <ds3231_ReadTime>
	  displayTime();
 8002314:	f000 fa02 	bl	800271c <displayTime>
	  while (!flag_timer2);
 8002318:	e7e8      	b.n	80022ec <main+0x44>
 800231a:	bf00      	nop
 800231c:	200000ac 	.word	0x200000ac

08002320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b094      	sub	sp, #80	; 0x50
 8002324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002326:	f107 0320 	add.w	r3, r7, #32
 800232a:	2230      	movs	r2, #48	; 0x30
 800232c:	2100      	movs	r1, #0
 800232e:	4618      	mov	r0, r3
 8002330:	f006 fe06 	bl	8008f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002334:	f107 030c 	add.w	r3, r7, #12
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
 8002342:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002344:	2300      	movs	r3, #0
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	4b28      	ldr	r3, [pc, #160]	; (80023ec <SystemClock_Config+0xcc>)
 800234a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234c:	4a27      	ldr	r2, [pc, #156]	; (80023ec <SystemClock_Config+0xcc>)
 800234e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002352:	6413      	str	r3, [r2, #64]	; 0x40
 8002354:	4b25      	ldr	r3, [pc, #148]	; (80023ec <SystemClock_Config+0xcc>)
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002360:	2300      	movs	r3, #0
 8002362:	607b      	str	r3, [r7, #4]
 8002364:	4b22      	ldr	r3, [pc, #136]	; (80023f0 <SystemClock_Config+0xd0>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a21      	ldr	r2, [pc, #132]	; (80023f0 <SystemClock_Config+0xd0>)
 800236a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800236e:	6013      	str	r3, [r2, #0]
 8002370:	4b1f      	ldr	r3, [pc, #124]	; (80023f0 <SystemClock_Config+0xd0>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800237c:	2302      	movs	r3, #2
 800237e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002380:	2301      	movs	r3, #1
 8002382:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002384:	2310      	movs	r3, #16
 8002386:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002388:	2302      	movs	r3, #2
 800238a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800238c:	2300      	movs	r3, #0
 800238e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002390:	2308      	movs	r3, #8
 8002392:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002394:	23a8      	movs	r3, #168	; 0xa8
 8002396:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002398:	2302      	movs	r3, #2
 800239a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800239c:	2304      	movs	r3, #4
 800239e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023a0:	f107 0320 	add.w	r3, r7, #32
 80023a4:	4618      	mov	r0, r3
 80023a6:	f003 fa6d 	bl	8005884 <HAL_RCC_OscConfig>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023b0:	f000 f9f8 	bl	80027a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023b4:	230f      	movs	r3, #15
 80023b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023b8:	2302      	movs	r3, #2
 80023ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023c0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80023c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023cc:	f107 030c 	add.w	r3, r7, #12
 80023d0:	2105      	movs	r1, #5
 80023d2:	4618      	mov	r0, r3
 80023d4:	f003 fcce 	bl	8005d74 <HAL_RCC_ClockConfig>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80023de:	f000 f9e1 	bl	80027a4 <Error_Handler>
  }
}
 80023e2:	bf00      	nop
 80023e4:	3750      	adds	r7, #80	; 0x50
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40007000 	.word	0x40007000

080023f4 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
	  timer_init();
 80023f8:	f000 fae8 	bl	80029cc <timer_init>
	  button_init();
 80023fc:	f7fe fdf0 	bl	8000fe0 <button_init>
	  lcd_init();
 8002400:	f7ff fcbe 	bl	8001d80 <lcd_init>
	  sensor_init();
 8002404:	f000 f9d4 	bl	80027b0 <sensor_init>
	  buzzer_init();
 8002408:	f7fe fe62 	bl	80010d0 <buzzer_init>
	  ds3231_init();
 800240c:	f7fe fea2 	bl	8001154 <ds3231_init>
	  uart_init_rs232();
 8002410:	f000 fd72 	bl	8002ef8 <uart_init_rs232>
	  setTimer2(50);
 8002414:	2032      	movs	r0, #50	; 0x32
 8002416:	f000 fae3 	bl	80029e0 <setTimer2>
}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
	...

08002420 <test_LedDebug>:

uint8_t count_led_debug = 0;

void test_LedDebug(){
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1)%20;
 8002424:	4b0d      	ldr	r3, [pc, #52]	; (800245c <test_LedDebug+0x3c>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	1c5a      	adds	r2, r3, #1
 800242a:	4b0d      	ldr	r3, [pc, #52]	; (8002460 <test_LedDebug+0x40>)
 800242c:	fb83 1302 	smull	r1, r3, r3, r2
 8002430:	10d9      	asrs	r1, r3, #3
 8002432:	17d3      	asrs	r3, r2, #31
 8002434:	1ac9      	subs	r1, r1, r3
 8002436:	460b      	mov	r3, r1
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	1ad1      	subs	r1, r2, r3
 8002440:	b2ca      	uxtb	r2, r1
 8002442:	4b06      	ldr	r3, [pc, #24]	; (800245c <test_LedDebug+0x3c>)
 8002444:	701a      	strb	r2, [r3, #0]
	if(count_led_debug == 0){
 8002446:	4b05      	ldr	r3, [pc, #20]	; (800245c <test_LedDebug+0x3c>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d103      	bne.n	8002456 <test_LedDebug+0x36>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 800244e:	2110      	movs	r1, #16
 8002450:	4804      	ldr	r0, [pc, #16]	; (8002464 <test_LedDebug+0x44>)
 8002452:	f002 fa3c 	bl	80048ce <HAL_GPIO_TogglePin>
	}
}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	200000a8 	.word	0x200000a8
 8002460:	66666667 	.word	0x66666667
 8002464:	40021000 	.word	0x40021000

08002468 <test_Adc>:
        return 0;
}

uint8_t count_adc = 0;

void test_Adc(){
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af04      	add	r7, sp, #16
	count_adc = (count_adc + 1)%20;
 800246e:	4b50      	ldr	r3, [pc, #320]	; (80025b0 <test_Adc+0x148>)
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	4b4f      	ldr	r3, [pc, #316]	; (80025b4 <test_Adc+0x14c>)
 8002476:	fb83 1302 	smull	r1, r3, r3, r2
 800247a:	10d9      	asrs	r1, r3, #3
 800247c:	17d3      	asrs	r3, r2, #31
 800247e:	1ac9      	subs	r1, r1, r3
 8002480:	460b      	mov	r3, r1
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	1ad1      	subs	r1, r2, r3
 800248a:	b2ca      	uxtb	r2, r1
 800248c:	4b48      	ldr	r3, [pc, #288]	; (80025b0 <test_Adc+0x148>)
 800248e:	701a      	strb	r2, [r3, #0]
	if(count_adc == 0){
 8002490:	4b47      	ldr	r3, [pc, #284]	; (80025b0 <test_Adc+0x148>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	f040 8088 	bne.w	80025aa <test_Adc+0x142>
		sensor_Read();
 800249a:	f000 f997 	bl	80027cc <sensor_Read>
		lcd_ShowStr(20, 100, "Power Consumption:", RED, BLACK, 16, 0);
 800249e:	2300      	movs	r3, #0
 80024a0:	9302      	str	r3, [sp, #8]
 80024a2:	2310      	movs	r3, #16
 80024a4:	9301      	str	r3, [sp, #4]
 80024a6:	2300      	movs	r3, #0
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80024ae:	4a42      	ldr	r2, [pc, #264]	; (80025b8 <test_Adc+0x150>)
 80024b0:	2164      	movs	r1, #100	; 0x64
 80024b2:	2014      	movs	r0, #20
 80024b4:	f7ff fdc4 	bl	8002040 <lcd_ShowStr>
		lcd_ShowFloatNum(170, 100,sensor_GetPowerConsumption(), 4, RED, BLACK, 16);
 80024b8:	f000 f9b6 	bl	8002828 <sensor_GetPowerConsumption>
 80024bc:	eef0 7a40 	vmov.f32	s15, s0
 80024c0:	2310      	movs	r3, #16
 80024c2:	9301      	str	r3, [sp, #4]
 80024c4:	2300      	movs	r3, #0
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80024cc:	2204      	movs	r2, #4
 80024ce:	eeb0 0a67 	vmov.f32	s0, s15
 80024d2:	2164      	movs	r1, #100	; 0x64
 80024d4:	20aa      	movs	r0, #170	; 0xaa
 80024d6:	f7ff fba7 	bl	8001c28 <lcd_ShowFloatNum>
		lcd_ShowStr(20, 120, "Light:", RED, BLACK, 16, 0);
 80024da:	2300      	movs	r3, #0
 80024dc:	9302      	str	r3, [sp, #8]
 80024de:	2310      	movs	r3, #16
 80024e0:	9301      	str	r3, [sp, #4]
 80024e2:	2300      	movs	r3, #0
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80024ea:	4a34      	ldr	r2, [pc, #208]	; (80025bc <test_Adc+0x154>)
 80024ec:	2178      	movs	r1, #120	; 0x78
 80024ee:	2014      	movs	r0, #20
 80024f0:	f7ff fda6 	bl	8002040 <lcd_ShowStr>
		lcd_Fill(170, 120, 250, 136, BLACK);
 80024f4:	2300      	movs	r3, #0
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	2388      	movs	r3, #136	; 0x88
 80024fa:	22fa      	movs	r2, #250	; 0xfa
 80024fc:	2178      	movs	r1, #120	; 0x78
 80024fe:	20aa      	movs	r0, #170	; 0xaa
 8002500:	f7ff f9da 	bl	80018b8 <lcd_Fill>
		lcd_ShowStr(170, 120,sensor_GetLightIntensity(), RED, BLACK, 16, 0);
 8002504:	f000 fa4c 	bl	80029a0 <sensor_GetLightIntensity>
 8002508:	4602      	mov	r2, r0
 800250a:	2300      	movs	r3, #0
 800250c:	9302      	str	r3, [sp, #8]
 800250e:	2310      	movs	r3, #16
 8002510:	9301      	str	r3, [sp, #4]
 8002512:	2300      	movs	r3, #0
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800251a:	2178      	movs	r1, #120	; 0x78
 800251c:	20aa      	movs	r0, #170	; 0xaa
 800251e:	f7ff fd8f 	bl	8002040 <lcd_ShowStr>
		lcd_ShowStr(20, 140, "Temperature:", RED, BLACK, 16, 0);
 8002522:	2300      	movs	r3, #0
 8002524:	9302      	str	r3, [sp, #8]
 8002526:	2310      	movs	r3, #16
 8002528:	9301      	str	r3, [sp, #4]
 800252a:	2300      	movs	r3, #0
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002532:	4a23      	ldr	r2, [pc, #140]	; (80025c0 <test_Adc+0x158>)
 8002534:	218c      	movs	r1, #140	; 0x8c
 8002536:	2014      	movs	r0, #20
 8002538:	f7ff fd82 	bl	8002040 <lcd_ShowStr>
		lcd_ShowIntNum(170, 140, sensor_GetTemperature(), 4, RED, BLACK, 16);
 800253c:	f000 f954 	bl	80027e8 <sensor_GetTemperature>
 8002540:	eef0 7a40 	vmov.f32	s15, s0
 8002544:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002548:	ee17 3a90 	vmov	r3, s15
 800254c:	b29a      	uxth	r2, r3
 800254e:	2310      	movs	r3, #16
 8002550:	9302      	str	r3, [sp, #8]
 8002552:	2300      	movs	r3, #0
 8002554:	9301      	str	r3, [sp, #4]
 8002556:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	2304      	movs	r3, #4
 800255e:	218c      	movs	r1, #140	; 0x8c
 8002560:	20aa      	movs	r0, #170	; 0xaa
 8002562:	f7ff fae3 	bl	8001b2c <lcd_ShowIntNum>
		lcd_ShowStr(20, 160, "Humidity:", RED, BLACK, 16, 0);
 8002566:	2300      	movs	r3, #0
 8002568:	9302      	str	r3, [sp, #8]
 800256a:	2310      	movs	r3, #16
 800256c:	9301      	str	r3, [sp, #4]
 800256e:	2300      	movs	r3, #0
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002576:	4a13      	ldr	r2, [pc, #76]	; (80025c4 <test_Adc+0x15c>)
 8002578:	21a0      	movs	r1, #160	; 0xa0
 800257a:	2014      	movs	r0, #20
 800257c:	f7ff fd60 	bl	8002040 <lcd_ShowStr>
		lcd_ShowIntNum(170, 160, sensor_GetHumidity(), 4, RED, BLACK, 16);
 8002580:	f000 f9e0 	bl	8002944 <sensor_GetHumidity>
 8002584:	eef0 7a40 	vmov.f32	s15, s0
 8002588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800258c:	ee17 3a90 	vmov	r3, s15
 8002590:	b29a      	uxth	r2, r3
 8002592:	2310      	movs	r3, #16
 8002594:	9302      	str	r3, [sp, #8]
 8002596:	2300      	movs	r3, #0
 8002598:	9301      	str	r3, [sp, #4]
 800259a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	2304      	movs	r3, #4
 80025a2:	21a0      	movs	r1, #160	; 0xa0
 80025a4:	20aa      	movs	r0, #170	; 0xaa
 80025a6:	f7ff fac1 	bl	8001b2c <lcd_ShowIntNum>
	}
}
 80025aa:	bf00      	nop
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	200000a9 	.word	0x200000a9
 80025b4:	66666667 	.word	0x66666667
 80025b8:	080097c4 	.word	0x080097c4
 80025bc:	080097d8 	.word	0x080097d8
 80025c0:	080097e0 	.word	0x080097e0
 80025c4:	080097f0 	.word	0x080097f0

080025c8 <test_Buzzer>:

void test_Buzzer(){
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
    static uint8_t buzzer_state = 0;
    if (sensor_GetHumidity() > 70) {
 80025cc:	f000 f9ba 	bl	8002944 <sensor_GetHumidity>
 80025d0:	eef0 7a40 	vmov.f32	s15, s0
 80025d4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002618 <test_Buzzer+0x50>
 80025d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e0:	dd11      	ble.n	8002606 <test_Buzzer+0x3e>
        if (buzzer_state == 0) {
 80025e2:	4b0e      	ldr	r3, [pc, #56]	; (800261c <test_Buzzer+0x54>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d106      	bne.n	80025f8 <test_Buzzer+0x30>
            buzzer_SetVolume(50);
 80025ea:	2032      	movs	r0, #50	; 0x32
 80025ec:	f7fe fd7a 	bl	80010e4 <buzzer_SetVolume>
            buzzer_state = 1;
 80025f0:	4b0a      	ldr	r3, [pc, #40]	; (800261c <test_Buzzer+0x54>)
 80025f2:	2201      	movs	r2, #1
 80025f4:	701a      	strb	r2, [r3, #0]
        }
    } else {
        buzzer_SetVolume(0);
        buzzer_state = 0;
    }
}
 80025f6:	e00c      	b.n	8002612 <test_Buzzer+0x4a>
            buzzer_SetVolume(0);
 80025f8:	2000      	movs	r0, #0
 80025fa:	f7fe fd73 	bl	80010e4 <buzzer_SetVolume>
            buzzer_state = 0;
 80025fe:	4b07      	ldr	r3, [pc, #28]	; (800261c <test_Buzzer+0x54>)
 8002600:	2200      	movs	r2, #0
 8002602:	701a      	strb	r2, [r3, #0]
}
 8002604:	e005      	b.n	8002612 <test_Buzzer+0x4a>
        buzzer_SetVolume(0);
 8002606:	2000      	movs	r0, #0
 8002608:	f7fe fd6c 	bl	80010e4 <buzzer_SetVolume>
        buzzer_state = 0;
 800260c:	4b03      	ldr	r3, [pc, #12]	; (800261c <test_Buzzer+0x54>)
 800260e:	2200      	movs	r2, #0
 8002610:	701a      	strb	r2, [r3, #0]
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	428c0000 	.word	0x428c0000
 800261c:	200000aa 	.word	0x200000aa

08002620 <test_Uart>:

void test_Uart(){
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
	uart_Rs232SendString("Power Consumption:");
 8002624:	4826      	ldr	r0, [pc, #152]	; (80026c0 <test_Uart+0xa0>)
 8002626:	f000 fc75 	bl	8002f14 <uart_Rs232SendString>
	uart_Rs232SendNum(sensor_GetPowerConsumption());
 800262a:	f000 f8fd 	bl	8002828 <sensor_GetPowerConsumption>
 800262e:	eef0 7a40 	vmov.f32	s15, s0
 8002632:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002636:	ee17 0a90 	vmov	r0, s15
 800263a:	f000 fc85 	bl	8002f48 <uart_Rs232SendNum>
	uart_Rs232SendString("\n");
 800263e:	4821      	ldr	r0, [pc, #132]	; (80026c4 <test_Uart+0xa4>)
 8002640:	f000 fc68 	bl	8002f14 <uart_Rs232SendString>
	uart_Rs232SendString("Light:");
 8002644:	4820      	ldr	r0, [pc, #128]	; (80026c8 <test_Uart+0xa8>)
 8002646:	f000 fc65 	bl	8002f14 <uart_Rs232SendString>
	uart_Rs232SendString(sensor_GetLightIntensity());
 800264a:	f000 f9a9 	bl	80029a0 <sensor_GetLightIntensity>
 800264e:	4603      	mov	r3, r0
 8002650:	4618      	mov	r0, r3
 8002652:	f000 fc5f 	bl	8002f14 <uart_Rs232SendString>
	uart_Rs232SendString("\n");
 8002656:	481b      	ldr	r0, [pc, #108]	; (80026c4 <test_Uart+0xa4>)
 8002658:	f000 fc5c 	bl	8002f14 <uart_Rs232SendString>
	uart_Rs232SendString("Temperature:");
 800265c:	481b      	ldr	r0, [pc, #108]	; (80026cc <test_Uart+0xac>)
 800265e:	f000 fc59 	bl	8002f14 <uart_Rs232SendString>
	uart_Rs232SendNum(sensor_GetTemperature());
 8002662:	f000 f8c1 	bl	80027e8 <sensor_GetTemperature>
 8002666:	eef0 7a40 	vmov.f32	s15, s0
 800266a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800266e:	ee17 0a90 	vmov	r0, s15
 8002672:	f000 fc69 	bl	8002f48 <uart_Rs232SendNum>
	uart_Rs232SendString("\n");
 8002676:	4813      	ldr	r0, [pc, #76]	; (80026c4 <test_Uart+0xa4>)
 8002678:	f000 fc4c 	bl	8002f14 <uart_Rs232SendString>
	uart_Rs232SendString("Humidity:");
 800267c:	4814      	ldr	r0, [pc, #80]	; (80026d0 <test_Uart+0xb0>)
 800267e:	f000 fc49 	bl	8002f14 <uart_Rs232SendString>
	uart_Rs232SendNum(sensor_GetHumidity());
 8002682:	f000 f95f 	bl	8002944 <sensor_GetHumidity>
 8002686:	eef0 7a40 	vmov.f32	s15, s0
 800268a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800268e:	ee17 0a90 	vmov	r0, s15
 8002692:	f000 fc59 	bl	8002f48 <uart_Rs232SendNum>
	uart_Rs232SendString("\n");
 8002696:	480b      	ldr	r0, [pc, #44]	; (80026c4 <test_Uart+0xa4>)
 8002698:	f000 fc3c 	bl	8002f14 <uart_Rs232SendString>
	if (sensor_GetHumidity() > 70){
 800269c:	f000 f952 	bl	8002944 <sensor_GetHumidity>
 80026a0:	eef0 7a40 	vmov.f32	s15, s0
 80026a4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80026d4 <test_Uart+0xb4>
 80026a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b0:	dc00      	bgt.n	80026b4 <test_Uart+0x94>
		uart_Rs232SendString("Humidity is too high!!!!! \n");
	}
}
 80026b2:	e002      	b.n	80026ba <test_Uart+0x9a>
		uart_Rs232SendString("Humidity is too high!!!!! \n");
 80026b4:	4808      	ldr	r0, [pc, #32]	; (80026d8 <test_Uart+0xb8>)
 80026b6:	f000 fc2d 	bl	8002f14 <uart_Rs232SendString>
}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	080097c4 	.word	0x080097c4
 80026c4:	080097fc 	.word	0x080097fc
 80026c8:	080097d8 	.word	0x080097d8
 80026cc:	080097e0 	.word	0x080097e0
 80026d0:	080097f0 	.word	0x080097f0
 80026d4:	428c0000 	.word	0x428c0000
 80026d8:	08009800 	.word	0x08009800

080026dc <updateTime>:

void updateTime(){
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
	ds3231_Write(ADDRESS_YEAR, 24);
 80026e0:	2118      	movs	r1, #24
 80026e2:	2006      	movs	r0, #6
 80026e4:	f7fe fd66 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_MONTH, 11);
 80026e8:	210b      	movs	r1, #11
 80026ea:	2005      	movs	r0, #5
 80026ec:	f7fe fd62 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_DATE, 11);
 80026f0:	210b      	movs	r1, #11
 80026f2:	2004      	movs	r0, #4
 80026f4:	f7fe fd5e 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_DAY, 2);
 80026f8:	2102      	movs	r1, #2
 80026fa:	2003      	movs	r0, #3
 80026fc:	f7fe fd5a 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_HOUR, 11);
 8002700:	210b      	movs	r1, #11
 8002702:	2002      	movs	r0, #2
 8002704:	f7fe fd56 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_MIN, 30);
 8002708:	211e      	movs	r1, #30
 800270a:	2001      	movs	r0, #1
 800270c:	f7fe fd52 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_SEC, 30);
 8002710:	211e      	movs	r1, #30
 8002712:	2000      	movs	r0, #0
 8002714:	f7fe fd4e 	bl	80011b4 <ds3231_Write>
}
 8002718:	bf00      	nop
 800271a:	bd80      	pop	{r7, pc}

0800271c <displayTime>:

void displayTime(){
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
	led7_SetDigit(ds3231_hours / 10, 1, 0);
 8002720:	4b1d      	ldr	r3, [pc, #116]	; (8002798 <displayTime+0x7c>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	4a1d      	ldr	r2, [pc, #116]	; (800279c <displayTime+0x80>)
 8002726:	fba2 2303 	umull	r2, r3, r2, r3
 800272a:	08db      	lsrs	r3, r3, #3
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2200      	movs	r2, #0
 8002730:	2101      	movs	r1, #1
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff fd74 	bl	8002220 <led7_SetDigit>
	led7_SetDigit(ds3231_hours % 10, 1, 0);
 8002738:	4b17      	ldr	r3, [pc, #92]	; (8002798 <displayTime+0x7c>)
 800273a:	781a      	ldrb	r2, [r3, #0]
 800273c:	4b17      	ldr	r3, [pc, #92]	; (800279c <displayTime+0x80>)
 800273e:	fba3 1302 	umull	r1, r3, r3, r2
 8002742:	08d9      	lsrs	r1, r3, #3
 8002744:	460b      	mov	r3, r1
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	440b      	add	r3, r1
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2200      	movs	r2, #0
 8002752:	2101      	movs	r1, #1
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff fd63 	bl	8002220 <led7_SetDigit>
	led7_SetDigit(ds3231_min / 10 , 1, 0);
 800275a:	4b11      	ldr	r3, [pc, #68]	; (80027a0 <displayTime+0x84>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	4a0f      	ldr	r2, [pc, #60]	; (800279c <displayTime+0x80>)
 8002760:	fba2 2303 	umull	r2, r3, r2, r3
 8002764:	08db      	lsrs	r3, r3, #3
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2200      	movs	r2, #0
 800276a:	2101      	movs	r1, #1
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff fd57 	bl	8002220 <led7_SetDigit>
	led7_SetDigit(ds3231_min % 10, 1, 0);
 8002772:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <displayTime+0x84>)
 8002774:	781a      	ldrb	r2, [r3, #0]
 8002776:	4b09      	ldr	r3, [pc, #36]	; (800279c <displayTime+0x80>)
 8002778:	fba3 1302 	umull	r1, r3, r3, r2
 800277c:	08d9      	lsrs	r1, r3, #3
 800277e:	460b      	mov	r3, r1
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	440b      	add	r3, r1
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2200      	movs	r2, #0
 800278c:	2101      	movs	r1, #1
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff fd46 	bl	8002220 <led7_SetDigit>
}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20000191 	.word	0x20000191
 800279c:	cccccccd 	.word	0xcccccccd
 80027a0:	2000018e 	.word	0x2000018e

080027a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027a8:	b672      	cpsid	i
}
 80027aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027ac:	e7fe      	b.n	80027ac <Error_Handler+0x8>
	...

080027b0 <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 80027b4:	2205      	movs	r2, #5
 80027b6:	4903      	ldr	r1, [pc, #12]	; (80027c4 <sensor_init+0x14>)
 80027b8:	4803      	ldr	r0, [pc, #12]	; (80027c8 <sensor_init+0x18>)
 80027ba:	f000 fdf1 	bl	80033a0 <HAL_ADC_Start_DMA>
}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	2000027c 	.word	0x2000027c
 80027c8:	200000c4 	.word	0x200000c4

080027cc <sensor_Read>:

void sensor_Read(){
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 80027d0:	2205      	movs	r2, #5
 80027d2:	4903      	ldr	r1, [pc, #12]	; (80027e0 <sensor_Read+0x14>)
 80027d4:	4803      	ldr	r0, [pc, #12]	; (80027e4 <sensor_Read+0x18>)
 80027d6:	f000 fde3 	bl	80033a0 <HAL_ADC_Start_DMA>
}
 80027da:	bf00      	nop
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	2000027c 	.word	0x2000027c
 80027e4:	200000c4 	.word	0x200000c4

080027e8 <sensor_GetTemperature>:

float sensor_GetCurrent(){
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
}

float sensor_GetTemperature(){
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 80027ec:	4b0a      	ldr	r3, [pc, #40]	; (8002818 <sensor_GetTemperature+0x30>)
 80027ee:	891b      	ldrh	r3, [r3, #8]
 80027f0:	ee07 3a90 	vmov	s15, r3
 80027f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027f8:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800281c <sensor_GetTemperature+0x34>
 80027fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002800:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002820 <sensor_GetTemperature+0x38>
 8002804:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002808:	eef0 7a66 	vmov.f32	s15, s13
}
 800280c:	eeb0 0a67 	vmov.f32	s0, s15
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	2000027c 	.word	0x2000027c
 800281c:	43a50000 	.word	0x43a50000
 8002820:	457ff000 	.word	0x457ff000
 8002824:	00000000 	.word	0x00000000

08002828 <sensor_GetPowerConsumption>:

float sensor_GetPowerConsumption(){
 8002828:	b5b0      	push	{r4, r5, r7, lr}
 800282a:	af00      	add	r7, sp, #0
	return (((float)adc_receive[0]*3.3*12)/(4095*1.565)) * ((((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5);
 800282c:	4b40      	ldr	r3, [pc, #256]	; (8002930 <sensor_GetPowerConsumption+0x108>)
 800282e:	881b      	ldrh	r3, [r3, #0]
 8002830:	ee07 3a90 	vmov	s15, r3
 8002834:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002838:	ee17 0a90 	vmov	r0, s15
 800283c:	f7fd fe7c 	bl	8000538 <__aeabi_f2d>
 8002840:	a335      	add	r3, pc, #212	; (adr r3, 8002918 <sensor_GetPowerConsumption+0xf0>)
 8002842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002846:	f7fd fecf 	bl	80005e8 <__aeabi_dmul>
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	4610      	mov	r0, r2
 8002850:	4619      	mov	r1, r3
 8002852:	f04f 0200 	mov.w	r2, #0
 8002856:	4b37      	ldr	r3, [pc, #220]	; (8002934 <sensor_GetPowerConsumption+0x10c>)
 8002858:	f7fd fec6 	bl	80005e8 <__aeabi_dmul>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	4610      	mov	r0, r2
 8002862:	4619      	mov	r1, r3
 8002864:	a32e      	add	r3, pc, #184	; (adr r3, 8002920 <sensor_GetPowerConsumption+0xf8>)
 8002866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286a:	f7fd ffe7 	bl	800083c <__aeabi_ddiv>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4614      	mov	r4, r2
 8002874:	461d      	mov	r5, r3
 8002876:	4b2e      	ldr	r3, [pc, #184]	; (8002930 <sensor_GetPowerConsumption+0x108>)
 8002878:	885b      	ldrh	r3, [r3, #2]
 800287a:	ee07 3a90 	vmov	s15, r3
 800287e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002882:	ee17 0a90 	vmov	r0, s15
 8002886:	f7fd fe57 	bl	8000538 <__aeabi_f2d>
 800288a:	a323      	add	r3, pc, #140	; (adr r3, 8002918 <sensor_GetPowerConsumption+0xf0>)
 800288c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002890:	f7fd feaa 	bl	80005e8 <__aeabi_dmul>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	4610      	mov	r0, r2
 800289a:	4619      	mov	r1, r3
 800289c:	f04f 0200 	mov.w	r2, #0
 80028a0:	4b25      	ldr	r3, [pc, #148]	; (8002938 <sensor_GetPowerConsumption+0x110>)
 80028a2:	f7fd fea1 	bl	80005e8 <__aeabi_dmul>
 80028a6:	4602      	mov	r2, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	4610      	mov	r0, r2
 80028ac:	4619      	mov	r1, r3
 80028ae:	a31e      	add	r3, pc, #120	; (adr r3, 8002928 <sensor_GetPowerConsumption+0x100>)
 80028b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b4:	f7fd ffc2 	bl	800083c <__aeabi_ddiv>
 80028b8:	4602      	mov	r2, r0
 80028ba:	460b      	mov	r3, r1
 80028bc:	4610      	mov	r0, r2
 80028be:	4619      	mov	r1, r3
 80028c0:	f04f 0200 	mov.w	r2, #0
 80028c4:	4b1d      	ldr	r3, [pc, #116]	; (800293c <sensor_GetPowerConsumption+0x114>)
 80028c6:	f7fd fcd7 	bl	8000278 <__aeabi_dsub>
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	4610      	mov	r0, r2
 80028d0:	4619      	mov	r1, r3
 80028d2:	f04f 0200 	mov.w	r2, #0
 80028d6:	4b1a      	ldr	r3, [pc, #104]	; (8002940 <sensor_GetPowerConsumption+0x118>)
 80028d8:	f7fd fe86 	bl	80005e8 <__aeabi_dmul>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4610      	mov	r0, r2
 80028e2:	4619      	mov	r1, r3
 80028e4:	f04f 0200 	mov.w	r2, #0
 80028e8:	4b14      	ldr	r3, [pc, #80]	; (800293c <sensor_GetPowerConsumption+0x114>)
 80028ea:	f7fd ffa7 	bl	800083c <__aeabi_ddiv>
 80028ee:	4602      	mov	r2, r0
 80028f0:	460b      	mov	r3, r1
 80028f2:	4620      	mov	r0, r4
 80028f4:	4629      	mov	r1, r5
 80028f6:	f7fd fe77 	bl	80005e8 <__aeabi_dmul>
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	4610      	mov	r0, r2
 8002900:	4619      	mov	r1, r3
 8002902:	f7fe f883 	bl	8000a0c <__aeabi_d2f>
 8002906:	4603      	mov	r3, r0
 8002908:	ee07 3a90 	vmov	s15, r3
}
 800290c:	eeb0 0a67 	vmov.f32	s0, s15
 8002910:	bdb0      	pop	{r4, r5, r7, pc}
 8002912:	bf00      	nop
 8002914:	f3af 8000 	nop.w
 8002918:	66666666 	.word	0x66666666
 800291c:	400a6666 	.word	0x400a6666
 8002920:	cccccccd 	.word	0xcccccccd
 8002924:	40b908ac 	.word	0x40b908ac
 8002928:	147ae148 	.word	0x147ae148
 800292c:	40a4b2ee 	.word	0x40a4b2ee
 8002930:	2000027c 	.word	0x2000027c
 8002934:	40280000 	.word	0x40280000
 8002938:	408f4000 	.word	0x408f4000
 800293c:	40040000 	.word	0x40040000
 8002940:	40140000 	.word	0x40140000

08002944 <sensor_GetHumidity>:

float sensor_GetHumidity(){
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
	if (adc_receive[3] < 180) return 0;
 8002948:	4b11      	ldr	r3, [pc, #68]	; (8002990 <sensor_GetHumidity+0x4c>)
 800294a:	88db      	ldrh	r3, [r3, #6]
 800294c:	2bb3      	cmp	r3, #179	; 0xb3
 800294e:	d802      	bhi.n	8002956 <sensor_GetHumidity+0x12>
 8002950:	eddf 7a10 	vldr	s15, [pc, #64]	; 8002994 <sensor_GetHumidity+0x50>
 8002954:	e015      	b.n	8002982 <sensor_GetHumidity+0x3e>
	else if (adc_receive[3] > 3780) return 100;
 8002956:	4b0e      	ldr	r3, [pc, #56]	; (8002990 <sensor_GetHumidity+0x4c>)
 8002958:	88db      	ldrh	r3, [r3, #6]
 800295a:	f640 62c4 	movw	r2, #3780	; 0xec4
 800295e:	4293      	cmp	r3, r2
 8002960:	d902      	bls.n	8002968 <sensor_GetHumidity+0x24>
 8002962:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8002998 <sensor_GetHumidity+0x54>
 8002966:	e00c      	b.n	8002982 <sensor_GetHumidity+0x3e>
	else {
		return (adc_receive[3] - 180) * 100 / (3780 - 180);
 8002968:	4b09      	ldr	r3, [pc, #36]	; (8002990 <sensor_GetHumidity+0x4c>)
 800296a:	88db      	ldrh	r3, [r3, #6]
 800296c:	3bb4      	subs	r3, #180	; 0xb4
 800296e:	4a0b      	ldr	r2, [pc, #44]	; (800299c <sensor_GetHumidity+0x58>)
 8002970:	fb82 1203 	smull	r1, r2, r2, r3
 8002974:	10d2      	asrs	r2, r2, #3
 8002976:	17db      	asrs	r3, r3, #31
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	ee07 3a90 	vmov	s15, r3
 800297e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	}
}
 8002982:	eeb0 0a67 	vmov.f32	s0, s15
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	2000027c 	.word	0x2000027c
 8002994:	00000000 	.word	0x00000000
 8002998:	42c80000 	.word	0x42c80000
 800299c:	38e38e39 	.word	0x38e38e39

080029a0 <sensor_GetLightIntensity>:

char* sensor_GetLightIntensity(){
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
	if (adc_receive[2] > 1500) return "Weak";
 80029a4:	4b06      	ldr	r3, [pc, #24]	; (80029c0 <sensor_GetLightIntensity+0x20>)
 80029a6:	889b      	ldrh	r3, [r3, #4]
 80029a8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d901      	bls.n	80029b4 <sensor_GetLightIntensity+0x14>
 80029b0:	4b04      	ldr	r3, [pc, #16]	; (80029c4 <sensor_GetLightIntensity+0x24>)
 80029b2:	e000      	b.n	80029b6 <sensor_GetLightIntensity+0x16>
	else return "Strong";
 80029b4:	4b04      	ldr	r3, [pc, #16]	; (80029c8 <sensor_GetLightIntensity+0x28>)
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	2000027c 	.word	0x2000027c
 80029c4:	0800981c 	.word	0x0800981c
 80029c8:	08009824 	.word	0x08009824

080029cc <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80029d0:	4802      	ldr	r0, [pc, #8]	; (80029dc <timer_init+0x10>)
 80029d2:	f004 fa07 	bl	8006de4 <HAL_TIM_Base_Start_IT>
}
 80029d6:	bf00      	nop
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20000328 	.word	0x20000328

080029e0 <setTimer2>:

void setTimer2(uint16_t duration){
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 80029ea:	4a08      	ldr	r2, [pc, #32]	; (8002a0c <setTimer2+0x2c>)
 80029ec:	88fb      	ldrh	r3, [r7, #6]
 80029ee:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <setTimer2+0x2c>)
 80029f2:	881a      	ldrh	r2, [r3, #0]
 80029f4:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <setTimer2+0x30>)
 80029f6:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 80029f8:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <setTimer2+0x34>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	801a      	strh	r2, [r3, #0]
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	200000b0 	.word	0x200000b0
 8002a10:	200000ae 	.word	0x200000ae
 8002a14:	200000ac 	.word	0x200000ac

08002a18 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a28:	d116      	bne.n	8002a58 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8002a2a:	4b0d      	ldr	r3, [pc, #52]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d010      	beq.n	8002a54 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002a32:	4b0b      	ldr	r3, [pc, #44]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a34:	881b      	ldrh	r3, [r3, #0]
 8002a36:	3b01      	subs	r3, #1
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	4b09      	ldr	r3, [pc, #36]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a3c:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8002a3e:	4b08      	ldr	r3, [pc, #32]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a40:	881b      	ldrh	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d106      	bne.n	8002a54 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002a46:	4b07      	ldr	r3, [pc, #28]	; (8002a64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002a48:	2201      	movs	r2, #1
 8002a4a:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002a4c:	4b06      	ldr	r3, [pc, #24]	; (8002a68 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002a4e:	881a      	ldrh	r2, [r3, #0]
 8002a50:	4b03      	ldr	r3, [pc, #12]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a52:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002a54:	f7ff fb58 	bl	8002108 <led7_Scan>
	}
}
 8002a58:	bf00      	nop
 8002a5a:	3708      	adds	r7, #8
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	200000ae 	.word	0x200000ae
 8002a64:	200000ac 	.word	0x200000ac
 8002a68:	200000b0 	.word	0x200000b0

08002a6c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a70:	4b17      	ldr	r3, [pc, #92]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002a72:	4a18      	ldr	r2, [pc, #96]	; (8002ad4 <MX_SPI1_Init+0x68>)
 8002a74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a76:	4b16      	ldr	r3, [pc, #88]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002a78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a7e:	4b14      	ldr	r3, [pc, #80]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a84:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a8a:	4b11      	ldr	r3, [pc, #68]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a90:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a96:	4b0e      	ldr	r3, [pc, #56]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002a98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a9e:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002aa4:	4b0a      	ldr	r3, [pc, #40]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aaa:	4b09      	ldr	r3, [pc, #36]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ab0:	4b07      	ldr	r3, [pc, #28]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002ab6:	4b06      	ldr	r3, [pc, #24]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002ab8:	220a      	movs	r2, #10
 8002aba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002abc:	4804      	ldr	r0, [pc, #16]	; (8002ad0 <MX_SPI1_Init+0x64>)
 8002abe:	f003 fb55 	bl	800616c <HAL_SPI_Init>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002ac8:	f7ff fe6c 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002acc:	bf00      	nop
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20000288 	.word	0x20000288
 8002ad4:	40013000 	.word	0x40013000

08002ad8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b08a      	sub	sp, #40	; 0x28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae0:	f107 0314 	add.w	r3, r7, #20
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	605a      	str	r2, [r3, #4]
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	60da      	str	r2, [r3, #12]
 8002aee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a19      	ldr	r2, [pc, #100]	; (8002b5c <HAL_SPI_MspInit+0x84>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d12b      	bne.n	8002b52 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	613b      	str	r3, [r7, #16]
 8002afe:	4b18      	ldr	r3, [pc, #96]	; (8002b60 <HAL_SPI_MspInit+0x88>)
 8002b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b02:	4a17      	ldr	r2, [pc, #92]	; (8002b60 <HAL_SPI_MspInit+0x88>)
 8002b04:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b08:	6453      	str	r3, [r2, #68]	; 0x44
 8002b0a:	4b15      	ldr	r3, [pc, #84]	; (8002b60 <HAL_SPI_MspInit+0x88>)
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b12:	613b      	str	r3, [r7, #16]
 8002b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b16:	2300      	movs	r3, #0
 8002b18:	60fb      	str	r3, [r7, #12]
 8002b1a:	4b11      	ldr	r3, [pc, #68]	; (8002b60 <HAL_SPI_MspInit+0x88>)
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1e:	4a10      	ldr	r2, [pc, #64]	; (8002b60 <HAL_SPI_MspInit+0x88>)
 8002b20:	f043 0302 	orr.w	r3, r3, #2
 8002b24:	6313      	str	r3, [r2, #48]	; 0x30
 8002b26:	4b0e      	ldr	r3, [pc, #56]	; (8002b60 <HAL_SPI_MspInit+0x88>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	60fb      	str	r3, [r7, #12]
 8002b30:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002b32:	2338      	movs	r3, #56	; 0x38
 8002b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b36:	2302      	movs	r3, #2
 8002b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b42:	2305      	movs	r3, #5
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b46:	f107 0314 	add.w	r3, r7, #20
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4805      	ldr	r0, [pc, #20]	; (8002b64 <HAL_SPI_MspInit+0x8c>)
 8002b4e:	f001 fd09 	bl	8004564 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002b52:	bf00      	nop
 8002b54:	3728      	adds	r7, #40	; 0x28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40013000 	.word	0x40013000
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40020400 	.word	0x40020400

08002b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	607b      	str	r3, [r7, #4]
 8002b72:	4b10      	ldr	r3, [pc, #64]	; (8002bb4 <HAL_MspInit+0x4c>)
 8002b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b76:	4a0f      	ldr	r2, [pc, #60]	; (8002bb4 <HAL_MspInit+0x4c>)
 8002b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b7e:	4b0d      	ldr	r3, [pc, #52]	; (8002bb4 <HAL_MspInit+0x4c>)
 8002b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b86:	607b      	str	r3, [r7, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	603b      	str	r3, [r7, #0]
 8002b8e:	4b09      	ldr	r3, [pc, #36]	; (8002bb4 <HAL_MspInit+0x4c>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	4a08      	ldr	r2, [pc, #32]	; (8002bb4 <HAL_MspInit+0x4c>)
 8002b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b98:	6413      	str	r3, [r2, #64]	; 0x40
 8002b9a:	4b06      	ldr	r3, [pc, #24]	; (8002bb4 <HAL_MspInit+0x4c>)
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba2:	603b      	str	r3, [r7, #0]
 8002ba4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40023800 	.word	0x40023800

08002bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bbc:	e7fe      	b.n	8002bbc <NMI_Handler+0x4>

08002bbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bc2:	e7fe      	b.n	8002bc2 <HardFault_Handler+0x4>

08002bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bc8:	e7fe      	b.n	8002bc8 <MemManage_Handler+0x4>

08002bca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bce:	e7fe      	b.n	8002bce <BusFault_Handler+0x4>

08002bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bd4:	e7fe      	b.n	8002bd4 <UsageFault_Handler+0x4>

08002bd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bda:	bf00      	nop
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002be8:	bf00      	nop
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr

08002bf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bf2:	b480      	push	{r7}
 8002bf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bf6:	bf00      	nop
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c04:	f000 fb44 	bl	8003290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c08:	bf00      	nop
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002c10:	4802      	ldr	r0, [pc, #8]	; (8002c1c <TIM2_IRQHandler+0x10>)
 8002c12:	f004 fa79 	bl	8007108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	20000328 	.word	0x20000328

08002c20 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c24:	4802      	ldr	r0, [pc, #8]	; (8002c30 <USART1_IRQHandler+0x10>)
 8002c26:	f005 f9d9 	bl	8007fdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	200003d4 	.word	0x200003d4

08002c34 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c38:	4802      	ldr	r0, [pc, #8]	; (8002c44 <DMA2_Stream0_IRQHandler+0x10>)
 8002c3a:	f001 fa29 	bl	8004090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	2000010c 	.word	0x2000010c

08002c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c50:	4a14      	ldr	r2, [pc, #80]	; (8002ca4 <_sbrk+0x5c>)
 8002c52:	4b15      	ldr	r3, [pc, #84]	; (8002ca8 <_sbrk+0x60>)
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c5c:	4b13      	ldr	r3, [pc, #76]	; (8002cac <_sbrk+0x64>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d102      	bne.n	8002c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c64:	4b11      	ldr	r3, [pc, #68]	; (8002cac <_sbrk+0x64>)
 8002c66:	4a12      	ldr	r2, [pc, #72]	; (8002cb0 <_sbrk+0x68>)
 8002c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c6a:	4b10      	ldr	r3, [pc, #64]	; (8002cac <_sbrk+0x64>)
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4413      	add	r3, r2
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d207      	bcs.n	8002c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c78:	f006 f938 	bl	8008eec <__errno>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	220c      	movs	r2, #12
 8002c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c82:	f04f 33ff 	mov.w	r3, #4294967295
 8002c86:	e009      	b.n	8002c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c88:	4b08      	ldr	r3, [pc, #32]	; (8002cac <_sbrk+0x64>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c8e:	4b07      	ldr	r3, [pc, #28]	; (8002cac <_sbrk+0x64>)
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4413      	add	r3, r2
 8002c96:	4a05      	ldr	r2, [pc, #20]	; (8002cac <_sbrk+0x64>)
 8002c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3718      	adds	r7, #24
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	20020000 	.word	0x20020000
 8002ca8:	00000400 	.word	0x00000400
 8002cac:	200000b4 	.word	0x200000b4
 8002cb0:	20000430 	.word	0x20000430

08002cb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cb8:	4b06      	ldr	r3, [pc, #24]	; (8002cd4 <SystemInit+0x20>)
 8002cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cbe:	4a05      	ldr	r2, [pc, #20]	; (8002cd4 <SystemInit+0x20>)
 8002cc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002cc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cc8:	bf00      	nop
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cde:	f107 0308 	add.w	r3, r7, #8
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	605a      	str	r2, [r3, #4]
 8002ce8:	609a      	str	r2, [r3, #8]
 8002cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cec:	463b      	mov	r3, r7
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cf4:	4b1d      	ldr	r3, [pc, #116]	; (8002d6c <MX_TIM2_Init+0x94>)
 8002cf6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002cfc:	4b1b      	ldr	r3, [pc, #108]	; (8002d6c <MX_TIM2_Init+0x94>)
 8002cfe:	f240 3247 	movw	r2, #839	; 0x347
 8002d02:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d04:	4b19      	ldr	r3, [pc, #100]	; (8002d6c <MX_TIM2_Init+0x94>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002d0a:	4b18      	ldr	r3, [pc, #96]	; (8002d6c <MX_TIM2_Init+0x94>)
 8002d0c:	2263      	movs	r2, #99	; 0x63
 8002d0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d10:	4b16      	ldr	r3, [pc, #88]	; (8002d6c <MX_TIM2_Init+0x94>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d16:	4b15      	ldr	r3, [pc, #84]	; (8002d6c <MX_TIM2_Init+0x94>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d1c:	4813      	ldr	r0, [pc, #76]	; (8002d6c <MX_TIM2_Init+0x94>)
 8002d1e:	f004 f811 	bl	8006d44 <HAL_TIM_Base_Init>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002d28:	f7ff fd3c 	bl	80027a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d32:	f107 0308 	add.w	r3, r7, #8
 8002d36:	4619      	mov	r1, r3
 8002d38:	480c      	ldr	r0, [pc, #48]	; (8002d6c <MX_TIM2_Init+0x94>)
 8002d3a:	f004 fbaf 	bl	800749c <HAL_TIM_ConfigClockSource>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d001      	beq.n	8002d48 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002d44:	f7ff fd2e 	bl	80027a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d50:	463b      	mov	r3, r7
 8002d52:	4619      	mov	r1, r3
 8002d54:	4805      	ldr	r0, [pc, #20]	; (8002d6c <MX_TIM2_Init+0x94>)
 8002d56:	f004 ffa1 	bl	8007c9c <HAL_TIMEx_MasterConfigSynchronization>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002d60:	f7ff fd20 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d64:	bf00      	nop
 8002d66:	3718      	adds	r7, #24
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20000328 	.word	0x20000328

08002d70 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d76:	1d3b      	adds	r3, r7, #4
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	605a      	str	r2, [r3, #4]
 8002d7e:	609a      	str	r2, [r3, #8]
 8002d80:	60da      	str	r2, [r3, #12]
 8002d82:	611a      	str	r2, [r3, #16]
 8002d84:	615a      	str	r2, [r3, #20]
 8002d86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002d88:	4b1e      	ldr	r3, [pc, #120]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002d8a:	4a1f      	ldr	r2, [pc, #124]	; (8002e08 <MX_TIM13_Init+0x98>)
 8002d8c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002d8e:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002d90:	f240 3247 	movw	r2, #839	; 0x347
 8002d94:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d96:	4b1b      	ldr	r3, [pc, #108]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002d9c:	4b19      	ldr	r3, [pc, #100]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002d9e:	2263      	movs	r2, #99	; 0x63
 8002da0:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002da2:	4b18      	ldr	r3, [pc, #96]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002da8:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002dae:	4815      	ldr	r0, [pc, #84]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002db0:	f003 ffc8 	bl	8006d44 <HAL_TIM_Base_Init>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002dba:	f7ff fcf3 	bl	80027a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002dbe:	4811      	ldr	r0, [pc, #68]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002dc0:	f004 f880 	bl	8006ec4 <HAL_TIM_PWM_Init>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002dca:	f7ff fceb 	bl	80027a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dce:	2360      	movs	r3, #96	; 0x60
 8002dd0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dde:	1d3b      	adds	r3, r7, #4
 8002de0:	2200      	movs	r2, #0
 8002de2:	4619      	mov	r1, r3
 8002de4:	4807      	ldr	r0, [pc, #28]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002de6:	f004 fa97 	bl	8007318 <HAL_TIM_PWM_ConfigChannel>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002df0:	f7ff fcd8 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002df4:	4803      	ldr	r0, [pc, #12]	; (8002e04 <MX_TIM13_Init+0x94>)
 8002df6:	f000 f845 	bl	8002e84 <HAL_TIM_MspPostInit>

}
 8002dfa:	bf00      	nop
 8002dfc:	3720      	adds	r7, #32
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	200002e0 	.word	0x200002e0
 8002e08:	40001c00 	.word	0x40001c00

08002e0c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e1c:	d116      	bne.n	8002e4c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	4b16      	ldr	r3, [pc, #88]	; (8002e7c <HAL_TIM_Base_MspInit+0x70>)
 8002e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e26:	4a15      	ldr	r2, [pc, #84]	; (8002e7c <HAL_TIM_Base_MspInit+0x70>)
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e2e:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <HAL_TIM_Base_MspInit+0x70>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	201c      	movs	r0, #28
 8002e40:	f000 ff57 	bl	8003cf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e44:	201c      	movs	r0, #28
 8002e46:	f000 ff70 	bl	8003d2a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002e4a:	e012      	b.n	8002e72 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a0b      	ldr	r2, [pc, #44]	; (8002e80 <HAL_TIM_Base_MspInit+0x74>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d10d      	bne.n	8002e72 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	60bb      	str	r3, [r7, #8]
 8002e5a:	4b08      	ldr	r3, [pc, #32]	; (8002e7c <HAL_TIM_Base_MspInit+0x70>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	4a07      	ldr	r2, [pc, #28]	; (8002e7c <HAL_TIM_Base_MspInit+0x70>)
 8002e60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e64:	6413      	str	r3, [r2, #64]	; 0x40
 8002e66:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <HAL_TIM_Base_MspInit+0x70>)
 8002e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
}
 8002e72:	bf00      	nop
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	40001c00 	.word	0x40001c00

08002e84 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b088      	sub	sp, #32
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e8c:	f107 030c 	add.w	r3, r7, #12
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	605a      	str	r2, [r3, #4]
 8002e96:	609a      	str	r2, [r3, #8]
 8002e98:	60da      	str	r2, [r3, #12]
 8002e9a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a12      	ldr	r2, [pc, #72]	; (8002eec <HAL_TIM_MspPostInit+0x68>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d11e      	bne.n	8002ee4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60bb      	str	r3, [r7, #8]
 8002eaa:	4b11      	ldr	r3, [pc, #68]	; (8002ef0 <HAL_TIM_MspPostInit+0x6c>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	4a10      	ldr	r2, [pc, #64]	; (8002ef0 <HAL_TIM_MspPostInit+0x6c>)
 8002eb0:	f043 0320 	orr.w	r3, r3, #32
 8002eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002eb6:	4b0e      	ldr	r3, [pc, #56]	; (8002ef0 <HAL_TIM_MspPostInit+0x6c>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	f003 0320 	and.w	r3, r3, #32
 8002ebe:	60bb      	str	r3, [r7, #8]
 8002ec0:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ec2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ec6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002ed4:	2309      	movs	r3, #9
 8002ed6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ed8:	f107 030c 	add.w	r3, r7, #12
 8002edc:	4619      	mov	r1, r3
 8002ede:	4805      	ldr	r0, [pc, #20]	; (8002ef4 <HAL_TIM_MspPostInit+0x70>)
 8002ee0:	f001 fb40 	bl	8004564 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002ee4:	bf00      	nop
 8002ee6:	3720      	adds	r7, #32
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40001c00 	.word	0x40001c00
 8002ef0:	40023800 	.word	0x40023800
 8002ef4:	40021400 	.word	0x40021400

08002ef8 <uart_init_rs232>:
#include "uart.h"

uint8_t receive_buffer1 = 0;
uint8_t msg[100];

void uart_init_rs232(){
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002efc:	2201      	movs	r2, #1
 8002efe:	4903      	ldr	r1, [pc, #12]	; (8002f0c <uart_init_rs232+0x14>)
 8002f00:	4803      	ldr	r0, [pc, #12]	; (8002f10 <uart_init_rs232+0x18>)
 8002f02:	f005 f83a 	bl	8007f7a <HAL_UART_Receive_IT>
}
 8002f06:	bf00      	nop
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	200000b8 	.word	0x200000b8
 8002f10:	200003d4 	.word	0x200003d4

08002f14 <uart_Rs232SendString>:

void uart_Rs232SendString(uint8_t* str){
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (void*)msg, sprintf((void*)msg,"%s",str), 10);
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	4907      	ldr	r1, [pc, #28]	; (8002f3c <uart_Rs232SendString+0x28>)
 8002f20:	4807      	ldr	r0, [pc, #28]	; (8002f40 <uart_Rs232SendString+0x2c>)
 8002f22:	f006 f815 	bl	8008f50 <siprintf>
 8002f26:	4603      	mov	r3, r0
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	230a      	movs	r3, #10
 8002f2c:	4904      	ldr	r1, [pc, #16]	; (8002f40 <uart_Rs232SendString+0x2c>)
 8002f2e:	4805      	ldr	r0, [pc, #20]	; (8002f44 <uart_Rs232SendString+0x30>)
 8002f30:	f004 ff91 	bl	8007e56 <HAL_UART_Transmit>
}
 8002f34:	bf00      	nop
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	0800982c 	.word	0x0800982c
 8002f40:	20000370 	.word	0x20000370
 8002f44:	200003d4 	.word	0x200003d4

08002f48 <uart_Rs232SendNum>:

void uart_Rs232SendBytes(uint8_t* bytes, uint16_t size){
	HAL_UART_Transmit(&huart1, bytes, size, 10);
}

void uart_Rs232SendNum(uint32_t num){
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
	if(num == 0){
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d103      	bne.n	8002f5e <uart_Rs232SendNum+0x16>
		uart_Rs232SendString("0");
 8002f56:	4824      	ldr	r0, [pc, #144]	; (8002fe8 <uart_Rs232SendNum+0xa0>)
 8002f58:	f7ff ffdc 	bl	8002f14 <uart_Rs232SendString>
		return;
 8002f5c:	e040      	b.n	8002fe0 <uart_Rs232SendNum+0x98>
	}
    uint8_t num_flag = 0;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	73fb      	strb	r3, [r7, #15]
    int i;
	if(num < 0) uart_Rs232SendString("-");
    for(i = 10; i > 0; i--)
 8002f62:	230a      	movs	r3, #10
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	e038      	b.n	8002fda <uart_Rs232SendNum+0x92>
    {
        if((num / mypow(10, i-1)) != 0)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	200a      	movs	r0, #10
 8002f70:	f7fe fdc0 	bl	8001af4 <mypow>
 8002f74:	4603      	mov	r3, r0
 8002f76:	461a      	mov	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d315      	bcc.n	8002faa <uart_Rs232SendNum+0x62>
        {
            num_flag = 1;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	73fb      	strb	r3, [r7, #15]
            sprintf((void*)msg,"%d",num/mypow(10, i-1));
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	3b01      	subs	r3, #1
 8002f86:	4619      	mov	r1, r3
 8002f88:	200a      	movs	r0, #10
 8002f8a:	f7fe fdb3 	bl	8001af4 <mypow>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	461a      	mov	r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f98:	461a      	mov	r2, r3
 8002f9a:	4914      	ldr	r1, [pc, #80]	; (8002fec <uart_Rs232SendNum+0xa4>)
 8002f9c:	4814      	ldr	r0, [pc, #80]	; (8002ff0 <uart_Rs232SendNum+0xa8>)
 8002f9e:	f005 ffd7 	bl	8008f50 <siprintf>
            uart_Rs232SendString(msg);
 8002fa2:	4813      	ldr	r0, [pc, #76]	; (8002ff0 <uart_Rs232SendNum+0xa8>)
 8002fa4:	f7ff ffb6 	bl	8002f14 <uart_Rs232SendString>
 8002fa8:	e005      	b.n	8002fb6 <uart_Rs232SendNum+0x6e>
        }
        else
        {
            if(num_flag != 0)
 8002faa:	7bfb      	ldrb	r3, [r7, #15]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d002      	beq.n	8002fb6 <uart_Rs232SendNum+0x6e>
            	uart_Rs232SendString("0");
 8002fb0:	480d      	ldr	r0, [pc, #52]	; (8002fe8 <uart_Rs232SendNum+0xa0>)
 8002fb2:	f7ff ffaf 	bl	8002f14 <uart_Rs232SendString>
        }
        num %= mypow(10, i-1);
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	4619      	mov	r1, r3
 8002fbc:	200a      	movs	r0, #10
 8002fbe:	f7fe fd99 	bl	8001af4 <mypow>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	fbb3 f1f2 	udiv	r1, r3, r2
 8002fcc:	fb02 f201 	mul.w	r2, r2, r1
 8002fd0:	1a9b      	subs	r3, r3, r2
 8002fd2:	607b      	str	r3, [r7, #4]
    for(i = 10; i > 0; i--)
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	60bb      	str	r3, [r7, #8]
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	dcc3      	bgt.n	8002f68 <uart_Rs232SendNum+0x20>
    }
}
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	08009830 	.word	0x08009830
 8002fec:	08009834 	.word	0x08009834
 8002ff0:	20000370 	.word	0x20000370

08002ff4 <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a06      	ldr	r2, [pc, #24]	; (800301c <HAL_UART_RxCpltCallback+0x28>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d105      	bne.n	8003012 <HAL_UART_RxCpltCallback+0x1e>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 8003006:	230a      	movs	r3, #10
 8003008:	2201      	movs	r2, #1
 800300a:	4905      	ldr	r1, [pc, #20]	; (8003020 <HAL_UART_RxCpltCallback+0x2c>)
 800300c:	4805      	ldr	r0, [pc, #20]	; (8003024 <HAL_UART_RxCpltCallback+0x30>)
 800300e:	f004 ff22 	bl	8007e56 <HAL_UART_Transmit>


		// turn on the receice interrupt
//		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
	}
}
 8003012:	bf00      	nop
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	40011000 	.word	0x40011000
 8003020:	200000b8 	.word	0x200000b8
 8003024:	200003d4 	.word	0x200003d4

08003028 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800302c:	4b11      	ldr	r3, [pc, #68]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 800302e:	4a12      	ldr	r2, [pc, #72]	; (8003078 <MX_USART1_UART_Init+0x50>)
 8003030:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003032:	4b10      	ldr	r3, [pc, #64]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003034:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003038:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800303a:	4b0e      	ldr	r3, [pc, #56]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 800303c:	2200      	movs	r2, #0
 800303e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003040:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003042:	2200      	movs	r2, #0
 8003044:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003046:	4b0b      	ldr	r3, [pc, #44]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003048:	2200      	movs	r2, #0
 800304a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800304c:	4b09      	ldr	r3, [pc, #36]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 800304e:	220c      	movs	r2, #12
 8003050:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003052:	4b08      	ldr	r3, [pc, #32]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003054:	2200      	movs	r2, #0
 8003056:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003058:	4b06      	ldr	r3, [pc, #24]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 800305a:	2200      	movs	r2, #0
 800305c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800305e:	4805      	ldr	r0, [pc, #20]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003060:	f004 feac 	bl	8007dbc <HAL_UART_Init>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800306a:	f7ff fb9b 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800306e:	bf00      	nop
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	200003d4 	.word	0x200003d4
 8003078:	40011000 	.word	0x40011000

0800307c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b08a      	sub	sp, #40	; 0x28
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003084:	f107 0314 	add.w	r3, r7, #20
 8003088:	2200      	movs	r2, #0
 800308a:	601a      	str	r2, [r3, #0]
 800308c:	605a      	str	r2, [r3, #4]
 800308e:	609a      	str	r2, [r3, #8]
 8003090:	60da      	str	r2, [r3, #12]
 8003092:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a1d      	ldr	r2, [pc, #116]	; (8003110 <HAL_UART_MspInit+0x94>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d134      	bne.n	8003108 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800309e:	2300      	movs	r3, #0
 80030a0:	613b      	str	r3, [r7, #16]
 80030a2:	4b1c      	ldr	r3, [pc, #112]	; (8003114 <HAL_UART_MspInit+0x98>)
 80030a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a6:	4a1b      	ldr	r2, [pc, #108]	; (8003114 <HAL_UART_MspInit+0x98>)
 80030a8:	f043 0310 	orr.w	r3, r3, #16
 80030ac:	6453      	str	r3, [r2, #68]	; 0x44
 80030ae:	4b19      	ldr	r3, [pc, #100]	; (8003114 <HAL_UART_MspInit+0x98>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b2:	f003 0310 	and.w	r3, r3, #16
 80030b6:	613b      	str	r3, [r7, #16]
 80030b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ba:	2300      	movs	r3, #0
 80030bc:	60fb      	str	r3, [r7, #12]
 80030be:	4b15      	ldr	r3, [pc, #84]	; (8003114 <HAL_UART_MspInit+0x98>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	4a14      	ldr	r2, [pc, #80]	; (8003114 <HAL_UART_MspInit+0x98>)
 80030c4:	f043 0301 	orr.w	r3, r3, #1
 80030c8:	6313      	str	r3, [r2, #48]	; 0x30
 80030ca:	4b12      	ldr	r3, [pc, #72]	; (8003114 <HAL_UART_MspInit+0x98>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	60fb      	str	r3, [r7, #12]
 80030d4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80030d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80030da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030dc:	2302      	movs	r3, #2
 80030de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030e4:	2303      	movs	r3, #3
 80030e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030e8:	2307      	movs	r3, #7
 80030ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ec:	f107 0314 	add.w	r3, r7, #20
 80030f0:	4619      	mov	r1, r3
 80030f2:	4809      	ldr	r0, [pc, #36]	; (8003118 <HAL_UART_MspInit+0x9c>)
 80030f4:	f001 fa36 	bl	8004564 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80030f8:	2200      	movs	r2, #0
 80030fa:	2100      	movs	r1, #0
 80030fc:	2025      	movs	r0, #37	; 0x25
 80030fe:	f000 fdf8 	bl	8003cf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003102:	2025      	movs	r0, #37	; 0x25
 8003104:	f000 fe11 	bl	8003d2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003108:	bf00      	nop
 800310a:	3728      	adds	r7, #40	; 0x28
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40011000 	.word	0x40011000
 8003114:	40023800 	.word	0x40023800
 8003118:	40020000 	.word	0x40020000

0800311c <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	4603      	mov	r3, r0
 8003124:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8003126:	79fb      	ldrb	r3, [r7, #7]
 8003128:	091b      	lsrs	r3, r3, #4
 800312a:	b2db      	uxtb	r3, r3
 800312c:	461a      	mov	r2, r3
 800312e:	0092      	lsls	r2, r2, #2
 8003130:	4413      	add	r3, r2
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	b2da      	uxtb	r2, r3
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	f003 030f 	and.w	r3, r3, #15
 800313c:	b2db      	uxtb	r3, r3
 800313e:	4413      	add	r3, r2
 8003140:	b2db      	uxtb	r3, r3
}
 8003142:	4618      	mov	r0, r3
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
	...

08003150 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 800315a:	79fb      	ldrb	r3, [r7, #7]
 800315c:	4a0d      	ldr	r2, [pc, #52]	; (8003194 <DEC2BCD+0x44>)
 800315e:	fba2 2303 	umull	r2, r3, r2, r3
 8003162:	08db      	lsrs	r3, r3, #3
 8003164:	b2db      	uxtb	r3, r3
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	b258      	sxtb	r0, r3
 800316a:	79fa      	ldrb	r2, [r7, #7]
 800316c:	4b09      	ldr	r3, [pc, #36]	; (8003194 <DEC2BCD+0x44>)
 800316e:	fba3 1302 	umull	r1, r3, r3, r2
 8003172:	08d9      	lsrs	r1, r3, #3
 8003174:	460b      	mov	r3, r1
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	b2db      	uxtb	r3, r3
 8003180:	b25b      	sxtb	r3, r3
 8003182:	4303      	orrs	r3, r0
 8003184:	b25b      	sxtb	r3, r3
 8003186:	b2db      	uxtb	r3, r3
}
 8003188:	4618      	mov	r0, r3
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	cccccccd 	.word	0xcccccccd

08003198 <Reset_Handler>:
 8003198:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031d0 <LoopFillZerobss+0x12>
 800319c:	480d      	ldr	r0, [pc, #52]	; (80031d4 <LoopFillZerobss+0x16>)
 800319e:	490e      	ldr	r1, [pc, #56]	; (80031d8 <LoopFillZerobss+0x1a>)
 80031a0:	4a0e      	ldr	r2, [pc, #56]	; (80031dc <LoopFillZerobss+0x1e>)
 80031a2:	2300      	movs	r3, #0
 80031a4:	e002      	b.n	80031ac <LoopCopyDataInit>

080031a6 <CopyDataInit>:
 80031a6:	58d4      	ldr	r4, [r2, r3]
 80031a8:	50c4      	str	r4, [r0, r3]
 80031aa:	3304      	adds	r3, #4

080031ac <LoopCopyDataInit>:
 80031ac:	18c4      	adds	r4, r0, r3
 80031ae:	428c      	cmp	r4, r1
 80031b0:	d3f9      	bcc.n	80031a6 <CopyDataInit>
 80031b2:	4a0b      	ldr	r2, [pc, #44]	; (80031e0 <LoopFillZerobss+0x22>)
 80031b4:	4c0b      	ldr	r4, [pc, #44]	; (80031e4 <LoopFillZerobss+0x26>)
 80031b6:	2300      	movs	r3, #0
 80031b8:	e001      	b.n	80031be <LoopFillZerobss>

080031ba <FillZerobss>:
 80031ba:	6013      	str	r3, [r2, #0]
 80031bc:	3204      	adds	r2, #4

080031be <LoopFillZerobss>:
 80031be:	42a2      	cmp	r2, r4
 80031c0:	d3fb      	bcc.n	80031ba <FillZerobss>
 80031c2:	f7ff fd77 	bl	8002cb4 <SystemInit>
 80031c6:	f005 fe97 	bl	8008ef8 <__libc_init_array>
 80031ca:	f7ff f86d 	bl	80022a8 <main>
 80031ce:	4770      	bx	lr
 80031d0:	20020000 	.word	0x20020000
 80031d4:	20000000 	.word	0x20000000
 80031d8:	20000080 	.word	0x20000080
 80031dc:	0800c824 	.word	0x0800c824
 80031e0:	20000080 	.word	0x20000080
 80031e4:	2000042c 	.word	0x2000042c

080031e8 <ADC_IRQHandler>:
 80031e8:	e7fe      	b.n	80031e8 <ADC_IRQHandler>
	...

080031ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031f0:	4b0e      	ldr	r3, [pc, #56]	; (800322c <HAL_Init+0x40>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a0d      	ldr	r2, [pc, #52]	; (800322c <HAL_Init+0x40>)
 80031f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031fc:	4b0b      	ldr	r3, [pc, #44]	; (800322c <HAL_Init+0x40>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a0a      	ldr	r2, [pc, #40]	; (800322c <HAL_Init+0x40>)
 8003202:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003206:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003208:	4b08      	ldr	r3, [pc, #32]	; (800322c <HAL_Init+0x40>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a07      	ldr	r2, [pc, #28]	; (800322c <HAL_Init+0x40>)
 800320e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003212:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003214:	2003      	movs	r0, #3
 8003216:	f000 fd61 	bl	8003cdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800321a:	200f      	movs	r0, #15
 800321c:	f000 f808 	bl	8003230 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003220:	f7ff fca2 	bl	8002b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	40023c00 	.word	0x40023c00

08003230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003238:	4b12      	ldr	r3, [pc, #72]	; (8003284 <HAL_InitTick+0x54>)
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	4b12      	ldr	r3, [pc, #72]	; (8003288 <HAL_InitTick+0x58>)
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	4619      	mov	r1, r3
 8003242:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003246:	fbb3 f3f1 	udiv	r3, r3, r1
 800324a:	fbb2 f3f3 	udiv	r3, r2, r3
 800324e:	4618      	mov	r0, r3
 8003250:	f000 fd79 	bl	8003d46 <HAL_SYSTICK_Config>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e00e      	b.n	800327c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b0f      	cmp	r3, #15
 8003262:	d80a      	bhi.n	800327a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003264:	2200      	movs	r2, #0
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	f04f 30ff 	mov.w	r0, #4294967295
 800326c:	f000 fd41 	bl	8003cf2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003270:	4a06      	ldr	r2, [pc, #24]	; (800328c <HAL_InitTick+0x5c>)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003276:	2300      	movs	r3, #0
 8003278:	e000      	b.n	800327c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
}
 800327c:	4618      	mov	r0, r3
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	20000010 	.word	0x20000010
 8003288:	20000018 	.word	0x20000018
 800328c:	20000014 	.word	0x20000014

08003290 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003294:	4b06      	ldr	r3, [pc, #24]	; (80032b0 <HAL_IncTick+0x20>)
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	461a      	mov	r2, r3
 800329a:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <HAL_IncTick+0x24>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4413      	add	r3, r2
 80032a0:	4a04      	ldr	r2, [pc, #16]	; (80032b4 <HAL_IncTick+0x24>)
 80032a2:	6013      	str	r3, [r2, #0]
}
 80032a4:	bf00      	nop
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	20000018 	.word	0x20000018
 80032b4:	20000418 	.word	0x20000418

080032b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  return uwTick;
 80032bc:	4b03      	ldr	r3, [pc, #12]	; (80032cc <HAL_GetTick+0x14>)
 80032be:	681b      	ldr	r3, [r3, #0]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	20000418 	.word	0x20000418

080032d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032d8:	f7ff ffee 	bl	80032b8 <HAL_GetTick>
 80032dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e8:	d005      	beq.n	80032f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032ea:	4b0a      	ldr	r3, [pc, #40]	; (8003314 <HAL_Delay+0x44>)
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	461a      	mov	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	4413      	add	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032f6:	bf00      	nop
 80032f8:	f7ff ffde 	bl	80032b8 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	68fa      	ldr	r2, [r7, #12]
 8003304:	429a      	cmp	r2, r3
 8003306:	d8f7      	bhi.n	80032f8 <HAL_Delay+0x28>
  {
  }
}
 8003308:	bf00      	nop
 800330a:	bf00      	nop
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	20000018 	.word	0x20000018

08003318 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003320:	2300      	movs	r3, #0
 8003322:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e033      	b.n	8003396 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	2b00      	cmp	r3, #0
 8003334:	d109      	bne.n	800334a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7fd fdbe 	bl	8000eb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	f003 0310 	and.w	r3, r3, #16
 8003352:	2b00      	cmp	r3, #0
 8003354:	d118      	bne.n	8003388 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800335e:	f023 0302 	bic.w	r3, r3, #2
 8003362:	f043 0202 	orr.w	r2, r3, #2
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 fa68 	bl	8003840 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337a:	f023 0303 	bic.w	r3, r3, #3
 800337e:	f043 0201 	orr.w	r2, r3, #1
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	641a      	str	r2, [r3, #64]	; 0x40
 8003386:	e001      	b.n	800338c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003394:	7bfb      	ldrb	r3, [r7, #15]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
	...

080033a0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80033ac:	2300      	movs	r3, #0
 80033ae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d101      	bne.n	80033be <HAL_ADC_Start_DMA+0x1e>
 80033ba:	2302      	movs	r3, #2
 80033bc:	e0e9      	b.n	8003592 <HAL_ADC_Start_DMA+0x1f2>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d018      	beq.n	8003406 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689a      	ldr	r2, [r3, #8]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0201 	orr.w	r2, r2, #1
 80033e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80033e4:	4b6d      	ldr	r3, [pc, #436]	; (800359c <HAL_ADC_Start_DMA+0x1fc>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a6d      	ldr	r2, [pc, #436]	; (80035a0 <HAL_ADC_Start_DMA+0x200>)
 80033ea:	fba2 2303 	umull	r2, r3, r2, r3
 80033ee:	0c9a      	lsrs	r2, r3, #18
 80033f0:	4613      	mov	r3, r2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	4413      	add	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80033f8:	e002      	b.n	8003400 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	3b01      	subs	r3, #1
 80033fe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1f9      	bne.n	80033fa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003410:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003414:	d107      	bne.n	8003426 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003424:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	2b01      	cmp	r3, #1
 8003432:	f040 80a1 	bne.w	8003578 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800343e:	f023 0301 	bic.w	r3, r3, #1
 8003442:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003454:	2b00      	cmp	r3, #0
 8003456:	d007      	beq.n	8003468 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003460:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003470:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003474:	d106      	bne.n	8003484 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347a:	f023 0206 	bic.w	r2, r3, #6
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	645a      	str	r2, [r3, #68]	; 0x44
 8003482:	e002      	b.n	800348a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2200      	movs	r2, #0
 8003488:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003492:	4b44      	ldr	r3, [pc, #272]	; (80035a4 <HAL_ADC_Start_DMA+0x204>)
 8003494:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349a:	4a43      	ldr	r2, [pc, #268]	; (80035a8 <HAL_ADC_Start_DMA+0x208>)
 800349c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034a2:	4a42      	ldr	r2, [pc, #264]	; (80035ac <HAL_ADC_Start_DMA+0x20c>)
 80034a4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034aa:	4a41      	ldr	r2, [pc, #260]	; (80035b0 <HAL_ADC_Start_DMA+0x210>)
 80034ac:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80034b6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80034c6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689a      	ldr	r2, [r3, #8]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034d6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	334c      	adds	r3, #76	; 0x4c
 80034e2:	4619      	mov	r1, r3
 80034e4:	68ba      	ldr	r2, [r7, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f000 fce8 	bl	8003ebc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f003 031f 	and.w	r3, r3, #31
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d12a      	bne.n	800354e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a2d      	ldr	r2, [pc, #180]	; (80035b4 <HAL_ADC_Start_DMA+0x214>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d015      	beq.n	800352e <HAL_ADC_Start_DMA+0x18e>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a2c      	ldr	r2, [pc, #176]	; (80035b8 <HAL_ADC_Start_DMA+0x218>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d105      	bne.n	8003518 <HAL_ADC_Start_DMA+0x178>
 800350c:	4b25      	ldr	r3, [pc, #148]	; (80035a4 <HAL_ADC_Start_DMA+0x204>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00a      	beq.n	800352e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a27      	ldr	r2, [pc, #156]	; (80035bc <HAL_ADC_Start_DMA+0x21c>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d136      	bne.n	8003590 <HAL_ADC_Start_DMA+0x1f0>
 8003522:	4b20      	ldr	r3, [pc, #128]	; (80035a4 <HAL_ADC_Start_DMA+0x204>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f003 0310 	and.w	r3, r3, #16
 800352a:	2b00      	cmp	r3, #0
 800352c:	d130      	bne.n	8003590 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d129      	bne.n	8003590 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	689a      	ldr	r2, [r3, #8]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800354a:	609a      	str	r2, [r3, #8]
 800354c:	e020      	b.n	8003590 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a18      	ldr	r2, [pc, #96]	; (80035b4 <HAL_ADC_Start_DMA+0x214>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d11b      	bne.n	8003590 <HAL_ADC_Start_DMA+0x1f0>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d114      	bne.n	8003590 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003574:	609a      	str	r2, [r3, #8]
 8003576:	e00b      	b.n	8003590 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357c:	f043 0210 	orr.w	r2, r3, #16
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003588:	f043 0201 	orr.w	r2, r3, #1
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	20000010 	.word	0x20000010
 80035a0:	431bde83 	.word	0x431bde83
 80035a4:	40012300 	.word	0x40012300
 80035a8:	08003a39 	.word	0x08003a39
 80035ac:	08003af3 	.word	0x08003af3
 80035b0:	08003b0f 	.word	0x08003b0f
 80035b4:	40012000 	.word	0x40012000
 80035b8:	40012100 	.word	0x40012100
 80035bc:	40012200 	.word	0x40012200

080035c0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003606:	2300      	movs	r3, #0
 8003608:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003610:	2b01      	cmp	r3, #1
 8003612:	d101      	bne.n	8003618 <HAL_ADC_ConfigChannel+0x1c>
 8003614:	2302      	movs	r3, #2
 8003616:	e105      	b.n	8003824 <HAL_ADC_ConfigChannel+0x228>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b09      	cmp	r3, #9
 8003626:	d925      	bls.n	8003674 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68d9      	ldr	r1, [r3, #12]
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	b29b      	uxth	r3, r3
 8003634:	461a      	mov	r2, r3
 8003636:	4613      	mov	r3, r2
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	4413      	add	r3, r2
 800363c:	3b1e      	subs	r3, #30
 800363e:	2207      	movs	r2, #7
 8003640:	fa02 f303 	lsl.w	r3, r2, r3
 8003644:	43da      	mvns	r2, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	400a      	ands	r2, r1
 800364c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68d9      	ldr	r1, [r3, #12]
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	b29b      	uxth	r3, r3
 800365e:	4618      	mov	r0, r3
 8003660:	4603      	mov	r3, r0
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	4403      	add	r3, r0
 8003666:	3b1e      	subs	r3, #30
 8003668:	409a      	lsls	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	430a      	orrs	r2, r1
 8003670:	60da      	str	r2, [r3, #12]
 8003672:	e022      	b.n	80036ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6919      	ldr	r1, [r3, #16]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	b29b      	uxth	r3, r3
 8003680:	461a      	mov	r2, r3
 8003682:	4613      	mov	r3, r2
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	4413      	add	r3, r2
 8003688:	2207      	movs	r2, #7
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	43da      	mvns	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	400a      	ands	r2, r1
 8003696:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6919      	ldr	r1, [r3, #16]
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	689a      	ldr	r2, [r3, #8]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	4618      	mov	r0, r3
 80036aa:	4603      	mov	r3, r0
 80036ac:	005b      	lsls	r3, r3, #1
 80036ae:	4403      	add	r3, r0
 80036b0:	409a      	lsls	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	430a      	orrs	r2, r1
 80036b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	2b06      	cmp	r3, #6
 80036c0:	d824      	bhi.n	800370c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	4613      	mov	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	4413      	add	r3, r2
 80036d2:	3b05      	subs	r3, #5
 80036d4:	221f      	movs	r2, #31
 80036d6:	fa02 f303 	lsl.w	r3, r2, r3
 80036da:	43da      	mvns	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	400a      	ands	r2, r1
 80036e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	4618      	mov	r0, r3
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	3b05      	subs	r3, #5
 80036fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	430a      	orrs	r2, r1
 8003708:	635a      	str	r2, [r3, #52]	; 0x34
 800370a:	e04c      	b.n	80037a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	2b0c      	cmp	r3, #12
 8003712:	d824      	bhi.n	800375e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	4613      	mov	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	4413      	add	r3, r2
 8003724:	3b23      	subs	r3, #35	; 0x23
 8003726:	221f      	movs	r2, #31
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	43da      	mvns	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	400a      	ands	r2, r1
 8003734:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	b29b      	uxth	r3, r3
 8003742:	4618      	mov	r0, r3
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	4613      	mov	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	4413      	add	r3, r2
 800374e:	3b23      	subs	r3, #35	; 0x23
 8003750:	fa00 f203 	lsl.w	r2, r0, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	430a      	orrs	r2, r1
 800375a:	631a      	str	r2, [r3, #48]	; 0x30
 800375c:	e023      	b.n	80037a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	4613      	mov	r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4413      	add	r3, r2
 800376e:	3b41      	subs	r3, #65	; 0x41
 8003770:	221f      	movs	r2, #31
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	43da      	mvns	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	400a      	ands	r2, r1
 800377e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	b29b      	uxth	r3, r3
 800378c:	4618      	mov	r0, r3
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685a      	ldr	r2, [r3, #4]
 8003792:	4613      	mov	r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	4413      	add	r3, r2
 8003798:	3b41      	subs	r3, #65	; 0x41
 800379a:	fa00 f203 	lsl.w	r2, r0, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037a6:	4b22      	ldr	r3, [pc, #136]	; (8003830 <HAL_ADC_ConfigChannel+0x234>)
 80037a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a21      	ldr	r2, [pc, #132]	; (8003834 <HAL_ADC_ConfigChannel+0x238>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d109      	bne.n	80037c8 <HAL_ADC_ConfigChannel+0x1cc>
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2b12      	cmp	r3, #18
 80037ba:	d105      	bne.n	80037c8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a19      	ldr	r2, [pc, #100]	; (8003834 <HAL_ADC_ConfigChannel+0x238>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d123      	bne.n	800381a <HAL_ADC_ConfigChannel+0x21e>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2b10      	cmp	r3, #16
 80037d8:	d003      	beq.n	80037e2 <HAL_ADC_ConfigChannel+0x1e6>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2b11      	cmp	r3, #17
 80037e0:	d11b      	bne.n	800381a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2b10      	cmp	r3, #16
 80037f4:	d111      	bne.n	800381a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80037f6:	4b10      	ldr	r3, [pc, #64]	; (8003838 <HAL_ADC_ConfigChannel+0x23c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a10      	ldr	r2, [pc, #64]	; (800383c <HAL_ADC_ConfigChannel+0x240>)
 80037fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003800:	0c9a      	lsrs	r2, r3, #18
 8003802:	4613      	mov	r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	4413      	add	r3, r2
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800380c:	e002      	b.n	8003814 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	3b01      	subs	r3, #1
 8003812:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1f9      	bne.n	800380e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr
 8003830:	40012300 	.word	0x40012300
 8003834:	40012000 	.word	0x40012000
 8003838:	20000010 	.word	0x20000010
 800383c:	431bde83 	.word	0x431bde83

08003840 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003848:	4b79      	ldr	r3, [pc, #484]	; (8003a30 <ADC_Init+0x1f0>)
 800384a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	431a      	orrs	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003874:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	6859      	ldr	r1, [r3, #4]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	021a      	lsls	r2, r3, #8
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003898:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6859      	ldr	r1, [r3, #4]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689a      	ldr	r2, [r3, #8]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6899      	ldr	r1, [r3, #8]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68da      	ldr	r2, [r3, #12]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d2:	4a58      	ldr	r2, [pc, #352]	; (8003a34 <ADC_Init+0x1f4>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d022      	beq.n	800391e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689a      	ldr	r2, [r3, #8]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6899      	ldr	r1, [r3, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003908:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6899      	ldr	r1, [r3, #8]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	430a      	orrs	r2, r1
 800391a:	609a      	str	r2, [r3, #8]
 800391c:	e00f      	b.n	800393e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689a      	ldr	r2, [r3, #8]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800392c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	689a      	ldr	r2, [r3, #8]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800393c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f022 0202 	bic.w	r2, r2, #2
 800394c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	6899      	ldr	r1, [r3, #8]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	7e1b      	ldrb	r3, [r3, #24]
 8003958:	005a      	lsls	r2, r3, #1
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01b      	beq.n	80039a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800397a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685a      	ldr	r2, [r3, #4]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800398a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6859      	ldr	r1, [r3, #4]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003996:	3b01      	subs	r3, #1
 8003998:	035a      	lsls	r2, r3, #13
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	430a      	orrs	r2, r1
 80039a0:	605a      	str	r2, [r3, #4]
 80039a2:	e007      	b.n	80039b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	685a      	ldr	r2, [r3, #4]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80039c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	051a      	lsls	r2, r3, #20
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	430a      	orrs	r2, r1
 80039d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80039e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	6899      	ldr	r1, [r3, #8]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80039f6:	025a      	lsls	r2, r3, #9
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	430a      	orrs	r2, r1
 80039fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	6899      	ldr	r1, [r3, #8]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	029a      	lsls	r2, r3, #10
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	609a      	str	r2, [r3, #8]
}
 8003a24:	bf00      	nop
 8003a26:	3714      	adds	r7, #20
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	40012300 	.word	0x40012300
 8003a34:	0f000001 	.word	0x0f000001

08003a38 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a44:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d13c      	bne.n	8003acc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d12b      	bne.n	8003ac4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d127      	bne.n	8003ac4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d006      	beq.n	8003a90 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d119      	bne.n	8003ac4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685a      	ldr	r2, [r3, #4]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f022 0220 	bic.w	r2, r2, #32
 8003a9e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d105      	bne.n	8003ac4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	f043 0201 	orr.w	r2, r3, #1
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f7ff fd7b 	bl	80035c0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003aca:	e00e      	b.n	8003aea <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad0:	f003 0310 	and.w	r3, r3, #16
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f7ff fd85 	bl	80035e8 <HAL_ADC_ErrorCallback>
}
 8003ade:	e004      	b.n	8003aea <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	4798      	blx	r3
}
 8003aea:	bf00      	nop
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b084      	sub	sp, #16
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003afe:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f7ff fd67 	bl	80035d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b06:	bf00      	nop
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b084      	sub	sp, #16
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b1a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2240      	movs	r2, #64	; 0x40
 8003b20:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b26:	f043 0204 	orr.w	r2, r3, #4
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f7ff fd5a 	bl	80035e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b34:	bf00      	nop
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f003 0307 	and.w	r3, r3, #7
 8003b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b4c:	4b0c      	ldr	r3, [pc, #48]	; (8003b80 <__NVIC_SetPriorityGrouping+0x44>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b58:	4013      	ands	r3, r2
 8003b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b6e:	4a04      	ldr	r2, [pc, #16]	; (8003b80 <__NVIC_SetPriorityGrouping+0x44>)
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	60d3      	str	r3, [r2, #12]
}
 8003b74:	bf00      	nop
 8003b76:	3714      	adds	r7, #20
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	e000ed00 	.word	0xe000ed00

08003b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b88:	4b04      	ldr	r3, [pc, #16]	; (8003b9c <__NVIC_GetPriorityGrouping+0x18>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	0a1b      	lsrs	r3, r3, #8
 8003b8e:	f003 0307 	and.w	r3, r3, #7
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	e000ed00 	.word	0xe000ed00

08003ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	db0b      	blt.n	8003bca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	f003 021f 	and.w	r2, r3, #31
 8003bb8:	4907      	ldr	r1, [pc, #28]	; (8003bd8 <__NVIC_EnableIRQ+0x38>)
 8003bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bbe:	095b      	lsrs	r3, r3, #5
 8003bc0:	2001      	movs	r0, #1
 8003bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8003bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003bca:	bf00      	nop
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	e000e100 	.word	0xe000e100

08003bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	6039      	str	r1, [r7, #0]
 8003be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	db0a      	blt.n	8003c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	490c      	ldr	r1, [pc, #48]	; (8003c28 <__NVIC_SetPriority+0x4c>)
 8003bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfa:	0112      	lsls	r2, r2, #4
 8003bfc:	b2d2      	uxtb	r2, r2
 8003bfe:	440b      	add	r3, r1
 8003c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c04:	e00a      	b.n	8003c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	b2da      	uxtb	r2, r3
 8003c0a:	4908      	ldr	r1, [pc, #32]	; (8003c2c <__NVIC_SetPriority+0x50>)
 8003c0c:	79fb      	ldrb	r3, [r7, #7]
 8003c0e:	f003 030f 	and.w	r3, r3, #15
 8003c12:	3b04      	subs	r3, #4
 8003c14:	0112      	lsls	r2, r2, #4
 8003c16:	b2d2      	uxtb	r2, r2
 8003c18:	440b      	add	r3, r1
 8003c1a:	761a      	strb	r2, [r3, #24]
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr
 8003c28:	e000e100 	.word	0xe000e100
 8003c2c:	e000ed00 	.word	0xe000ed00

08003c30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b089      	sub	sp, #36	; 0x24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f003 0307 	and.w	r3, r3, #7
 8003c42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	f1c3 0307 	rsb	r3, r3, #7
 8003c4a:	2b04      	cmp	r3, #4
 8003c4c:	bf28      	it	cs
 8003c4e:	2304      	movcs	r3, #4
 8003c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	3304      	adds	r3, #4
 8003c56:	2b06      	cmp	r3, #6
 8003c58:	d902      	bls.n	8003c60 <NVIC_EncodePriority+0x30>
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	3b03      	subs	r3, #3
 8003c5e:	e000      	b.n	8003c62 <NVIC_EncodePriority+0x32>
 8003c60:	2300      	movs	r3, #0
 8003c62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c64:	f04f 32ff 	mov.w	r2, #4294967295
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6e:	43da      	mvns	r2, r3
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	401a      	ands	r2, r3
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c78:	f04f 31ff 	mov.w	r1, #4294967295
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c82:	43d9      	mvns	r1, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c88:	4313      	orrs	r3, r2
         );
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3724      	adds	r7, #36	; 0x24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
	...

08003c98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ca8:	d301      	bcc.n	8003cae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003caa:	2301      	movs	r3, #1
 8003cac:	e00f      	b.n	8003cce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cae:	4a0a      	ldr	r2, [pc, #40]	; (8003cd8 <SysTick_Config+0x40>)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cb6:	210f      	movs	r1, #15
 8003cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cbc:	f7ff ff8e 	bl	8003bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cc0:	4b05      	ldr	r3, [pc, #20]	; (8003cd8 <SysTick_Config+0x40>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cc6:	4b04      	ldr	r3, [pc, #16]	; (8003cd8 <SysTick_Config+0x40>)
 8003cc8:	2207      	movs	r2, #7
 8003cca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	e000e010 	.word	0xe000e010

08003cdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f7ff ff29 	bl	8003b3c <__NVIC_SetPriorityGrouping>
}
 8003cea:	bf00      	nop
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b086      	sub	sp, #24
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	60b9      	str	r1, [r7, #8]
 8003cfc:	607a      	str	r2, [r7, #4]
 8003cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d00:	2300      	movs	r3, #0
 8003d02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d04:	f7ff ff3e 	bl	8003b84 <__NVIC_GetPriorityGrouping>
 8003d08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	68b9      	ldr	r1, [r7, #8]
 8003d0e:	6978      	ldr	r0, [r7, #20]
 8003d10:	f7ff ff8e 	bl	8003c30 <NVIC_EncodePriority>
 8003d14:	4602      	mov	r2, r0
 8003d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d1a:	4611      	mov	r1, r2
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7ff ff5d 	bl	8003bdc <__NVIC_SetPriority>
}
 8003d22:	bf00      	nop
 8003d24:	3718      	adds	r7, #24
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b082      	sub	sp, #8
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	4603      	mov	r3, r0
 8003d32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7ff ff31 	bl	8003ba0 <__NVIC_EnableIRQ>
}
 8003d3e:	bf00      	nop
 8003d40:	3708      	adds	r7, #8
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b082      	sub	sp, #8
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f7ff ffa2 	bl	8003c98 <SysTick_Config>
 8003d54:	4603      	mov	r3, r0
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3708      	adds	r7, #8
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
	...

08003d60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b086      	sub	sp, #24
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d6c:	f7ff faa4 	bl	80032b8 <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d101      	bne.n	8003d7c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e099      	b.n	8003eb0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2202      	movs	r2, #2
 8003d80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0201 	bic.w	r2, r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d9c:	e00f      	b.n	8003dbe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d9e:	f7ff fa8b 	bl	80032b8 <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	2b05      	cmp	r3, #5
 8003daa:	d908      	bls.n	8003dbe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2220      	movs	r2, #32
 8003db0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2203      	movs	r2, #3
 8003db6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e078      	b.n	8003eb0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1e8      	bne.n	8003d9e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003dd4:	697a      	ldr	r2, [r7, #20]
 8003dd6:	4b38      	ldr	r3, [pc, #224]	; (8003eb8 <HAL_DMA_Init+0x158>)
 8003dd8:	4013      	ands	r3, r2
 8003dda:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003df6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	2b04      	cmp	r3, #4
 8003e16:	d107      	bne.n	8003e28 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e20:	4313      	orrs	r3, r2
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	697a      	ldr	r2, [r7, #20]
 8003e2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f023 0307 	bic.w	r3, r3, #7
 8003e3e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d117      	bne.n	8003e82 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00e      	beq.n	8003e82 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f000 fb01 	bl	800446c <DMA_CheckFifoParam>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d008      	beq.n	8003e82 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2240      	movs	r2, #64	; 0x40
 8003e74:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e016      	b.n	8003eb0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 fab8 	bl	8004400 <DMA_CalcBaseAndBitshift>
 8003e90:	4603      	mov	r3, r0
 8003e92:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e98:	223f      	movs	r2, #63	; 0x3f
 8003e9a:	409a      	lsls	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	f010803f 	.word	0xf010803f

08003ebc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
 8003ec8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d101      	bne.n	8003ee2 <HAL_DMA_Start_IT+0x26>
 8003ede:	2302      	movs	r3, #2
 8003ee0:	e040      	b.n	8003f64 <HAL_DMA_Start_IT+0xa8>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d12f      	bne.n	8003f56 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2202      	movs	r2, #2
 8003efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	68b9      	ldr	r1, [r7, #8]
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f000 fa4a 	bl	80043a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f14:	223f      	movs	r2, #63	; 0x3f
 8003f16:	409a      	lsls	r2, r3
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 0216 	orr.w	r2, r2, #22
 8003f2a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d007      	beq.n	8003f44 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f042 0208 	orr.w	r2, r2, #8
 8003f42:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f042 0201 	orr.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	e005      	b.n	8003f62 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f5e:	2302      	movs	r3, #2
 8003f60:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3718      	adds	r7, #24
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f78:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003f7a:	f7ff f99d 	bl	80032b8 <HAL_GetTick>
 8003f7e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d008      	beq.n	8003f9e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2280      	movs	r2, #128	; 0x80
 8003f90:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e052      	b.n	8004044 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0216 	bic.w	r2, r2, #22
 8003fac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	695a      	ldr	r2, [r3, #20]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fbc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d103      	bne.n	8003fce <HAL_DMA_Abort+0x62>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d007      	beq.n	8003fde <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f022 0208 	bic.w	r2, r2, #8
 8003fdc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f022 0201 	bic.w	r2, r2, #1
 8003fec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fee:	e013      	b.n	8004018 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ff0:	f7ff f962 	bl	80032b8 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b05      	cmp	r3, #5
 8003ffc:	d90c      	bls.n	8004018 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2220      	movs	r2, #32
 8004002:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2203      	movs	r2, #3
 8004008:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e015      	b.n	8004044 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1e4      	bne.n	8003ff0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800402a:	223f      	movs	r2, #63	; 0x3f
 800402c:	409a      	lsls	r2, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b02      	cmp	r3, #2
 800405e:	d004      	beq.n	800406a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2280      	movs	r2, #128	; 0x80
 8004064:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e00c      	b.n	8004084 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2205      	movs	r2, #5
 800406e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f022 0201 	bic.w	r2, r2, #1
 8004080:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004098:	2300      	movs	r3, #0
 800409a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800409c:	4b92      	ldr	r3, [pc, #584]	; (80042e8 <HAL_DMA_IRQHandler+0x258>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a92      	ldr	r2, [pc, #584]	; (80042ec <HAL_DMA_IRQHandler+0x25c>)
 80040a2:	fba2 2303 	umull	r2, r3, r2, r3
 80040a6:	0a9b      	lsrs	r3, r3, #10
 80040a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ba:	2208      	movs	r2, #8
 80040bc:	409a      	lsls	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	4013      	ands	r3, r2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d01a      	beq.n	80040fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0304 	and.w	r3, r3, #4
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d013      	beq.n	80040fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0204 	bic.w	r2, r2, #4
 80040e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040e8:	2208      	movs	r2, #8
 80040ea:	409a      	lsls	r2, r3
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f4:	f043 0201 	orr.w	r2, r3, #1
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004100:	2201      	movs	r2, #1
 8004102:	409a      	lsls	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4013      	ands	r3, r2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d012      	beq.n	8004132 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00b      	beq.n	8004132 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800411e:	2201      	movs	r2, #1
 8004120:	409a      	lsls	r2, r3
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800412a:	f043 0202 	orr.w	r2, r3, #2
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004136:	2204      	movs	r2, #4
 8004138:	409a      	lsls	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	4013      	ands	r3, r2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d012      	beq.n	8004168 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00b      	beq.n	8004168 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004154:	2204      	movs	r2, #4
 8004156:	409a      	lsls	r2, r3
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004160:	f043 0204 	orr.w	r2, r3, #4
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416c:	2210      	movs	r2, #16
 800416e:	409a      	lsls	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4013      	ands	r3, r2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d043      	beq.n	8004200 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0308 	and.w	r3, r3, #8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d03c      	beq.n	8004200 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800418a:	2210      	movs	r2, #16
 800418c:	409a      	lsls	r2, r3
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d018      	beq.n	80041d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d108      	bne.n	80041c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d024      	beq.n	8004200 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	4798      	blx	r3
 80041be:	e01f      	b.n	8004200 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d01b      	beq.n	8004200 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	4798      	blx	r3
 80041d0:	e016      	b.n	8004200 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d107      	bne.n	80041f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0208 	bic.w	r2, r2, #8
 80041ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d003      	beq.n	8004200 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004204:	2220      	movs	r2, #32
 8004206:	409a      	lsls	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4013      	ands	r3, r2
 800420c:	2b00      	cmp	r3, #0
 800420e:	f000 808e 	beq.w	800432e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0310 	and.w	r3, r3, #16
 800421c:	2b00      	cmp	r3, #0
 800421e:	f000 8086 	beq.w	800432e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004226:	2220      	movs	r2, #32
 8004228:	409a      	lsls	r2, r3
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b05      	cmp	r3, #5
 8004238:	d136      	bne.n	80042a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f022 0216 	bic.w	r2, r2, #22
 8004248:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	695a      	ldr	r2, [r3, #20]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004258:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	2b00      	cmp	r3, #0
 8004260:	d103      	bne.n	800426a <HAL_DMA_IRQHandler+0x1da>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004266:	2b00      	cmp	r3, #0
 8004268:	d007      	beq.n	800427a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f022 0208 	bic.w	r2, r2, #8
 8004278:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800427e:	223f      	movs	r2, #63	; 0x3f
 8004280:	409a      	lsls	r2, r3
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800429a:	2b00      	cmp	r3, #0
 800429c:	d07d      	beq.n	800439a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	4798      	blx	r3
        }
        return;
 80042a6:	e078      	b.n	800439a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d01c      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d108      	bne.n	80042d6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d030      	beq.n	800432e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	4798      	blx	r3
 80042d4:	e02b      	b.n	800432e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d027      	beq.n	800432e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	4798      	blx	r3
 80042e6:	e022      	b.n	800432e <HAL_DMA_IRQHandler+0x29e>
 80042e8:	20000010 	.word	0x20000010
 80042ec:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10f      	bne.n	800431e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0210 	bic.w	r2, r2, #16
 800430c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004322:	2b00      	cmp	r3, #0
 8004324:	d003      	beq.n	800432e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004332:	2b00      	cmp	r3, #0
 8004334:	d032      	beq.n	800439c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	2b00      	cmp	r3, #0
 8004340:	d022      	beq.n	8004388 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2205      	movs	r2, #5
 8004346:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0201 	bic.w	r2, r2, #1
 8004358:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	3301      	adds	r3, #1
 800435e:	60bb      	str	r3, [r7, #8]
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	429a      	cmp	r2, r3
 8004364:	d307      	bcc.n	8004376 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0301 	and.w	r3, r3, #1
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1f2      	bne.n	800435a <HAL_DMA_IRQHandler+0x2ca>
 8004374:	e000      	b.n	8004378 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004376:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800438c:	2b00      	cmp	r3, #0
 800438e:	d005      	beq.n	800439c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	4798      	blx	r3
 8004398:	e000      	b.n	800439c <HAL_DMA_IRQHandler+0x30c>
        return;
 800439a:	bf00      	nop
    }
  }
}
 800439c:	3718      	adds	r7, #24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop

080043a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
 80043b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80043c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	2b40      	cmp	r3, #64	; 0x40
 80043d0:	d108      	bne.n	80043e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80043e2:	e007      	b.n	80043f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68ba      	ldr	r2, [r7, #8]
 80043ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	60da      	str	r2, [r3, #12]
}
 80043f4:	bf00      	nop
 80043f6:	3714      	adds	r7, #20
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	b2db      	uxtb	r3, r3
 800440e:	3b10      	subs	r3, #16
 8004410:	4a14      	ldr	r2, [pc, #80]	; (8004464 <DMA_CalcBaseAndBitshift+0x64>)
 8004412:	fba2 2303 	umull	r2, r3, r2, r3
 8004416:	091b      	lsrs	r3, r3, #4
 8004418:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800441a:	4a13      	ldr	r2, [pc, #76]	; (8004468 <DMA_CalcBaseAndBitshift+0x68>)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	4413      	add	r3, r2
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	461a      	mov	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2b03      	cmp	r3, #3
 800442c:	d909      	bls.n	8004442 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004436:	f023 0303 	bic.w	r3, r3, #3
 800443a:	1d1a      	adds	r2, r3, #4
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	659a      	str	r2, [r3, #88]	; 0x58
 8004440:	e007      	b.n	8004452 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800444a:	f023 0303 	bic.w	r3, r3, #3
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004456:	4618      	mov	r0, r3
 8004458:	3714      	adds	r7, #20
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	aaaaaaab 	.word	0xaaaaaaab
 8004468:	0800c7d8 	.word	0x0800c7d8

0800446c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004474:	2300      	movs	r3, #0
 8004476:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800447c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d11f      	bne.n	80044c6 <DMA_CheckFifoParam+0x5a>
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	2b03      	cmp	r3, #3
 800448a:	d856      	bhi.n	800453a <DMA_CheckFifoParam+0xce>
 800448c:	a201      	add	r2, pc, #4	; (adr r2, 8004494 <DMA_CheckFifoParam+0x28>)
 800448e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004492:	bf00      	nop
 8004494:	080044a5 	.word	0x080044a5
 8004498:	080044b7 	.word	0x080044b7
 800449c:	080044a5 	.word	0x080044a5
 80044a0:	0800453b 	.word	0x0800453b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d046      	beq.n	800453e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044b4:	e043      	b.n	800453e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80044be:	d140      	bne.n	8004542 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044c4:	e03d      	b.n	8004542 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044ce:	d121      	bne.n	8004514 <DMA_CheckFifoParam+0xa8>
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	2b03      	cmp	r3, #3
 80044d4:	d837      	bhi.n	8004546 <DMA_CheckFifoParam+0xda>
 80044d6:	a201      	add	r2, pc, #4	; (adr r2, 80044dc <DMA_CheckFifoParam+0x70>)
 80044d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044dc:	080044ed 	.word	0x080044ed
 80044e0:	080044f3 	.word	0x080044f3
 80044e4:	080044ed 	.word	0x080044ed
 80044e8:	08004505 	.word	0x08004505
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	73fb      	strb	r3, [r7, #15]
      break;
 80044f0:	e030      	b.n	8004554 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d025      	beq.n	800454a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004502:	e022      	b.n	800454a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004508:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800450c:	d11f      	bne.n	800454e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004512:	e01c      	b.n	800454e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d903      	bls.n	8004522 <DMA_CheckFifoParam+0xb6>
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	2b03      	cmp	r3, #3
 800451e:	d003      	beq.n	8004528 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004520:	e018      	b.n	8004554 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	73fb      	strb	r3, [r7, #15]
      break;
 8004526:	e015      	b.n	8004554 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800452c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00e      	beq.n	8004552 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	73fb      	strb	r3, [r7, #15]
      break;
 8004538:	e00b      	b.n	8004552 <DMA_CheckFifoParam+0xe6>
      break;
 800453a:	bf00      	nop
 800453c:	e00a      	b.n	8004554 <DMA_CheckFifoParam+0xe8>
      break;
 800453e:	bf00      	nop
 8004540:	e008      	b.n	8004554 <DMA_CheckFifoParam+0xe8>
      break;
 8004542:	bf00      	nop
 8004544:	e006      	b.n	8004554 <DMA_CheckFifoParam+0xe8>
      break;
 8004546:	bf00      	nop
 8004548:	e004      	b.n	8004554 <DMA_CheckFifoParam+0xe8>
      break;
 800454a:	bf00      	nop
 800454c:	e002      	b.n	8004554 <DMA_CheckFifoParam+0xe8>
      break;   
 800454e:	bf00      	nop
 8004550:	e000      	b.n	8004554 <DMA_CheckFifoParam+0xe8>
      break;
 8004552:	bf00      	nop
    }
  } 
  
  return status; 
 8004554:	7bfb      	ldrb	r3, [r7, #15]
}
 8004556:	4618      	mov	r0, r3
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop

08004564 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004564:	b480      	push	{r7}
 8004566:	b089      	sub	sp, #36	; 0x24
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800456e:	2300      	movs	r3, #0
 8004570:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004572:	2300      	movs	r3, #0
 8004574:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004576:	2300      	movs	r3, #0
 8004578:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800457a:	2300      	movs	r3, #0
 800457c:	61fb      	str	r3, [r7, #28]
 800457e:	e16b      	b.n	8004858 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004580:	2201      	movs	r2, #1
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	fa02 f303 	lsl.w	r3, r2, r3
 8004588:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	4013      	ands	r3, r2
 8004592:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	429a      	cmp	r2, r3
 800459a:	f040 815a 	bne.w	8004852 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f003 0303 	and.w	r3, r3, #3
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d005      	beq.n	80045b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d130      	bne.n	8004618 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	005b      	lsls	r3, r3, #1
 80045c0:	2203      	movs	r2, #3
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	43db      	mvns	r3, r3
 80045c8:	69ba      	ldr	r2, [r7, #24]
 80045ca:	4013      	ands	r3, r2
 80045cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	68da      	ldr	r2, [r3, #12]
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	4313      	orrs	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	69ba      	ldr	r2, [r7, #24]
 80045e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045ec:	2201      	movs	r2, #1
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	43db      	mvns	r3, r3
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	4013      	ands	r3, r2
 80045fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	091b      	lsrs	r3, r3, #4
 8004602:	f003 0201 	and.w	r2, r3, #1
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	fa02 f303 	lsl.w	r3, r2, r3
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	4313      	orrs	r3, r2
 8004610:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f003 0303 	and.w	r3, r3, #3
 8004620:	2b03      	cmp	r3, #3
 8004622:	d017      	beq.n	8004654 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	2203      	movs	r2, #3
 8004630:	fa02 f303 	lsl.w	r3, r2, r3
 8004634:	43db      	mvns	r3, r3
 8004636:	69ba      	ldr	r2, [r7, #24]
 8004638:	4013      	ands	r3, r2
 800463a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	689a      	ldr	r2, [r3, #8]
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	005b      	lsls	r3, r3, #1
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	4313      	orrs	r3, r2
 800464c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	69ba      	ldr	r2, [r7, #24]
 8004652:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f003 0303 	and.w	r3, r3, #3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d123      	bne.n	80046a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	08da      	lsrs	r2, r3, #3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3208      	adds	r2, #8
 8004668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800466c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	f003 0307 	and.w	r3, r3, #7
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	220f      	movs	r2, #15
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	43db      	mvns	r3, r3
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	4013      	ands	r3, r2
 8004682:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	691a      	ldr	r2, [r3, #16]
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f003 0307 	and.w	r3, r3, #7
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	4313      	orrs	r3, r2
 8004698:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	08da      	lsrs	r2, r3, #3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	3208      	adds	r2, #8
 80046a2:	69b9      	ldr	r1, [r7, #24]
 80046a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	005b      	lsls	r3, r3, #1
 80046b2:	2203      	movs	r2, #3
 80046b4:	fa02 f303 	lsl.w	r3, r2, r3
 80046b8:	43db      	mvns	r3, r3
 80046ba:	69ba      	ldr	r2, [r7, #24]
 80046bc:	4013      	ands	r3, r2
 80046be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	f003 0203 	and.w	r2, r3, #3
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	005b      	lsls	r3, r3, #1
 80046cc:	fa02 f303 	lsl.w	r3, r2, r3
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f000 80b4 	beq.w	8004852 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ea:	2300      	movs	r3, #0
 80046ec:	60fb      	str	r3, [r7, #12]
 80046ee:	4b60      	ldr	r3, [pc, #384]	; (8004870 <HAL_GPIO_Init+0x30c>)
 80046f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f2:	4a5f      	ldr	r2, [pc, #380]	; (8004870 <HAL_GPIO_Init+0x30c>)
 80046f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046f8:	6453      	str	r3, [r2, #68]	; 0x44
 80046fa:	4b5d      	ldr	r3, [pc, #372]	; (8004870 <HAL_GPIO_Init+0x30c>)
 80046fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004702:	60fb      	str	r3, [r7, #12]
 8004704:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004706:	4a5b      	ldr	r2, [pc, #364]	; (8004874 <HAL_GPIO_Init+0x310>)
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	089b      	lsrs	r3, r3, #2
 800470c:	3302      	adds	r3, #2
 800470e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004712:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	220f      	movs	r2, #15
 800471e:	fa02 f303 	lsl.w	r3, r2, r3
 8004722:	43db      	mvns	r3, r3
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	4013      	ands	r3, r2
 8004728:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a52      	ldr	r2, [pc, #328]	; (8004878 <HAL_GPIO_Init+0x314>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d02b      	beq.n	800478a <HAL_GPIO_Init+0x226>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a51      	ldr	r2, [pc, #324]	; (800487c <HAL_GPIO_Init+0x318>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d025      	beq.n	8004786 <HAL_GPIO_Init+0x222>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a50      	ldr	r2, [pc, #320]	; (8004880 <HAL_GPIO_Init+0x31c>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d01f      	beq.n	8004782 <HAL_GPIO_Init+0x21e>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a4f      	ldr	r2, [pc, #316]	; (8004884 <HAL_GPIO_Init+0x320>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d019      	beq.n	800477e <HAL_GPIO_Init+0x21a>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a4e      	ldr	r2, [pc, #312]	; (8004888 <HAL_GPIO_Init+0x324>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d013      	beq.n	800477a <HAL_GPIO_Init+0x216>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a4d      	ldr	r2, [pc, #308]	; (800488c <HAL_GPIO_Init+0x328>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d00d      	beq.n	8004776 <HAL_GPIO_Init+0x212>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a4c      	ldr	r2, [pc, #304]	; (8004890 <HAL_GPIO_Init+0x32c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d007      	beq.n	8004772 <HAL_GPIO_Init+0x20e>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a4b      	ldr	r2, [pc, #300]	; (8004894 <HAL_GPIO_Init+0x330>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d101      	bne.n	800476e <HAL_GPIO_Init+0x20a>
 800476a:	2307      	movs	r3, #7
 800476c:	e00e      	b.n	800478c <HAL_GPIO_Init+0x228>
 800476e:	2308      	movs	r3, #8
 8004770:	e00c      	b.n	800478c <HAL_GPIO_Init+0x228>
 8004772:	2306      	movs	r3, #6
 8004774:	e00a      	b.n	800478c <HAL_GPIO_Init+0x228>
 8004776:	2305      	movs	r3, #5
 8004778:	e008      	b.n	800478c <HAL_GPIO_Init+0x228>
 800477a:	2304      	movs	r3, #4
 800477c:	e006      	b.n	800478c <HAL_GPIO_Init+0x228>
 800477e:	2303      	movs	r3, #3
 8004780:	e004      	b.n	800478c <HAL_GPIO_Init+0x228>
 8004782:	2302      	movs	r3, #2
 8004784:	e002      	b.n	800478c <HAL_GPIO_Init+0x228>
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <HAL_GPIO_Init+0x228>
 800478a:	2300      	movs	r3, #0
 800478c:	69fa      	ldr	r2, [r7, #28]
 800478e:	f002 0203 	and.w	r2, r2, #3
 8004792:	0092      	lsls	r2, r2, #2
 8004794:	4093      	lsls	r3, r2
 8004796:	69ba      	ldr	r2, [r7, #24]
 8004798:	4313      	orrs	r3, r2
 800479a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800479c:	4935      	ldr	r1, [pc, #212]	; (8004874 <HAL_GPIO_Init+0x310>)
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	089b      	lsrs	r3, r3, #2
 80047a2:	3302      	adds	r3, #2
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047aa:	4b3b      	ldr	r3, [pc, #236]	; (8004898 <HAL_GPIO_Init+0x334>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	43db      	mvns	r3, r3
 80047b4:	69ba      	ldr	r2, [r7, #24]
 80047b6:	4013      	ands	r3, r2
 80047b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d003      	beq.n	80047ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047ce:	4a32      	ldr	r2, [pc, #200]	; (8004898 <HAL_GPIO_Init+0x334>)
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80047d4:	4b30      	ldr	r3, [pc, #192]	; (8004898 <HAL_GPIO_Init+0x334>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	43db      	mvns	r3, r3
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	4013      	ands	r3, r2
 80047e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d003      	beq.n	80047f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80047f0:	69ba      	ldr	r2, [r7, #24]
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047f8:	4a27      	ldr	r2, [pc, #156]	; (8004898 <HAL_GPIO_Init+0x334>)
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047fe:	4b26      	ldr	r3, [pc, #152]	; (8004898 <HAL_GPIO_Init+0x334>)
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	43db      	mvns	r3, r3
 8004808:	69ba      	ldr	r2, [r7, #24]
 800480a:	4013      	ands	r3, r2
 800480c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d003      	beq.n	8004822 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800481a:	69ba      	ldr	r2, [r7, #24]
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	4313      	orrs	r3, r2
 8004820:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004822:	4a1d      	ldr	r2, [pc, #116]	; (8004898 <HAL_GPIO_Init+0x334>)
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004828:	4b1b      	ldr	r3, [pc, #108]	; (8004898 <HAL_GPIO_Init+0x334>)
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	43db      	mvns	r3, r3
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	4013      	ands	r3, r2
 8004836:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d003      	beq.n	800484c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004844:	69ba      	ldr	r2, [r7, #24]
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	4313      	orrs	r3, r2
 800484a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800484c:	4a12      	ldr	r2, [pc, #72]	; (8004898 <HAL_GPIO_Init+0x334>)
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	3301      	adds	r3, #1
 8004856:	61fb      	str	r3, [r7, #28]
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	2b0f      	cmp	r3, #15
 800485c:	f67f ae90 	bls.w	8004580 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004860:	bf00      	nop
 8004862:	bf00      	nop
 8004864:	3724      	adds	r7, #36	; 0x24
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	40023800 	.word	0x40023800
 8004874:	40013800 	.word	0x40013800
 8004878:	40020000 	.word	0x40020000
 800487c:	40020400 	.word	0x40020400
 8004880:	40020800 	.word	0x40020800
 8004884:	40020c00 	.word	0x40020c00
 8004888:	40021000 	.word	0x40021000
 800488c:	40021400 	.word	0x40021400
 8004890:	40021800 	.word	0x40021800
 8004894:	40021c00 	.word	0x40021c00
 8004898:	40013c00 	.word	0x40013c00

0800489c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	460b      	mov	r3, r1
 80048a6:	807b      	strh	r3, [r7, #2]
 80048a8:	4613      	mov	r3, r2
 80048aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048ac:	787b      	ldrb	r3, [r7, #1]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d003      	beq.n	80048ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048b2:	887a      	ldrh	r2, [r7, #2]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048b8:	e003      	b.n	80048c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048ba:	887b      	ldrh	r3, [r7, #2]
 80048bc:	041a      	lsls	r2, r3, #16
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	619a      	str	r2, [r3, #24]
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr

080048ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048ce:	b480      	push	{r7}
 80048d0:	b085      	sub	sp, #20
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	6078      	str	r0, [r7, #4]
 80048d6:	460b      	mov	r3, r1
 80048d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80048e0:	887a      	ldrh	r2, [r7, #2]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	4013      	ands	r3, r2
 80048e6:	041a      	lsls	r2, r3, #16
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	43d9      	mvns	r1, r3
 80048ec:	887b      	ldrh	r3, [r7, #2]
 80048ee:	400b      	ands	r3, r1
 80048f0:	431a      	orrs	r2, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	619a      	str	r2, [r3, #24]
}
 80048f6:	bf00      	nop
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
	...

08004904 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e12b      	b.n	8004b6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b00      	cmp	r3, #0
 8004920:	d106      	bne.n	8004930 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7fc fecc 	bl	80016c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2224      	movs	r2, #36	; 0x24
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f022 0201 	bic.w	r2, r2, #1
 8004946:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004956:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004966:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004968:	f001 fbd8 	bl	800611c <HAL_RCC_GetPCLK1Freq>
 800496c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	4a81      	ldr	r2, [pc, #516]	; (8004b78 <HAL_I2C_Init+0x274>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d807      	bhi.n	8004988 <HAL_I2C_Init+0x84>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	4a80      	ldr	r2, [pc, #512]	; (8004b7c <HAL_I2C_Init+0x278>)
 800497c:	4293      	cmp	r3, r2
 800497e:	bf94      	ite	ls
 8004980:	2301      	movls	r3, #1
 8004982:	2300      	movhi	r3, #0
 8004984:	b2db      	uxtb	r3, r3
 8004986:	e006      	b.n	8004996 <HAL_I2C_Init+0x92>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	4a7d      	ldr	r2, [pc, #500]	; (8004b80 <HAL_I2C_Init+0x27c>)
 800498c:	4293      	cmp	r3, r2
 800498e:	bf94      	ite	ls
 8004990:	2301      	movls	r3, #1
 8004992:	2300      	movhi	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e0e7      	b.n	8004b6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4a78      	ldr	r2, [pc, #480]	; (8004b84 <HAL_I2C_Init+0x280>)
 80049a2:	fba2 2303 	umull	r2, r3, r2, r3
 80049a6:	0c9b      	lsrs	r3, r3, #18
 80049a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	430a      	orrs	r2, r1
 80049bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	4a6a      	ldr	r2, [pc, #424]	; (8004b78 <HAL_I2C_Init+0x274>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d802      	bhi.n	80049d8 <HAL_I2C_Init+0xd4>
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	3301      	adds	r3, #1
 80049d6:	e009      	b.n	80049ec <HAL_I2C_Init+0xe8>
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80049de:	fb02 f303 	mul.w	r3, r2, r3
 80049e2:	4a69      	ldr	r2, [pc, #420]	; (8004b88 <HAL_I2C_Init+0x284>)
 80049e4:	fba2 2303 	umull	r2, r3, r2, r3
 80049e8:	099b      	lsrs	r3, r3, #6
 80049ea:	3301      	adds	r3, #1
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	6812      	ldr	r2, [r2, #0]
 80049f0:	430b      	orrs	r3, r1
 80049f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	69db      	ldr	r3, [r3, #28]
 80049fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80049fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	495c      	ldr	r1, [pc, #368]	; (8004b78 <HAL_I2C_Init+0x274>)
 8004a08:	428b      	cmp	r3, r1
 8004a0a:	d819      	bhi.n	8004a40 <HAL_I2C_Init+0x13c>
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	1e59      	subs	r1, r3, #1
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	005b      	lsls	r3, r3, #1
 8004a16:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a1a:	1c59      	adds	r1, r3, #1
 8004a1c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004a20:	400b      	ands	r3, r1
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <HAL_I2C_Init+0x138>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	1e59      	subs	r1, r3, #1
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a34:	3301      	adds	r3, #1
 8004a36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a3a:	e051      	b.n	8004ae0 <HAL_I2C_Init+0x1dc>
 8004a3c:	2304      	movs	r3, #4
 8004a3e:	e04f      	b.n	8004ae0 <HAL_I2C_Init+0x1dc>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d111      	bne.n	8004a6c <HAL_I2C_Init+0x168>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	1e58      	subs	r0, r3, #1
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6859      	ldr	r1, [r3, #4]
 8004a50:	460b      	mov	r3, r1
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	440b      	add	r3, r1
 8004a56:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	bf0c      	ite	eq
 8004a64:	2301      	moveq	r3, #1
 8004a66:	2300      	movne	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	e012      	b.n	8004a92 <HAL_I2C_Init+0x18e>
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	1e58      	subs	r0, r3, #1
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6859      	ldr	r1, [r3, #4]
 8004a74:	460b      	mov	r3, r1
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	440b      	add	r3, r1
 8004a7a:	0099      	lsls	r1, r3, #2
 8004a7c:	440b      	add	r3, r1
 8004a7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a82:	3301      	adds	r3, #1
 8004a84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	bf0c      	ite	eq
 8004a8c:	2301      	moveq	r3, #1
 8004a8e:	2300      	movne	r3, #0
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <HAL_I2C_Init+0x196>
 8004a96:	2301      	movs	r3, #1
 8004a98:	e022      	b.n	8004ae0 <HAL_I2C_Init+0x1dc>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10e      	bne.n	8004ac0 <HAL_I2C_Init+0x1bc>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	1e58      	subs	r0, r3, #1
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6859      	ldr	r1, [r3, #4]
 8004aaa:	460b      	mov	r3, r1
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	440b      	add	r3, r1
 8004ab0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004abe:	e00f      	b.n	8004ae0 <HAL_I2C_Init+0x1dc>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	1e58      	subs	r0, r3, #1
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6859      	ldr	r1, [r3, #4]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	440b      	add	r3, r1
 8004ace:	0099      	lsls	r1, r3, #2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004adc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ae0:	6879      	ldr	r1, [r7, #4]
 8004ae2:	6809      	ldr	r1, [r1, #0]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69da      	ldr	r2, [r3, #28]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	431a      	orrs	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004b0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	6911      	ldr	r1, [r2, #16]
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	68d2      	ldr	r2, [r2, #12]
 8004b1a:	4311      	orrs	r1, r2
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	6812      	ldr	r2, [r2, #0]
 8004b20:	430b      	orrs	r3, r1
 8004b22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	695a      	ldr	r2, [r3, #20]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	431a      	orrs	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0201 	orr.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2220      	movs	r2, #32
 8004b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	000186a0 	.word	0x000186a0
 8004b7c:	001e847f 	.word	0x001e847f
 8004b80:	003d08ff 	.word	0x003d08ff
 8004b84:	431bde83 	.word	0x431bde83
 8004b88:	10624dd3 	.word	0x10624dd3

08004b8c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b088      	sub	sp, #32
 8004b90:	af02      	add	r7, sp, #8
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	4608      	mov	r0, r1
 8004b96:	4611      	mov	r1, r2
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	817b      	strh	r3, [r7, #10]
 8004b9e:	460b      	mov	r3, r1
 8004ba0:	813b      	strh	r3, [r7, #8]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ba6:	f7fe fb87 	bl	80032b8 <HAL_GetTick>
 8004baa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b20      	cmp	r3, #32
 8004bb6:	f040 80d9 	bne.w	8004d6c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	9300      	str	r3, [sp, #0]
 8004bbe:	2319      	movs	r3, #25
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	496d      	ldr	r1, [pc, #436]	; (8004d78 <HAL_I2C_Mem_Write+0x1ec>)
 8004bc4:	68f8      	ldr	r0, [r7, #12]
 8004bc6:	f000 fc7f 	bl	80054c8 <I2C_WaitOnFlagUntilTimeout>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	e0cc      	b.n	8004d6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d101      	bne.n	8004be2 <HAL_I2C_Mem_Write+0x56>
 8004bde:	2302      	movs	r3, #2
 8004be0:	e0c5      	b.n	8004d6e <HAL_I2C_Mem_Write+0x1e2>
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d007      	beq.n	8004c08 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f042 0201 	orr.w	r2, r2, #1
 8004c06:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c16:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2221      	movs	r2, #33	; 0x21
 8004c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2240      	movs	r2, #64	; 0x40
 8004c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a3a      	ldr	r2, [r7, #32]
 8004c32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004c38:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	4a4d      	ldr	r2, [pc, #308]	; (8004d7c <HAL_I2C_Mem_Write+0x1f0>)
 8004c48:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c4a:	88f8      	ldrh	r0, [r7, #6]
 8004c4c:	893a      	ldrh	r2, [r7, #8]
 8004c4e:	8979      	ldrh	r1, [r7, #10]
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	9301      	str	r3, [sp, #4]
 8004c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	4603      	mov	r3, r0
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f000 fab6 	bl	80051cc <I2C_RequestMemoryWrite>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d052      	beq.n	8004d0c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e081      	b.n	8004d6e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 fd00 	bl	8005674 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00d      	beq.n	8004c96 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	d107      	bne.n	8004c92 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e06b      	b.n	8004d6e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9a:	781a      	ldrb	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	1c5a      	adds	r2, r3, #1
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	b29a      	uxth	r2, r3
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	f003 0304 	and.w	r3, r3, #4
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d11b      	bne.n	8004d0c <HAL_I2C_Mem_Write+0x180>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d017      	beq.n	8004d0c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce0:	781a      	ldrb	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1aa      	bne.n	8004c6a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 fcec 	bl	80056f6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d00d      	beq.n	8004d40 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d28:	2b04      	cmp	r3, #4
 8004d2a:	d107      	bne.n	8004d3c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d3a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e016      	b.n	8004d6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	e000      	b.n	8004d6e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004d6c:	2302      	movs	r3, #2
  }
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3718      	adds	r7, #24
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	00100002 	.word	0x00100002
 8004d7c:	ffff0000 	.word	0xffff0000

08004d80 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b08c      	sub	sp, #48	; 0x30
 8004d84:	af02      	add	r7, sp, #8
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	4608      	mov	r0, r1
 8004d8a:	4611      	mov	r1, r2
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	4603      	mov	r3, r0
 8004d90:	817b      	strh	r3, [r7, #10]
 8004d92:	460b      	mov	r3, r1
 8004d94:	813b      	strh	r3, [r7, #8]
 8004d96:	4613      	mov	r3, r2
 8004d98:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d9a:	f7fe fa8d 	bl	80032b8 <HAL_GetTick>
 8004d9e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b20      	cmp	r3, #32
 8004daa:	f040 8208 	bne.w	80051be <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	2319      	movs	r3, #25
 8004db4:	2201      	movs	r2, #1
 8004db6:	497b      	ldr	r1, [pc, #492]	; (8004fa4 <HAL_I2C_Mem_Read+0x224>)
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 fb85 	bl	80054c8 <I2C_WaitOnFlagUntilTimeout>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	e1fb      	b.n	80051c0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d101      	bne.n	8004dd6 <HAL_I2C_Mem_Read+0x56>
 8004dd2:	2302      	movs	r3, #2
 8004dd4:	e1f4      	b.n	80051c0 <HAL_I2C_Mem_Read+0x440>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d007      	beq.n	8004dfc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f042 0201 	orr.w	r2, r2, #1
 8004dfa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2222      	movs	r2, #34	; 0x22
 8004e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2240      	movs	r2, #64	; 0x40
 8004e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004e2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	4a5b      	ldr	r2, [pc, #364]	; (8004fa8 <HAL_I2C_Mem_Read+0x228>)
 8004e3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e3e:	88f8      	ldrh	r0, [r7, #6]
 8004e40:	893a      	ldrh	r2, [r7, #8]
 8004e42:	8979      	ldrh	r1, [r7, #10]
 8004e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e46:	9301      	str	r3, [sp, #4]
 8004e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e4a:	9300      	str	r3, [sp, #0]
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f000 fa52 	bl	80052f8 <I2C_RequestMemoryRead>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d001      	beq.n	8004e5e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e1b0      	b.n	80051c0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d113      	bne.n	8004e8e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e66:	2300      	movs	r3, #0
 8004e68:	623b      	str	r3, [r7, #32]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	623b      	str	r3, [r7, #32]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	699b      	ldr	r3, [r3, #24]
 8004e78:	623b      	str	r3, [r7, #32]
 8004e7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	e184      	b.n	8005198 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d11b      	bne.n	8004ece <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ea4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	61fb      	str	r3, [r7, #28]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	61fb      	str	r3, [r7, #28]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	699b      	ldr	r3, [r3, #24]
 8004eb8:	61fb      	str	r3, [r7, #28]
 8004eba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	e164      	b.n	8005198 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d11b      	bne.n	8004f0e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ee4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ef4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	61bb      	str	r3, [r7, #24]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	695b      	ldr	r3, [r3, #20]
 8004f00:	61bb      	str	r3, [r7, #24]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	699b      	ldr	r3, [r3, #24]
 8004f08:	61bb      	str	r3, [r7, #24]
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	e144      	b.n	8005198 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f0e:	2300      	movs	r3, #0
 8004f10:	617b      	str	r3, [r7, #20]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	617b      	str	r3, [r7, #20]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f24:	e138      	b.n	8005198 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f2a:	2b03      	cmp	r3, #3
 8004f2c:	f200 80f1 	bhi.w	8005112 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d123      	bne.n	8004f80 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f000 fc1b 	bl	8005778 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d001      	beq.n	8004f4c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e139      	b.n	80051c0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	691a      	ldr	r2, [r3, #16]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f56:	b2d2      	uxtb	r2, r2
 8004f58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5e:	1c5a      	adds	r2, r3, #1
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	3b01      	subs	r3, #1
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f7e:	e10b      	b.n	8005198 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f84:	2b02      	cmp	r3, #2
 8004f86:	d14e      	bne.n	8005026 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8a:	9300      	str	r3, [sp, #0]
 8004f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f8e:	2200      	movs	r2, #0
 8004f90:	4906      	ldr	r1, [pc, #24]	; (8004fac <HAL_I2C_Mem_Read+0x22c>)
 8004f92:	68f8      	ldr	r0, [r7, #12]
 8004f94:	f000 fa98 	bl	80054c8 <I2C_WaitOnFlagUntilTimeout>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d008      	beq.n	8004fb0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e10e      	b.n	80051c0 <HAL_I2C_Mem_Read+0x440>
 8004fa2:	bf00      	nop
 8004fa4:	00100002 	.word	0x00100002
 8004fa8:	ffff0000 	.word	0xffff0000
 8004fac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	691a      	ldr	r2, [r3, #16]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fca:	b2d2      	uxtb	r2, r2
 8004fcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd2:	1c5a      	adds	r2, r3, #1
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	691a      	ldr	r2, [r3, #16]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffc:	b2d2      	uxtb	r2, r2
 8004ffe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500e:	3b01      	subs	r3, #1
 8005010:	b29a      	uxth	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800501a:	b29b      	uxth	r3, r3
 800501c:	3b01      	subs	r3, #1
 800501e:	b29a      	uxth	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005024:	e0b8      	b.n	8005198 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005028:	9300      	str	r3, [sp, #0]
 800502a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800502c:	2200      	movs	r2, #0
 800502e:	4966      	ldr	r1, [pc, #408]	; (80051c8 <HAL_I2C_Mem_Read+0x448>)
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f000 fa49 	bl	80054c8 <I2C_WaitOnFlagUntilTimeout>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d001      	beq.n	8005040 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e0bf      	b.n	80051c0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800504e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	691a      	ldr	r2, [r3, #16]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505a:	b2d2      	uxtb	r2, r2
 800505c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005062:	1c5a      	adds	r2, r3, #1
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800506c:	3b01      	subs	r3, #1
 800506e:	b29a      	uxth	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005078:	b29b      	uxth	r3, r3
 800507a:	3b01      	subs	r3, #1
 800507c:	b29a      	uxth	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005088:	2200      	movs	r2, #0
 800508a:	494f      	ldr	r1, [pc, #316]	; (80051c8 <HAL_I2C_Mem_Read+0x448>)
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f000 fa1b 	bl	80054c8 <I2C_WaitOnFlagUntilTimeout>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d001      	beq.n	800509c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e091      	b.n	80051c0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	691a      	ldr	r2, [r3, #16]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050be:	1c5a      	adds	r2, r3, #1
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c8:	3b01      	subs	r3, #1
 80050ca:	b29a      	uxth	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	3b01      	subs	r3, #1
 80050d8:	b29a      	uxth	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	691a      	ldr	r2, [r3, #16]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	b2d2      	uxtb	r2, r2
 80050ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f0:	1c5a      	adds	r2, r3, #1
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050fa:	3b01      	subs	r3, #1
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005106:	b29b      	uxth	r3, r3
 8005108:	3b01      	subs	r3, #1
 800510a:	b29a      	uxth	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005110:	e042      	b.n	8005198 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005114:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f000 fb2e 	bl	8005778 <I2C_WaitOnRXNEFlagUntilTimeout>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e04c      	b.n	80051c0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005130:	b2d2      	uxtb	r2, r2
 8005132:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005138:	1c5a      	adds	r2, r3, #1
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005142:	3b01      	subs	r3, #1
 8005144:	b29a      	uxth	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800514e:	b29b      	uxth	r3, r3
 8005150:	3b01      	subs	r3, #1
 8005152:	b29a      	uxth	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	695b      	ldr	r3, [r3, #20]
 800515e:	f003 0304 	and.w	r3, r3, #4
 8005162:	2b04      	cmp	r3, #4
 8005164:	d118      	bne.n	8005198 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	691a      	ldr	r2, [r3, #16]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	b2d2      	uxtb	r2, r2
 8005172:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005178:	1c5a      	adds	r2, r3, #1
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005182:	3b01      	subs	r3, #1
 8005184:	b29a      	uxth	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800518e:	b29b      	uxth	r3, r3
 8005190:	3b01      	subs	r3, #1
 8005192:	b29a      	uxth	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800519c:	2b00      	cmp	r3, #0
 800519e:	f47f aec2 	bne.w	8004f26 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2220      	movs	r2, #32
 80051a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80051ba:	2300      	movs	r3, #0
 80051bc:	e000      	b.n	80051c0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80051be:	2302      	movs	r3, #2
  }
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3728      	adds	r7, #40	; 0x28
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	00010004 	.word	0x00010004

080051cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b088      	sub	sp, #32
 80051d0:	af02      	add	r7, sp, #8
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	4608      	mov	r0, r1
 80051d6:	4611      	mov	r1, r2
 80051d8:	461a      	mov	r2, r3
 80051da:	4603      	mov	r3, r0
 80051dc:	817b      	strh	r3, [r7, #10]
 80051de:	460b      	mov	r3, r1
 80051e0:	813b      	strh	r3, [r7, #8]
 80051e2:	4613      	mov	r3, r2
 80051e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f000 f960 	bl	80054c8 <I2C_WaitOnFlagUntilTimeout>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00d      	beq.n	800522a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005218:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800521c:	d103      	bne.n	8005226 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005224:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e05f      	b.n	80052ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800522a:	897b      	ldrh	r3, [r7, #10]
 800522c:	b2db      	uxtb	r3, r3
 800522e:	461a      	mov	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005238:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800523a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523c:	6a3a      	ldr	r2, [r7, #32]
 800523e:	492d      	ldr	r1, [pc, #180]	; (80052f4 <I2C_RequestMemoryWrite+0x128>)
 8005240:	68f8      	ldr	r0, [r7, #12]
 8005242:	f000 f998 	bl	8005576 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005246:	4603      	mov	r3, r0
 8005248:	2b00      	cmp	r3, #0
 800524a:	d001      	beq.n	8005250 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e04c      	b.n	80052ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005250:	2300      	movs	r3, #0
 8005252:	617b      	str	r3, [r7, #20]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	617b      	str	r3, [r7, #20]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	617b      	str	r3, [r7, #20]
 8005264:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005268:	6a39      	ldr	r1, [r7, #32]
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f000 fa02 	bl	8005674 <I2C_WaitOnTXEFlagUntilTimeout>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00d      	beq.n	8005292 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	2b04      	cmp	r3, #4
 800527c:	d107      	bne.n	800528e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800528c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e02b      	b.n	80052ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005292:	88fb      	ldrh	r3, [r7, #6]
 8005294:	2b01      	cmp	r3, #1
 8005296:	d105      	bne.n	80052a4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005298:	893b      	ldrh	r3, [r7, #8]
 800529a:	b2da      	uxtb	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	611a      	str	r2, [r3, #16]
 80052a2:	e021      	b.n	80052e8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80052a4:	893b      	ldrh	r3, [r7, #8]
 80052a6:	0a1b      	lsrs	r3, r3, #8
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	b2da      	uxtb	r2, r3
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052b4:	6a39      	ldr	r1, [r7, #32]
 80052b6:	68f8      	ldr	r0, [r7, #12]
 80052b8:	f000 f9dc 	bl	8005674 <I2C_WaitOnTXEFlagUntilTimeout>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00d      	beq.n	80052de <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c6:	2b04      	cmp	r3, #4
 80052c8:	d107      	bne.n	80052da <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e005      	b.n	80052ea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052de:	893b      	ldrh	r3, [r7, #8]
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3718      	adds	r7, #24
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	00010002 	.word	0x00010002

080052f8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b088      	sub	sp, #32
 80052fc:	af02      	add	r7, sp, #8
 80052fe:	60f8      	str	r0, [r7, #12]
 8005300:	4608      	mov	r0, r1
 8005302:	4611      	mov	r1, r2
 8005304:	461a      	mov	r2, r3
 8005306:	4603      	mov	r3, r0
 8005308:	817b      	strh	r3, [r7, #10]
 800530a:	460b      	mov	r3, r1
 800530c:	813b      	strh	r3, [r7, #8]
 800530e:	4613      	mov	r3, r2
 8005310:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005320:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005330:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	6a3b      	ldr	r3, [r7, #32]
 8005338:	2200      	movs	r2, #0
 800533a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f000 f8c2 	bl	80054c8 <I2C_WaitOnFlagUntilTimeout>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00d      	beq.n	8005366 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005354:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005358:	d103      	bne.n	8005362 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005360:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e0aa      	b.n	80054bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005366:	897b      	ldrh	r3, [r7, #10]
 8005368:	b2db      	uxtb	r3, r3
 800536a:	461a      	mov	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005374:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005378:	6a3a      	ldr	r2, [r7, #32]
 800537a:	4952      	ldr	r1, [pc, #328]	; (80054c4 <I2C_RequestMemoryRead+0x1cc>)
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f000 f8fa 	bl	8005576 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d001      	beq.n	800538c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	e097      	b.n	80054bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800538c:	2300      	movs	r3, #0
 800538e:	617b      	str	r3, [r7, #20]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	617b      	str	r3, [r7, #20]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	617b      	str	r3, [r7, #20]
 80053a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053a4:	6a39      	ldr	r1, [r7, #32]
 80053a6:	68f8      	ldr	r0, [r7, #12]
 80053a8:	f000 f964 	bl	8005674 <I2C_WaitOnTXEFlagUntilTimeout>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00d      	beq.n	80053ce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b6:	2b04      	cmp	r3, #4
 80053b8:	d107      	bne.n	80053ca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e076      	b.n	80054bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053ce:	88fb      	ldrh	r3, [r7, #6]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d105      	bne.n	80053e0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053d4:	893b      	ldrh	r3, [r7, #8]
 80053d6:	b2da      	uxtb	r2, r3
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	611a      	str	r2, [r3, #16]
 80053de:	e021      	b.n	8005424 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80053e0:	893b      	ldrh	r3, [r7, #8]
 80053e2:	0a1b      	lsrs	r3, r3, #8
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	b2da      	uxtb	r2, r3
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053f0:	6a39      	ldr	r1, [r7, #32]
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f000 f93e 	bl	8005674 <I2C_WaitOnTXEFlagUntilTimeout>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00d      	beq.n	800541a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005402:	2b04      	cmp	r3, #4
 8005404:	d107      	bne.n	8005416 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005414:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e050      	b.n	80054bc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800541a:	893b      	ldrh	r3, [r7, #8]
 800541c:	b2da      	uxtb	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005426:	6a39      	ldr	r1, [r7, #32]
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f000 f923 	bl	8005674 <I2C_WaitOnTXEFlagUntilTimeout>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00d      	beq.n	8005450 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005438:	2b04      	cmp	r3, #4
 800543a:	d107      	bne.n	800544c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800544a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e035      	b.n	80054bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800545e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	6a3b      	ldr	r3, [r7, #32]
 8005466:	2200      	movs	r2, #0
 8005468:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f000 f82b 	bl	80054c8 <I2C_WaitOnFlagUntilTimeout>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00d      	beq.n	8005494 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005482:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005486:	d103      	bne.n	8005490 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800548e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e013      	b.n	80054bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005494:	897b      	ldrh	r3, [r7, #10]
 8005496:	b2db      	uxtb	r3, r3
 8005498:	f043 0301 	orr.w	r3, r3, #1
 800549c:	b2da      	uxtb	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a6:	6a3a      	ldr	r2, [r7, #32]
 80054a8:	4906      	ldr	r1, [pc, #24]	; (80054c4 <I2C_RequestMemoryRead+0x1cc>)
 80054aa:	68f8      	ldr	r0, [r7, #12]
 80054ac:	f000 f863 	bl	8005576 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e000      	b.n	80054bc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3718      	adds	r7, #24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	00010002 	.word	0x00010002

080054c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	603b      	str	r3, [r7, #0]
 80054d4:	4613      	mov	r3, r2
 80054d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054d8:	e025      	b.n	8005526 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e0:	d021      	beq.n	8005526 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054e2:	f7fd fee9 	bl	80032b8 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	683a      	ldr	r2, [r7, #0]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d302      	bcc.n	80054f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d116      	bne.n	8005526 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2220      	movs	r2, #32
 8005502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	f043 0220 	orr.w	r2, r3, #32
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e023      	b.n	800556e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	0c1b      	lsrs	r3, r3, #16
 800552a:	b2db      	uxtb	r3, r3
 800552c:	2b01      	cmp	r3, #1
 800552e:	d10d      	bne.n	800554c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	43da      	mvns	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4013      	ands	r3, r2
 800553c:	b29b      	uxth	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	bf0c      	ite	eq
 8005542:	2301      	moveq	r3, #1
 8005544:	2300      	movne	r3, #0
 8005546:	b2db      	uxtb	r3, r3
 8005548:	461a      	mov	r2, r3
 800554a:	e00c      	b.n	8005566 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	43da      	mvns	r2, r3
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	4013      	ands	r3, r2
 8005558:	b29b      	uxth	r3, r3
 800555a:	2b00      	cmp	r3, #0
 800555c:	bf0c      	ite	eq
 800555e:	2301      	moveq	r3, #1
 8005560:	2300      	movne	r3, #0
 8005562:	b2db      	uxtb	r3, r3
 8005564:	461a      	mov	r2, r3
 8005566:	79fb      	ldrb	r3, [r7, #7]
 8005568:	429a      	cmp	r2, r3
 800556a:	d0b6      	beq.n	80054da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3710      	adds	r7, #16
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005576:	b580      	push	{r7, lr}
 8005578:	b084      	sub	sp, #16
 800557a:	af00      	add	r7, sp, #0
 800557c:	60f8      	str	r0, [r7, #12]
 800557e:	60b9      	str	r1, [r7, #8]
 8005580:	607a      	str	r2, [r7, #4]
 8005582:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005584:	e051      	b.n	800562a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005590:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005594:	d123      	bne.n	80055de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2200      	movs	r2, #0
 80055b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2220      	movs	r2, #32
 80055ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ca:	f043 0204 	orr.w	r2, r3, #4
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e046      	b.n	800566c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e4:	d021      	beq.n	800562a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e6:	f7fd fe67 	bl	80032b8 <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d302      	bcc.n	80055fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d116      	bne.n	800562a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2220      	movs	r2, #32
 8005606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	f043 0220 	orr.w	r2, r3, #32
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e020      	b.n	800566c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	0c1b      	lsrs	r3, r3, #16
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b01      	cmp	r3, #1
 8005632:	d10c      	bne.n	800564e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	695b      	ldr	r3, [r3, #20]
 800563a:	43da      	mvns	r2, r3
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	4013      	ands	r3, r2
 8005640:	b29b      	uxth	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	bf14      	ite	ne
 8005646:	2301      	movne	r3, #1
 8005648:	2300      	moveq	r3, #0
 800564a:	b2db      	uxtb	r3, r3
 800564c:	e00b      	b.n	8005666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	43da      	mvns	r2, r3
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	4013      	ands	r3, r2
 800565a:	b29b      	uxth	r3, r3
 800565c:	2b00      	cmp	r3, #0
 800565e:	bf14      	ite	ne
 8005660:	2301      	movne	r3, #1
 8005662:	2300      	moveq	r3, #0
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d18d      	bne.n	8005586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005680:	e02d      	b.n	80056de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f000 f8ce 	bl	8005824 <I2C_IsAcknowledgeFailed>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e02d      	b.n	80056ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005698:	d021      	beq.n	80056de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800569a:	f7fd fe0d 	bl	80032b8 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	68ba      	ldr	r2, [r7, #8]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d302      	bcc.n	80056b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d116      	bne.n	80056de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2220      	movs	r2, #32
 80056ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ca:	f043 0220 	orr.w	r2, r3, #32
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e007      	b.n	80056ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056e8:	2b80      	cmp	r3, #128	; 0x80
 80056ea:	d1ca      	bne.n	8005682 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b084      	sub	sp, #16
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	60f8      	str	r0, [r7, #12]
 80056fe:	60b9      	str	r1, [r7, #8]
 8005700:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005702:	e02d      	b.n	8005760 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f000 f88d 	bl	8005824 <I2C_IsAcknowledgeFailed>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e02d      	b.n	8005770 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571a:	d021      	beq.n	8005760 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800571c:	f7fd fdcc 	bl	80032b8 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	429a      	cmp	r2, r3
 800572a:	d302      	bcc.n	8005732 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d116      	bne.n	8005760 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2220      	movs	r2, #32
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574c:	f043 0220 	orr.w	r2, r3, #32
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e007      	b.n	8005770 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	f003 0304 	and.w	r3, r3, #4
 800576a:	2b04      	cmp	r3, #4
 800576c:	d1ca      	bne.n	8005704 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005784:	e042      	b.n	800580c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	695b      	ldr	r3, [r3, #20]
 800578c:	f003 0310 	and.w	r3, r3, #16
 8005790:	2b10      	cmp	r3, #16
 8005792:	d119      	bne.n	80057c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f06f 0210 	mvn.w	r2, #16
 800579c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2220      	movs	r2, #32
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e029      	b.n	800581c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057c8:	f7fd fd76 	bl	80032b8 <HAL_GetTick>
 80057cc:	4602      	mov	r2, r0
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	68ba      	ldr	r2, [r7, #8]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d302      	bcc.n	80057de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d116      	bne.n	800580c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2200      	movs	r2, #0
 80057e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2220      	movs	r2, #32
 80057e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f8:	f043 0220 	orr.w	r2, r3, #32
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e007      	b.n	800581c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005816:	2b40      	cmp	r3, #64	; 0x40
 8005818:	d1b5      	bne.n	8005786 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005836:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800583a:	d11b      	bne.n	8005874 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005844:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2220      	movs	r2, #32
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005860:	f043 0204 	orr.w	r2, r3, #4
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e000      	b.n	8005876 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
	...

08005884 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b086      	sub	sp, #24
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e264      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d075      	beq.n	800598e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058a2:	4ba3      	ldr	r3, [pc, #652]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 030c 	and.w	r3, r3, #12
 80058aa:	2b04      	cmp	r3, #4
 80058ac:	d00c      	beq.n	80058c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058ae:	4ba0      	ldr	r3, [pc, #640]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d112      	bne.n	80058e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058ba:	4b9d      	ldr	r3, [pc, #628]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058c6:	d10b      	bne.n	80058e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058c8:	4b99      	ldr	r3, [pc, #612]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d05b      	beq.n	800598c <HAL_RCC_OscConfig+0x108>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d157      	bne.n	800598c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e23f      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058e8:	d106      	bne.n	80058f8 <HAL_RCC_OscConfig+0x74>
 80058ea:	4b91      	ldr	r3, [pc, #580]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a90      	ldr	r2, [pc, #576]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80058f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	e01d      	b.n	8005934 <HAL_RCC_OscConfig+0xb0>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005900:	d10c      	bne.n	800591c <HAL_RCC_OscConfig+0x98>
 8005902:	4b8b      	ldr	r3, [pc, #556]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a8a      	ldr	r2, [pc, #552]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005908:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800590c:	6013      	str	r3, [r2, #0]
 800590e:	4b88      	ldr	r3, [pc, #544]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a87      	ldr	r2, [pc, #540]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005918:	6013      	str	r3, [r2, #0]
 800591a:	e00b      	b.n	8005934 <HAL_RCC_OscConfig+0xb0>
 800591c:	4b84      	ldr	r3, [pc, #528]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a83      	ldr	r2, [pc, #524]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005926:	6013      	str	r3, [r2, #0]
 8005928:	4b81      	ldr	r3, [pc, #516]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a80      	ldr	r2, [pc, #512]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 800592e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005932:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d013      	beq.n	8005964 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800593c:	f7fd fcbc 	bl	80032b8 <HAL_GetTick>
 8005940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005942:	e008      	b.n	8005956 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005944:	f7fd fcb8 	bl	80032b8 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	2b64      	cmp	r3, #100	; 0x64
 8005950:	d901      	bls.n	8005956 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e204      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005956:	4b76      	ldr	r3, [pc, #472]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d0f0      	beq.n	8005944 <HAL_RCC_OscConfig+0xc0>
 8005962:	e014      	b.n	800598e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005964:	f7fd fca8 	bl	80032b8 <HAL_GetTick>
 8005968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800596a:	e008      	b.n	800597e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800596c:	f7fd fca4 	bl	80032b8 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b64      	cmp	r3, #100	; 0x64
 8005978:	d901      	bls.n	800597e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e1f0      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800597e:	4b6c      	ldr	r3, [pc, #432]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d1f0      	bne.n	800596c <HAL_RCC_OscConfig+0xe8>
 800598a:	e000      	b.n	800598e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800598c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f003 0302 	and.w	r3, r3, #2
 8005996:	2b00      	cmp	r3, #0
 8005998:	d063      	beq.n	8005a62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800599a:	4b65      	ldr	r3, [pc, #404]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f003 030c 	and.w	r3, r3, #12
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00b      	beq.n	80059be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059a6:	4b62      	ldr	r3, [pc, #392]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059ae:	2b08      	cmp	r3, #8
 80059b0:	d11c      	bne.n	80059ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059b2:	4b5f      	ldr	r3, [pc, #380]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d116      	bne.n	80059ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059be:	4b5c      	ldr	r3, [pc, #368]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d005      	beq.n	80059d6 <HAL_RCC_OscConfig+0x152>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d001      	beq.n	80059d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e1c4      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059d6:	4b56      	ldr	r3, [pc, #344]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	00db      	lsls	r3, r3, #3
 80059e4:	4952      	ldr	r1, [pc, #328]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 80059e6:	4313      	orrs	r3, r2
 80059e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059ea:	e03a      	b.n	8005a62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d020      	beq.n	8005a36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059f4:	4b4f      	ldr	r3, [pc, #316]	; (8005b34 <HAL_RCC_OscConfig+0x2b0>)
 80059f6:	2201      	movs	r2, #1
 80059f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059fa:	f7fd fc5d 	bl	80032b8 <HAL_GetTick>
 80059fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a00:	e008      	b.n	8005a14 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a02:	f7fd fc59 	bl	80032b8 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d901      	bls.n	8005a14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e1a5      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a14:	4b46      	ldr	r3, [pc, #280]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d0f0      	beq.n	8005a02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a20:	4b43      	ldr	r3, [pc, #268]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	691b      	ldr	r3, [r3, #16]
 8005a2c:	00db      	lsls	r3, r3, #3
 8005a2e:	4940      	ldr	r1, [pc, #256]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	600b      	str	r3, [r1, #0]
 8005a34:	e015      	b.n	8005a62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a36:	4b3f      	ldr	r3, [pc, #252]	; (8005b34 <HAL_RCC_OscConfig+0x2b0>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a3c:	f7fd fc3c 	bl	80032b8 <HAL_GetTick>
 8005a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a42:	e008      	b.n	8005a56 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a44:	f7fd fc38 	bl	80032b8 <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d901      	bls.n	8005a56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e184      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a56:	4b36      	ldr	r3, [pc, #216]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0302 	and.w	r3, r3, #2
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1f0      	bne.n	8005a44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0308 	and.w	r3, r3, #8
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d030      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d016      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a76:	4b30      	ldr	r3, [pc, #192]	; (8005b38 <HAL_RCC_OscConfig+0x2b4>)
 8005a78:	2201      	movs	r2, #1
 8005a7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a7c:	f7fd fc1c 	bl	80032b8 <HAL_GetTick>
 8005a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a84:	f7fd fc18 	bl	80032b8 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e164      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a96:	4b26      	ldr	r3, [pc, #152]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005a98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d0f0      	beq.n	8005a84 <HAL_RCC_OscConfig+0x200>
 8005aa2:	e015      	b.n	8005ad0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005aa4:	4b24      	ldr	r3, [pc, #144]	; (8005b38 <HAL_RCC_OscConfig+0x2b4>)
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aaa:	f7fd fc05 	bl	80032b8 <HAL_GetTick>
 8005aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ab0:	e008      	b.n	8005ac4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ab2:	f7fd fc01 	bl	80032b8 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d901      	bls.n	8005ac4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e14d      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ac4:	4b1a      	ldr	r3, [pc, #104]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005ac6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1f0      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f000 80a0 	beq.w	8005c1e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ae2:	4b13      	ldr	r3, [pc, #76]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d10f      	bne.n	8005b0e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aee:	2300      	movs	r3, #0
 8005af0:	60bb      	str	r3, [r7, #8]
 8005af2:	4b0f      	ldr	r3, [pc, #60]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af6:	4a0e      	ldr	r2, [pc, #56]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005afc:	6413      	str	r3, [r2, #64]	; 0x40
 8005afe:	4b0c      	ldr	r3, [pc, #48]	; (8005b30 <HAL_RCC_OscConfig+0x2ac>)
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b06:	60bb      	str	r3, [r7, #8]
 8005b08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b0e:	4b0b      	ldr	r3, [pc, #44]	; (8005b3c <HAL_RCC_OscConfig+0x2b8>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d121      	bne.n	8005b5e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b1a:	4b08      	ldr	r3, [pc, #32]	; (8005b3c <HAL_RCC_OscConfig+0x2b8>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a07      	ldr	r2, [pc, #28]	; (8005b3c <HAL_RCC_OscConfig+0x2b8>)
 8005b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b26:	f7fd fbc7 	bl	80032b8 <HAL_GetTick>
 8005b2a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b2c:	e011      	b.n	8005b52 <HAL_RCC_OscConfig+0x2ce>
 8005b2e:	bf00      	nop
 8005b30:	40023800 	.word	0x40023800
 8005b34:	42470000 	.word	0x42470000
 8005b38:	42470e80 	.word	0x42470e80
 8005b3c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b40:	f7fd fbba 	bl	80032b8 <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	d901      	bls.n	8005b52 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e106      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b52:	4b85      	ldr	r3, [pc, #532]	; (8005d68 <HAL_RCC_OscConfig+0x4e4>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d0f0      	beq.n	8005b40 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d106      	bne.n	8005b74 <HAL_RCC_OscConfig+0x2f0>
 8005b66:	4b81      	ldr	r3, [pc, #516]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6a:	4a80      	ldr	r2, [pc, #512]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005b6c:	f043 0301 	orr.w	r3, r3, #1
 8005b70:	6713      	str	r3, [r2, #112]	; 0x70
 8005b72:	e01c      	b.n	8005bae <HAL_RCC_OscConfig+0x32a>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	2b05      	cmp	r3, #5
 8005b7a:	d10c      	bne.n	8005b96 <HAL_RCC_OscConfig+0x312>
 8005b7c:	4b7b      	ldr	r3, [pc, #492]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b80:	4a7a      	ldr	r2, [pc, #488]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005b82:	f043 0304 	orr.w	r3, r3, #4
 8005b86:	6713      	str	r3, [r2, #112]	; 0x70
 8005b88:	4b78      	ldr	r3, [pc, #480]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b8c:	4a77      	ldr	r2, [pc, #476]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005b8e:	f043 0301 	orr.w	r3, r3, #1
 8005b92:	6713      	str	r3, [r2, #112]	; 0x70
 8005b94:	e00b      	b.n	8005bae <HAL_RCC_OscConfig+0x32a>
 8005b96:	4b75      	ldr	r3, [pc, #468]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b9a:	4a74      	ldr	r2, [pc, #464]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005b9c:	f023 0301 	bic.w	r3, r3, #1
 8005ba0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ba2:	4b72      	ldr	r3, [pc, #456]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba6:	4a71      	ldr	r2, [pc, #452]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005ba8:	f023 0304 	bic.w	r3, r3, #4
 8005bac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d015      	beq.n	8005be2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bb6:	f7fd fb7f 	bl	80032b8 <HAL_GetTick>
 8005bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bbc:	e00a      	b.n	8005bd4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bbe:	f7fd fb7b 	bl	80032b8 <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d901      	bls.n	8005bd4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e0c5      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bd4:	4b65      	ldr	r3, [pc, #404]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd8:	f003 0302 	and.w	r3, r3, #2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d0ee      	beq.n	8005bbe <HAL_RCC_OscConfig+0x33a>
 8005be0:	e014      	b.n	8005c0c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005be2:	f7fd fb69 	bl	80032b8 <HAL_GetTick>
 8005be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005be8:	e00a      	b.n	8005c00 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bea:	f7fd fb65 	bl	80032b8 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d901      	bls.n	8005c00 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e0af      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c00:	4b5a      	ldr	r3, [pc, #360]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c04:	f003 0302 	and.w	r3, r3, #2
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1ee      	bne.n	8005bea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c0c:	7dfb      	ldrb	r3, [r7, #23]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d105      	bne.n	8005c1e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c12:	4b56      	ldr	r3, [pc, #344]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c16:	4a55      	ldr	r2, [pc, #340]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005c18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	f000 809b 	beq.w	8005d5e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c28:	4b50      	ldr	r3, [pc, #320]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f003 030c 	and.w	r3, r3, #12
 8005c30:	2b08      	cmp	r3, #8
 8005c32:	d05c      	beq.n	8005cee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	d141      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c3c:	4b4c      	ldr	r3, [pc, #304]	; (8005d70 <HAL_RCC_OscConfig+0x4ec>)
 8005c3e:	2200      	movs	r2, #0
 8005c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c42:	f7fd fb39 	bl	80032b8 <HAL_GetTick>
 8005c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c48:	e008      	b.n	8005c5c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c4a:	f7fd fb35 	bl	80032b8 <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d901      	bls.n	8005c5c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e081      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c5c:	4b43      	ldr	r3, [pc, #268]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1f0      	bne.n	8005c4a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	69da      	ldr	r2, [r3, #28]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	431a      	orrs	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c76:	019b      	lsls	r3, r3, #6
 8005c78:	431a      	orrs	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c7e:	085b      	lsrs	r3, r3, #1
 8005c80:	3b01      	subs	r3, #1
 8005c82:	041b      	lsls	r3, r3, #16
 8005c84:	431a      	orrs	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c8a:	061b      	lsls	r3, r3, #24
 8005c8c:	4937      	ldr	r1, [pc, #220]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c92:	4b37      	ldr	r3, [pc, #220]	; (8005d70 <HAL_RCC_OscConfig+0x4ec>)
 8005c94:	2201      	movs	r2, #1
 8005c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c98:	f7fd fb0e 	bl	80032b8 <HAL_GetTick>
 8005c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ca0:	f7fd fb0a 	bl	80032b8 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e056      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cb2:	4b2e      	ldr	r3, [pc, #184]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d0f0      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x41c>
 8005cbe:	e04e      	b.n	8005d5e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cc0:	4b2b      	ldr	r3, [pc, #172]	; (8005d70 <HAL_RCC_OscConfig+0x4ec>)
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc6:	f7fd faf7 	bl	80032b8 <HAL_GetTick>
 8005cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ccc:	e008      	b.n	8005ce0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cce:	f7fd faf3 	bl	80032b8 <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d901      	bls.n	8005ce0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e03f      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ce0:	4b22      	ldr	r3, [pc, #136]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1f0      	bne.n	8005cce <HAL_RCC_OscConfig+0x44a>
 8005cec:	e037      	b.n	8005d5e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d101      	bne.n	8005cfa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e032      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005cfa:	4b1c      	ldr	r3, [pc, #112]	; (8005d6c <HAL_RCC_OscConfig+0x4e8>)
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d028      	beq.n	8005d5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d121      	bne.n	8005d5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d11a      	bne.n	8005d5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d30:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d111      	bne.n	8005d5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d40:	085b      	lsrs	r3, r3, #1
 8005d42:	3b01      	subs	r3, #1
 8005d44:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d107      	bne.n	8005d5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d54:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d001      	beq.n	8005d5e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e000      	b.n	8005d60 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3718      	adds	r7, #24
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	40007000 	.word	0x40007000
 8005d6c:	40023800 	.word	0x40023800
 8005d70:	42470060 	.word	0x42470060

08005d74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d101      	bne.n	8005d88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e0cc      	b.n	8005f22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d88:	4b68      	ldr	r3, [pc, #416]	; (8005f2c <HAL_RCC_ClockConfig+0x1b8>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0307 	and.w	r3, r3, #7
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d90c      	bls.n	8005db0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d96:	4b65      	ldr	r3, [pc, #404]	; (8005f2c <HAL_RCC_ClockConfig+0x1b8>)
 8005d98:	683a      	ldr	r2, [r7, #0]
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d9e:	4b63      	ldr	r3, [pc, #396]	; (8005f2c <HAL_RCC_ClockConfig+0x1b8>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f003 0307 	and.w	r3, r3, #7
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d001      	beq.n	8005db0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e0b8      	b.n	8005f22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0302 	and.w	r3, r3, #2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d020      	beq.n	8005dfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0304 	and.w	r3, r3, #4
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d005      	beq.n	8005dd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dc8:	4b59      	ldr	r3, [pc, #356]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	4a58      	ldr	r2, [pc, #352]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005dce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0308 	and.w	r3, r3, #8
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d005      	beq.n	8005dec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005de0:	4b53      	ldr	r3, [pc, #332]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	4a52      	ldr	r2, [pc, #328]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005de6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005dea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dec:	4b50      	ldr	r3, [pc, #320]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	494d      	ldr	r1, [pc, #308]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0301 	and.w	r3, r3, #1
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d044      	beq.n	8005e94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d107      	bne.n	8005e22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e12:	4b47      	ldr	r3, [pc, #284]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d119      	bne.n	8005e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e07f      	b.n	8005f22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d003      	beq.n	8005e32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e2e:	2b03      	cmp	r3, #3
 8005e30:	d107      	bne.n	8005e42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e32:	4b3f      	ldr	r3, [pc, #252]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d109      	bne.n	8005e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e06f      	b.n	8005f22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e42:	4b3b      	ldr	r3, [pc, #236]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0302 	and.w	r3, r3, #2
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e067      	b.n	8005f22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e52:	4b37      	ldr	r3, [pc, #220]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f023 0203 	bic.w	r2, r3, #3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	4934      	ldr	r1, [pc, #208]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e64:	f7fd fa28 	bl	80032b8 <HAL_GetTick>
 8005e68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e6a:	e00a      	b.n	8005e82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e6c:	f7fd fa24 	bl	80032b8 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e04f      	b.n	8005f22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e82:	4b2b      	ldr	r3, [pc, #172]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f003 020c 	and.w	r2, r3, #12
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d1eb      	bne.n	8005e6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e94:	4b25      	ldr	r3, [pc, #148]	; (8005f2c <HAL_RCC_ClockConfig+0x1b8>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0307 	and.w	r3, r3, #7
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d20c      	bcs.n	8005ebc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ea2:	4b22      	ldr	r3, [pc, #136]	; (8005f2c <HAL_RCC_ClockConfig+0x1b8>)
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	b2d2      	uxtb	r2, r2
 8005ea8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eaa:	4b20      	ldr	r3, [pc, #128]	; (8005f2c <HAL_RCC_ClockConfig+0x1b8>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0307 	and.w	r3, r3, #7
 8005eb2:	683a      	ldr	r2, [r7, #0]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d001      	beq.n	8005ebc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e032      	b.n	8005f22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 0304 	and.w	r3, r3, #4
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d008      	beq.n	8005eda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ec8:	4b19      	ldr	r3, [pc, #100]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	4916      	ldr	r1, [pc, #88]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0308 	and.w	r3, r3, #8
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d009      	beq.n	8005efa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ee6:	4b12      	ldr	r3, [pc, #72]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	00db      	lsls	r3, r3, #3
 8005ef4:	490e      	ldr	r1, [pc, #56]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005efa:	f000 f821 	bl	8005f40 <HAL_RCC_GetSysClockFreq>
 8005efe:	4602      	mov	r2, r0
 8005f00:	4b0b      	ldr	r3, [pc, #44]	; (8005f30 <HAL_RCC_ClockConfig+0x1bc>)
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	091b      	lsrs	r3, r3, #4
 8005f06:	f003 030f 	and.w	r3, r3, #15
 8005f0a:	490a      	ldr	r1, [pc, #40]	; (8005f34 <HAL_RCC_ClockConfig+0x1c0>)
 8005f0c:	5ccb      	ldrb	r3, [r1, r3]
 8005f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f12:	4a09      	ldr	r2, [pc, #36]	; (8005f38 <HAL_RCC_ClockConfig+0x1c4>)
 8005f14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f16:	4b09      	ldr	r3, [pc, #36]	; (8005f3c <HAL_RCC_ClockConfig+0x1c8>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7fd f988 	bl	8003230 <HAL_InitTick>

  return HAL_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3710      	adds	r7, #16
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	40023c00 	.word	0x40023c00
 8005f30:	40023800 	.word	0x40023800
 8005f34:	0800c7c0 	.word	0x0800c7c0
 8005f38:	20000010 	.word	0x20000010
 8005f3c:	20000014 	.word	0x20000014

08005f40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005f44:	b084      	sub	sp, #16
 8005f46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	607b      	str	r3, [r7, #4]
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	60fb      	str	r3, [r7, #12]
 8005f50:	2300      	movs	r3, #0
 8005f52:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005f54:	2300      	movs	r3, #0
 8005f56:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f58:	4b67      	ldr	r3, [pc, #412]	; (80060f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f003 030c 	and.w	r3, r3, #12
 8005f60:	2b08      	cmp	r3, #8
 8005f62:	d00d      	beq.n	8005f80 <HAL_RCC_GetSysClockFreq+0x40>
 8005f64:	2b08      	cmp	r3, #8
 8005f66:	f200 80bd 	bhi.w	80060e4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d002      	beq.n	8005f74 <HAL_RCC_GetSysClockFreq+0x34>
 8005f6e:	2b04      	cmp	r3, #4
 8005f70:	d003      	beq.n	8005f7a <HAL_RCC_GetSysClockFreq+0x3a>
 8005f72:	e0b7      	b.n	80060e4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f74:	4b61      	ldr	r3, [pc, #388]	; (80060fc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005f76:	60bb      	str	r3, [r7, #8]
       break;
 8005f78:	e0b7      	b.n	80060ea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f7a:	4b61      	ldr	r3, [pc, #388]	; (8006100 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005f7c:	60bb      	str	r3, [r7, #8]
      break;
 8005f7e:	e0b4      	b.n	80060ea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f80:	4b5d      	ldr	r3, [pc, #372]	; (80060f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f88:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f8a:	4b5b      	ldr	r3, [pc, #364]	; (80060f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d04d      	beq.n	8006032 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f96:	4b58      	ldr	r3, [pc, #352]	; (80060f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	099b      	lsrs	r3, r3, #6
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	f04f 0300 	mov.w	r3, #0
 8005fa2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005fa6:	f04f 0100 	mov.w	r1, #0
 8005faa:	ea02 0800 	and.w	r8, r2, r0
 8005fae:	ea03 0901 	and.w	r9, r3, r1
 8005fb2:	4640      	mov	r0, r8
 8005fb4:	4649      	mov	r1, r9
 8005fb6:	f04f 0200 	mov.w	r2, #0
 8005fba:	f04f 0300 	mov.w	r3, #0
 8005fbe:	014b      	lsls	r3, r1, #5
 8005fc0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005fc4:	0142      	lsls	r2, r0, #5
 8005fc6:	4610      	mov	r0, r2
 8005fc8:	4619      	mov	r1, r3
 8005fca:	ebb0 0008 	subs.w	r0, r0, r8
 8005fce:	eb61 0109 	sbc.w	r1, r1, r9
 8005fd2:	f04f 0200 	mov.w	r2, #0
 8005fd6:	f04f 0300 	mov.w	r3, #0
 8005fda:	018b      	lsls	r3, r1, #6
 8005fdc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005fe0:	0182      	lsls	r2, r0, #6
 8005fe2:	1a12      	subs	r2, r2, r0
 8005fe4:	eb63 0301 	sbc.w	r3, r3, r1
 8005fe8:	f04f 0000 	mov.w	r0, #0
 8005fec:	f04f 0100 	mov.w	r1, #0
 8005ff0:	00d9      	lsls	r1, r3, #3
 8005ff2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ff6:	00d0      	lsls	r0, r2, #3
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	eb12 0208 	adds.w	r2, r2, r8
 8006000:	eb43 0309 	adc.w	r3, r3, r9
 8006004:	f04f 0000 	mov.w	r0, #0
 8006008:	f04f 0100 	mov.w	r1, #0
 800600c:	0259      	lsls	r1, r3, #9
 800600e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006012:	0250      	lsls	r0, r2, #9
 8006014:	4602      	mov	r2, r0
 8006016:	460b      	mov	r3, r1
 8006018:	4610      	mov	r0, r2
 800601a:	4619      	mov	r1, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	461a      	mov	r2, r3
 8006020:	f04f 0300 	mov.w	r3, #0
 8006024:	f7fa fd42 	bl	8000aac <__aeabi_uldivmod>
 8006028:	4602      	mov	r2, r0
 800602a:	460b      	mov	r3, r1
 800602c:	4613      	mov	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]
 8006030:	e04a      	b.n	80060c8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006032:	4b31      	ldr	r3, [pc, #196]	; (80060f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	099b      	lsrs	r3, r3, #6
 8006038:	461a      	mov	r2, r3
 800603a:	f04f 0300 	mov.w	r3, #0
 800603e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006042:	f04f 0100 	mov.w	r1, #0
 8006046:	ea02 0400 	and.w	r4, r2, r0
 800604a:	ea03 0501 	and.w	r5, r3, r1
 800604e:	4620      	mov	r0, r4
 8006050:	4629      	mov	r1, r5
 8006052:	f04f 0200 	mov.w	r2, #0
 8006056:	f04f 0300 	mov.w	r3, #0
 800605a:	014b      	lsls	r3, r1, #5
 800605c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006060:	0142      	lsls	r2, r0, #5
 8006062:	4610      	mov	r0, r2
 8006064:	4619      	mov	r1, r3
 8006066:	1b00      	subs	r0, r0, r4
 8006068:	eb61 0105 	sbc.w	r1, r1, r5
 800606c:	f04f 0200 	mov.w	r2, #0
 8006070:	f04f 0300 	mov.w	r3, #0
 8006074:	018b      	lsls	r3, r1, #6
 8006076:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800607a:	0182      	lsls	r2, r0, #6
 800607c:	1a12      	subs	r2, r2, r0
 800607e:	eb63 0301 	sbc.w	r3, r3, r1
 8006082:	f04f 0000 	mov.w	r0, #0
 8006086:	f04f 0100 	mov.w	r1, #0
 800608a:	00d9      	lsls	r1, r3, #3
 800608c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006090:	00d0      	lsls	r0, r2, #3
 8006092:	4602      	mov	r2, r0
 8006094:	460b      	mov	r3, r1
 8006096:	1912      	adds	r2, r2, r4
 8006098:	eb45 0303 	adc.w	r3, r5, r3
 800609c:	f04f 0000 	mov.w	r0, #0
 80060a0:	f04f 0100 	mov.w	r1, #0
 80060a4:	0299      	lsls	r1, r3, #10
 80060a6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80060aa:	0290      	lsls	r0, r2, #10
 80060ac:	4602      	mov	r2, r0
 80060ae:	460b      	mov	r3, r1
 80060b0:	4610      	mov	r0, r2
 80060b2:	4619      	mov	r1, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	461a      	mov	r2, r3
 80060b8:	f04f 0300 	mov.w	r3, #0
 80060bc:	f7fa fcf6 	bl	8000aac <__aeabi_uldivmod>
 80060c0:	4602      	mov	r2, r0
 80060c2:	460b      	mov	r3, r1
 80060c4:	4613      	mov	r3, r2
 80060c6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80060c8:	4b0b      	ldr	r3, [pc, #44]	; (80060f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	0c1b      	lsrs	r3, r3, #16
 80060ce:	f003 0303 	and.w	r3, r3, #3
 80060d2:	3301      	adds	r3, #1
 80060d4:	005b      	lsls	r3, r3, #1
 80060d6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80060e0:	60bb      	str	r3, [r7, #8]
      break;
 80060e2:	e002      	b.n	80060ea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060e4:	4b05      	ldr	r3, [pc, #20]	; (80060fc <HAL_RCC_GetSysClockFreq+0x1bc>)
 80060e6:	60bb      	str	r3, [r7, #8]
      break;
 80060e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060ea:	68bb      	ldr	r3, [r7, #8]
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80060f6:	bf00      	nop
 80060f8:	40023800 	.word	0x40023800
 80060fc:	00f42400 	.word	0x00f42400
 8006100:	007a1200 	.word	0x007a1200

08006104 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006104:	b480      	push	{r7}
 8006106:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006108:	4b03      	ldr	r3, [pc, #12]	; (8006118 <HAL_RCC_GetHCLKFreq+0x14>)
 800610a:	681b      	ldr	r3, [r3, #0]
}
 800610c:	4618      	mov	r0, r3
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	20000010 	.word	0x20000010

0800611c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006120:	f7ff fff0 	bl	8006104 <HAL_RCC_GetHCLKFreq>
 8006124:	4602      	mov	r2, r0
 8006126:	4b05      	ldr	r3, [pc, #20]	; (800613c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	0a9b      	lsrs	r3, r3, #10
 800612c:	f003 0307 	and.w	r3, r3, #7
 8006130:	4903      	ldr	r1, [pc, #12]	; (8006140 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006132:	5ccb      	ldrb	r3, [r1, r3]
 8006134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006138:	4618      	mov	r0, r3
 800613a:	bd80      	pop	{r7, pc}
 800613c:	40023800 	.word	0x40023800
 8006140:	0800c7d0 	.word	0x0800c7d0

08006144 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006148:	f7ff ffdc 	bl	8006104 <HAL_RCC_GetHCLKFreq>
 800614c:	4602      	mov	r2, r0
 800614e:	4b05      	ldr	r3, [pc, #20]	; (8006164 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	0b5b      	lsrs	r3, r3, #13
 8006154:	f003 0307 	and.w	r3, r3, #7
 8006158:	4903      	ldr	r1, [pc, #12]	; (8006168 <HAL_RCC_GetPCLK2Freq+0x24>)
 800615a:	5ccb      	ldrb	r3, [r1, r3]
 800615c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006160:	4618      	mov	r0, r3
 8006162:	bd80      	pop	{r7, pc}
 8006164:	40023800 	.word	0x40023800
 8006168:	0800c7d0 	.word	0x0800c7d0

0800616c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e07b      	b.n	8006276 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006182:	2b00      	cmp	r3, #0
 8006184:	d108      	bne.n	8006198 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800618e:	d009      	beq.n	80061a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	61da      	str	r2, [r3, #28]
 8006196:	e005      	b.n	80061a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d106      	bne.n	80061c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7fc fc8a 	bl	8002ad8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2202      	movs	r2, #2
 80061c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80061ec:	431a      	orrs	r2, r3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061f6:	431a      	orrs	r2, r3
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	f003 0302 	and.w	r3, r3, #2
 8006200:	431a      	orrs	r2, r3
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	431a      	orrs	r2, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	699b      	ldr	r3, [r3, #24]
 8006210:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006214:	431a      	orrs	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	69db      	ldr	r3, [r3, #28]
 800621a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800621e:	431a      	orrs	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a1b      	ldr	r3, [r3, #32]
 8006224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006228:	ea42 0103 	orr.w	r1, r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006230:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	430a      	orrs	r2, r1
 800623a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	699b      	ldr	r3, [r3, #24]
 8006240:	0c1b      	lsrs	r3, r3, #16
 8006242:	f003 0104 	and.w	r1, r3, #4
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624a:	f003 0210 	and.w	r2, r3, #16
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	430a      	orrs	r2, r1
 8006254:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	69da      	ldr	r2, [r3, #28]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006264:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3708      	adds	r7, #8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b088      	sub	sp, #32
 8006282:	af00      	add	r7, sp, #0
 8006284:	60f8      	str	r0, [r7, #12]
 8006286:	60b9      	str	r1, [r7, #8]
 8006288:	603b      	str	r3, [r7, #0]
 800628a:	4613      	mov	r3, r2
 800628c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800628e:	2300      	movs	r3, #0
 8006290:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006298:	2b01      	cmp	r3, #1
 800629a:	d101      	bne.n	80062a0 <HAL_SPI_Transmit+0x22>
 800629c:	2302      	movs	r3, #2
 800629e:	e126      	b.n	80064ee <HAL_SPI_Transmit+0x270>
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062a8:	f7fd f806 	bl	80032b8 <HAL_GetTick>
 80062ac:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80062ae:	88fb      	ldrh	r3, [r7, #6]
 80062b0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d002      	beq.n	80062c4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80062be:	2302      	movs	r3, #2
 80062c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062c2:	e10b      	b.n	80064dc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d002      	beq.n	80062d0 <HAL_SPI_Transmit+0x52>
 80062ca:	88fb      	ldrh	r3, [r7, #6]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d102      	bne.n	80062d6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062d4:	e102      	b.n	80064dc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2203      	movs	r2, #3
 80062da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2200      	movs	r2, #0
 80062e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	68ba      	ldr	r2, [r7, #8]
 80062e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	88fa      	ldrh	r2, [r7, #6]
 80062ee:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	88fa      	ldrh	r2, [r7, #6]
 80062f4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800631c:	d10f      	bne.n	800633e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800632c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800633c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006348:	2b40      	cmp	r3, #64	; 0x40
 800634a:	d007      	beq.n	800635c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800635a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006364:	d14b      	bne.n	80063fe <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d002      	beq.n	8006374 <HAL_SPI_Transmit+0xf6>
 800636e:	8afb      	ldrh	r3, [r7, #22]
 8006370:	2b01      	cmp	r3, #1
 8006372:	d13e      	bne.n	80063f2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006378:	881a      	ldrh	r2, [r3, #0]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006384:	1c9a      	adds	r2, r3, #2
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800638e:	b29b      	uxth	r3, r3
 8006390:	3b01      	subs	r3, #1
 8006392:	b29a      	uxth	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006398:	e02b      	b.n	80063f2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f003 0302 	and.w	r3, r3, #2
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d112      	bne.n	80063ce <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ac:	881a      	ldrh	r2, [r3, #0]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b8:	1c9a      	adds	r2, r3, #2
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	3b01      	subs	r3, #1
 80063c6:	b29a      	uxth	r2, r3
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	86da      	strh	r2, [r3, #54]	; 0x36
 80063cc:	e011      	b.n	80063f2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063ce:	f7fc ff73 	bl	80032b8 <HAL_GetTick>
 80063d2:	4602      	mov	r2, r0
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	1ad3      	subs	r3, r2, r3
 80063d8:	683a      	ldr	r2, [r7, #0]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d803      	bhi.n	80063e6 <HAL_SPI_Transmit+0x168>
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e4:	d102      	bne.n	80063ec <HAL_SPI_Transmit+0x16e>
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d102      	bne.n	80063f2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80063f0:	e074      	b.n	80064dc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1ce      	bne.n	800639a <HAL_SPI_Transmit+0x11c>
 80063fc:	e04c      	b.n	8006498 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d002      	beq.n	800640c <HAL_SPI_Transmit+0x18e>
 8006406:	8afb      	ldrh	r3, [r7, #22]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d140      	bne.n	800648e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	330c      	adds	r3, #12
 8006416:	7812      	ldrb	r2, [r2, #0]
 8006418:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800641e:	1c5a      	adds	r2, r3, #1
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006428:	b29b      	uxth	r3, r3
 800642a:	3b01      	subs	r3, #1
 800642c:	b29a      	uxth	r2, r3
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006432:	e02c      	b.n	800648e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f003 0302 	and.w	r3, r3, #2
 800643e:	2b02      	cmp	r3, #2
 8006440:	d113      	bne.n	800646a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	330c      	adds	r3, #12
 800644c:	7812      	ldrb	r2, [r2, #0]
 800644e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006454:	1c5a      	adds	r2, r3, #1
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800645e:	b29b      	uxth	r3, r3
 8006460:	3b01      	subs	r3, #1
 8006462:	b29a      	uxth	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	86da      	strh	r2, [r3, #54]	; 0x36
 8006468:	e011      	b.n	800648e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800646a:	f7fc ff25 	bl	80032b8 <HAL_GetTick>
 800646e:	4602      	mov	r2, r0
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	1ad3      	subs	r3, r2, r3
 8006474:	683a      	ldr	r2, [r7, #0]
 8006476:	429a      	cmp	r2, r3
 8006478:	d803      	bhi.n	8006482 <HAL_SPI_Transmit+0x204>
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006480:	d102      	bne.n	8006488 <HAL_SPI_Transmit+0x20a>
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d102      	bne.n	800648e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800648c:	e026      	b.n	80064dc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006492:	b29b      	uxth	r3, r3
 8006494:	2b00      	cmp	r3, #0
 8006496:	d1cd      	bne.n	8006434 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	6839      	ldr	r1, [r7, #0]
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f000 fbcb 	bl	8006c38 <SPI_EndRxTxTransaction>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d002      	beq.n	80064ae <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2220      	movs	r2, #32
 80064ac:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10a      	bne.n	80064cc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064b6:	2300      	movs	r3, #0
 80064b8:	613b      	str	r3, [r7, #16]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	613b      	str	r3, [r7, #16]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	613b      	str	r3, [r7, #16]
 80064ca:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d002      	beq.n	80064da <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	77fb      	strb	r3, [r7, #31]
 80064d8:	e000      	b.n	80064dc <HAL_SPI_Transmit+0x25e>
  }

error:
 80064da:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80064ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3720      	adds	r7, #32
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b088      	sub	sp, #32
 80064fa:	af02      	add	r7, sp, #8
 80064fc:	60f8      	str	r0, [r7, #12]
 80064fe:	60b9      	str	r1, [r7, #8]
 8006500:	603b      	str	r3, [r7, #0]
 8006502:	4613      	mov	r3, r2
 8006504:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006506:	2300      	movs	r3, #0
 8006508:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006512:	d112      	bne.n	800653a <HAL_SPI_Receive+0x44>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10e      	bne.n	800653a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2204      	movs	r2, #4
 8006520:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006524:	88fa      	ldrh	r2, [r7, #6]
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	4613      	mov	r3, r2
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	68b9      	ldr	r1, [r7, #8]
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f000 f8f1 	bl	8006718 <HAL_SPI_TransmitReceive>
 8006536:	4603      	mov	r3, r0
 8006538:	e0ea      	b.n	8006710 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006540:	2b01      	cmp	r3, #1
 8006542:	d101      	bne.n	8006548 <HAL_SPI_Receive+0x52>
 8006544:	2302      	movs	r3, #2
 8006546:	e0e3      	b.n	8006710 <HAL_SPI_Receive+0x21a>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006550:	f7fc feb2 	bl	80032b8 <HAL_GetTick>
 8006554:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b01      	cmp	r3, #1
 8006560:	d002      	beq.n	8006568 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006562:	2302      	movs	r3, #2
 8006564:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006566:	e0ca      	b.n	80066fe <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d002      	beq.n	8006574 <HAL_SPI_Receive+0x7e>
 800656e:	88fb      	ldrh	r3, [r7, #6]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d102      	bne.n	800657a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006578:	e0c1      	b.n	80066fe <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2204      	movs	r2, #4
 800657e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	68ba      	ldr	r2, [r7, #8]
 800658c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	88fa      	ldrh	r2, [r7, #6]
 8006592:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	88fa      	ldrh	r2, [r7, #6]
 8006598:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2200      	movs	r2, #0
 80065aa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2200      	movs	r2, #0
 80065b6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065c0:	d10f      	bne.n	80065e2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80065e0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ec:	2b40      	cmp	r3, #64	; 0x40
 80065ee:	d007      	beq.n	8006600 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065fe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d162      	bne.n	80066ce <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006608:	e02e      	b.n	8006668 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	2b01      	cmp	r3, #1
 8006616:	d115      	bne.n	8006644 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f103 020c 	add.w	r2, r3, #12
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006624:	7812      	ldrb	r2, [r2, #0]
 8006626:	b2d2      	uxtb	r2, r2
 8006628:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662e:	1c5a      	adds	r2, r3, #1
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006638:	b29b      	uxth	r3, r3
 800663a:	3b01      	subs	r3, #1
 800663c:	b29a      	uxth	r2, r3
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006642:	e011      	b.n	8006668 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006644:	f7fc fe38 	bl	80032b8 <HAL_GetTick>
 8006648:	4602      	mov	r2, r0
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	683a      	ldr	r2, [r7, #0]
 8006650:	429a      	cmp	r2, r3
 8006652:	d803      	bhi.n	800665c <HAL_SPI_Receive+0x166>
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665a:	d102      	bne.n	8006662 <HAL_SPI_Receive+0x16c>
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d102      	bne.n	8006668 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006666:	e04a      	b.n	80066fe <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800666c:	b29b      	uxth	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1cb      	bne.n	800660a <HAL_SPI_Receive+0x114>
 8006672:	e031      	b.n	80066d8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	2b01      	cmp	r3, #1
 8006680:	d113      	bne.n	80066aa <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68da      	ldr	r2, [r3, #12]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800668c:	b292      	uxth	r2, r2
 800668e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006694:	1c9a      	adds	r2, r3, #2
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800669e:	b29b      	uxth	r3, r3
 80066a0:	3b01      	subs	r3, #1
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80066a8:	e011      	b.n	80066ce <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066aa:	f7fc fe05 	bl	80032b8 <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	683a      	ldr	r2, [r7, #0]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d803      	bhi.n	80066c2 <HAL_SPI_Receive+0x1cc>
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c0:	d102      	bne.n	80066c8 <HAL_SPI_Receive+0x1d2>
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d102      	bne.n	80066ce <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	75fb      	strb	r3, [r7, #23]
          goto error;
 80066cc:	e017      	b.n	80066fe <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1cd      	bne.n	8006674 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	6839      	ldr	r1, [r7, #0]
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f000 fa45 	bl	8006b6c <SPI_EndRxTransaction>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d002      	beq.n	80066ee <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2220      	movs	r2, #32
 80066ec:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d002      	beq.n	80066fc <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	75fb      	strb	r3, [r7, #23]
 80066fa:	e000      	b.n	80066fe <HAL_SPI_Receive+0x208>
  }

error :
 80066fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800670e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006710:	4618      	mov	r0, r3
 8006712:	3718      	adds	r7, #24
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b08c      	sub	sp, #48	; 0x30
 800671c:	af00      	add	r7, sp, #0
 800671e:	60f8      	str	r0, [r7, #12]
 8006720:	60b9      	str	r1, [r7, #8]
 8006722:	607a      	str	r2, [r7, #4]
 8006724:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006726:	2301      	movs	r3, #1
 8006728:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800672a:	2300      	movs	r3, #0
 800672c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006736:	2b01      	cmp	r3, #1
 8006738:	d101      	bne.n	800673e <HAL_SPI_TransmitReceive+0x26>
 800673a:	2302      	movs	r3, #2
 800673c:	e18a      	b.n	8006a54 <HAL_SPI_TransmitReceive+0x33c>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006746:	f7fc fdb7 	bl	80032b8 <HAL_GetTick>
 800674a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800675c:	887b      	ldrh	r3, [r7, #2]
 800675e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006760:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006764:	2b01      	cmp	r3, #1
 8006766:	d00f      	beq.n	8006788 <HAL_SPI_TransmitReceive+0x70>
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800676e:	d107      	bne.n	8006780 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d103      	bne.n	8006780 <HAL_SPI_TransmitReceive+0x68>
 8006778:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800677c:	2b04      	cmp	r3, #4
 800677e:	d003      	beq.n	8006788 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006780:	2302      	movs	r3, #2
 8006782:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006786:	e15b      	b.n	8006a40 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d005      	beq.n	800679a <HAL_SPI_TransmitReceive+0x82>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d002      	beq.n	800679a <HAL_SPI_TransmitReceive+0x82>
 8006794:	887b      	ldrh	r3, [r7, #2]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d103      	bne.n	80067a2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80067a0:	e14e      	b.n	8006a40 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	2b04      	cmp	r3, #4
 80067ac:	d003      	beq.n	80067b6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2205      	movs	r2, #5
 80067b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	887a      	ldrh	r2, [r7, #2]
 80067c6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	887a      	ldrh	r2, [r7, #2]
 80067cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	68ba      	ldr	r2, [r7, #8]
 80067d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	887a      	ldrh	r2, [r7, #2]
 80067d8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	887a      	ldrh	r2, [r7, #2]
 80067de:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2200      	movs	r2, #0
 80067e4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067f6:	2b40      	cmp	r3, #64	; 0x40
 80067f8:	d007      	beq.n	800680a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006808:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006812:	d178      	bne.n	8006906 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d002      	beq.n	8006822 <HAL_SPI_TransmitReceive+0x10a>
 800681c:	8b7b      	ldrh	r3, [r7, #26]
 800681e:	2b01      	cmp	r3, #1
 8006820:	d166      	bne.n	80068f0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006826:	881a      	ldrh	r2, [r3, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006832:	1c9a      	adds	r2, r3, #2
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800683c:	b29b      	uxth	r3, r3
 800683e:	3b01      	subs	r3, #1
 8006840:	b29a      	uxth	r2, r3
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006846:	e053      	b.n	80068f0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	f003 0302 	and.w	r3, r3, #2
 8006852:	2b02      	cmp	r3, #2
 8006854:	d11b      	bne.n	800688e <HAL_SPI_TransmitReceive+0x176>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800685a:	b29b      	uxth	r3, r3
 800685c:	2b00      	cmp	r3, #0
 800685e:	d016      	beq.n	800688e <HAL_SPI_TransmitReceive+0x176>
 8006860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006862:	2b01      	cmp	r3, #1
 8006864:	d113      	bne.n	800688e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800686a:	881a      	ldrh	r2, [r3, #0]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006876:	1c9a      	adds	r2, r3, #2
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006880:	b29b      	uxth	r3, r3
 8006882:	3b01      	subs	r3, #1
 8006884:	b29a      	uxth	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800688a:	2300      	movs	r3, #0
 800688c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	f003 0301 	and.w	r3, r3, #1
 8006898:	2b01      	cmp	r3, #1
 800689a:	d119      	bne.n	80068d0 <HAL_SPI_TransmitReceive+0x1b8>
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d014      	beq.n	80068d0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68da      	ldr	r2, [r3, #12]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b0:	b292      	uxth	r2, r2
 80068b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b8:	1c9a      	adds	r2, r3, #2
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	3b01      	subs	r3, #1
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80068cc:	2301      	movs	r3, #1
 80068ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80068d0:	f7fc fcf2 	bl	80032b8 <HAL_GetTick>
 80068d4:	4602      	mov	r2, r0
 80068d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068dc:	429a      	cmp	r2, r3
 80068de:	d807      	bhi.n	80068f0 <HAL_SPI_TransmitReceive+0x1d8>
 80068e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e6:	d003      	beq.n	80068f0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80068ee:	e0a7      	b.n	8006a40 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1a6      	bne.n	8006848 <HAL_SPI_TransmitReceive+0x130>
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068fe:	b29b      	uxth	r3, r3
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1a1      	bne.n	8006848 <HAL_SPI_TransmitReceive+0x130>
 8006904:	e07c      	b.n	8006a00 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d002      	beq.n	8006914 <HAL_SPI_TransmitReceive+0x1fc>
 800690e:	8b7b      	ldrh	r3, [r7, #26]
 8006910:	2b01      	cmp	r3, #1
 8006912:	d16b      	bne.n	80069ec <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	330c      	adds	r3, #12
 800691e:	7812      	ldrb	r2, [r2, #0]
 8006920:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006926:	1c5a      	adds	r2, r3, #1
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006930:	b29b      	uxth	r3, r3
 8006932:	3b01      	subs	r3, #1
 8006934:	b29a      	uxth	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800693a:	e057      	b.n	80069ec <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b02      	cmp	r3, #2
 8006948:	d11c      	bne.n	8006984 <HAL_SPI_TransmitReceive+0x26c>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800694e:	b29b      	uxth	r3, r3
 8006950:	2b00      	cmp	r3, #0
 8006952:	d017      	beq.n	8006984 <HAL_SPI_TransmitReceive+0x26c>
 8006954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006956:	2b01      	cmp	r3, #1
 8006958:	d114      	bne.n	8006984 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	330c      	adds	r3, #12
 8006964:	7812      	ldrb	r2, [r2, #0]
 8006966:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800696c:	1c5a      	adds	r2, r3, #1
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006976:	b29b      	uxth	r3, r3
 8006978:	3b01      	subs	r3, #1
 800697a:	b29a      	uxth	r2, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006980:	2300      	movs	r3, #0
 8006982:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f003 0301 	and.w	r3, r3, #1
 800698e:	2b01      	cmp	r3, #1
 8006990:	d119      	bne.n	80069c6 <HAL_SPI_TransmitReceive+0x2ae>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006996:	b29b      	uxth	r3, r3
 8006998:	2b00      	cmp	r3, #0
 800699a:	d014      	beq.n	80069c6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	68da      	ldr	r2, [r3, #12]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069a6:	b2d2      	uxtb	r2, r2
 80069a8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ae:	1c5a      	adds	r2, r3, #1
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	3b01      	subs	r3, #1
 80069bc:	b29a      	uxth	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069c2:	2301      	movs	r3, #1
 80069c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80069c6:	f7fc fc77 	bl	80032b8 <HAL_GetTick>
 80069ca:	4602      	mov	r2, r0
 80069cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d803      	bhi.n	80069de <HAL_SPI_TransmitReceive+0x2c6>
 80069d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069dc:	d102      	bne.n	80069e4 <HAL_SPI_TransmitReceive+0x2cc>
 80069de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d103      	bne.n	80069ec <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80069e4:	2303      	movs	r3, #3
 80069e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80069ea:	e029      	b.n	8006a40 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1a2      	bne.n	800693c <HAL_SPI_TransmitReceive+0x224>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d19d      	bne.n	800693c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006a04:	68f8      	ldr	r0, [r7, #12]
 8006a06:	f000 f917 	bl	8006c38 <SPI_EndRxTxTransaction>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d006      	beq.n	8006a1e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2220      	movs	r2, #32
 8006a1a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006a1c:	e010      	b.n	8006a40 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10b      	bne.n	8006a3e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a26:	2300      	movs	r3, #0
 8006a28:	617b      	str	r3, [r7, #20]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	617b      	str	r3, [r7, #20]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	617b      	str	r3, [r7, #20]
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	e000      	b.n	8006a40 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006a3e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a50:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3730      	adds	r7, #48	; 0x30
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b088      	sub	sp, #32
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	603b      	str	r3, [r7, #0]
 8006a68:	4613      	mov	r3, r2
 8006a6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a6c:	f7fc fc24 	bl	80032b8 <HAL_GetTick>
 8006a70:	4602      	mov	r2, r0
 8006a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a74:	1a9b      	subs	r3, r3, r2
 8006a76:	683a      	ldr	r2, [r7, #0]
 8006a78:	4413      	add	r3, r2
 8006a7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a7c:	f7fc fc1c 	bl	80032b8 <HAL_GetTick>
 8006a80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a82:	4b39      	ldr	r3, [pc, #228]	; (8006b68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	015b      	lsls	r3, r3, #5
 8006a88:	0d1b      	lsrs	r3, r3, #20
 8006a8a:	69fa      	ldr	r2, [r7, #28]
 8006a8c:	fb02 f303 	mul.w	r3, r2, r3
 8006a90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a92:	e054      	b.n	8006b3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a9a:	d050      	beq.n	8006b3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a9c:	f7fc fc0c 	bl	80032b8 <HAL_GetTick>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	69fa      	ldr	r2, [r7, #28]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d902      	bls.n	8006ab2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d13d      	bne.n	8006b2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	685a      	ldr	r2, [r3, #4]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ac0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006aca:	d111      	bne.n	8006af0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ad4:	d004      	beq.n	8006ae0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ade:	d107      	bne.n	8006af0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006aee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006af4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006af8:	d10f      	bne.n	8006b1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b08:	601a      	str	r2, [r3, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e017      	b.n	8006b5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b34:	2300      	movs	r3, #0
 8006b36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	689a      	ldr	r2, [r3, #8]
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	4013      	ands	r3, r2
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	bf0c      	ite	eq
 8006b4e:	2301      	moveq	r3, #1
 8006b50:	2300      	movne	r3, #0
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	461a      	mov	r2, r3
 8006b56:	79fb      	ldrb	r3, [r7, #7]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d19b      	bne.n	8006a94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3720      	adds	r7, #32
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	20000010 	.word	0x20000010

08006b6c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af02      	add	r7, sp, #8
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b80:	d111      	bne.n	8006ba6 <SPI_EndRxTransaction+0x3a>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b8a:	d004      	beq.n	8006b96 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b94:	d107      	bne.n	8006ba6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ba4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bae:	d12a      	bne.n	8006c06 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bb8:	d012      	beq.n	8006be0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	9300      	str	r3, [sp, #0]
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	2180      	movs	r1, #128	; 0x80
 8006bc4:	68f8      	ldr	r0, [r7, #12]
 8006bc6:	f7ff ff49 	bl	8006a5c <SPI_WaitFlagStateUntilTimeout>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d02d      	beq.n	8006c2c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd4:	f043 0220 	orr.w	r2, r3, #32
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e026      	b.n	8006c2e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	2200      	movs	r2, #0
 8006be8:	2101      	movs	r1, #1
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f7ff ff36 	bl	8006a5c <SPI_WaitFlagStateUntilTimeout>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d01a      	beq.n	8006c2c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bfa:	f043 0220 	orr.w	r2, r3, #32
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e013      	b.n	8006c2e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	9300      	str	r3, [sp, #0]
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	2101      	movs	r1, #1
 8006c10:	68f8      	ldr	r0, [r7, #12]
 8006c12:	f7ff ff23 	bl	8006a5c <SPI_WaitFlagStateUntilTimeout>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d007      	beq.n	8006c2c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c20:	f043 0220 	orr.w	r2, r3, #32
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e000      	b.n	8006c2e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3710      	adds	r7, #16
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
	...

08006c38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b088      	sub	sp, #32
 8006c3c:	af02      	add	r7, sp, #8
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c44:	4b1b      	ldr	r3, [pc, #108]	; (8006cb4 <SPI_EndRxTxTransaction+0x7c>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a1b      	ldr	r2, [pc, #108]	; (8006cb8 <SPI_EndRxTxTransaction+0x80>)
 8006c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c4e:	0d5b      	lsrs	r3, r3, #21
 8006c50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006c54:	fb02 f303 	mul.w	r3, r2, r3
 8006c58:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c62:	d112      	bne.n	8006c8a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	2180      	movs	r1, #128	; 0x80
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f7ff fef4 	bl	8006a5c <SPI_WaitFlagStateUntilTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d016      	beq.n	8006ca8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c7e:	f043 0220 	orr.w	r2, r3, #32
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e00f      	b.n	8006caa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00a      	beq.n	8006ca6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	3b01      	subs	r3, #1
 8006c94:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ca0:	2b80      	cmp	r3, #128	; 0x80
 8006ca2:	d0f2      	beq.n	8006c8a <SPI_EndRxTxTransaction+0x52>
 8006ca4:	e000      	b.n	8006ca8 <SPI_EndRxTxTransaction+0x70>
        break;
 8006ca6:	bf00      	nop
  }

  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3718      	adds	r7, #24
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	20000010 	.word	0x20000010
 8006cb8:	165e9f81 	.word	0x165e9f81

08006cbc <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	60f8      	str	r0, [r7, #12]
 8006cc4:	60b9      	str	r1, [r7, #8]
 8006cc6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d101      	bne.n	8006cd2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e034      	b.n	8006d3c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d106      	bne.n	8006cec <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	f7fa fbb0 	bl	800144c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	3308      	adds	r3, #8
 8006cf4:	4619      	mov	r1, r3
 8006cf6:	4610      	mov	r0, r2
 8006cf8:	f002 f828 	bl	8008d4c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	6818      	ldr	r0, [r3, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	461a      	mov	r2, r3
 8006d06:	68b9      	ldr	r1, [r7, #8]
 8006d08:	f002 f872 	bl	8008df0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6858      	ldr	r0, [r3, #4]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	689a      	ldr	r2, [r3, #8]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d18:	6879      	ldr	r1, [r7, #4]
 8006d1a:	f002 f8a7 	bl	8008e6c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	68fa      	ldr	r2, [r7, #12]
 8006d24:	6892      	ldr	r2, [r2, #8]
 8006d26:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	6892      	ldr	r2, [r2, #8]
 8006d32:	f041 0101 	orr.w	r1, r1, #1
 8006d36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006d3a:	2300      	movs	r3, #0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b082      	sub	sp, #8
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d101      	bne.n	8006d56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e041      	b.n	8006dda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d106      	bne.n	8006d70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f7fc f84e 	bl	8002e0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2202      	movs	r2, #2
 8006d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	3304      	adds	r3, #4
 8006d80:	4619      	mov	r1, r3
 8006d82:	4610      	mov	r0, r2
 8006d84:	f000 fc7a 	bl	800767c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
	...

08006de4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b085      	sub	sp, #20
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d001      	beq.n	8006dfc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e04e      	b.n	8006e9a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2202      	movs	r2, #2
 8006e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68da      	ldr	r2, [r3, #12]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f042 0201 	orr.w	r2, r2, #1
 8006e12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a23      	ldr	r2, [pc, #140]	; (8006ea8 <HAL_TIM_Base_Start_IT+0xc4>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d022      	beq.n	8006e64 <HAL_TIM_Base_Start_IT+0x80>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e26:	d01d      	beq.n	8006e64 <HAL_TIM_Base_Start_IT+0x80>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a1f      	ldr	r2, [pc, #124]	; (8006eac <HAL_TIM_Base_Start_IT+0xc8>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d018      	beq.n	8006e64 <HAL_TIM_Base_Start_IT+0x80>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a1e      	ldr	r2, [pc, #120]	; (8006eb0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d013      	beq.n	8006e64 <HAL_TIM_Base_Start_IT+0x80>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a1c      	ldr	r2, [pc, #112]	; (8006eb4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d00e      	beq.n	8006e64 <HAL_TIM_Base_Start_IT+0x80>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a1b      	ldr	r2, [pc, #108]	; (8006eb8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d009      	beq.n	8006e64 <HAL_TIM_Base_Start_IT+0x80>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a19      	ldr	r2, [pc, #100]	; (8006ebc <HAL_TIM_Base_Start_IT+0xd8>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d004      	beq.n	8006e64 <HAL_TIM_Base_Start_IT+0x80>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a18      	ldr	r2, [pc, #96]	; (8006ec0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d111      	bne.n	8006e88 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f003 0307 	and.w	r3, r3, #7
 8006e6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2b06      	cmp	r3, #6
 8006e74:	d010      	beq.n	8006e98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f042 0201 	orr.w	r2, r2, #1
 8006e84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e86:	e007      	b.n	8006e98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f042 0201 	orr.w	r2, r2, #1
 8006e96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3714      	adds	r7, #20
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr
 8006ea6:	bf00      	nop
 8006ea8:	40010000 	.word	0x40010000
 8006eac:	40000400 	.word	0x40000400
 8006eb0:	40000800 	.word	0x40000800
 8006eb4:	40000c00 	.word	0x40000c00
 8006eb8:	40010400 	.word	0x40010400
 8006ebc:	40014000 	.word	0x40014000
 8006ec0:	40001800 	.word	0x40001800

08006ec4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b082      	sub	sp, #8
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d101      	bne.n	8006ed6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e041      	b.n	8006f5a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d106      	bne.n	8006ef0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 f839 	bl	8006f62 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	3304      	adds	r3, #4
 8006f00:	4619      	mov	r1, r3
 8006f02:	4610      	mov	r0, r2
 8006f04:	f000 fbba 	bl	800767c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3708      	adds	r7, #8
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b083      	sub	sp, #12
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f6a:	bf00      	nop
 8006f6c:	370c      	adds	r7, #12
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
	...

08006f78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d109      	bne.n	8006f9c <HAL_TIM_PWM_Start+0x24>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	bf14      	ite	ne
 8006f94:	2301      	movne	r3, #1
 8006f96:	2300      	moveq	r3, #0
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	e022      	b.n	8006fe2 <HAL_TIM_PWM_Start+0x6a>
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	2b04      	cmp	r3, #4
 8006fa0:	d109      	bne.n	8006fb6 <HAL_TIM_PWM_Start+0x3e>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	bf14      	ite	ne
 8006fae:	2301      	movne	r3, #1
 8006fb0:	2300      	moveq	r3, #0
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	e015      	b.n	8006fe2 <HAL_TIM_PWM_Start+0x6a>
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	2b08      	cmp	r3, #8
 8006fba:	d109      	bne.n	8006fd0 <HAL_TIM_PWM_Start+0x58>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	bf14      	ite	ne
 8006fc8:	2301      	movne	r3, #1
 8006fca:	2300      	moveq	r3, #0
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	e008      	b.n	8006fe2 <HAL_TIM_PWM_Start+0x6a>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	bf14      	ite	ne
 8006fdc:	2301      	movne	r3, #1
 8006fde:	2300      	moveq	r3, #0
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d001      	beq.n	8006fea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e07c      	b.n	80070e4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d104      	bne.n	8006ffa <HAL_TIM_PWM_Start+0x82>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ff8:	e013      	b.n	8007022 <HAL_TIM_PWM_Start+0xaa>
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	2b04      	cmp	r3, #4
 8006ffe:	d104      	bne.n	800700a <HAL_TIM_PWM_Start+0x92>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2202      	movs	r2, #2
 8007004:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007008:	e00b      	b.n	8007022 <HAL_TIM_PWM_Start+0xaa>
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b08      	cmp	r3, #8
 800700e:	d104      	bne.n	800701a <HAL_TIM_PWM_Start+0xa2>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007018:	e003      	b.n	8007022 <HAL_TIM_PWM_Start+0xaa>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2202      	movs	r2, #2
 800701e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2201      	movs	r2, #1
 8007028:	6839      	ldr	r1, [r7, #0]
 800702a:	4618      	mov	r0, r3
 800702c:	f000 fe10 	bl	8007c50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a2d      	ldr	r2, [pc, #180]	; (80070ec <HAL_TIM_PWM_Start+0x174>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d004      	beq.n	8007044 <HAL_TIM_PWM_Start+0xcc>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a2c      	ldr	r2, [pc, #176]	; (80070f0 <HAL_TIM_PWM_Start+0x178>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d101      	bne.n	8007048 <HAL_TIM_PWM_Start+0xd0>
 8007044:	2301      	movs	r3, #1
 8007046:	e000      	b.n	800704a <HAL_TIM_PWM_Start+0xd2>
 8007048:	2300      	movs	r3, #0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d007      	beq.n	800705e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800705c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a22      	ldr	r2, [pc, #136]	; (80070ec <HAL_TIM_PWM_Start+0x174>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d022      	beq.n	80070ae <HAL_TIM_PWM_Start+0x136>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007070:	d01d      	beq.n	80070ae <HAL_TIM_PWM_Start+0x136>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a1f      	ldr	r2, [pc, #124]	; (80070f4 <HAL_TIM_PWM_Start+0x17c>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d018      	beq.n	80070ae <HAL_TIM_PWM_Start+0x136>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a1d      	ldr	r2, [pc, #116]	; (80070f8 <HAL_TIM_PWM_Start+0x180>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d013      	beq.n	80070ae <HAL_TIM_PWM_Start+0x136>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a1c      	ldr	r2, [pc, #112]	; (80070fc <HAL_TIM_PWM_Start+0x184>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d00e      	beq.n	80070ae <HAL_TIM_PWM_Start+0x136>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a16      	ldr	r2, [pc, #88]	; (80070f0 <HAL_TIM_PWM_Start+0x178>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d009      	beq.n	80070ae <HAL_TIM_PWM_Start+0x136>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a18      	ldr	r2, [pc, #96]	; (8007100 <HAL_TIM_PWM_Start+0x188>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d004      	beq.n	80070ae <HAL_TIM_PWM_Start+0x136>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a16      	ldr	r2, [pc, #88]	; (8007104 <HAL_TIM_PWM_Start+0x18c>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d111      	bne.n	80070d2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	f003 0307 	and.w	r3, r3, #7
 80070b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2b06      	cmp	r3, #6
 80070be:	d010      	beq.n	80070e2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f042 0201 	orr.w	r2, r2, #1
 80070ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d0:	e007      	b.n	80070e2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f042 0201 	orr.w	r2, r2, #1
 80070e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3710      	adds	r7, #16
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	40010000 	.word	0x40010000
 80070f0:	40010400 	.word	0x40010400
 80070f4:	40000400 	.word	0x40000400
 80070f8:	40000800 	.word	0x40000800
 80070fc:	40000c00 	.word	0x40000c00
 8007100:	40014000 	.word	0x40014000
 8007104:	40001800 	.word	0x40001800

08007108 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	f003 0302 	and.w	r3, r3, #2
 800711a:	2b02      	cmp	r3, #2
 800711c:	d122      	bne.n	8007164 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68db      	ldr	r3, [r3, #12]
 8007124:	f003 0302 	and.w	r3, r3, #2
 8007128:	2b02      	cmp	r3, #2
 800712a:	d11b      	bne.n	8007164 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f06f 0202 	mvn.w	r2, #2
 8007134:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2201      	movs	r2, #1
 800713a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	699b      	ldr	r3, [r3, #24]
 8007142:	f003 0303 	and.w	r3, r3, #3
 8007146:	2b00      	cmp	r3, #0
 8007148:	d003      	beq.n	8007152 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f000 fa77 	bl	800763e <HAL_TIM_IC_CaptureCallback>
 8007150:	e005      	b.n	800715e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 fa69 	bl	800762a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 fa7a 	bl	8007652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	f003 0304 	and.w	r3, r3, #4
 800716e:	2b04      	cmp	r3, #4
 8007170:	d122      	bne.n	80071b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	f003 0304 	and.w	r3, r3, #4
 800717c:	2b04      	cmp	r3, #4
 800717e:	d11b      	bne.n	80071b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f06f 0204 	mvn.w	r2, #4
 8007188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2202      	movs	r2, #2
 800718e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800719a:	2b00      	cmp	r3, #0
 800719c:	d003      	beq.n	80071a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f000 fa4d 	bl	800763e <HAL_TIM_IC_CaptureCallback>
 80071a4:	e005      	b.n	80071b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fa3f 	bl	800762a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 fa50 	bl	8007652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	691b      	ldr	r3, [r3, #16]
 80071be:	f003 0308 	and.w	r3, r3, #8
 80071c2:	2b08      	cmp	r3, #8
 80071c4:	d122      	bne.n	800720c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	f003 0308 	and.w	r3, r3, #8
 80071d0:	2b08      	cmp	r3, #8
 80071d2:	d11b      	bne.n	800720c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f06f 0208 	mvn.w	r2, #8
 80071dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2204      	movs	r2, #4
 80071e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	69db      	ldr	r3, [r3, #28]
 80071ea:	f003 0303 	and.w	r3, r3, #3
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d003      	beq.n	80071fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 fa23 	bl	800763e <HAL_TIM_IC_CaptureCallback>
 80071f8:	e005      	b.n	8007206 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 fa15 	bl	800762a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 fa26 	bl	8007652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	f003 0310 	and.w	r3, r3, #16
 8007216:	2b10      	cmp	r3, #16
 8007218:	d122      	bne.n	8007260 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	f003 0310 	and.w	r3, r3, #16
 8007224:	2b10      	cmp	r3, #16
 8007226:	d11b      	bne.n	8007260 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f06f 0210 	mvn.w	r2, #16
 8007230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2208      	movs	r2, #8
 8007236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	69db      	ldr	r3, [r3, #28]
 800723e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007242:	2b00      	cmp	r3, #0
 8007244:	d003      	beq.n	800724e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f9f9 	bl	800763e <HAL_TIM_IC_CaptureCallback>
 800724c:	e005      	b.n	800725a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 f9eb 	bl	800762a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f9fc 	bl	8007652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	2b01      	cmp	r3, #1
 800726c:	d10e      	bne.n	800728c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	f003 0301 	and.w	r3, r3, #1
 8007278:	2b01      	cmp	r3, #1
 800727a:	d107      	bne.n	800728c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f06f 0201 	mvn.w	r2, #1
 8007284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f7fb fbc6 	bl	8002a18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007296:	2b80      	cmp	r3, #128	; 0x80
 8007298:	d10e      	bne.n	80072b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072a4:	2b80      	cmp	r3, #128	; 0x80
 80072a6:	d107      	bne.n	80072b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80072b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 fd78 	bl	8007da8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	691b      	ldr	r3, [r3, #16]
 80072be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072c2:	2b40      	cmp	r3, #64	; 0x40
 80072c4:	d10e      	bne.n	80072e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072d0:	2b40      	cmp	r3, #64	; 0x40
 80072d2:	d107      	bne.n	80072e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80072dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 f9c1 	bl	8007666 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	f003 0320 	and.w	r3, r3, #32
 80072ee:	2b20      	cmp	r3, #32
 80072f0:	d10e      	bne.n	8007310 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	f003 0320 	and.w	r3, r3, #32
 80072fc:	2b20      	cmp	r3, #32
 80072fe:	d107      	bne.n	8007310 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f06f 0220 	mvn.w	r2, #32
 8007308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 fd42 	bl	8007d94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007310:	bf00      	nop
 8007312:	3708      	adds	r7, #8
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b086      	sub	sp, #24
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007324:	2300      	movs	r3, #0
 8007326:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800732e:	2b01      	cmp	r3, #1
 8007330:	d101      	bne.n	8007336 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007332:	2302      	movs	r3, #2
 8007334:	e0ae      	b.n	8007494 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2201      	movs	r2, #1
 800733a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2b0c      	cmp	r3, #12
 8007342:	f200 809f 	bhi.w	8007484 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007346:	a201      	add	r2, pc, #4	; (adr r2, 800734c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734c:	08007381 	.word	0x08007381
 8007350:	08007485 	.word	0x08007485
 8007354:	08007485 	.word	0x08007485
 8007358:	08007485 	.word	0x08007485
 800735c:	080073c1 	.word	0x080073c1
 8007360:	08007485 	.word	0x08007485
 8007364:	08007485 	.word	0x08007485
 8007368:	08007485 	.word	0x08007485
 800736c:	08007403 	.word	0x08007403
 8007370:	08007485 	.word	0x08007485
 8007374:	08007485 	.word	0x08007485
 8007378:	08007485 	.word	0x08007485
 800737c:	08007443 	.word	0x08007443
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	68b9      	ldr	r1, [r7, #8]
 8007386:	4618      	mov	r0, r3
 8007388:	f000 fa18 	bl	80077bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	699a      	ldr	r2, [r3, #24]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f042 0208 	orr.w	r2, r2, #8
 800739a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	699a      	ldr	r2, [r3, #24]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f022 0204 	bic.w	r2, r2, #4
 80073aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	6999      	ldr	r1, [r3, #24]
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	691a      	ldr	r2, [r3, #16]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	430a      	orrs	r2, r1
 80073bc:	619a      	str	r2, [r3, #24]
      break;
 80073be:	e064      	b.n	800748a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68b9      	ldr	r1, [r7, #8]
 80073c6:	4618      	mov	r0, r3
 80073c8:	f000 fa68 	bl	800789c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	699a      	ldr	r2, [r3, #24]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	699a      	ldr	r2, [r3, #24]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	6999      	ldr	r1, [r3, #24]
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	691b      	ldr	r3, [r3, #16]
 80073f6:	021a      	lsls	r2, r3, #8
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	430a      	orrs	r2, r1
 80073fe:	619a      	str	r2, [r3, #24]
      break;
 8007400:	e043      	b.n	800748a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	68b9      	ldr	r1, [r7, #8]
 8007408:	4618      	mov	r0, r3
 800740a:	f000 fabd 	bl	8007988 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	69da      	ldr	r2, [r3, #28]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f042 0208 	orr.w	r2, r2, #8
 800741c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	69da      	ldr	r2, [r3, #28]
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f022 0204 	bic.w	r2, r2, #4
 800742c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69d9      	ldr	r1, [r3, #28]
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	691a      	ldr	r2, [r3, #16]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	430a      	orrs	r2, r1
 800743e:	61da      	str	r2, [r3, #28]
      break;
 8007440:	e023      	b.n	800748a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	68b9      	ldr	r1, [r7, #8]
 8007448:	4618      	mov	r0, r3
 800744a:	f000 fb11 	bl	8007a70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	69da      	ldr	r2, [r3, #28]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800745c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	69da      	ldr	r2, [r3, #28]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800746c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	69d9      	ldr	r1, [r3, #28]
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	691b      	ldr	r3, [r3, #16]
 8007478:	021a      	lsls	r2, r3, #8
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	430a      	orrs	r2, r1
 8007480:	61da      	str	r2, [r3, #28]
      break;
 8007482:	e002      	b.n	800748a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	75fb      	strb	r3, [r7, #23]
      break;
 8007488:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2200      	movs	r2, #0
 800748e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007492:	7dfb      	ldrb	r3, [r7, #23]
}
 8007494:	4618      	mov	r0, r3
 8007496:	3718      	adds	r7, #24
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074a6:	2300      	movs	r3, #0
 80074a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d101      	bne.n	80074b8 <HAL_TIM_ConfigClockSource+0x1c>
 80074b4:	2302      	movs	r3, #2
 80074b6:	e0b4      	b.n	8007622 <HAL_TIM_ConfigClockSource+0x186>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2202      	movs	r2, #2
 80074c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80074d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074f0:	d03e      	beq.n	8007570 <HAL_TIM_ConfigClockSource+0xd4>
 80074f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074f6:	f200 8087 	bhi.w	8007608 <HAL_TIM_ConfigClockSource+0x16c>
 80074fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074fe:	f000 8086 	beq.w	800760e <HAL_TIM_ConfigClockSource+0x172>
 8007502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007506:	d87f      	bhi.n	8007608 <HAL_TIM_ConfigClockSource+0x16c>
 8007508:	2b70      	cmp	r3, #112	; 0x70
 800750a:	d01a      	beq.n	8007542 <HAL_TIM_ConfigClockSource+0xa6>
 800750c:	2b70      	cmp	r3, #112	; 0x70
 800750e:	d87b      	bhi.n	8007608 <HAL_TIM_ConfigClockSource+0x16c>
 8007510:	2b60      	cmp	r3, #96	; 0x60
 8007512:	d050      	beq.n	80075b6 <HAL_TIM_ConfigClockSource+0x11a>
 8007514:	2b60      	cmp	r3, #96	; 0x60
 8007516:	d877      	bhi.n	8007608 <HAL_TIM_ConfigClockSource+0x16c>
 8007518:	2b50      	cmp	r3, #80	; 0x50
 800751a:	d03c      	beq.n	8007596 <HAL_TIM_ConfigClockSource+0xfa>
 800751c:	2b50      	cmp	r3, #80	; 0x50
 800751e:	d873      	bhi.n	8007608 <HAL_TIM_ConfigClockSource+0x16c>
 8007520:	2b40      	cmp	r3, #64	; 0x40
 8007522:	d058      	beq.n	80075d6 <HAL_TIM_ConfigClockSource+0x13a>
 8007524:	2b40      	cmp	r3, #64	; 0x40
 8007526:	d86f      	bhi.n	8007608 <HAL_TIM_ConfigClockSource+0x16c>
 8007528:	2b30      	cmp	r3, #48	; 0x30
 800752a:	d064      	beq.n	80075f6 <HAL_TIM_ConfigClockSource+0x15a>
 800752c:	2b30      	cmp	r3, #48	; 0x30
 800752e:	d86b      	bhi.n	8007608 <HAL_TIM_ConfigClockSource+0x16c>
 8007530:	2b20      	cmp	r3, #32
 8007532:	d060      	beq.n	80075f6 <HAL_TIM_ConfigClockSource+0x15a>
 8007534:	2b20      	cmp	r3, #32
 8007536:	d867      	bhi.n	8007608 <HAL_TIM_ConfigClockSource+0x16c>
 8007538:	2b00      	cmp	r3, #0
 800753a:	d05c      	beq.n	80075f6 <HAL_TIM_ConfigClockSource+0x15a>
 800753c:	2b10      	cmp	r3, #16
 800753e:	d05a      	beq.n	80075f6 <HAL_TIM_ConfigClockSource+0x15a>
 8007540:	e062      	b.n	8007608 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6818      	ldr	r0, [r3, #0]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	6899      	ldr	r1, [r3, #8]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	685a      	ldr	r2, [r3, #4]
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	f000 fb5d 	bl	8007c10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	689b      	ldr	r3, [r3, #8]
 800755c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007564:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	609a      	str	r2, [r3, #8]
      break;
 800756e:	e04f      	b.n	8007610 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6818      	ldr	r0, [r3, #0]
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	6899      	ldr	r1, [r3, #8]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	685a      	ldr	r2, [r3, #4]
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	f000 fb46 	bl	8007c10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689a      	ldr	r2, [r3, #8]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007592:	609a      	str	r2, [r3, #8]
      break;
 8007594:	e03c      	b.n	8007610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6818      	ldr	r0, [r3, #0]
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	6859      	ldr	r1, [r3, #4]
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	461a      	mov	r2, r3
 80075a4:	f000 faba 	bl	8007b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	2150      	movs	r1, #80	; 0x50
 80075ae:	4618      	mov	r0, r3
 80075b0:	f000 fb13 	bl	8007bda <TIM_ITRx_SetConfig>
      break;
 80075b4:	e02c      	b.n	8007610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6818      	ldr	r0, [r3, #0]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	6859      	ldr	r1, [r3, #4]
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	461a      	mov	r2, r3
 80075c4:	f000 fad9 	bl	8007b7a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2160      	movs	r1, #96	; 0x60
 80075ce:	4618      	mov	r0, r3
 80075d0:	f000 fb03 	bl	8007bda <TIM_ITRx_SetConfig>
      break;
 80075d4:	e01c      	b.n	8007610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6818      	ldr	r0, [r3, #0]
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	6859      	ldr	r1, [r3, #4]
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	461a      	mov	r2, r3
 80075e4:	f000 fa9a 	bl	8007b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	2140      	movs	r1, #64	; 0x40
 80075ee:	4618      	mov	r0, r3
 80075f0:	f000 faf3 	bl	8007bda <TIM_ITRx_SetConfig>
      break;
 80075f4:	e00c      	b.n	8007610 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4619      	mov	r1, r3
 8007600:	4610      	mov	r0, r2
 8007602:	f000 faea 	bl	8007bda <TIM_ITRx_SetConfig>
      break;
 8007606:	e003      	b.n	8007610 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007608:	2301      	movs	r3, #1
 800760a:	73fb      	strb	r3, [r7, #15]
      break;
 800760c:	e000      	b.n	8007610 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800760e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007620:	7bfb      	ldrb	r3, [r7, #15]
}
 8007622:	4618      	mov	r0, r3
 8007624:	3710      	adds	r7, #16
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800762a:	b480      	push	{r7}
 800762c:	b083      	sub	sp, #12
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007632:	bf00      	nop
 8007634:	370c      	adds	r7, #12
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr

0800763e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800763e:	b480      	push	{r7}
 8007640:	b083      	sub	sp, #12
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007646:	bf00      	nop
 8007648:	370c      	adds	r7, #12
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr

08007652 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007652:	b480      	push	{r7}
 8007654:	b083      	sub	sp, #12
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800765a:	bf00      	nop
 800765c:	370c      	adds	r7, #12
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr

08007666 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007666:	b480      	push	{r7}
 8007668:	b083      	sub	sp, #12
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800766e:	bf00      	nop
 8007670:	370c      	adds	r7, #12
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr
	...

0800767c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a40      	ldr	r2, [pc, #256]	; (8007790 <TIM_Base_SetConfig+0x114>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d013      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800769a:	d00f      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	4a3d      	ldr	r2, [pc, #244]	; (8007794 <TIM_Base_SetConfig+0x118>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d00b      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a3c      	ldr	r2, [pc, #240]	; (8007798 <TIM_Base_SetConfig+0x11c>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d007      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a3b      	ldr	r2, [pc, #236]	; (800779c <TIM_Base_SetConfig+0x120>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d003      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	4a3a      	ldr	r2, [pc, #232]	; (80077a0 <TIM_Base_SetConfig+0x124>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d108      	bne.n	80076ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a2f      	ldr	r2, [pc, #188]	; (8007790 <TIM_Base_SetConfig+0x114>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d02b      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076dc:	d027      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a2c      	ldr	r2, [pc, #176]	; (8007794 <TIM_Base_SetConfig+0x118>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d023      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a2b      	ldr	r2, [pc, #172]	; (8007798 <TIM_Base_SetConfig+0x11c>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d01f      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a2a      	ldr	r2, [pc, #168]	; (800779c <TIM_Base_SetConfig+0x120>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d01b      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a29      	ldr	r2, [pc, #164]	; (80077a0 <TIM_Base_SetConfig+0x124>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d017      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a28      	ldr	r2, [pc, #160]	; (80077a4 <TIM_Base_SetConfig+0x128>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d013      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a27      	ldr	r2, [pc, #156]	; (80077a8 <TIM_Base_SetConfig+0x12c>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d00f      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a26      	ldr	r2, [pc, #152]	; (80077ac <TIM_Base_SetConfig+0x130>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d00b      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a25      	ldr	r2, [pc, #148]	; (80077b0 <TIM_Base_SetConfig+0x134>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d007      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a24      	ldr	r2, [pc, #144]	; (80077b4 <TIM_Base_SetConfig+0x138>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d003      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a23      	ldr	r2, [pc, #140]	; (80077b8 <TIM_Base_SetConfig+0x13c>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d108      	bne.n	8007740 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	68db      	ldr	r3, [r3, #12]
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	4313      	orrs	r3, r2
 800773e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	4313      	orrs	r3, r2
 800774c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	689a      	ldr	r2, [r3, #8]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a0a      	ldr	r2, [pc, #40]	; (8007790 <TIM_Base_SetConfig+0x114>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d003      	beq.n	8007774 <TIM_Base_SetConfig+0xf8>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a0c      	ldr	r2, [pc, #48]	; (80077a0 <TIM_Base_SetConfig+0x124>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d103      	bne.n	800777c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	691a      	ldr	r2, [r3, #16]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2201      	movs	r2, #1
 8007780:	615a      	str	r2, [r3, #20]
}
 8007782:	bf00      	nop
 8007784:	3714      	adds	r7, #20
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	40010000 	.word	0x40010000
 8007794:	40000400 	.word	0x40000400
 8007798:	40000800 	.word	0x40000800
 800779c:	40000c00 	.word	0x40000c00
 80077a0:	40010400 	.word	0x40010400
 80077a4:	40014000 	.word	0x40014000
 80077a8:	40014400 	.word	0x40014400
 80077ac:	40014800 	.word	0x40014800
 80077b0:	40001800 	.word	0x40001800
 80077b4:	40001c00 	.word	0x40001c00
 80077b8:	40002000 	.word	0x40002000

080077bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077bc:	b480      	push	{r7}
 80077be:	b087      	sub	sp, #28
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6a1b      	ldr	r3, [r3, #32]
 80077ca:	f023 0201 	bic.w	r2, r3, #1
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6a1b      	ldr	r3, [r3, #32]
 80077d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	699b      	ldr	r3, [r3, #24]
 80077e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f023 0303 	bic.w	r3, r3, #3
 80077f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f023 0302 	bic.w	r3, r3, #2
 8007804:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	4313      	orrs	r3, r2
 800780e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a20      	ldr	r2, [pc, #128]	; (8007894 <TIM_OC1_SetConfig+0xd8>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d003      	beq.n	8007820 <TIM_OC1_SetConfig+0x64>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a1f      	ldr	r2, [pc, #124]	; (8007898 <TIM_OC1_SetConfig+0xdc>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d10c      	bne.n	800783a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	f023 0308 	bic.w	r3, r3, #8
 8007826:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	697a      	ldr	r2, [r7, #20]
 800782e:	4313      	orrs	r3, r2
 8007830:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f023 0304 	bic.w	r3, r3, #4
 8007838:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a15      	ldr	r2, [pc, #84]	; (8007894 <TIM_OC1_SetConfig+0xd8>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d003      	beq.n	800784a <TIM_OC1_SetConfig+0x8e>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a14      	ldr	r2, [pc, #80]	; (8007898 <TIM_OC1_SetConfig+0xdc>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d111      	bne.n	800786e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007850:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007858:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	695b      	ldr	r3, [r3, #20]
 800785e:	693a      	ldr	r2, [r7, #16]
 8007860:	4313      	orrs	r3, r2
 8007862:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	699b      	ldr	r3, [r3, #24]
 8007868:	693a      	ldr	r2, [r7, #16]
 800786a:	4313      	orrs	r3, r2
 800786c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	685a      	ldr	r2, [r3, #4]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	697a      	ldr	r2, [r7, #20]
 8007886:	621a      	str	r2, [r3, #32]
}
 8007888:	bf00      	nop
 800788a:	371c      	adds	r7, #28
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr
 8007894:	40010000 	.word	0x40010000
 8007898:	40010400 	.word	0x40010400

0800789c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800789c:	b480      	push	{r7}
 800789e:	b087      	sub	sp, #28
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	f023 0210 	bic.w	r2, r3, #16
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	699b      	ldr	r3, [r3, #24]
 80078c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	021b      	lsls	r3, r3, #8
 80078da:	68fa      	ldr	r2, [r7, #12]
 80078dc:	4313      	orrs	r3, r2
 80078de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	f023 0320 	bic.w	r3, r3, #32
 80078e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	011b      	lsls	r3, r3, #4
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a22      	ldr	r2, [pc, #136]	; (8007980 <TIM_OC2_SetConfig+0xe4>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d003      	beq.n	8007904 <TIM_OC2_SetConfig+0x68>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a21      	ldr	r2, [pc, #132]	; (8007984 <TIM_OC2_SetConfig+0xe8>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d10d      	bne.n	8007920 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800790a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	011b      	lsls	r3, r3, #4
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	4313      	orrs	r3, r2
 8007916:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800791e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a17      	ldr	r2, [pc, #92]	; (8007980 <TIM_OC2_SetConfig+0xe4>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d003      	beq.n	8007930 <TIM_OC2_SetConfig+0x94>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4a16      	ldr	r2, [pc, #88]	; (8007984 <TIM_OC2_SetConfig+0xe8>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d113      	bne.n	8007958 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007936:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800793e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	695b      	ldr	r3, [r3, #20]
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	693a      	ldr	r2, [r7, #16]
 8007948:	4313      	orrs	r3, r2
 800794a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	693a      	ldr	r2, [r7, #16]
 8007954:	4313      	orrs	r3, r2
 8007956:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	697a      	ldr	r2, [r7, #20]
 8007970:	621a      	str	r2, [r3, #32]
}
 8007972:	bf00      	nop
 8007974:	371c      	adds	r7, #28
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop
 8007980:	40010000 	.word	0x40010000
 8007984:	40010400 	.word	0x40010400

08007988 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007988:	b480      	push	{r7}
 800798a:	b087      	sub	sp, #28
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a1b      	ldr	r3, [r3, #32]
 8007996:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a1b      	ldr	r3, [r3, #32]
 80079a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	69db      	ldr	r3, [r3, #28]
 80079ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f023 0303 	bic.w	r3, r3, #3
 80079be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	68fa      	ldr	r2, [r7, #12]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	021b      	lsls	r3, r3, #8
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	4313      	orrs	r3, r2
 80079dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a21      	ldr	r2, [pc, #132]	; (8007a68 <TIM_OC3_SetConfig+0xe0>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d003      	beq.n	80079ee <TIM_OC3_SetConfig+0x66>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a20      	ldr	r2, [pc, #128]	; (8007a6c <TIM_OC3_SetConfig+0xe4>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d10d      	bne.n	8007a0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	021b      	lsls	r3, r3, #8
 80079fc:	697a      	ldr	r2, [r7, #20]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a16      	ldr	r2, [pc, #88]	; (8007a68 <TIM_OC3_SetConfig+0xe0>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d003      	beq.n	8007a1a <TIM_OC3_SetConfig+0x92>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a15      	ldr	r2, [pc, #84]	; (8007a6c <TIM_OC3_SetConfig+0xe4>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d113      	bne.n	8007a42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	695b      	ldr	r3, [r3, #20]
 8007a2e:	011b      	lsls	r3, r3, #4
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	699b      	ldr	r3, [r3, #24]
 8007a3a:	011b      	lsls	r3, r3, #4
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	621a      	str	r2, [r3, #32]
}
 8007a5c:	bf00      	nop
 8007a5e:	371c      	adds	r7, #28
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr
 8007a68:	40010000 	.word	0x40010000
 8007a6c:	40010400 	.word	0x40010400

08007a70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b087      	sub	sp, #28
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a1b      	ldr	r3, [r3, #32]
 8007a7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a1b      	ldr	r3, [r3, #32]
 8007a8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	69db      	ldr	r3, [r3, #28]
 8007a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007aa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	021b      	lsls	r3, r3, #8
 8007aae:	68fa      	ldr	r2, [r7, #12]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007aba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	031b      	lsls	r3, r3, #12
 8007ac2:	693a      	ldr	r2, [r7, #16]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a12      	ldr	r2, [pc, #72]	; (8007b14 <TIM_OC4_SetConfig+0xa4>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d003      	beq.n	8007ad8 <TIM_OC4_SetConfig+0x68>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a11      	ldr	r2, [pc, #68]	; (8007b18 <TIM_OC4_SetConfig+0xa8>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d109      	bne.n	8007aec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ade:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	695b      	ldr	r3, [r3, #20]
 8007ae4:	019b      	lsls	r3, r3, #6
 8007ae6:	697a      	ldr	r2, [r7, #20]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	68fa      	ldr	r2, [r7, #12]
 8007af6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	693a      	ldr	r2, [r7, #16]
 8007b04:	621a      	str	r2, [r3, #32]
}
 8007b06:	bf00      	nop
 8007b08:	371c      	adds	r7, #28
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr
 8007b12:	bf00      	nop
 8007b14:	40010000 	.word	0x40010000
 8007b18:	40010400 	.word	0x40010400

08007b1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b087      	sub	sp, #28
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6a1b      	ldr	r3, [r3, #32]
 8007b2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	6a1b      	ldr	r3, [r3, #32]
 8007b32:	f023 0201 	bic.w	r2, r3, #1
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	699b      	ldr	r3, [r3, #24]
 8007b3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	011b      	lsls	r3, r3, #4
 8007b4c:	693a      	ldr	r2, [r7, #16]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f023 030a 	bic.w	r3, r3, #10
 8007b58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	693a      	ldr	r2, [r7, #16]
 8007b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	621a      	str	r2, [r3, #32]
}
 8007b6e:	bf00      	nop
 8007b70:	371c      	adds	r7, #28
 8007b72:	46bd      	mov	sp, r7
 8007b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b78:	4770      	bx	lr

08007b7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b7a:	b480      	push	{r7}
 8007b7c:	b087      	sub	sp, #28
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	60f8      	str	r0, [r7, #12]
 8007b82:	60b9      	str	r1, [r7, #8]
 8007b84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6a1b      	ldr	r3, [r3, #32]
 8007b8a:	f023 0210 	bic.w	r2, r3, #16
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	699b      	ldr	r3, [r3, #24]
 8007b96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6a1b      	ldr	r3, [r3, #32]
 8007b9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ba4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	031b      	lsls	r3, r3, #12
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007bb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	011b      	lsls	r3, r3, #4
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	697a      	ldr	r2, [r7, #20]
 8007bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	693a      	ldr	r2, [r7, #16]
 8007bcc:	621a      	str	r2, [r3, #32]
}
 8007bce:	bf00      	nop
 8007bd0:	371c      	adds	r7, #28
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr

08007bda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b085      	sub	sp, #20
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
 8007be2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007bf2:	683a      	ldr	r2, [r7, #0]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	f043 0307 	orr.w	r3, r3, #7
 8007bfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	68fa      	ldr	r2, [r7, #12]
 8007c02:	609a      	str	r2, [r3, #8]
}
 8007c04:	bf00      	nop
 8007c06:	3714      	adds	r7, #20
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b087      	sub	sp, #28
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
 8007c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	021a      	lsls	r2, r3, #8
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	431a      	orrs	r2, r3
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	697a      	ldr	r2, [r7, #20]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	697a      	ldr	r2, [r7, #20]
 8007c42:	609a      	str	r2, [r3, #8]
}
 8007c44:	bf00      	nop
 8007c46:	371c      	adds	r7, #28
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b087      	sub	sp, #28
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	60b9      	str	r1, [r7, #8]
 8007c5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	f003 031f 	and.w	r3, r3, #31
 8007c62:	2201      	movs	r2, #1
 8007c64:	fa02 f303 	lsl.w	r3, r2, r3
 8007c68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6a1a      	ldr	r2, [r3, #32]
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	43db      	mvns	r3, r3
 8007c72:	401a      	ands	r2, r3
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6a1a      	ldr	r2, [r3, #32]
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	f003 031f 	and.w	r3, r3, #31
 8007c82:	6879      	ldr	r1, [r7, #4]
 8007c84:	fa01 f303 	lsl.w	r3, r1, r3
 8007c88:	431a      	orrs	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	621a      	str	r2, [r3, #32]
}
 8007c8e:	bf00      	nop
 8007c90:	371c      	adds	r7, #28
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr
	...

08007c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d101      	bne.n	8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007cb0:	2302      	movs	r3, #2
 8007cb2:	e05a      	b.n	8007d6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2202      	movs	r2, #2
 8007cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	68fa      	ldr	r2, [r7, #12]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68fa      	ldr	r2, [r7, #12]
 8007cec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a21      	ldr	r2, [pc, #132]	; (8007d78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d022      	beq.n	8007d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d00:	d01d      	beq.n	8007d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a1d      	ldr	r2, [pc, #116]	; (8007d7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d018      	beq.n	8007d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a1b      	ldr	r2, [pc, #108]	; (8007d80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d013      	beq.n	8007d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a1a      	ldr	r2, [pc, #104]	; (8007d84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d00e      	beq.n	8007d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a18      	ldr	r2, [pc, #96]	; (8007d88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d009      	beq.n	8007d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a17      	ldr	r2, [pc, #92]	; (8007d8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d004      	beq.n	8007d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a15      	ldr	r2, [pc, #84]	; (8007d90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d10c      	bne.n	8007d58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	68ba      	ldr	r2, [r7, #8]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	68ba      	ldr	r2, [r7, #8]
 8007d56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3714      	adds	r7, #20
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	40010000 	.word	0x40010000
 8007d7c:	40000400 	.word	0x40000400
 8007d80:	40000800 	.word	0x40000800
 8007d84:	40000c00 	.word	0x40000c00
 8007d88:	40010400 	.word	0x40010400
 8007d8c:	40014000 	.word	0x40014000
 8007d90:	40001800 	.word	0x40001800

08007d94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b083      	sub	sp, #12
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d9c:	bf00      	nop
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d101      	bne.n	8007dce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e03f      	b.n	8007e4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d106      	bne.n	8007de8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f7fb f94a 	bl	800307c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2224      	movs	r2, #36	; 0x24
 8007dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	68da      	ldr	r2, [r3, #12]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007dfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 fddb 	bl	80089bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	691a      	ldr	r2, [r3, #16]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	695a      	ldr	r2, [r3, #20]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	68da      	ldr	r2, [r3, #12]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2220      	movs	r2, #32
 8007e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2220      	movs	r2, #32
 8007e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007e4c:	2300      	movs	r3, #0
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3708      	adds	r7, #8
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}

08007e56 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e56:	b580      	push	{r7, lr}
 8007e58:	b08a      	sub	sp, #40	; 0x28
 8007e5a:	af02      	add	r7, sp, #8
 8007e5c:	60f8      	str	r0, [r7, #12]
 8007e5e:	60b9      	str	r1, [r7, #8]
 8007e60:	603b      	str	r3, [r7, #0]
 8007e62:	4613      	mov	r3, r2
 8007e64:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e66:	2300      	movs	r3, #0
 8007e68:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	2b20      	cmp	r3, #32
 8007e74:	d17c      	bne.n	8007f70 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d002      	beq.n	8007e82 <HAL_UART_Transmit+0x2c>
 8007e7c:	88fb      	ldrh	r3, [r7, #6]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d101      	bne.n	8007e86 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	e075      	b.n	8007f72 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d101      	bne.n	8007e94 <HAL_UART_Transmit+0x3e>
 8007e90:	2302      	movs	r3, #2
 8007e92:	e06e      	b.n	8007f72 <HAL_UART_Transmit+0x11c>
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2221      	movs	r2, #33	; 0x21
 8007ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007eaa:	f7fb fa05 	bl	80032b8 <HAL_GetTick>
 8007eae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	88fa      	ldrh	r2, [r7, #6]
 8007eb4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	88fa      	ldrh	r2, [r7, #6]
 8007eba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ec4:	d108      	bne.n	8007ed8 <HAL_UART_Transmit+0x82>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d104      	bne.n	8007ed8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	61bb      	str	r3, [r7, #24]
 8007ed6:	e003      	b.n	8007ee0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007edc:	2300      	movs	r3, #0
 8007ede:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007ee8:	e02a      	b.n	8007f40 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	9300      	str	r3, [sp, #0]
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	2180      	movs	r1, #128	; 0x80
 8007ef4:	68f8      	ldr	r0, [r7, #12]
 8007ef6:	f000 fb1f 	bl	8008538 <UART_WaitOnFlagUntilTimeout>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d001      	beq.n	8007f04 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e036      	b.n	8007f72 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10b      	bne.n	8007f22 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	881b      	ldrh	r3, [r3, #0]
 8007f0e:	461a      	mov	r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007f1a:	69bb      	ldr	r3, [r7, #24]
 8007f1c:	3302      	adds	r3, #2
 8007f1e:	61bb      	str	r3, [r7, #24]
 8007f20:	e007      	b.n	8007f32 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f22:	69fb      	ldr	r3, [r7, #28]
 8007f24:	781a      	ldrb	r2, [r3, #0]
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1cf      	bne.n	8007eea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	9300      	str	r3, [sp, #0]
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	2200      	movs	r2, #0
 8007f52:	2140      	movs	r1, #64	; 0x40
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f000 faef 	bl	8008538 <UART_WaitOnFlagUntilTimeout>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d001      	beq.n	8007f64 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007f60:	2303      	movs	r3, #3
 8007f62:	e006      	b.n	8007f72 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2220      	movs	r2, #32
 8007f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	e000      	b.n	8007f72 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007f70:	2302      	movs	r3, #2
  }
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3720      	adds	r7, #32
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	b084      	sub	sp, #16
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	60f8      	str	r0, [r7, #12]
 8007f82:	60b9      	str	r1, [r7, #8]
 8007f84:	4613      	mov	r3, r2
 8007f86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b20      	cmp	r3, #32
 8007f92:	d11d      	bne.n	8007fd0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d002      	beq.n	8007fa0 <HAL_UART_Receive_IT+0x26>
 8007f9a:	88fb      	ldrh	r3, [r7, #6]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d101      	bne.n	8007fa4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e016      	b.n	8007fd2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d101      	bne.n	8007fb2 <HAL_UART_Receive_IT+0x38>
 8007fae:	2302      	movs	r3, #2
 8007fb0:	e00f      	b.n	8007fd2 <HAL_UART_Receive_IT+0x58>
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007fc0:	88fb      	ldrh	r3, [r7, #6]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	68b9      	ldr	r1, [r7, #8]
 8007fc6:	68f8      	ldr	r0, [r7, #12]
 8007fc8:	f000 fb24 	bl	8008614 <UART_Start_Receive_IT>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	e000      	b.n	8007fd2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007fd0:	2302      	movs	r3, #2
  }
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3710      	adds	r7, #16
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
	...

08007fdc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b0ba      	sub	sp, #232	; 0xe8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68db      	ldr	r3, [r3, #12]
 8007ff4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008002:	2300      	movs	r3, #0
 8008004:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008008:	2300      	movs	r3, #0
 800800a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800800e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008012:	f003 030f 	and.w	r3, r3, #15
 8008016:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800801a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800801e:	2b00      	cmp	r3, #0
 8008020:	d10f      	bne.n	8008042 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008026:	f003 0320 	and.w	r3, r3, #32
 800802a:	2b00      	cmp	r3, #0
 800802c:	d009      	beq.n	8008042 <HAL_UART_IRQHandler+0x66>
 800802e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008032:	f003 0320 	and.w	r3, r3, #32
 8008036:	2b00      	cmp	r3, #0
 8008038:	d003      	beq.n	8008042 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 fc03 	bl	8008846 <UART_Receive_IT>
      return;
 8008040:	e256      	b.n	80084f0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008042:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008046:	2b00      	cmp	r3, #0
 8008048:	f000 80de 	beq.w	8008208 <HAL_UART_IRQHandler+0x22c>
 800804c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008050:	f003 0301 	and.w	r3, r3, #1
 8008054:	2b00      	cmp	r3, #0
 8008056:	d106      	bne.n	8008066 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008058:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800805c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008060:	2b00      	cmp	r3, #0
 8008062:	f000 80d1 	beq.w	8008208 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800806a:	f003 0301 	and.w	r3, r3, #1
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00b      	beq.n	800808a <HAL_UART_IRQHandler+0xae>
 8008072:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800807a:	2b00      	cmp	r3, #0
 800807c:	d005      	beq.n	800808a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008082:	f043 0201 	orr.w	r2, r3, #1
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800808a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800808e:	f003 0304 	and.w	r3, r3, #4
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00b      	beq.n	80080ae <HAL_UART_IRQHandler+0xd2>
 8008096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d005      	beq.n	80080ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a6:	f043 0202 	orr.w	r2, r3, #2
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80080ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080b2:	f003 0302 	and.w	r3, r3, #2
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00b      	beq.n	80080d2 <HAL_UART_IRQHandler+0xf6>
 80080ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080be:	f003 0301 	and.w	r3, r3, #1
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d005      	beq.n	80080d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ca:	f043 0204 	orr.w	r2, r3, #4
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80080d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080d6:	f003 0308 	and.w	r3, r3, #8
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d011      	beq.n	8008102 <HAL_UART_IRQHandler+0x126>
 80080de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080e2:	f003 0320 	and.w	r3, r3, #32
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d105      	bne.n	80080f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80080ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080ee:	f003 0301 	and.w	r3, r3, #1
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d005      	beq.n	8008102 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080fa:	f043 0208 	orr.w	r2, r3, #8
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008106:	2b00      	cmp	r3, #0
 8008108:	f000 81ed 	beq.w	80084e6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800810c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008110:	f003 0320 	and.w	r3, r3, #32
 8008114:	2b00      	cmp	r3, #0
 8008116:	d008      	beq.n	800812a <HAL_UART_IRQHandler+0x14e>
 8008118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800811c:	f003 0320 	and.w	r3, r3, #32
 8008120:	2b00      	cmp	r3, #0
 8008122:	d002      	beq.n	800812a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 fb8e 	bl	8008846 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	695b      	ldr	r3, [r3, #20]
 8008130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008134:	2b40      	cmp	r3, #64	; 0x40
 8008136:	bf0c      	ite	eq
 8008138:	2301      	moveq	r3, #1
 800813a:	2300      	movne	r3, #0
 800813c:	b2db      	uxtb	r3, r3
 800813e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008146:	f003 0308 	and.w	r3, r3, #8
 800814a:	2b00      	cmp	r3, #0
 800814c:	d103      	bne.n	8008156 <HAL_UART_IRQHandler+0x17a>
 800814e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008152:	2b00      	cmp	r3, #0
 8008154:	d04f      	beq.n	80081f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 fa96 	bl	8008688 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008166:	2b40      	cmp	r3, #64	; 0x40
 8008168:	d141      	bne.n	80081ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	3314      	adds	r3, #20
 8008170:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008174:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008178:	e853 3f00 	ldrex	r3, [r3]
 800817c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008180:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008184:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008188:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	3314      	adds	r3, #20
 8008192:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008196:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800819a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80081a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80081a6:	e841 2300 	strex	r3, r2, [r1]
 80081aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80081ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d1d9      	bne.n	800816a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d013      	beq.n	80081e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c2:	4a7d      	ldr	r2, [pc, #500]	; (80083b8 <HAL_UART_IRQHandler+0x3dc>)
 80081c4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ca:	4618      	mov	r0, r3
 80081cc:	f7fb ff3e 	bl	800404c <HAL_DMA_Abort_IT>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d016      	beq.n	8008204 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80081e0:	4610      	mov	r0, r2
 80081e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e4:	e00e      	b.n	8008204 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 f990 	bl	800850c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081ec:	e00a      	b.n	8008204 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f000 f98c 	bl	800850c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081f4:	e006      	b.n	8008204 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 f988 	bl	800850c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008202:	e170      	b.n	80084e6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008204:	bf00      	nop
    return;
 8008206:	e16e      	b.n	80084e6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800820c:	2b01      	cmp	r3, #1
 800820e:	f040 814a 	bne.w	80084a6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008216:	f003 0310 	and.w	r3, r3, #16
 800821a:	2b00      	cmp	r3, #0
 800821c:	f000 8143 	beq.w	80084a6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008224:	f003 0310 	and.w	r3, r3, #16
 8008228:	2b00      	cmp	r3, #0
 800822a:	f000 813c 	beq.w	80084a6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800822e:	2300      	movs	r3, #0
 8008230:	60bb      	str	r3, [r7, #8]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	60bb      	str	r3, [r7, #8]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	60bb      	str	r3, [r7, #8]
 8008242:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	695b      	ldr	r3, [r3, #20]
 800824a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800824e:	2b40      	cmp	r3, #64	; 0x40
 8008250:	f040 80b4 	bne.w	80083bc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008260:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008264:	2b00      	cmp	r3, #0
 8008266:	f000 8140 	beq.w	80084ea <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800826e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008272:	429a      	cmp	r2, r3
 8008274:	f080 8139 	bcs.w	80084ea <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800827e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008284:	69db      	ldr	r3, [r3, #28]
 8008286:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800828a:	f000 8088 	beq.w	800839e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	330c      	adds	r3, #12
 8008294:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008298:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800829c:	e853 3f00 	ldrex	r3, [r3]
 80082a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80082a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80082a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	330c      	adds	r3, #12
 80082b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80082ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80082be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80082c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80082ca:	e841 2300 	strex	r3, r2, [r1]
 80082ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80082d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1d9      	bne.n	800828e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	3314      	adds	r3, #20
 80082e0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80082e4:	e853 3f00 	ldrex	r3, [r3]
 80082e8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80082ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80082ec:	f023 0301 	bic.w	r3, r3, #1
 80082f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	3314      	adds	r3, #20
 80082fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80082fe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008302:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008304:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008306:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800830a:	e841 2300 	strex	r3, r2, [r1]
 800830e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008310:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1e1      	bne.n	80082da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	3314      	adds	r3, #20
 800831c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008326:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800832c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	3314      	adds	r3, #20
 8008336:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800833a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800833c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008340:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008342:	e841 2300 	strex	r3, r2, [r1]
 8008346:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008348:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800834a:	2b00      	cmp	r3, #0
 800834c:	d1e3      	bne.n	8008316 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2220      	movs	r2, #32
 8008352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	330c      	adds	r3, #12
 8008362:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008364:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008366:	e853 3f00 	ldrex	r3, [r3]
 800836a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800836c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800836e:	f023 0310 	bic.w	r3, r3, #16
 8008372:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	330c      	adds	r3, #12
 800837c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008380:	65ba      	str	r2, [r7, #88]	; 0x58
 8008382:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008384:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008386:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008388:	e841 2300 	strex	r3, r2, [r1]
 800838c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800838e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008390:	2b00      	cmp	r3, #0
 8008392:	d1e3      	bne.n	800835c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008398:	4618      	mov	r0, r3
 800839a:	f7fb fde7 	bl	8003f6c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	1ad3      	subs	r3, r2, r3
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	4619      	mov	r1, r3
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f8b6 	bl	8008520 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80083b4:	e099      	b.n	80084ea <HAL_UART_IRQHandler+0x50e>
 80083b6:	bf00      	nop
 80083b8:	0800874f 	.word	0x0800874f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	1ad3      	subs	r3, r2, r3
 80083c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 808b 	beq.w	80084ee <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80083d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80083dc:	2b00      	cmp	r3, #0
 80083de:	f000 8086 	beq.w	80084ee <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	330c      	adds	r3, #12
 80083e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ec:	e853 3f00 	ldrex	r3, [r3]
 80083f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80083f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80083f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	330c      	adds	r3, #12
 8008402:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008406:	647a      	str	r2, [r7, #68]	; 0x44
 8008408:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800840c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800840e:	e841 2300 	strex	r3, r2, [r1]
 8008412:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008414:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1e3      	bne.n	80083e2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	3314      	adds	r3, #20
 8008420:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008424:	e853 3f00 	ldrex	r3, [r3]
 8008428:	623b      	str	r3, [r7, #32]
   return(result);
 800842a:	6a3b      	ldr	r3, [r7, #32]
 800842c:	f023 0301 	bic.w	r3, r3, #1
 8008430:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	3314      	adds	r3, #20
 800843a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800843e:	633a      	str	r2, [r7, #48]	; 0x30
 8008440:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008442:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008444:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008446:	e841 2300 	strex	r3, r2, [r1]
 800844a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800844c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844e:	2b00      	cmp	r3, #0
 8008450:	d1e3      	bne.n	800841a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2220      	movs	r2, #32
 8008456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	330c      	adds	r3, #12
 8008466:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	e853 3f00 	ldrex	r3, [r3]
 800846e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f023 0310 	bic.w	r3, r3, #16
 8008476:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	330c      	adds	r3, #12
 8008480:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008484:	61fa      	str	r2, [r7, #28]
 8008486:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008488:	69b9      	ldr	r1, [r7, #24]
 800848a:	69fa      	ldr	r2, [r7, #28]
 800848c:	e841 2300 	strex	r3, r2, [r1]
 8008490:	617b      	str	r3, [r7, #20]
   return(result);
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d1e3      	bne.n	8008460 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008498:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800849c:	4619      	mov	r1, r3
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f000 f83e 	bl	8008520 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80084a4:	e023      	b.n	80084ee <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80084a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d009      	beq.n	80084c6 <HAL_UART_IRQHandler+0x4ea>
 80084b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d003      	beq.n	80084c6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 f959 	bl	8008776 <UART_Transmit_IT>
    return;
 80084c4:	e014      	b.n	80084f0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80084c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00e      	beq.n	80084f0 <HAL_UART_IRQHandler+0x514>
 80084d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d008      	beq.n	80084f0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f000 f999 	bl	8008816 <UART_EndTransmit_IT>
    return;
 80084e4:	e004      	b.n	80084f0 <HAL_UART_IRQHandler+0x514>
    return;
 80084e6:	bf00      	nop
 80084e8:	e002      	b.n	80084f0 <HAL_UART_IRQHandler+0x514>
      return;
 80084ea:	bf00      	nop
 80084ec:	e000      	b.n	80084f0 <HAL_UART_IRQHandler+0x514>
      return;
 80084ee:	bf00      	nop
  }
}
 80084f0:	37e8      	adds	r7, #232	; 0xe8
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop

080084f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008514:	bf00      	nop
 8008516:	370c      	adds	r7, #12
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr

08008520 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	460b      	mov	r3, r1
 800852a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800852c:	bf00      	nop
 800852e:	370c      	adds	r7, #12
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b090      	sub	sp, #64	; 0x40
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	603b      	str	r3, [r7, #0]
 8008544:	4613      	mov	r3, r2
 8008546:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008548:	e050      	b.n	80085ec <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800854a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800854c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008550:	d04c      	beq.n	80085ec <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008552:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008554:	2b00      	cmp	r3, #0
 8008556:	d007      	beq.n	8008568 <UART_WaitOnFlagUntilTimeout+0x30>
 8008558:	f7fa feae 	bl	80032b8 <HAL_GetTick>
 800855c:	4602      	mov	r2, r0
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008564:	429a      	cmp	r2, r3
 8008566:	d241      	bcs.n	80085ec <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	330c      	adds	r3, #12
 800856e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008572:	e853 3f00 	ldrex	r3, [r3]
 8008576:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800857a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800857e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	330c      	adds	r3, #12
 8008586:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008588:	637a      	str	r2, [r7, #52]	; 0x34
 800858a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800858e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008590:	e841 2300 	strex	r3, r2, [r1]
 8008594:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008598:	2b00      	cmp	r3, #0
 800859a:	d1e5      	bne.n	8008568 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	3314      	adds	r3, #20
 80085a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	e853 3f00 	ldrex	r3, [r3]
 80085aa:	613b      	str	r3, [r7, #16]
   return(result);
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	f023 0301 	bic.w	r3, r3, #1
 80085b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	3314      	adds	r3, #20
 80085ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80085bc:	623a      	str	r2, [r7, #32]
 80085be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c0:	69f9      	ldr	r1, [r7, #28]
 80085c2:	6a3a      	ldr	r2, [r7, #32]
 80085c4:	e841 2300 	strex	r3, r2, [r1]
 80085c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80085ca:	69bb      	ldr	r3, [r7, #24]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d1e5      	bne.n	800859c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2220      	movs	r2, #32
 80085d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2220      	movs	r2, #32
 80085dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80085e8:	2303      	movs	r3, #3
 80085ea:	e00f      	b.n	800860c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	4013      	ands	r3, r2
 80085f6:	68ba      	ldr	r2, [r7, #8]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	bf0c      	ite	eq
 80085fc:	2301      	moveq	r3, #1
 80085fe:	2300      	movne	r3, #0
 8008600:	b2db      	uxtb	r3, r3
 8008602:	461a      	mov	r2, r3
 8008604:	79fb      	ldrb	r3, [r7, #7]
 8008606:	429a      	cmp	r2, r3
 8008608:	d09f      	beq.n	800854a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	4618      	mov	r0, r3
 800860e:	3740      	adds	r7, #64	; 0x40
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008614:	b480      	push	{r7}
 8008616:	b085      	sub	sp, #20
 8008618:	af00      	add	r7, sp, #0
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	4613      	mov	r3, r2
 8008620:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	68ba      	ldr	r2, [r7, #8]
 8008626:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	88fa      	ldrh	r2, [r7, #6]
 800862c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	88fa      	ldrh	r2, [r7, #6]
 8008632:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2200      	movs	r2, #0
 8008638:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	2222      	movs	r2, #34	; 0x22
 800863e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2200      	movs	r2, #0
 8008646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	68da      	ldr	r2, [r3, #12]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008658:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	695a      	ldr	r2, [r3, #20]
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f042 0201 	orr.w	r2, r2, #1
 8008668:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68da      	ldr	r2, [r3, #12]
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f042 0220 	orr.w	r2, r2, #32
 8008678:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800867a:	2300      	movs	r3, #0
}
 800867c:	4618      	mov	r0, r3
 800867e:	3714      	adds	r7, #20
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008688:	b480      	push	{r7}
 800868a:	b095      	sub	sp, #84	; 0x54
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	330c      	adds	r3, #12
 8008696:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800869a:	e853 3f00 	ldrex	r3, [r3]
 800869e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80086a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80086a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	330c      	adds	r3, #12
 80086ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80086b0:	643a      	str	r2, [r7, #64]	; 0x40
 80086b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80086b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80086b8:	e841 2300 	strex	r3, r2, [r1]
 80086bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80086be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d1e5      	bne.n	8008690 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	3314      	adds	r3, #20
 80086ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086cc:	6a3b      	ldr	r3, [r7, #32]
 80086ce:	e853 3f00 	ldrex	r3, [r3]
 80086d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80086d4:	69fb      	ldr	r3, [r7, #28]
 80086d6:	f023 0301 	bic.w	r3, r3, #1
 80086da:	64bb      	str	r3, [r7, #72]	; 0x48
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	3314      	adds	r3, #20
 80086e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80086e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80086e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80086ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086ec:	e841 2300 	strex	r3, r2, [r1]
 80086f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80086f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d1e5      	bne.n	80086c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d119      	bne.n	8008734 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	330c      	adds	r3, #12
 8008706:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	e853 3f00 	ldrex	r3, [r3]
 800870e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	f023 0310 	bic.w	r3, r3, #16
 8008716:	647b      	str	r3, [r7, #68]	; 0x44
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	330c      	adds	r3, #12
 800871e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008720:	61ba      	str	r2, [r7, #24]
 8008722:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008724:	6979      	ldr	r1, [r7, #20]
 8008726:	69ba      	ldr	r2, [r7, #24]
 8008728:	e841 2300 	strex	r3, r2, [r1]
 800872c:	613b      	str	r3, [r7, #16]
   return(result);
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d1e5      	bne.n	8008700 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2220      	movs	r2, #32
 8008738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008742:	bf00      	nop
 8008744:	3754      	adds	r7, #84	; 0x54
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr

0800874e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800874e:	b580      	push	{r7, lr}
 8008750:	b084      	sub	sp, #16
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800875a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2200      	movs	r2, #0
 8008760:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008768:	68f8      	ldr	r0, [r7, #12]
 800876a:	f7ff fecf 	bl	800850c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800876e:	bf00      	nop
 8008770:	3710      	adds	r7, #16
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}

08008776 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008776:	b480      	push	{r7}
 8008778:	b085      	sub	sp, #20
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008784:	b2db      	uxtb	r3, r3
 8008786:	2b21      	cmp	r3, #33	; 0x21
 8008788:	d13e      	bne.n	8008808 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008792:	d114      	bne.n	80087be <UART_Transmit_IT+0x48>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	691b      	ldr	r3, [r3, #16]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d110      	bne.n	80087be <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6a1b      	ldr	r3, [r3, #32]
 80087a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	881b      	ldrh	r3, [r3, #0]
 80087a6:	461a      	mov	r2, r3
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a1b      	ldr	r3, [r3, #32]
 80087b6:	1c9a      	adds	r2, r3, #2
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	621a      	str	r2, [r3, #32]
 80087bc:	e008      	b.n	80087d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	1c59      	adds	r1, r3, #1
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	6211      	str	r1, [r2, #32]
 80087c8:	781a      	ldrb	r2, [r3, #0]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	3b01      	subs	r3, #1
 80087d8:	b29b      	uxth	r3, r3
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	4619      	mov	r1, r3
 80087de:	84d1      	strh	r1, [r2, #38]	; 0x26
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d10f      	bne.n	8008804 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68da      	ldr	r2, [r3, #12]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80087f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68da      	ldr	r2, [r3, #12]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008802:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008804:	2300      	movs	r3, #0
 8008806:	e000      	b.n	800880a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008808:	2302      	movs	r3, #2
  }
}
 800880a:	4618      	mov	r0, r3
 800880c:	3714      	adds	r7, #20
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr

08008816 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008816:	b580      	push	{r7, lr}
 8008818:	b082      	sub	sp, #8
 800881a:	af00      	add	r7, sp, #0
 800881c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	68da      	ldr	r2, [r3, #12]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800882c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2220      	movs	r2, #32
 8008832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f7ff fe5e 	bl	80084f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800883c:	2300      	movs	r3, #0
}
 800883e:	4618      	mov	r0, r3
 8008840:	3708      	adds	r7, #8
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}

08008846 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b08c      	sub	sp, #48	; 0x30
 800884a:	af00      	add	r7, sp, #0
 800884c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008854:	b2db      	uxtb	r3, r3
 8008856:	2b22      	cmp	r3, #34	; 0x22
 8008858:	f040 80ab 	bne.w	80089b2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008864:	d117      	bne.n	8008896 <UART_Receive_IT+0x50>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	691b      	ldr	r3, [r3, #16]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d113      	bne.n	8008896 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800886e:	2300      	movs	r3, #0
 8008870:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008876:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	b29b      	uxth	r3, r3
 8008880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008884:	b29a      	uxth	r2, r3
 8008886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008888:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800888e:	1c9a      	adds	r2, r3, #2
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	629a      	str	r2, [r3, #40]	; 0x28
 8008894:	e026      	b.n	80088e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800889a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800889c:	2300      	movs	r3, #0
 800889e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088a8:	d007      	beq.n	80088ba <UART_Receive_IT+0x74>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d10a      	bne.n	80088c8 <UART_Receive_IT+0x82>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d106      	bne.n	80088c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	b2da      	uxtb	r2, r3
 80088c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088c4:	701a      	strb	r2, [r3, #0]
 80088c6:	e008      	b.n	80088da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088d4:	b2da      	uxtb	r2, r3
 80088d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088de:	1c5a      	adds	r2, r3, #1
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	3b01      	subs	r3, #1
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	4619      	mov	r1, r3
 80088f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d15a      	bne.n	80089ae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68da      	ldr	r2, [r3, #12]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f022 0220 	bic.w	r2, r2, #32
 8008906:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68da      	ldr	r2, [r3, #12]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008916:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	695a      	ldr	r2, [r3, #20]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f022 0201 	bic.w	r2, r2, #1
 8008926:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2220      	movs	r2, #32
 800892c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008934:	2b01      	cmp	r3, #1
 8008936:	d135      	bne.n	80089a4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2200      	movs	r2, #0
 800893c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	330c      	adds	r3, #12
 8008944:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	e853 3f00 	ldrex	r3, [r3]
 800894c:	613b      	str	r3, [r7, #16]
   return(result);
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	f023 0310 	bic.w	r3, r3, #16
 8008954:	627b      	str	r3, [r7, #36]	; 0x24
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	330c      	adds	r3, #12
 800895c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800895e:	623a      	str	r2, [r7, #32]
 8008960:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008962:	69f9      	ldr	r1, [r7, #28]
 8008964:	6a3a      	ldr	r2, [r7, #32]
 8008966:	e841 2300 	strex	r3, r2, [r1]
 800896a:	61bb      	str	r3, [r7, #24]
   return(result);
 800896c:	69bb      	ldr	r3, [r7, #24]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1e5      	bne.n	800893e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f003 0310 	and.w	r3, r3, #16
 800897c:	2b10      	cmp	r3, #16
 800897e:	d10a      	bne.n	8008996 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008980:	2300      	movs	r3, #0
 8008982:	60fb      	str	r3, [r7, #12]
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	60fb      	str	r3, [r7, #12]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800899a:	4619      	mov	r1, r3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f7ff fdbf 	bl	8008520 <HAL_UARTEx_RxEventCallback>
 80089a2:	e002      	b.n	80089aa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f7fa fb25 	bl	8002ff4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80089aa:	2300      	movs	r3, #0
 80089ac:	e002      	b.n	80089b4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80089ae:	2300      	movs	r3, #0
 80089b0:	e000      	b.n	80089b4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80089b2:	2302      	movs	r3, #2
  }
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3730      	adds	r7, #48	; 0x30
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c0:	b09f      	sub	sp, #124	; 0x7c
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	691b      	ldr	r3, [r3, #16]
 80089cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80089d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089d2:	68d9      	ldr	r1, [r3, #12]
 80089d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	ea40 0301 	orr.w	r3, r0, r1
 80089dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80089de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089e0:	689a      	ldr	r2, [r3, #8]
 80089e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089e4:	691b      	ldr	r3, [r3, #16]
 80089e6:	431a      	orrs	r2, r3
 80089e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089ea:	695b      	ldr	r3, [r3, #20]
 80089ec:	431a      	orrs	r2, r3
 80089ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089f0:	69db      	ldr	r3, [r3, #28]
 80089f2:	4313      	orrs	r3, r2
 80089f4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80089f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008a00:	f021 010c 	bic.w	r1, r1, #12
 8008a04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008a0a:	430b      	orrs	r3, r1
 8008a0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008a0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	695b      	ldr	r3, [r3, #20]
 8008a14:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008a18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a1a:	6999      	ldr	r1, [r3, #24]
 8008a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	ea40 0301 	orr.w	r3, r0, r1
 8008a24:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	4bc5      	ldr	r3, [pc, #788]	; (8008d40 <UART_SetConfig+0x384>)
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d004      	beq.n	8008a3a <UART_SetConfig+0x7e>
 8008a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	4bc3      	ldr	r3, [pc, #780]	; (8008d44 <UART_SetConfig+0x388>)
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d103      	bne.n	8008a42 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a3a:	f7fd fb83 	bl	8006144 <HAL_RCC_GetPCLK2Freq>
 8008a3e:	6778      	str	r0, [r7, #116]	; 0x74
 8008a40:	e002      	b.n	8008a48 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008a42:	f7fd fb6b 	bl	800611c <HAL_RCC_GetPCLK1Freq>
 8008a46:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a4a:	69db      	ldr	r3, [r3, #28]
 8008a4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a50:	f040 80b6 	bne.w	8008bc0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a56:	461c      	mov	r4, r3
 8008a58:	f04f 0500 	mov.w	r5, #0
 8008a5c:	4622      	mov	r2, r4
 8008a5e:	462b      	mov	r3, r5
 8008a60:	1891      	adds	r1, r2, r2
 8008a62:	6439      	str	r1, [r7, #64]	; 0x40
 8008a64:	415b      	adcs	r3, r3
 8008a66:	647b      	str	r3, [r7, #68]	; 0x44
 8008a68:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008a6c:	1912      	adds	r2, r2, r4
 8008a6e:	eb45 0303 	adc.w	r3, r5, r3
 8008a72:	f04f 0000 	mov.w	r0, #0
 8008a76:	f04f 0100 	mov.w	r1, #0
 8008a7a:	00d9      	lsls	r1, r3, #3
 8008a7c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008a80:	00d0      	lsls	r0, r2, #3
 8008a82:	4602      	mov	r2, r0
 8008a84:	460b      	mov	r3, r1
 8008a86:	1911      	adds	r1, r2, r4
 8008a88:	6639      	str	r1, [r7, #96]	; 0x60
 8008a8a:	416b      	adcs	r3, r5
 8008a8c:	667b      	str	r3, [r7, #100]	; 0x64
 8008a8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	461a      	mov	r2, r3
 8008a94:	f04f 0300 	mov.w	r3, #0
 8008a98:	1891      	adds	r1, r2, r2
 8008a9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8008a9c:	415b      	adcs	r3, r3
 8008a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008aa0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008aa4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008aa8:	f7f8 f800 	bl	8000aac <__aeabi_uldivmod>
 8008aac:	4602      	mov	r2, r0
 8008aae:	460b      	mov	r3, r1
 8008ab0:	4ba5      	ldr	r3, [pc, #660]	; (8008d48 <UART_SetConfig+0x38c>)
 8008ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8008ab6:	095b      	lsrs	r3, r3, #5
 8008ab8:	011e      	lsls	r6, r3, #4
 8008aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008abc:	461c      	mov	r4, r3
 8008abe:	f04f 0500 	mov.w	r5, #0
 8008ac2:	4622      	mov	r2, r4
 8008ac4:	462b      	mov	r3, r5
 8008ac6:	1891      	adds	r1, r2, r2
 8008ac8:	6339      	str	r1, [r7, #48]	; 0x30
 8008aca:	415b      	adcs	r3, r3
 8008acc:	637b      	str	r3, [r7, #52]	; 0x34
 8008ace:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008ad2:	1912      	adds	r2, r2, r4
 8008ad4:	eb45 0303 	adc.w	r3, r5, r3
 8008ad8:	f04f 0000 	mov.w	r0, #0
 8008adc:	f04f 0100 	mov.w	r1, #0
 8008ae0:	00d9      	lsls	r1, r3, #3
 8008ae2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008ae6:	00d0      	lsls	r0, r2, #3
 8008ae8:	4602      	mov	r2, r0
 8008aea:	460b      	mov	r3, r1
 8008aec:	1911      	adds	r1, r2, r4
 8008aee:	65b9      	str	r1, [r7, #88]	; 0x58
 8008af0:	416b      	adcs	r3, r5
 8008af2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	461a      	mov	r2, r3
 8008afa:	f04f 0300 	mov.w	r3, #0
 8008afe:	1891      	adds	r1, r2, r2
 8008b00:	62b9      	str	r1, [r7, #40]	; 0x28
 8008b02:	415b      	adcs	r3, r3
 8008b04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008b0a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008b0e:	f7f7 ffcd 	bl	8000aac <__aeabi_uldivmod>
 8008b12:	4602      	mov	r2, r0
 8008b14:	460b      	mov	r3, r1
 8008b16:	4b8c      	ldr	r3, [pc, #560]	; (8008d48 <UART_SetConfig+0x38c>)
 8008b18:	fba3 1302 	umull	r1, r3, r3, r2
 8008b1c:	095b      	lsrs	r3, r3, #5
 8008b1e:	2164      	movs	r1, #100	; 0x64
 8008b20:	fb01 f303 	mul.w	r3, r1, r3
 8008b24:	1ad3      	subs	r3, r2, r3
 8008b26:	00db      	lsls	r3, r3, #3
 8008b28:	3332      	adds	r3, #50	; 0x32
 8008b2a:	4a87      	ldr	r2, [pc, #540]	; (8008d48 <UART_SetConfig+0x38c>)
 8008b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8008b30:	095b      	lsrs	r3, r3, #5
 8008b32:	005b      	lsls	r3, r3, #1
 8008b34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008b38:	441e      	add	r6, r3
 8008b3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f04f 0100 	mov.w	r1, #0
 8008b42:	4602      	mov	r2, r0
 8008b44:	460b      	mov	r3, r1
 8008b46:	1894      	adds	r4, r2, r2
 8008b48:	623c      	str	r4, [r7, #32]
 8008b4a:	415b      	adcs	r3, r3
 8008b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8008b4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b52:	1812      	adds	r2, r2, r0
 8008b54:	eb41 0303 	adc.w	r3, r1, r3
 8008b58:	f04f 0400 	mov.w	r4, #0
 8008b5c:	f04f 0500 	mov.w	r5, #0
 8008b60:	00dd      	lsls	r5, r3, #3
 8008b62:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008b66:	00d4      	lsls	r4, r2, #3
 8008b68:	4622      	mov	r2, r4
 8008b6a:	462b      	mov	r3, r5
 8008b6c:	1814      	adds	r4, r2, r0
 8008b6e:	653c      	str	r4, [r7, #80]	; 0x50
 8008b70:	414b      	adcs	r3, r1
 8008b72:	657b      	str	r3, [r7, #84]	; 0x54
 8008b74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	461a      	mov	r2, r3
 8008b7a:	f04f 0300 	mov.w	r3, #0
 8008b7e:	1891      	adds	r1, r2, r2
 8008b80:	61b9      	str	r1, [r7, #24]
 8008b82:	415b      	adcs	r3, r3
 8008b84:	61fb      	str	r3, [r7, #28]
 8008b86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008b8a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008b8e:	f7f7 ff8d 	bl	8000aac <__aeabi_uldivmod>
 8008b92:	4602      	mov	r2, r0
 8008b94:	460b      	mov	r3, r1
 8008b96:	4b6c      	ldr	r3, [pc, #432]	; (8008d48 <UART_SetConfig+0x38c>)
 8008b98:	fba3 1302 	umull	r1, r3, r3, r2
 8008b9c:	095b      	lsrs	r3, r3, #5
 8008b9e:	2164      	movs	r1, #100	; 0x64
 8008ba0:	fb01 f303 	mul.w	r3, r1, r3
 8008ba4:	1ad3      	subs	r3, r2, r3
 8008ba6:	00db      	lsls	r3, r3, #3
 8008ba8:	3332      	adds	r3, #50	; 0x32
 8008baa:	4a67      	ldr	r2, [pc, #412]	; (8008d48 <UART_SetConfig+0x38c>)
 8008bac:	fba2 2303 	umull	r2, r3, r2, r3
 8008bb0:	095b      	lsrs	r3, r3, #5
 8008bb2:	f003 0207 	and.w	r2, r3, #7
 8008bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4432      	add	r2, r6
 8008bbc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008bbe:	e0b9      	b.n	8008d34 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008bc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008bc2:	461c      	mov	r4, r3
 8008bc4:	f04f 0500 	mov.w	r5, #0
 8008bc8:	4622      	mov	r2, r4
 8008bca:	462b      	mov	r3, r5
 8008bcc:	1891      	adds	r1, r2, r2
 8008bce:	6139      	str	r1, [r7, #16]
 8008bd0:	415b      	adcs	r3, r3
 8008bd2:	617b      	str	r3, [r7, #20]
 8008bd4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008bd8:	1912      	adds	r2, r2, r4
 8008bda:	eb45 0303 	adc.w	r3, r5, r3
 8008bde:	f04f 0000 	mov.w	r0, #0
 8008be2:	f04f 0100 	mov.w	r1, #0
 8008be6:	00d9      	lsls	r1, r3, #3
 8008be8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008bec:	00d0      	lsls	r0, r2, #3
 8008bee:	4602      	mov	r2, r0
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	eb12 0804 	adds.w	r8, r2, r4
 8008bf6:	eb43 0905 	adc.w	r9, r3, r5
 8008bfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f04f 0100 	mov.w	r1, #0
 8008c04:	f04f 0200 	mov.w	r2, #0
 8008c08:	f04f 0300 	mov.w	r3, #0
 8008c0c:	008b      	lsls	r3, r1, #2
 8008c0e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008c12:	0082      	lsls	r2, r0, #2
 8008c14:	4640      	mov	r0, r8
 8008c16:	4649      	mov	r1, r9
 8008c18:	f7f7 ff48 	bl	8000aac <__aeabi_uldivmod>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	460b      	mov	r3, r1
 8008c20:	4b49      	ldr	r3, [pc, #292]	; (8008d48 <UART_SetConfig+0x38c>)
 8008c22:	fba3 2302 	umull	r2, r3, r3, r2
 8008c26:	095b      	lsrs	r3, r3, #5
 8008c28:	011e      	lsls	r6, r3, #4
 8008c2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f04f 0100 	mov.w	r1, #0
 8008c32:	4602      	mov	r2, r0
 8008c34:	460b      	mov	r3, r1
 8008c36:	1894      	adds	r4, r2, r2
 8008c38:	60bc      	str	r4, [r7, #8]
 8008c3a:	415b      	adcs	r3, r3
 8008c3c:	60fb      	str	r3, [r7, #12]
 8008c3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008c42:	1812      	adds	r2, r2, r0
 8008c44:	eb41 0303 	adc.w	r3, r1, r3
 8008c48:	f04f 0400 	mov.w	r4, #0
 8008c4c:	f04f 0500 	mov.w	r5, #0
 8008c50:	00dd      	lsls	r5, r3, #3
 8008c52:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008c56:	00d4      	lsls	r4, r2, #3
 8008c58:	4622      	mov	r2, r4
 8008c5a:	462b      	mov	r3, r5
 8008c5c:	1814      	adds	r4, r2, r0
 8008c5e:	64bc      	str	r4, [r7, #72]	; 0x48
 8008c60:	414b      	adcs	r3, r1
 8008c62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f04f 0100 	mov.w	r1, #0
 8008c6e:	f04f 0200 	mov.w	r2, #0
 8008c72:	f04f 0300 	mov.w	r3, #0
 8008c76:	008b      	lsls	r3, r1, #2
 8008c78:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008c7c:	0082      	lsls	r2, r0, #2
 8008c7e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008c82:	f7f7 ff13 	bl	8000aac <__aeabi_uldivmod>
 8008c86:	4602      	mov	r2, r0
 8008c88:	460b      	mov	r3, r1
 8008c8a:	4b2f      	ldr	r3, [pc, #188]	; (8008d48 <UART_SetConfig+0x38c>)
 8008c8c:	fba3 1302 	umull	r1, r3, r3, r2
 8008c90:	095b      	lsrs	r3, r3, #5
 8008c92:	2164      	movs	r1, #100	; 0x64
 8008c94:	fb01 f303 	mul.w	r3, r1, r3
 8008c98:	1ad3      	subs	r3, r2, r3
 8008c9a:	011b      	lsls	r3, r3, #4
 8008c9c:	3332      	adds	r3, #50	; 0x32
 8008c9e:	4a2a      	ldr	r2, [pc, #168]	; (8008d48 <UART_SetConfig+0x38c>)
 8008ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ca4:	095b      	lsrs	r3, r3, #5
 8008ca6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008caa:	441e      	add	r6, r3
 8008cac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f04f 0100 	mov.w	r1, #0
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	1894      	adds	r4, r2, r2
 8008cba:	603c      	str	r4, [r7, #0]
 8008cbc:	415b      	adcs	r3, r3
 8008cbe:	607b      	str	r3, [r7, #4]
 8008cc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cc4:	1812      	adds	r2, r2, r0
 8008cc6:	eb41 0303 	adc.w	r3, r1, r3
 8008cca:	f04f 0400 	mov.w	r4, #0
 8008cce:	f04f 0500 	mov.w	r5, #0
 8008cd2:	00dd      	lsls	r5, r3, #3
 8008cd4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008cd8:	00d4      	lsls	r4, r2, #3
 8008cda:	4622      	mov	r2, r4
 8008cdc:	462b      	mov	r3, r5
 8008cde:	eb12 0a00 	adds.w	sl, r2, r0
 8008ce2:	eb43 0b01 	adc.w	fp, r3, r1
 8008ce6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	4618      	mov	r0, r3
 8008cec:	f04f 0100 	mov.w	r1, #0
 8008cf0:	f04f 0200 	mov.w	r2, #0
 8008cf4:	f04f 0300 	mov.w	r3, #0
 8008cf8:	008b      	lsls	r3, r1, #2
 8008cfa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008cfe:	0082      	lsls	r2, r0, #2
 8008d00:	4650      	mov	r0, sl
 8008d02:	4659      	mov	r1, fp
 8008d04:	f7f7 fed2 	bl	8000aac <__aeabi_uldivmod>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	4b0e      	ldr	r3, [pc, #56]	; (8008d48 <UART_SetConfig+0x38c>)
 8008d0e:	fba3 1302 	umull	r1, r3, r3, r2
 8008d12:	095b      	lsrs	r3, r3, #5
 8008d14:	2164      	movs	r1, #100	; 0x64
 8008d16:	fb01 f303 	mul.w	r3, r1, r3
 8008d1a:	1ad3      	subs	r3, r2, r3
 8008d1c:	011b      	lsls	r3, r3, #4
 8008d1e:	3332      	adds	r3, #50	; 0x32
 8008d20:	4a09      	ldr	r2, [pc, #36]	; (8008d48 <UART_SetConfig+0x38c>)
 8008d22:	fba2 2303 	umull	r2, r3, r2, r3
 8008d26:	095b      	lsrs	r3, r3, #5
 8008d28:	f003 020f 	and.w	r2, r3, #15
 8008d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4432      	add	r2, r6
 8008d32:	609a      	str	r2, [r3, #8]
}
 8008d34:	bf00      	nop
 8008d36:	377c      	adds	r7, #124	; 0x7c
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d3e:	bf00      	nop
 8008d40:	40011000 	.word	0x40011000
 8008d44:	40011400 	.word	0x40011400
 8008d48:	51eb851f 	.word	0x51eb851f

08008d4c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008d4c:	b480      	push	{r7}
 8008d4e:	b085      	sub	sp, #20
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008d56:	2300      	movs	r3, #0
 8008d58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d64:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	4b20      	ldr	r3, [pc, #128]	; (8008dec <FSMC_NORSRAM_Init+0xa0>)
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008d76:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008d7c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008d82:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008d88:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008d8e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008d94:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008d9a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008da0:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008da6:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008dac:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8008db2:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8008db8:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008dba:	68fa      	ldr	r2, [r7, #12]
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	2b08      	cmp	r3, #8
 8008dc6:	d103      	bne.n	8008dd0 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dce:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	68f9      	ldr	r1, [r7, #12]
 8008dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008ddc:	2300      	movs	r3, #0
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3714      	adds	r7, #20
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	fff00080 	.word	0xfff00080

08008df0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b087      	sub	sp, #28
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	60b9      	str	r1, [r7, #8]
 8008dfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	1c5a      	adds	r2, r3, #1
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e0a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008e12:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008e1e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008e26:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	68db      	ldr	r3, [r3, #12]
 8008e2c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008e2e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	3b01      	subs	r3, #1
 8008e36:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008e38:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	695b      	ldr	r3, [r3, #20]
 8008e3e:	3b02      	subs	r3, #2
 8008e40:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008e42:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	697a      	ldr	r2, [r7, #20]
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	1c5a      	adds	r2, r3, #1
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	6979      	ldr	r1, [r7, #20]
 8008e58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008e5c:	2300      	movs	r3, #0
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	371c      	adds	r7, #28
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr
	...

08008e6c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b087      	sub	sp, #28
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	607a      	str	r2, [r7, #4]
 8008e78:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008e84:	d122      	bne.n	8008ecc <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	687a      	ldr	r2, [r7, #4]
 8008e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e8e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	4b15      	ldr	r3, [pc, #84]	; (8008ee8 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008e94:	4013      	ands	r3, r2
 8008e96:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008ea2:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008eaa:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	68db      	ldr	r3, [r3, #12]
 8008eb0:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8008eb2:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008eb8:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008eba:	697a      	ldr	r2, [r7, #20]
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	6979      	ldr	r1, [r7, #20]
 8008ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008eca:	e005      	b.n	8008ed8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	371c      	adds	r7, #28
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee4:	4770      	bx	lr
 8008ee6:	bf00      	nop
 8008ee8:	cff00000 	.word	0xcff00000

08008eec <__errno>:
 8008eec:	4b01      	ldr	r3, [pc, #4]	; (8008ef4 <__errno+0x8>)
 8008eee:	6818      	ldr	r0, [r3, #0]
 8008ef0:	4770      	bx	lr
 8008ef2:	bf00      	nop
 8008ef4:	2000001c 	.word	0x2000001c

08008ef8 <__libc_init_array>:
 8008ef8:	b570      	push	{r4, r5, r6, lr}
 8008efa:	4d0d      	ldr	r5, [pc, #52]	; (8008f30 <__libc_init_array+0x38>)
 8008efc:	4c0d      	ldr	r4, [pc, #52]	; (8008f34 <__libc_init_array+0x3c>)
 8008efe:	1b64      	subs	r4, r4, r5
 8008f00:	10a4      	asrs	r4, r4, #2
 8008f02:	2600      	movs	r6, #0
 8008f04:	42a6      	cmp	r6, r4
 8008f06:	d109      	bne.n	8008f1c <__libc_init_array+0x24>
 8008f08:	4d0b      	ldr	r5, [pc, #44]	; (8008f38 <__libc_init_array+0x40>)
 8008f0a:	4c0c      	ldr	r4, [pc, #48]	; (8008f3c <__libc_init_array+0x44>)
 8008f0c:	f000 fc4e 	bl	80097ac <_init>
 8008f10:	1b64      	subs	r4, r4, r5
 8008f12:	10a4      	asrs	r4, r4, #2
 8008f14:	2600      	movs	r6, #0
 8008f16:	42a6      	cmp	r6, r4
 8008f18:	d105      	bne.n	8008f26 <__libc_init_array+0x2e>
 8008f1a:	bd70      	pop	{r4, r5, r6, pc}
 8008f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f20:	4798      	blx	r3
 8008f22:	3601      	adds	r6, #1
 8008f24:	e7ee      	b.n	8008f04 <__libc_init_array+0xc>
 8008f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f2a:	4798      	blx	r3
 8008f2c:	3601      	adds	r6, #1
 8008f2e:	e7f2      	b.n	8008f16 <__libc_init_array+0x1e>
 8008f30:	0800c81c 	.word	0x0800c81c
 8008f34:	0800c81c 	.word	0x0800c81c
 8008f38:	0800c81c 	.word	0x0800c81c
 8008f3c:	0800c820 	.word	0x0800c820

08008f40 <memset>:
 8008f40:	4402      	add	r2, r0
 8008f42:	4603      	mov	r3, r0
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d100      	bne.n	8008f4a <memset+0xa>
 8008f48:	4770      	bx	lr
 8008f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8008f4e:	e7f9      	b.n	8008f44 <memset+0x4>

08008f50 <siprintf>:
 8008f50:	b40e      	push	{r1, r2, r3}
 8008f52:	b500      	push	{lr}
 8008f54:	b09c      	sub	sp, #112	; 0x70
 8008f56:	ab1d      	add	r3, sp, #116	; 0x74
 8008f58:	9002      	str	r0, [sp, #8]
 8008f5a:	9006      	str	r0, [sp, #24]
 8008f5c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f60:	4809      	ldr	r0, [pc, #36]	; (8008f88 <siprintf+0x38>)
 8008f62:	9107      	str	r1, [sp, #28]
 8008f64:	9104      	str	r1, [sp, #16]
 8008f66:	4909      	ldr	r1, [pc, #36]	; (8008f8c <siprintf+0x3c>)
 8008f68:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f6c:	9105      	str	r1, [sp, #20]
 8008f6e:	6800      	ldr	r0, [r0, #0]
 8008f70:	9301      	str	r3, [sp, #4]
 8008f72:	a902      	add	r1, sp, #8
 8008f74:	f000 f868 	bl	8009048 <_svfiprintf_r>
 8008f78:	9b02      	ldr	r3, [sp, #8]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	701a      	strb	r2, [r3, #0]
 8008f7e:	b01c      	add	sp, #112	; 0x70
 8008f80:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f84:	b003      	add	sp, #12
 8008f86:	4770      	bx	lr
 8008f88:	2000001c 	.word	0x2000001c
 8008f8c:	ffff0208 	.word	0xffff0208

08008f90 <__ssputs_r>:
 8008f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f94:	688e      	ldr	r6, [r1, #8]
 8008f96:	429e      	cmp	r6, r3
 8008f98:	4682      	mov	sl, r0
 8008f9a:	460c      	mov	r4, r1
 8008f9c:	4690      	mov	r8, r2
 8008f9e:	461f      	mov	r7, r3
 8008fa0:	d838      	bhi.n	8009014 <__ssputs_r+0x84>
 8008fa2:	898a      	ldrh	r2, [r1, #12]
 8008fa4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008fa8:	d032      	beq.n	8009010 <__ssputs_r+0x80>
 8008faa:	6825      	ldr	r5, [r4, #0]
 8008fac:	6909      	ldr	r1, [r1, #16]
 8008fae:	eba5 0901 	sub.w	r9, r5, r1
 8008fb2:	6965      	ldr	r5, [r4, #20]
 8008fb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008fb8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	444b      	add	r3, r9
 8008fc0:	106d      	asrs	r5, r5, #1
 8008fc2:	429d      	cmp	r5, r3
 8008fc4:	bf38      	it	cc
 8008fc6:	461d      	movcc	r5, r3
 8008fc8:	0553      	lsls	r3, r2, #21
 8008fca:	d531      	bpl.n	8009030 <__ssputs_r+0xa0>
 8008fcc:	4629      	mov	r1, r5
 8008fce:	f000 fb47 	bl	8009660 <_malloc_r>
 8008fd2:	4606      	mov	r6, r0
 8008fd4:	b950      	cbnz	r0, 8008fec <__ssputs_r+0x5c>
 8008fd6:	230c      	movs	r3, #12
 8008fd8:	f8ca 3000 	str.w	r3, [sl]
 8008fdc:	89a3      	ldrh	r3, [r4, #12]
 8008fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fe2:	81a3      	strh	r3, [r4, #12]
 8008fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fec:	6921      	ldr	r1, [r4, #16]
 8008fee:	464a      	mov	r2, r9
 8008ff0:	f000 fabe 	bl	8009570 <memcpy>
 8008ff4:	89a3      	ldrh	r3, [r4, #12]
 8008ff6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008ffa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ffe:	81a3      	strh	r3, [r4, #12]
 8009000:	6126      	str	r6, [r4, #16]
 8009002:	6165      	str	r5, [r4, #20]
 8009004:	444e      	add	r6, r9
 8009006:	eba5 0509 	sub.w	r5, r5, r9
 800900a:	6026      	str	r6, [r4, #0]
 800900c:	60a5      	str	r5, [r4, #8]
 800900e:	463e      	mov	r6, r7
 8009010:	42be      	cmp	r6, r7
 8009012:	d900      	bls.n	8009016 <__ssputs_r+0x86>
 8009014:	463e      	mov	r6, r7
 8009016:	4632      	mov	r2, r6
 8009018:	6820      	ldr	r0, [r4, #0]
 800901a:	4641      	mov	r1, r8
 800901c:	f000 fab6 	bl	800958c <memmove>
 8009020:	68a3      	ldr	r3, [r4, #8]
 8009022:	6822      	ldr	r2, [r4, #0]
 8009024:	1b9b      	subs	r3, r3, r6
 8009026:	4432      	add	r2, r6
 8009028:	60a3      	str	r3, [r4, #8]
 800902a:	6022      	str	r2, [r4, #0]
 800902c:	2000      	movs	r0, #0
 800902e:	e7db      	b.n	8008fe8 <__ssputs_r+0x58>
 8009030:	462a      	mov	r2, r5
 8009032:	f000 fb6f 	bl	8009714 <_realloc_r>
 8009036:	4606      	mov	r6, r0
 8009038:	2800      	cmp	r0, #0
 800903a:	d1e1      	bne.n	8009000 <__ssputs_r+0x70>
 800903c:	6921      	ldr	r1, [r4, #16]
 800903e:	4650      	mov	r0, sl
 8009040:	f000 fabe 	bl	80095c0 <_free_r>
 8009044:	e7c7      	b.n	8008fd6 <__ssputs_r+0x46>
	...

08009048 <_svfiprintf_r>:
 8009048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800904c:	4698      	mov	r8, r3
 800904e:	898b      	ldrh	r3, [r1, #12]
 8009050:	061b      	lsls	r3, r3, #24
 8009052:	b09d      	sub	sp, #116	; 0x74
 8009054:	4607      	mov	r7, r0
 8009056:	460d      	mov	r5, r1
 8009058:	4614      	mov	r4, r2
 800905a:	d50e      	bpl.n	800907a <_svfiprintf_r+0x32>
 800905c:	690b      	ldr	r3, [r1, #16]
 800905e:	b963      	cbnz	r3, 800907a <_svfiprintf_r+0x32>
 8009060:	2140      	movs	r1, #64	; 0x40
 8009062:	f000 fafd 	bl	8009660 <_malloc_r>
 8009066:	6028      	str	r0, [r5, #0]
 8009068:	6128      	str	r0, [r5, #16]
 800906a:	b920      	cbnz	r0, 8009076 <_svfiprintf_r+0x2e>
 800906c:	230c      	movs	r3, #12
 800906e:	603b      	str	r3, [r7, #0]
 8009070:	f04f 30ff 	mov.w	r0, #4294967295
 8009074:	e0d1      	b.n	800921a <_svfiprintf_r+0x1d2>
 8009076:	2340      	movs	r3, #64	; 0x40
 8009078:	616b      	str	r3, [r5, #20]
 800907a:	2300      	movs	r3, #0
 800907c:	9309      	str	r3, [sp, #36]	; 0x24
 800907e:	2320      	movs	r3, #32
 8009080:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009084:	f8cd 800c 	str.w	r8, [sp, #12]
 8009088:	2330      	movs	r3, #48	; 0x30
 800908a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009234 <_svfiprintf_r+0x1ec>
 800908e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009092:	f04f 0901 	mov.w	r9, #1
 8009096:	4623      	mov	r3, r4
 8009098:	469a      	mov	sl, r3
 800909a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800909e:	b10a      	cbz	r2, 80090a4 <_svfiprintf_r+0x5c>
 80090a0:	2a25      	cmp	r2, #37	; 0x25
 80090a2:	d1f9      	bne.n	8009098 <_svfiprintf_r+0x50>
 80090a4:	ebba 0b04 	subs.w	fp, sl, r4
 80090a8:	d00b      	beq.n	80090c2 <_svfiprintf_r+0x7a>
 80090aa:	465b      	mov	r3, fp
 80090ac:	4622      	mov	r2, r4
 80090ae:	4629      	mov	r1, r5
 80090b0:	4638      	mov	r0, r7
 80090b2:	f7ff ff6d 	bl	8008f90 <__ssputs_r>
 80090b6:	3001      	adds	r0, #1
 80090b8:	f000 80aa 	beq.w	8009210 <_svfiprintf_r+0x1c8>
 80090bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090be:	445a      	add	r2, fp
 80090c0:	9209      	str	r2, [sp, #36]	; 0x24
 80090c2:	f89a 3000 	ldrb.w	r3, [sl]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	f000 80a2 	beq.w	8009210 <_svfiprintf_r+0x1c8>
 80090cc:	2300      	movs	r3, #0
 80090ce:	f04f 32ff 	mov.w	r2, #4294967295
 80090d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090d6:	f10a 0a01 	add.w	sl, sl, #1
 80090da:	9304      	str	r3, [sp, #16]
 80090dc:	9307      	str	r3, [sp, #28]
 80090de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090e2:	931a      	str	r3, [sp, #104]	; 0x68
 80090e4:	4654      	mov	r4, sl
 80090e6:	2205      	movs	r2, #5
 80090e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090ec:	4851      	ldr	r0, [pc, #324]	; (8009234 <_svfiprintf_r+0x1ec>)
 80090ee:	f7f7 f86f 	bl	80001d0 <memchr>
 80090f2:	9a04      	ldr	r2, [sp, #16]
 80090f4:	b9d8      	cbnz	r0, 800912e <_svfiprintf_r+0xe6>
 80090f6:	06d0      	lsls	r0, r2, #27
 80090f8:	bf44      	itt	mi
 80090fa:	2320      	movmi	r3, #32
 80090fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009100:	0711      	lsls	r1, r2, #28
 8009102:	bf44      	itt	mi
 8009104:	232b      	movmi	r3, #43	; 0x2b
 8009106:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800910a:	f89a 3000 	ldrb.w	r3, [sl]
 800910e:	2b2a      	cmp	r3, #42	; 0x2a
 8009110:	d015      	beq.n	800913e <_svfiprintf_r+0xf6>
 8009112:	9a07      	ldr	r2, [sp, #28]
 8009114:	4654      	mov	r4, sl
 8009116:	2000      	movs	r0, #0
 8009118:	f04f 0c0a 	mov.w	ip, #10
 800911c:	4621      	mov	r1, r4
 800911e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009122:	3b30      	subs	r3, #48	; 0x30
 8009124:	2b09      	cmp	r3, #9
 8009126:	d94e      	bls.n	80091c6 <_svfiprintf_r+0x17e>
 8009128:	b1b0      	cbz	r0, 8009158 <_svfiprintf_r+0x110>
 800912a:	9207      	str	r2, [sp, #28]
 800912c:	e014      	b.n	8009158 <_svfiprintf_r+0x110>
 800912e:	eba0 0308 	sub.w	r3, r0, r8
 8009132:	fa09 f303 	lsl.w	r3, r9, r3
 8009136:	4313      	orrs	r3, r2
 8009138:	9304      	str	r3, [sp, #16]
 800913a:	46a2      	mov	sl, r4
 800913c:	e7d2      	b.n	80090e4 <_svfiprintf_r+0x9c>
 800913e:	9b03      	ldr	r3, [sp, #12]
 8009140:	1d19      	adds	r1, r3, #4
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	9103      	str	r1, [sp, #12]
 8009146:	2b00      	cmp	r3, #0
 8009148:	bfbb      	ittet	lt
 800914a:	425b      	neglt	r3, r3
 800914c:	f042 0202 	orrlt.w	r2, r2, #2
 8009150:	9307      	strge	r3, [sp, #28]
 8009152:	9307      	strlt	r3, [sp, #28]
 8009154:	bfb8      	it	lt
 8009156:	9204      	strlt	r2, [sp, #16]
 8009158:	7823      	ldrb	r3, [r4, #0]
 800915a:	2b2e      	cmp	r3, #46	; 0x2e
 800915c:	d10c      	bne.n	8009178 <_svfiprintf_r+0x130>
 800915e:	7863      	ldrb	r3, [r4, #1]
 8009160:	2b2a      	cmp	r3, #42	; 0x2a
 8009162:	d135      	bne.n	80091d0 <_svfiprintf_r+0x188>
 8009164:	9b03      	ldr	r3, [sp, #12]
 8009166:	1d1a      	adds	r2, r3, #4
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	9203      	str	r2, [sp, #12]
 800916c:	2b00      	cmp	r3, #0
 800916e:	bfb8      	it	lt
 8009170:	f04f 33ff 	movlt.w	r3, #4294967295
 8009174:	3402      	adds	r4, #2
 8009176:	9305      	str	r3, [sp, #20]
 8009178:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009244 <_svfiprintf_r+0x1fc>
 800917c:	7821      	ldrb	r1, [r4, #0]
 800917e:	2203      	movs	r2, #3
 8009180:	4650      	mov	r0, sl
 8009182:	f7f7 f825 	bl	80001d0 <memchr>
 8009186:	b140      	cbz	r0, 800919a <_svfiprintf_r+0x152>
 8009188:	2340      	movs	r3, #64	; 0x40
 800918a:	eba0 000a 	sub.w	r0, r0, sl
 800918e:	fa03 f000 	lsl.w	r0, r3, r0
 8009192:	9b04      	ldr	r3, [sp, #16]
 8009194:	4303      	orrs	r3, r0
 8009196:	3401      	adds	r4, #1
 8009198:	9304      	str	r3, [sp, #16]
 800919a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800919e:	4826      	ldr	r0, [pc, #152]	; (8009238 <_svfiprintf_r+0x1f0>)
 80091a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091a4:	2206      	movs	r2, #6
 80091a6:	f7f7 f813 	bl	80001d0 <memchr>
 80091aa:	2800      	cmp	r0, #0
 80091ac:	d038      	beq.n	8009220 <_svfiprintf_r+0x1d8>
 80091ae:	4b23      	ldr	r3, [pc, #140]	; (800923c <_svfiprintf_r+0x1f4>)
 80091b0:	bb1b      	cbnz	r3, 80091fa <_svfiprintf_r+0x1b2>
 80091b2:	9b03      	ldr	r3, [sp, #12]
 80091b4:	3307      	adds	r3, #7
 80091b6:	f023 0307 	bic.w	r3, r3, #7
 80091ba:	3308      	adds	r3, #8
 80091bc:	9303      	str	r3, [sp, #12]
 80091be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091c0:	4433      	add	r3, r6
 80091c2:	9309      	str	r3, [sp, #36]	; 0x24
 80091c4:	e767      	b.n	8009096 <_svfiprintf_r+0x4e>
 80091c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80091ca:	460c      	mov	r4, r1
 80091cc:	2001      	movs	r0, #1
 80091ce:	e7a5      	b.n	800911c <_svfiprintf_r+0xd4>
 80091d0:	2300      	movs	r3, #0
 80091d2:	3401      	adds	r4, #1
 80091d4:	9305      	str	r3, [sp, #20]
 80091d6:	4619      	mov	r1, r3
 80091d8:	f04f 0c0a 	mov.w	ip, #10
 80091dc:	4620      	mov	r0, r4
 80091de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091e2:	3a30      	subs	r2, #48	; 0x30
 80091e4:	2a09      	cmp	r2, #9
 80091e6:	d903      	bls.n	80091f0 <_svfiprintf_r+0x1a8>
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d0c5      	beq.n	8009178 <_svfiprintf_r+0x130>
 80091ec:	9105      	str	r1, [sp, #20]
 80091ee:	e7c3      	b.n	8009178 <_svfiprintf_r+0x130>
 80091f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80091f4:	4604      	mov	r4, r0
 80091f6:	2301      	movs	r3, #1
 80091f8:	e7f0      	b.n	80091dc <_svfiprintf_r+0x194>
 80091fa:	ab03      	add	r3, sp, #12
 80091fc:	9300      	str	r3, [sp, #0]
 80091fe:	462a      	mov	r2, r5
 8009200:	4b0f      	ldr	r3, [pc, #60]	; (8009240 <_svfiprintf_r+0x1f8>)
 8009202:	a904      	add	r1, sp, #16
 8009204:	4638      	mov	r0, r7
 8009206:	f3af 8000 	nop.w
 800920a:	1c42      	adds	r2, r0, #1
 800920c:	4606      	mov	r6, r0
 800920e:	d1d6      	bne.n	80091be <_svfiprintf_r+0x176>
 8009210:	89ab      	ldrh	r3, [r5, #12]
 8009212:	065b      	lsls	r3, r3, #25
 8009214:	f53f af2c 	bmi.w	8009070 <_svfiprintf_r+0x28>
 8009218:	9809      	ldr	r0, [sp, #36]	; 0x24
 800921a:	b01d      	add	sp, #116	; 0x74
 800921c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009220:	ab03      	add	r3, sp, #12
 8009222:	9300      	str	r3, [sp, #0]
 8009224:	462a      	mov	r2, r5
 8009226:	4b06      	ldr	r3, [pc, #24]	; (8009240 <_svfiprintf_r+0x1f8>)
 8009228:	a904      	add	r1, sp, #16
 800922a:	4638      	mov	r0, r7
 800922c:	f000 f87a 	bl	8009324 <_printf_i>
 8009230:	e7eb      	b.n	800920a <_svfiprintf_r+0x1c2>
 8009232:	bf00      	nop
 8009234:	0800c7e0 	.word	0x0800c7e0
 8009238:	0800c7ea 	.word	0x0800c7ea
 800923c:	00000000 	.word	0x00000000
 8009240:	08008f91 	.word	0x08008f91
 8009244:	0800c7e6 	.word	0x0800c7e6

08009248 <_printf_common>:
 8009248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800924c:	4616      	mov	r6, r2
 800924e:	4699      	mov	r9, r3
 8009250:	688a      	ldr	r2, [r1, #8]
 8009252:	690b      	ldr	r3, [r1, #16]
 8009254:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009258:	4293      	cmp	r3, r2
 800925a:	bfb8      	it	lt
 800925c:	4613      	movlt	r3, r2
 800925e:	6033      	str	r3, [r6, #0]
 8009260:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009264:	4607      	mov	r7, r0
 8009266:	460c      	mov	r4, r1
 8009268:	b10a      	cbz	r2, 800926e <_printf_common+0x26>
 800926a:	3301      	adds	r3, #1
 800926c:	6033      	str	r3, [r6, #0]
 800926e:	6823      	ldr	r3, [r4, #0]
 8009270:	0699      	lsls	r1, r3, #26
 8009272:	bf42      	ittt	mi
 8009274:	6833      	ldrmi	r3, [r6, #0]
 8009276:	3302      	addmi	r3, #2
 8009278:	6033      	strmi	r3, [r6, #0]
 800927a:	6825      	ldr	r5, [r4, #0]
 800927c:	f015 0506 	ands.w	r5, r5, #6
 8009280:	d106      	bne.n	8009290 <_printf_common+0x48>
 8009282:	f104 0a19 	add.w	sl, r4, #25
 8009286:	68e3      	ldr	r3, [r4, #12]
 8009288:	6832      	ldr	r2, [r6, #0]
 800928a:	1a9b      	subs	r3, r3, r2
 800928c:	42ab      	cmp	r3, r5
 800928e:	dc26      	bgt.n	80092de <_printf_common+0x96>
 8009290:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009294:	1e13      	subs	r3, r2, #0
 8009296:	6822      	ldr	r2, [r4, #0]
 8009298:	bf18      	it	ne
 800929a:	2301      	movne	r3, #1
 800929c:	0692      	lsls	r2, r2, #26
 800929e:	d42b      	bmi.n	80092f8 <_printf_common+0xb0>
 80092a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092a4:	4649      	mov	r1, r9
 80092a6:	4638      	mov	r0, r7
 80092a8:	47c0      	blx	r8
 80092aa:	3001      	adds	r0, #1
 80092ac:	d01e      	beq.n	80092ec <_printf_common+0xa4>
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	68e5      	ldr	r5, [r4, #12]
 80092b2:	6832      	ldr	r2, [r6, #0]
 80092b4:	f003 0306 	and.w	r3, r3, #6
 80092b8:	2b04      	cmp	r3, #4
 80092ba:	bf08      	it	eq
 80092bc:	1aad      	subeq	r5, r5, r2
 80092be:	68a3      	ldr	r3, [r4, #8]
 80092c0:	6922      	ldr	r2, [r4, #16]
 80092c2:	bf0c      	ite	eq
 80092c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092c8:	2500      	movne	r5, #0
 80092ca:	4293      	cmp	r3, r2
 80092cc:	bfc4      	itt	gt
 80092ce:	1a9b      	subgt	r3, r3, r2
 80092d0:	18ed      	addgt	r5, r5, r3
 80092d2:	2600      	movs	r6, #0
 80092d4:	341a      	adds	r4, #26
 80092d6:	42b5      	cmp	r5, r6
 80092d8:	d11a      	bne.n	8009310 <_printf_common+0xc8>
 80092da:	2000      	movs	r0, #0
 80092dc:	e008      	b.n	80092f0 <_printf_common+0xa8>
 80092de:	2301      	movs	r3, #1
 80092e0:	4652      	mov	r2, sl
 80092e2:	4649      	mov	r1, r9
 80092e4:	4638      	mov	r0, r7
 80092e6:	47c0      	blx	r8
 80092e8:	3001      	adds	r0, #1
 80092ea:	d103      	bne.n	80092f4 <_printf_common+0xac>
 80092ec:	f04f 30ff 	mov.w	r0, #4294967295
 80092f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092f4:	3501      	adds	r5, #1
 80092f6:	e7c6      	b.n	8009286 <_printf_common+0x3e>
 80092f8:	18e1      	adds	r1, r4, r3
 80092fa:	1c5a      	adds	r2, r3, #1
 80092fc:	2030      	movs	r0, #48	; 0x30
 80092fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009302:	4422      	add	r2, r4
 8009304:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009308:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800930c:	3302      	adds	r3, #2
 800930e:	e7c7      	b.n	80092a0 <_printf_common+0x58>
 8009310:	2301      	movs	r3, #1
 8009312:	4622      	mov	r2, r4
 8009314:	4649      	mov	r1, r9
 8009316:	4638      	mov	r0, r7
 8009318:	47c0      	blx	r8
 800931a:	3001      	adds	r0, #1
 800931c:	d0e6      	beq.n	80092ec <_printf_common+0xa4>
 800931e:	3601      	adds	r6, #1
 8009320:	e7d9      	b.n	80092d6 <_printf_common+0x8e>
	...

08009324 <_printf_i>:
 8009324:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009328:	460c      	mov	r4, r1
 800932a:	4691      	mov	r9, r2
 800932c:	7e27      	ldrb	r7, [r4, #24]
 800932e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009330:	2f78      	cmp	r7, #120	; 0x78
 8009332:	4680      	mov	r8, r0
 8009334:	469a      	mov	sl, r3
 8009336:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800933a:	d807      	bhi.n	800934c <_printf_i+0x28>
 800933c:	2f62      	cmp	r7, #98	; 0x62
 800933e:	d80a      	bhi.n	8009356 <_printf_i+0x32>
 8009340:	2f00      	cmp	r7, #0
 8009342:	f000 80d8 	beq.w	80094f6 <_printf_i+0x1d2>
 8009346:	2f58      	cmp	r7, #88	; 0x58
 8009348:	f000 80a3 	beq.w	8009492 <_printf_i+0x16e>
 800934c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009350:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009354:	e03a      	b.n	80093cc <_printf_i+0xa8>
 8009356:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800935a:	2b15      	cmp	r3, #21
 800935c:	d8f6      	bhi.n	800934c <_printf_i+0x28>
 800935e:	a001      	add	r0, pc, #4	; (adr r0, 8009364 <_printf_i+0x40>)
 8009360:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009364:	080093bd 	.word	0x080093bd
 8009368:	080093d1 	.word	0x080093d1
 800936c:	0800934d 	.word	0x0800934d
 8009370:	0800934d 	.word	0x0800934d
 8009374:	0800934d 	.word	0x0800934d
 8009378:	0800934d 	.word	0x0800934d
 800937c:	080093d1 	.word	0x080093d1
 8009380:	0800934d 	.word	0x0800934d
 8009384:	0800934d 	.word	0x0800934d
 8009388:	0800934d 	.word	0x0800934d
 800938c:	0800934d 	.word	0x0800934d
 8009390:	080094dd 	.word	0x080094dd
 8009394:	08009401 	.word	0x08009401
 8009398:	080094bf 	.word	0x080094bf
 800939c:	0800934d 	.word	0x0800934d
 80093a0:	0800934d 	.word	0x0800934d
 80093a4:	080094ff 	.word	0x080094ff
 80093a8:	0800934d 	.word	0x0800934d
 80093ac:	08009401 	.word	0x08009401
 80093b0:	0800934d 	.word	0x0800934d
 80093b4:	0800934d 	.word	0x0800934d
 80093b8:	080094c7 	.word	0x080094c7
 80093bc:	680b      	ldr	r3, [r1, #0]
 80093be:	1d1a      	adds	r2, r3, #4
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	600a      	str	r2, [r1, #0]
 80093c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80093c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093cc:	2301      	movs	r3, #1
 80093ce:	e0a3      	b.n	8009518 <_printf_i+0x1f4>
 80093d0:	6825      	ldr	r5, [r4, #0]
 80093d2:	6808      	ldr	r0, [r1, #0]
 80093d4:	062e      	lsls	r6, r5, #24
 80093d6:	f100 0304 	add.w	r3, r0, #4
 80093da:	d50a      	bpl.n	80093f2 <_printf_i+0xce>
 80093dc:	6805      	ldr	r5, [r0, #0]
 80093de:	600b      	str	r3, [r1, #0]
 80093e0:	2d00      	cmp	r5, #0
 80093e2:	da03      	bge.n	80093ec <_printf_i+0xc8>
 80093e4:	232d      	movs	r3, #45	; 0x2d
 80093e6:	426d      	negs	r5, r5
 80093e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093ec:	485e      	ldr	r0, [pc, #376]	; (8009568 <_printf_i+0x244>)
 80093ee:	230a      	movs	r3, #10
 80093f0:	e019      	b.n	8009426 <_printf_i+0x102>
 80093f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80093f6:	6805      	ldr	r5, [r0, #0]
 80093f8:	600b      	str	r3, [r1, #0]
 80093fa:	bf18      	it	ne
 80093fc:	b22d      	sxthne	r5, r5
 80093fe:	e7ef      	b.n	80093e0 <_printf_i+0xbc>
 8009400:	680b      	ldr	r3, [r1, #0]
 8009402:	6825      	ldr	r5, [r4, #0]
 8009404:	1d18      	adds	r0, r3, #4
 8009406:	6008      	str	r0, [r1, #0]
 8009408:	0628      	lsls	r0, r5, #24
 800940a:	d501      	bpl.n	8009410 <_printf_i+0xec>
 800940c:	681d      	ldr	r5, [r3, #0]
 800940e:	e002      	b.n	8009416 <_printf_i+0xf2>
 8009410:	0669      	lsls	r1, r5, #25
 8009412:	d5fb      	bpl.n	800940c <_printf_i+0xe8>
 8009414:	881d      	ldrh	r5, [r3, #0]
 8009416:	4854      	ldr	r0, [pc, #336]	; (8009568 <_printf_i+0x244>)
 8009418:	2f6f      	cmp	r7, #111	; 0x6f
 800941a:	bf0c      	ite	eq
 800941c:	2308      	moveq	r3, #8
 800941e:	230a      	movne	r3, #10
 8009420:	2100      	movs	r1, #0
 8009422:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009426:	6866      	ldr	r6, [r4, #4]
 8009428:	60a6      	str	r6, [r4, #8]
 800942a:	2e00      	cmp	r6, #0
 800942c:	bfa2      	ittt	ge
 800942e:	6821      	ldrge	r1, [r4, #0]
 8009430:	f021 0104 	bicge.w	r1, r1, #4
 8009434:	6021      	strge	r1, [r4, #0]
 8009436:	b90d      	cbnz	r5, 800943c <_printf_i+0x118>
 8009438:	2e00      	cmp	r6, #0
 800943a:	d04d      	beq.n	80094d8 <_printf_i+0x1b4>
 800943c:	4616      	mov	r6, r2
 800943e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009442:	fb03 5711 	mls	r7, r3, r1, r5
 8009446:	5dc7      	ldrb	r7, [r0, r7]
 8009448:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800944c:	462f      	mov	r7, r5
 800944e:	42bb      	cmp	r3, r7
 8009450:	460d      	mov	r5, r1
 8009452:	d9f4      	bls.n	800943e <_printf_i+0x11a>
 8009454:	2b08      	cmp	r3, #8
 8009456:	d10b      	bne.n	8009470 <_printf_i+0x14c>
 8009458:	6823      	ldr	r3, [r4, #0]
 800945a:	07df      	lsls	r7, r3, #31
 800945c:	d508      	bpl.n	8009470 <_printf_i+0x14c>
 800945e:	6923      	ldr	r3, [r4, #16]
 8009460:	6861      	ldr	r1, [r4, #4]
 8009462:	4299      	cmp	r1, r3
 8009464:	bfde      	ittt	le
 8009466:	2330      	movle	r3, #48	; 0x30
 8009468:	f806 3c01 	strble.w	r3, [r6, #-1]
 800946c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009470:	1b92      	subs	r2, r2, r6
 8009472:	6122      	str	r2, [r4, #16]
 8009474:	f8cd a000 	str.w	sl, [sp]
 8009478:	464b      	mov	r3, r9
 800947a:	aa03      	add	r2, sp, #12
 800947c:	4621      	mov	r1, r4
 800947e:	4640      	mov	r0, r8
 8009480:	f7ff fee2 	bl	8009248 <_printf_common>
 8009484:	3001      	adds	r0, #1
 8009486:	d14c      	bne.n	8009522 <_printf_i+0x1fe>
 8009488:	f04f 30ff 	mov.w	r0, #4294967295
 800948c:	b004      	add	sp, #16
 800948e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009492:	4835      	ldr	r0, [pc, #212]	; (8009568 <_printf_i+0x244>)
 8009494:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009498:	6823      	ldr	r3, [r4, #0]
 800949a:	680e      	ldr	r6, [r1, #0]
 800949c:	061f      	lsls	r7, r3, #24
 800949e:	f856 5b04 	ldr.w	r5, [r6], #4
 80094a2:	600e      	str	r6, [r1, #0]
 80094a4:	d514      	bpl.n	80094d0 <_printf_i+0x1ac>
 80094a6:	07d9      	lsls	r1, r3, #31
 80094a8:	bf44      	itt	mi
 80094aa:	f043 0320 	orrmi.w	r3, r3, #32
 80094ae:	6023      	strmi	r3, [r4, #0]
 80094b0:	b91d      	cbnz	r5, 80094ba <_printf_i+0x196>
 80094b2:	6823      	ldr	r3, [r4, #0]
 80094b4:	f023 0320 	bic.w	r3, r3, #32
 80094b8:	6023      	str	r3, [r4, #0]
 80094ba:	2310      	movs	r3, #16
 80094bc:	e7b0      	b.n	8009420 <_printf_i+0xfc>
 80094be:	6823      	ldr	r3, [r4, #0]
 80094c0:	f043 0320 	orr.w	r3, r3, #32
 80094c4:	6023      	str	r3, [r4, #0]
 80094c6:	2378      	movs	r3, #120	; 0x78
 80094c8:	4828      	ldr	r0, [pc, #160]	; (800956c <_printf_i+0x248>)
 80094ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80094ce:	e7e3      	b.n	8009498 <_printf_i+0x174>
 80094d0:	065e      	lsls	r6, r3, #25
 80094d2:	bf48      	it	mi
 80094d4:	b2ad      	uxthmi	r5, r5
 80094d6:	e7e6      	b.n	80094a6 <_printf_i+0x182>
 80094d8:	4616      	mov	r6, r2
 80094da:	e7bb      	b.n	8009454 <_printf_i+0x130>
 80094dc:	680b      	ldr	r3, [r1, #0]
 80094de:	6826      	ldr	r6, [r4, #0]
 80094e0:	6960      	ldr	r0, [r4, #20]
 80094e2:	1d1d      	adds	r5, r3, #4
 80094e4:	600d      	str	r5, [r1, #0]
 80094e6:	0635      	lsls	r5, r6, #24
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	d501      	bpl.n	80094f0 <_printf_i+0x1cc>
 80094ec:	6018      	str	r0, [r3, #0]
 80094ee:	e002      	b.n	80094f6 <_printf_i+0x1d2>
 80094f0:	0671      	lsls	r1, r6, #25
 80094f2:	d5fb      	bpl.n	80094ec <_printf_i+0x1c8>
 80094f4:	8018      	strh	r0, [r3, #0]
 80094f6:	2300      	movs	r3, #0
 80094f8:	6123      	str	r3, [r4, #16]
 80094fa:	4616      	mov	r6, r2
 80094fc:	e7ba      	b.n	8009474 <_printf_i+0x150>
 80094fe:	680b      	ldr	r3, [r1, #0]
 8009500:	1d1a      	adds	r2, r3, #4
 8009502:	600a      	str	r2, [r1, #0]
 8009504:	681e      	ldr	r6, [r3, #0]
 8009506:	6862      	ldr	r2, [r4, #4]
 8009508:	2100      	movs	r1, #0
 800950a:	4630      	mov	r0, r6
 800950c:	f7f6 fe60 	bl	80001d0 <memchr>
 8009510:	b108      	cbz	r0, 8009516 <_printf_i+0x1f2>
 8009512:	1b80      	subs	r0, r0, r6
 8009514:	6060      	str	r0, [r4, #4]
 8009516:	6863      	ldr	r3, [r4, #4]
 8009518:	6123      	str	r3, [r4, #16]
 800951a:	2300      	movs	r3, #0
 800951c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009520:	e7a8      	b.n	8009474 <_printf_i+0x150>
 8009522:	6923      	ldr	r3, [r4, #16]
 8009524:	4632      	mov	r2, r6
 8009526:	4649      	mov	r1, r9
 8009528:	4640      	mov	r0, r8
 800952a:	47d0      	blx	sl
 800952c:	3001      	adds	r0, #1
 800952e:	d0ab      	beq.n	8009488 <_printf_i+0x164>
 8009530:	6823      	ldr	r3, [r4, #0]
 8009532:	079b      	lsls	r3, r3, #30
 8009534:	d413      	bmi.n	800955e <_printf_i+0x23a>
 8009536:	68e0      	ldr	r0, [r4, #12]
 8009538:	9b03      	ldr	r3, [sp, #12]
 800953a:	4298      	cmp	r0, r3
 800953c:	bfb8      	it	lt
 800953e:	4618      	movlt	r0, r3
 8009540:	e7a4      	b.n	800948c <_printf_i+0x168>
 8009542:	2301      	movs	r3, #1
 8009544:	4632      	mov	r2, r6
 8009546:	4649      	mov	r1, r9
 8009548:	4640      	mov	r0, r8
 800954a:	47d0      	blx	sl
 800954c:	3001      	adds	r0, #1
 800954e:	d09b      	beq.n	8009488 <_printf_i+0x164>
 8009550:	3501      	adds	r5, #1
 8009552:	68e3      	ldr	r3, [r4, #12]
 8009554:	9903      	ldr	r1, [sp, #12]
 8009556:	1a5b      	subs	r3, r3, r1
 8009558:	42ab      	cmp	r3, r5
 800955a:	dcf2      	bgt.n	8009542 <_printf_i+0x21e>
 800955c:	e7eb      	b.n	8009536 <_printf_i+0x212>
 800955e:	2500      	movs	r5, #0
 8009560:	f104 0619 	add.w	r6, r4, #25
 8009564:	e7f5      	b.n	8009552 <_printf_i+0x22e>
 8009566:	bf00      	nop
 8009568:	0800c7f1 	.word	0x0800c7f1
 800956c:	0800c802 	.word	0x0800c802

08009570 <memcpy>:
 8009570:	440a      	add	r2, r1
 8009572:	4291      	cmp	r1, r2
 8009574:	f100 33ff 	add.w	r3, r0, #4294967295
 8009578:	d100      	bne.n	800957c <memcpy+0xc>
 800957a:	4770      	bx	lr
 800957c:	b510      	push	{r4, lr}
 800957e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009582:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009586:	4291      	cmp	r1, r2
 8009588:	d1f9      	bne.n	800957e <memcpy+0xe>
 800958a:	bd10      	pop	{r4, pc}

0800958c <memmove>:
 800958c:	4288      	cmp	r0, r1
 800958e:	b510      	push	{r4, lr}
 8009590:	eb01 0402 	add.w	r4, r1, r2
 8009594:	d902      	bls.n	800959c <memmove+0x10>
 8009596:	4284      	cmp	r4, r0
 8009598:	4623      	mov	r3, r4
 800959a:	d807      	bhi.n	80095ac <memmove+0x20>
 800959c:	1e43      	subs	r3, r0, #1
 800959e:	42a1      	cmp	r1, r4
 80095a0:	d008      	beq.n	80095b4 <memmove+0x28>
 80095a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095aa:	e7f8      	b.n	800959e <memmove+0x12>
 80095ac:	4402      	add	r2, r0
 80095ae:	4601      	mov	r1, r0
 80095b0:	428a      	cmp	r2, r1
 80095b2:	d100      	bne.n	80095b6 <memmove+0x2a>
 80095b4:	bd10      	pop	{r4, pc}
 80095b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095be:	e7f7      	b.n	80095b0 <memmove+0x24>

080095c0 <_free_r>:
 80095c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80095c2:	2900      	cmp	r1, #0
 80095c4:	d048      	beq.n	8009658 <_free_r+0x98>
 80095c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095ca:	9001      	str	r0, [sp, #4]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	f1a1 0404 	sub.w	r4, r1, #4
 80095d2:	bfb8      	it	lt
 80095d4:	18e4      	addlt	r4, r4, r3
 80095d6:	f000 f8d3 	bl	8009780 <__malloc_lock>
 80095da:	4a20      	ldr	r2, [pc, #128]	; (800965c <_free_r+0x9c>)
 80095dc:	9801      	ldr	r0, [sp, #4]
 80095de:	6813      	ldr	r3, [r2, #0]
 80095e0:	4615      	mov	r5, r2
 80095e2:	b933      	cbnz	r3, 80095f2 <_free_r+0x32>
 80095e4:	6063      	str	r3, [r4, #4]
 80095e6:	6014      	str	r4, [r2, #0]
 80095e8:	b003      	add	sp, #12
 80095ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095ee:	f000 b8cd 	b.w	800978c <__malloc_unlock>
 80095f2:	42a3      	cmp	r3, r4
 80095f4:	d90b      	bls.n	800960e <_free_r+0x4e>
 80095f6:	6821      	ldr	r1, [r4, #0]
 80095f8:	1862      	adds	r2, r4, r1
 80095fa:	4293      	cmp	r3, r2
 80095fc:	bf04      	itt	eq
 80095fe:	681a      	ldreq	r2, [r3, #0]
 8009600:	685b      	ldreq	r3, [r3, #4]
 8009602:	6063      	str	r3, [r4, #4]
 8009604:	bf04      	itt	eq
 8009606:	1852      	addeq	r2, r2, r1
 8009608:	6022      	streq	r2, [r4, #0]
 800960a:	602c      	str	r4, [r5, #0]
 800960c:	e7ec      	b.n	80095e8 <_free_r+0x28>
 800960e:	461a      	mov	r2, r3
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	b10b      	cbz	r3, 8009618 <_free_r+0x58>
 8009614:	42a3      	cmp	r3, r4
 8009616:	d9fa      	bls.n	800960e <_free_r+0x4e>
 8009618:	6811      	ldr	r1, [r2, #0]
 800961a:	1855      	adds	r5, r2, r1
 800961c:	42a5      	cmp	r5, r4
 800961e:	d10b      	bne.n	8009638 <_free_r+0x78>
 8009620:	6824      	ldr	r4, [r4, #0]
 8009622:	4421      	add	r1, r4
 8009624:	1854      	adds	r4, r2, r1
 8009626:	42a3      	cmp	r3, r4
 8009628:	6011      	str	r1, [r2, #0]
 800962a:	d1dd      	bne.n	80095e8 <_free_r+0x28>
 800962c:	681c      	ldr	r4, [r3, #0]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	6053      	str	r3, [r2, #4]
 8009632:	4421      	add	r1, r4
 8009634:	6011      	str	r1, [r2, #0]
 8009636:	e7d7      	b.n	80095e8 <_free_r+0x28>
 8009638:	d902      	bls.n	8009640 <_free_r+0x80>
 800963a:	230c      	movs	r3, #12
 800963c:	6003      	str	r3, [r0, #0]
 800963e:	e7d3      	b.n	80095e8 <_free_r+0x28>
 8009640:	6825      	ldr	r5, [r4, #0]
 8009642:	1961      	adds	r1, r4, r5
 8009644:	428b      	cmp	r3, r1
 8009646:	bf04      	itt	eq
 8009648:	6819      	ldreq	r1, [r3, #0]
 800964a:	685b      	ldreq	r3, [r3, #4]
 800964c:	6063      	str	r3, [r4, #4]
 800964e:	bf04      	itt	eq
 8009650:	1949      	addeq	r1, r1, r5
 8009652:	6021      	streq	r1, [r4, #0]
 8009654:	6054      	str	r4, [r2, #4]
 8009656:	e7c7      	b.n	80095e8 <_free_r+0x28>
 8009658:	b003      	add	sp, #12
 800965a:	bd30      	pop	{r4, r5, pc}
 800965c:	200000bc 	.word	0x200000bc

08009660 <_malloc_r>:
 8009660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009662:	1ccd      	adds	r5, r1, #3
 8009664:	f025 0503 	bic.w	r5, r5, #3
 8009668:	3508      	adds	r5, #8
 800966a:	2d0c      	cmp	r5, #12
 800966c:	bf38      	it	cc
 800966e:	250c      	movcc	r5, #12
 8009670:	2d00      	cmp	r5, #0
 8009672:	4606      	mov	r6, r0
 8009674:	db01      	blt.n	800967a <_malloc_r+0x1a>
 8009676:	42a9      	cmp	r1, r5
 8009678:	d903      	bls.n	8009682 <_malloc_r+0x22>
 800967a:	230c      	movs	r3, #12
 800967c:	6033      	str	r3, [r6, #0]
 800967e:	2000      	movs	r0, #0
 8009680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009682:	f000 f87d 	bl	8009780 <__malloc_lock>
 8009686:	4921      	ldr	r1, [pc, #132]	; (800970c <_malloc_r+0xac>)
 8009688:	680a      	ldr	r2, [r1, #0]
 800968a:	4614      	mov	r4, r2
 800968c:	b99c      	cbnz	r4, 80096b6 <_malloc_r+0x56>
 800968e:	4f20      	ldr	r7, [pc, #128]	; (8009710 <_malloc_r+0xb0>)
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	b923      	cbnz	r3, 800969e <_malloc_r+0x3e>
 8009694:	4621      	mov	r1, r4
 8009696:	4630      	mov	r0, r6
 8009698:	f000 f862 	bl	8009760 <_sbrk_r>
 800969c:	6038      	str	r0, [r7, #0]
 800969e:	4629      	mov	r1, r5
 80096a0:	4630      	mov	r0, r6
 80096a2:	f000 f85d 	bl	8009760 <_sbrk_r>
 80096a6:	1c43      	adds	r3, r0, #1
 80096a8:	d123      	bne.n	80096f2 <_malloc_r+0x92>
 80096aa:	230c      	movs	r3, #12
 80096ac:	6033      	str	r3, [r6, #0]
 80096ae:	4630      	mov	r0, r6
 80096b0:	f000 f86c 	bl	800978c <__malloc_unlock>
 80096b4:	e7e3      	b.n	800967e <_malloc_r+0x1e>
 80096b6:	6823      	ldr	r3, [r4, #0]
 80096b8:	1b5b      	subs	r3, r3, r5
 80096ba:	d417      	bmi.n	80096ec <_malloc_r+0x8c>
 80096bc:	2b0b      	cmp	r3, #11
 80096be:	d903      	bls.n	80096c8 <_malloc_r+0x68>
 80096c0:	6023      	str	r3, [r4, #0]
 80096c2:	441c      	add	r4, r3
 80096c4:	6025      	str	r5, [r4, #0]
 80096c6:	e004      	b.n	80096d2 <_malloc_r+0x72>
 80096c8:	6863      	ldr	r3, [r4, #4]
 80096ca:	42a2      	cmp	r2, r4
 80096cc:	bf0c      	ite	eq
 80096ce:	600b      	streq	r3, [r1, #0]
 80096d0:	6053      	strne	r3, [r2, #4]
 80096d2:	4630      	mov	r0, r6
 80096d4:	f000 f85a 	bl	800978c <__malloc_unlock>
 80096d8:	f104 000b 	add.w	r0, r4, #11
 80096dc:	1d23      	adds	r3, r4, #4
 80096de:	f020 0007 	bic.w	r0, r0, #7
 80096e2:	1ac2      	subs	r2, r0, r3
 80096e4:	d0cc      	beq.n	8009680 <_malloc_r+0x20>
 80096e6:	1a1b      	subs	r3, r3, r0
 80096e8:	50a3      	str	r3, [r4, r2]
 80096ea:	e7c9      	b.n	8009680 <_malloc_r+0x20>
 80096ec:	4622      	mov	r2, r4
 80096ee:	6864      	ldr	r4, [r4, #4]
 80096f0:	e7cc      	b.n	800968c <_malloc_r+0x2c>
 80096f2:	1cc4      	adds	r4, r0, #3
 80096f4:	f024 0403 	bic.w	r4, r4, #3
 80096f8:	42a0      	cmp	r0, r4
 80096fa:	d0e3      	beq.n	80096c4 <_malloc_r+0x64>
 80096fc:	1a21      	subs	r1, r4, r0
 80096fe:	4630      	mov	r0, r6
 8009700:	f000 f82e 	bl	8009760 <_sbrk_r>
 8009704:	3001      	adds	r0, #1
 8009706:	d1dd      	bne.n	80096c4 <_malloc_r+0x64>
 8009708:	e7cf      	b.n	80096aa <_malloc_r+0x4a>
 800970a:	bf00      	nop
 800970c:	200000bc 	.word	0x200000bc
 8009710:	200000c0 	.word	0x200000c0

08009714 <_realloc_r>:
 8009714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009716:	4607      	mov	r7, r0
 8009718:	4614      	mov	r4, r2
 800971a:	460e      	mov	r6, r1
 800971c:	b921      	cbnz	r1, 8009728 <_realloc_r+0x14>
 800971e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009722:	4611      	mov	r1, r2
 8009724:	f7ff bf9c 	b.w	8009660 <_malloc_r>
 8009728:	b922      	cbnz	r2, 8009734 <_realloc_r+0x20>
 800972a:	f7ff ff49 	bl	80095c0 <_free_r>
 800972e:	4625      	mov	r5, r4
 8009730:	4628      	mov	r0, r5
 8009732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009734:	f000 f830 	bl	8009798 <_malloc_usable_size_r>
 8009738:	42a0      	cmp	r0, r4
 800973a:	d20f      	bcs.n	800975c <_realloc_r+0x48>
 800973c:	4621      	mov	r1, r4
 800973e:	4638      	mov	r0, r7
 8009740:	f7ff ff8e 	bl	8009660 <_malloc_r>
 8009744:	4605      	mov	r5, r0
 8009746:	2800      	cmp	r0, #0
 8009748:	d0f2      	beq.n	8009730 <_realloc_r+0x1c>
 800974a:	4631      	mov	r1, r6
 800974c:	4622      	mov	r2, r4
 800974e:	f7ff ff0f 	bl	8009570 <memcpy>
 8009752:	4631      	mov	r1, r6
 8009754:	4638      	mov	r0, r7
 8009756:	f7ff ff33 	bl	80095c0 <_free_r>
 800975a:	e7e9      	b.n	8009730 <_realloc_r+0x1c>
 800975c:	4635      	mov	r5, r6
 800975e:	e7e7      	b.n	8009730 <_realloc_r+0x1c>

08009760 <_sbrk_r>:
 8009760:	b538      	push	{r3, r4, r5, lr}
 8009762:	4d06      	ldr	r5, [pc, #24]	; (800977c <_sbrk_r+0x1c>)
 8009764:	2300      	movs	r3, #0
 8009766:	4604      	mov	r4, r0
 8009768:	4608      	mov	r0, r1
 800976a:	602b      	str	r3, [r5, #0]
 800976c:	f7f9 fa6c 	bl	8002c48 <_sbrk>
 8009770:	1c43      	adds	r3, r0, #1
 8009772:	d102      	bne.n	800977a <_sbrk_r+0x1a>
 8009774:	682b      	ldr	r3, [r5, #0]
 8009776:	b103      	cbz	r3, 800977a <_sbrk_r+0x1a>
 8009778:	6023      	str	r3, [r4, #0]
 800977a:	bd38      	pop	{r3, r4, r5, pc}
 800977c:	2000041c 	.word	0x2000041c

08009780 <__malloc_lock>:
 8009780:	4801      	ldr	r0, [pc, #4]	; (8009788 <__malloc_lock+0x8>)
 8009782:	f000 b811 	b.w	80097a8 <__retarget_lock_acquire_recursive>
 8009786:	bf00      	nop
 8009788:	20000424 	.word	0x20000424

0800978c <__malloc_unlock>:
 800978c:	4801      	ldr	r0, [pc, #4]	; (8009794 <__malloc_unlock+0x8>)
 800978e:	f000 b80c 	b.w	80097aa <__retarget_lock_release_recursive>
 8009792:	bf00      	nop
 8009794:	20000424 	.word	0x20000424

08009798 <_malloc_usable_size_r>:
 8009798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800979c:	1f18      	subs	r0, r3, #4
 800979e:	2b00      	cmp	r3, #0
 80097a0:	bfbc      	itt	lt
 80097a2:	580b      	ldrlt	r3, [r1, r0]
 80097a4:	18c0      	addlt	r0, r0, r3
 80097a6:	4770      	bx	lr

080097a8 <__retarget_lock_acquire_recursive>:
 80097a8:	4770      	bx	lr

080097aa <__retarget_lock_release_recursive>:
 80097aa:	4770      	bx	lr

080097ac <_init>:
 80097ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ae:	bf00      	nop
 80097b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097b2:	bc08      	pop	{r3}
 80097b4:	469e      	mov	lr, r3
 80097b6:	4770      	bx	lr

080097b8 <_fini>:
 80097b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ba:	bf00      	nop
 80097bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097be:	bc08      	pop	{r3}
 80097c0:	469e      	mov	lr, r3
 80097c2:	4770      	bx	lr
