// LAE5U-12F LFE5U-12F LFE5U-25F
chip CHIP0 {
	kind ecp5;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[8, double] + io_n[0, double] + pclk_drive + pclk_break, // X3
		null, // X4
		io_s[8, double] + io_n[0, double], // X5
		null, // X6
		null, // X7
		io_s[8, double] + io_n[0, double], // X8
		null, // X9
		io_s[8, double] + io_n[0, double], // X10
		null, // X11
		io_s[8, double] + io_n[0, double] + pclk_break, // X12
		null, // X13
		io_s[8, double] + io_n[0, double], // X14
		null, // X15
		null, // X16
		io_s[8, single] + io_n[0, double], // X17
		null, // X18
		io_n[0, double], // X19
		null, // X20
		io_n[0, double] + pclk_drive + pclk_break, // X21
		null, // X22
		io_n[0, double], // X23
		null, // X24
		null, // X25
		io_n[0, double], // X26
		null, // X27
		io_n[0, double], // X28
		null, // X29
		null, // X30
		// clock
		pclk_break, // X31
		io_n[1, double], // X32
		null, // X33
		io_n[1, double], // X34
		null, // X35
		null, // X36
		io_n[1, double], // X37
		null, // X38
		io_n[1, double], // X39
		null, // X40
		io_s[50, serdes] + io_n[1, double] + pclk_drive + pclk_break, // X41
		null, // X42
		io_n[1, double], // X43
		null, // X44
		null, // X45
		io_n[1, double], // X46
		null, // X47
		io_n[1, double], // X48
		null, // X49
		io_n[1, double] + pclk_break, // X50
		null, // X51
		io_n[1, double], // X52
		null, // X53
		null, // X54
		io_n[1, double], // X55
		null, // X56
		io_n[1, double], // X57
		null, // X58
		io_n[1, double] + pclk_drive + pclk_break, // X59
		null, // X60
		io_n[1, double], // X61
		null, // X62
		null, // X63
		io_n[1, double], // X64
		null, // X65
		io_n[1, double], // X66
		null, // X67
		null, // X68
		null, // X69
		null, // X70
	}
	col_clk X31;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		plc, // Y1
		plc, // Y2
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		plc, // Y4
		plc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		plc, // Y7
		plc, // Y8
		plc + io_w[6, quad] + io_e[3, quad], // Y9
		plc, // Y10
		plc, // Y11
		ebr + io_w[6, quad] + io_e[3, quad], // Y12
		plc, // Y13
		plc, // Y14
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y15
		plc, // Y16
		plc, // Y17
		plc + io_w[6, quad] + io_e[3, quad], // Y18
		plc, // Y19
		plc, // Y20
		plc + io_w[6, quad] + io_e[3, quad], // Y21
		plc, // Y22
		plc, // Y23
		// clock
		ebr + io_w[7, quad] + io_e[2, quad], // Y24
		plc, // Y25
		plc, // Y26
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y27
		plc, // Y28
		plc, // Y29
		plc + io_w[7, quad] + io_e[2, quad], // Y30
		plc, // Y31
		plc, // Y32
		plc + io_w[7, quad] + io_e[2, quad], // Y33
		plc, // Y34
		plc, // Y35
		dsp + io_w[7, quad] + io_e[2, quad], // Y36
		plc, // Y37
		plc, // Y38
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y39
		plc, // Y40
		plc, // Y41
		plc + io_w[7, quad] + io_e[2, quad], // Y42
		plc, // Y43
		plc, // Y44
		plc + io_w[7, quad] + io_e[2, quad], // Y45
		plc, // Y46
		plc, // Y47
		io, // Y48
	}
	row_clk Y24;
	special_loc PLL_SW0 = D0X1Y0;
	special_loc PLL_SE0 = D0X69Y0;
	special_loc PCLK_IN_W0 = D0X0Y20;
	special_loc PCLK_IN_W1 = D0X0Y18;
	special_loc PCLK_IN_W2 = D0X0Y27;
	special_loc PCLK_IN_W3 = D0X0Y29;
	special_loc PCLK_IN_W4 = D0X2Y12;
	special_loc PCLK_IN_W6 = D0X2Y36;
	special_loc PCLK_IN_E0 = D0X70Y20;
	special_loc PCLK_IN_E1 = D0X70Y18;
	special_loc PCLK_IN_E2 = D0X70Y27;
	special_loc PCLK_IN_E3 = D0X70Y29;
	special_loc PCLK_IN_E4 = D0X58Y12;
	special_loc PCLK_IN_E6 = D0X58Y36;
	special_loc PCLK_IN_S0 = D0X24Y0;
	special_loc PCLK_IN_S1 = D0X23Y0;
	special_loc PCLK_IN_S2 = D0X37Y0;
	special_loc PCLK_IN_S3 = D0X38Y0;
	special_loc PCLK_IN_S4 = D0X20Y12;
	special_loc PCLK_IN_S6 = D0X40Y12;
	special_loc PCLK_IN_N0 = D0X24Y48;
	special_loc PCLK_IN_N1 = D0X23Y48;
	special_loc PCLK_IN_N2 = D0X37Y48;
	special_loc PCLK_IN_N3 = D0X38Y48;
	special_loc PCLK_IN_N4 = D0X20Y36;
	special_loc PCLK_IN_N6 = D0X40Y36;
	special_loc CONFIG = D0X3Y0;
	special_loc BC0 = D0X2Y48;
	special_loc BC1 = D0X68Y48;
	special_loc BC2 = D0X70Y48;
	special_loc BC3 = D0X70Y1;
	special_loc BC6 = D0X0Y1;
	special_loc BC7 = D0X0Y48;
	special_loc BC8 = D0X2Y0;
	special_loc DDRDLL_SW = D0X1Y12;
	special_loc DDRDLL_NW = D0X1Y36;
	special_loc DDRDLL_SE = D0X69Y12;
	special_loc DDRDLL_NE = D0X69Y36;
	special_loc CLK_QUARTER_S = D0X31Y12;
	special_loc CLK_QUARTER_N = D0X31Y36;
	special_io CLOCK_W0 = IOB_W21_2;
	special_io CLOCK_W1 = IOB_W21_0;
	special_io CLOCK_W2 = IOB_W24_2;
	special_io CLOCK_W3 = IOB_W24_0;
	special_io CLOCK_E0 = IOB_E21_2;
	special_io CLOCK_E1 = IOB_E21_0;
	special_io CLOCK_E2 = IOB_E24_2;
	special_io CLOCK_E3 = IOB_E24_0;
	special_io CLOCK_N0 = IOB_N28_0;
	special_io CLOCK_N1 = IOB_N26_0;
	special_io CLOCK_N2 = IOB_N34_0;
	special_io CLOCK_N3 = IOB_N32_0;
	special_io PLL_IN0_SW0 = IOB_W0_2;
	special_io PLL_IN0_SE0 = IOB_E0_2;
	special_io VREF1_2 = IOB_E33_2;
	special_io VREF1_3 = IOB_E12_1;
	special_io VREF1_6 = IOB_W12_1;
	special_io VREF1_7 = IOB_W33_2;
	special_io WRITE_N = IOB_S17_0;
	special_io CS_N = IOB_S12_0;
	special_io CS1_N = IOB_S12_1;
	special_io D0 = IOB_S10_1;
	special_io D1 = IOB_S10_0;
	special_io D2 = IOB_S8_1;
	special_io D3 = IOB_S8_0;
	special_io D4 = IOB_S5_1;
	special_io D5 = IOB_S5_0;
	special_io D6 = IOB_S3_1;
	special_io D7 = IOB_S3_0;
	special_io D8 = IOB_W3_3;
	special_io D9 = IOB_W3_2;
	special_io D10 = IOB_W6_3;
	special_io D11 = IOB_W6_2;
	special_io D12 = IOB_W6_1;
	special_io D13 = IOB_W6_0;
	special_io D14 = IOB_W9_3;
	special_io D15 = IOB_W9_2;
	special_io DOUT = IOB_S14_1;
	special_io DI = IOB_S14_0;
}

// LFE5U-45F
chip CHIP1 {
	kind ecp5;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[8, double] + io_n[0, double], // X3
		null, // X4
		io_s[8, double] + io_n[0, double], // X5
		null, // X6
		null, // X7
		io_s[8, double] + io_n[0, double], // X8
		null, // X9
		io_s[8, double] + io_n[0, double], // X10
		null, // X11
		io_s[8, double] + io_n[0, double] + pclk_drive + pclk_break, // X12
		null, // X13
		io_s[8, double] + io_n[0, double], // X14
		null, // X15
		null, // X16
		io_s[8, single] + io_n[0, double], // X17
		null, // X18
		io_n[0, double], // X19
		null, // X20
		io_n[0, double] + pclk_break, // X21
		null, // X22
		io_n[0, double], // X23
		null, // X24
		null, // X25
		io_n[0, double], // X26
		null, // X27
		io_n[0, double], // X28
		null, // X29
		io_n[0, double] + pclk_drive + pclk_break, // X30
		null, // X31
		io_n[0, double], // X32
		null, // X33
		null, // X34
		io_n[0, double], // X35
		null, // X36
		io_n[0, double], // X37
		null, // X38
		null, // X39
		// clock
		pclk_break, // X40
		io_s[50, serdes] + io_n[1, double], // X41
		null, // X42
		io_n[1, double], // X43
		null, // X44
		null, // X45
		io_n[1, double], // X46
		null, // X47
		io_n[1, double], // X48
		null, // X49
		io_n[1, double] + pclk_drive + pclk_break, // X50
		null, // X51
		io_n[1, double], // X52
		null, // X53
		null, // X54
		io_n[1, double], // X55
		null, // X56
		io_n[1, double], // X57
		null, // X58
		io_n[1, double], // X59
		null, // X60
		io_n[1, double], // X61
		null, // X62
		pclk_break, // X63
		io_n[1, double], // X64
		null, // X65
		io_n[1, double], // X66
		null, // X67
		io_s[51, serdes] + io_n[1, double], // X68
		null, // X69
		io_n[1, double], // X70
		null, // X71
		null, // X72
		io_n[1, double], // X73
		null, // X74
		io_n[1, double], // X75
		null, // X76
		io_n[1, double] + pclk_drive + pclk_break, // X77
		null, // X78
		io_n[1, double], // X79
		null, // X80
		null, // X81
		io_n[1, double], // X82
		null, // X83
		io_n[1, double], // X84
		null, // X85
		null, // X86
		null, // X87
		null, // X88
	}
	col_clk X40;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		plc, // Y1
		plc, // Y2
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		plc, // Y4
		plc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		plc, // Y7
		plc, // Y8
		plc + io_w[6, quad] + io_e[3, quad], // Y9
		plc, // Y10
		plc, // Y11
		ebr + io_w[6, quad] + io_e[3, quad], // Y12
		plc, // Y13
		plc, // Y14
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y15
		plc, // Y16
		plc, // Y17
		plc + io_w[6, quad] + io_e[3, quad], // Y18
		plc, // Y19
		plc, // Y20
		plc + io_w[6, quad] + io_e[3, quad], // Y21
		plc, // Y22
		plc, // Y23
		dsp + io_w[6, quad] + io_e[3, quad], // Y24
		plc, // Y25
		plc, // Y26
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y27
		plc, // Y28
		plc, // Y29
		plc + io_w[6, quad] + io_e[3, quad], // Y30
		plc, // Y31
		plc, // Y32
		plc + io_w[6, quad] + io_e[3, quad], // Y33
		plc, // Y34
		plc, // Y35
		// clock
		ebr + io_w[7, quad] + io_e[2, quad], // Y36
		plc, // Y37
		plc, // Y38
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y39
		plc, // Y40
		plc, // Y41
		plc + io_w[7, quad] + io_e[2, quad], // Y42
		plc, // Y43
		plc, // Y44
		plc + io_w[7, quad] + io_e[2, quad], // Y45
		plc, // Y46
		plc, // Y47
		dsp + io_w[7, quad] + io_e[2, quad], // Y48
		plc, // Y49
		plc, // Y50
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y51
		plc, // Y52
		plc, // Y53
		plc + io_w[7, quad] + io_e[2, quad], // Y54
		plc, // Y55
		plc, // Y56
		plc + io_w[7, quad] + io_e[2, quad], // Y57
		plc, // Y58
		plc, // Y59
		ebr, // Y60
		plc, // Y61
		plc, // Y62
		plc, // Y63
		plc, // Y64
		plc, // Y65
		plc, // Y66
		plc, // Y67
		plc, // Y68
		io, // Y69
	}
	row_clk Y36;
	special_loc PLL_SW0 = D0X1Y0;
	special_loc PLL_NW0 = D0X0Y66;
	special_loc PLL_SE0 = D0X87Y0;
	special_loc PLL_NE0 = D0X88Y66;
	special_loc PCLK_IN_W0 = D0X0Y32;
	special_loc PCLK_IN_W1 = D0X0Y30;
	special_loc PCLK_IN_W2 = D0X0Y39;
	special_loc PCLK_IN_W3 = D0X0Y41;
	special_loc PCLK_IN_W4 = D0X11Y12;
	special_loc PCLK_IN_W6 = D0X11Y60;
	special_loc PCLK_IN_E0 = D0X88Y32;
	special_loc PCLK_IN_E1 = D0X88Y30;
	special_loc PCLK_IN_E2 = D0X88Y39;
	special_loc PCLK_IN_E3 = D0X88Y41;
	special_loc PCLK_IN_E4 = D0X76Y12;
	special_loc PCLK_IN_E6 = D0X76Y60;
	special_loc PCLK_IN_S0 = D0X33Y0;
	special_loc PCLK_IN_S1 = D0X32Y0;
	special_loc PCLK_IN_S2 = D0X46Y0;
	special_loc PCLK_IN_S3 = D0X47Y0;
	special_loc PCLK_IN_S4 = D0X29Y12;
	special_loc PCLK_IN_S6 = D0X49Y12;
	special_loc PCLK_IN_N0 = D0X33Y69;
	special_loc PCLK_IN_N1 = D0X32Y69;
	special_loc PCLK_IN_N2 = D0X46Y69;
	special_loc PCLK_IN_N3 = D0X47Y69;
	special_loc PCLK_IN_N4 = D0X29Y60;
	special_loc PCLK_IN_N6 = D0X49Y60;
	special_loc CONFIG = D0X3Y0;
	special_loc BC0 = D0X2Y69;
	special_loc BC1 = D0X86Y69;
	special_loc BC2 = D0X88Y60;
	special_loc BC3 = D0X88Y1;
	special_loc BC6 = D0X0Y1;
	special_loc BC7 = D0X0Y60;
	special_loc BC8 = D0X2Y0;
	special_loc DDRDLL_SW = D0X1Y12;
	special_loc DDRDLL_NW = D0X1Y60;
	special_loc DDRDLL_SE = D0X87Y12;
	special_loc DDRDLL_NE = D0X87Y60;
	special_loc CLK_QUARTER_S = D0X40Y12;
	special_loc CLK_QUARTER_N = D0X40Y60;
	special_io CLOCK_W0 = IOB_W33_2;
	special_io CLOCK_W1 = IOB_W33_0;
	special_io CLOCK_W2 = IOB_W36_2;
	special_io CLOCK_W3 = IOB_W36_0;
	special_io CLOCK_E0 = IOB_E33_2;
	special_io CLOCK_E1 = IOB_E33_0;
	special_io CLOCK_E2 = IOB_E36_2;
	special_io CLOCK_E3 = IOB_E36_0;
	special_io CLOCK_N0 = IOB_N37_0;
	special_io CLOCK_N1 = IOB_N35_0;
	special_io CLOCK_N2 = IOB_N43_0;
	special_io CLOCK_N3 = IOB_N41_0;
	special_io PLL_IN0_SW0 = IOB_W0_2;
	special_io PLL_IN0_NW0 = IOB_W57_0;
	special_io PLL_IN0_SE0 = IOB_E0_2;
	special_io PLL_IN0_NE0 = IOB_E57_0;
	special_io PLL_IN1_NW0 = IOB_N3_0;
	special_io PLL_IN1_NE0 = IOB_N84_0;
	special_io VREF1_2 = IOB_E45_2;
	special_io VREF1_3 = IOB_E24_1;
	special_io VREF1_6 = IOB_W24_1;
	special_io VREF1_7 = IOB_W45_2;
	special_io WRITE_N = IOB_S17_0;
	special_io CS_N = IOB_S12_0;
	special_io CS1_N = IOB_S12_1;
	special_io D0 = IOB_S10_1;
	special_io D1 = IOB_S10_0;
	special_io D2 = IOB_S8_1;
	special_io D3 = IOB_S8_0;
	special_io D4 = IOB_S5_1;
	special_io D5 = IOB_S5_0;
	special_io D6 = IOB_S3_1;
	special_io D7 = IOB_S3_0;
	special_io D8 = IOB_W3_3;
	special_io D9 = IOB_W3_2;
	special_io D10 = IOB_W6_3;
	special_io D11 = IOB_W6_2;
	special_io D12 = IOB_W6_1;
	special_io D13 = IOB_W6_0;
	special_io D14 = IOB_W9_3;
	special_io D15 = IOB_W9_2;
	special_io DOUT = IOB_S14_1;
	special_io DI = IOB_S14_0;
}

// LFE5U-85F
chip CHIP2 {
	kind ecp5;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[8, double] + io_n[0, double], // X3
		null, // X4
		io_s[8, double] + io_n[0, double], // X5
		null, // X6
		null, // X7
		io_s[8, double] + io_n[0, double], // X8
		null, // X9
		io_s[8, double] + io_n[0, double], // X10
		null, // X11
		io_s[8, double] + io_n[0, double] + pclk_drive + pclk_break, // X12
		null, // X13
		io_s[8, double] + io_n[0, double], // X14
		null, // X15
		null, // X16
		io_s[8, single] + io_n[0, double], // X17
		null, // X18
		io_n[0, double], // X19
		null, // X20
		io_n[0, double] + pclk_break, // X21
		null, // X22
		io_n[0, double], // X23
		null, // X24
		null, // X25
		io_n[0, double], // X26
		null, // X27
		io_n[0, double], // X28
		null, // X29
		io_n[0, double] + pclk_drive + pclk_break, // X30
		null, // X31
		io_n[0, double], // X32
		null, // X33
		null, // X34
		io_n[0, double], // X35
		null, // X36
		io_n[0, double], // X37
		null, // X38
		io_n[0, double], // X39
		null, // X40
		io_n[0, double], // X41
		null, // X42
		pclk_break, // X43
		io_n[0, double], // X44
		io_s[50, serdes], // X45
		io_n[0, double], // X46
		null, // X47
		io_n[0, double], // X48
		null, // X49
		io_n[0, double], // X50
		null, // X51
		null, // X52
		io_n[0, double], // X53
		null, // X54
		io_n[0, double], // X55
		null, // X56
		io_n[0, double] + pclk_drive + pclk_break, // X57
		null, // X58
		io_n[0, double], // X59
		null, // X60
		null, // X61
		io_n[0, double], // X62
		null, // X63
		io_n[0, double], // X64
		null, // X65
		null, // X66
		// clock
		pclk_break, // X67
		io_n[1, double], // X68
		null, // X69
		io_s[51, serdes] + io_n[1, double], // X70
		null, // X71
		null, // X72
		io_n[1, double], // X73
		null, // X74
		io_n[1, double], // X75
		null, // X76
		io_n[1, double] + pclk_drive + pclk_break, // X77
		null, // X78
		io_n[1, double], // X79
		null, // X80
		null, // X81
		io_n[1, double], // X82
		null, // X83
		io_n[1, double], // X84
		null, // X85
		io_n[1, double] + pclk_break, // X86
		null, // X87
		io_n[1, double], // X88
		null, // X89
		null, // X90
		io_n[1, double], // X91
		null, // X92
		io_n[1, double], // X93
		null, // X94
		io_s[4, double] + io_n[1, double] + pclk_drive + pclk_break, // X95
		null, // X96
		io_s[4, double] + io_n[1, double], // X97
		null, // X98
		null, // X99
		io_s[4, double] + io_n[1, double], // X100
		null, // X101
		io_s[4, double] + io_n[1, double], // X102
		null, // X103
		io_s[4, double] + io_n[1, double] + pclk_break, // X104
		null, // X105
		io_s[4, double] + io_n[1, double], // X106
		null, // X107
		null, // X108
		io_s[4, double] + io_n[1, double], // X109
		null, // X110
		io_s[4, double] + io_n[1, double], // X111
		null, // X112
		io_s[4, double] + io_n[1, double] + pclk_drive + pclk_break, // X113
		null, // X114
		io_s[4, double] + io_n[1, double], // X115
		null, // X116
		null, // X117
		io_s[4, double] + io_n[1, double], // X118
		null, // X119
		io_s[4, double] + io_n[1, double], // X120
		null, // X121
		null, // X122
		null, // X123
		null, // X124
	}
	col_clk X67;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		plc, // Y1
		plc, // Y2
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		plc, // Y4
		plc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		plc, // Y7
		plc, // Y8
		plc + io_w[6, quad] + io_e[3, quad], // Y9
		plc, // Y10
		plc, // Y11
		ebr + io_w[6, quad] + io_e[3, quad], // Y12
		plc, // Y13
		plc, // Y14
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y15
		plc, // Y16
		plc, // Y17
		plc + io_w[6, quad] + io_e[3, quad], // Y18
		plc, // Y19
		plc, // Y20
		plc + io_w[6, quad] + io_e[3, quad], // Y21
		plc, // Y22
		plc, // Y23
		ebr + io_w[6, quad] + io_e[3, quad], // Y24
		plc, // Y25
		plc, // Y26
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y27
		plc, // Y28
		plc, // Y29
		plc + io_w[6, quad] + io_e[3, quad], // Y30
		plc, // Y31
		plc, // Y32
		plc + io_w[6, quad] + io_e[3, quad], // Y33
		plc, // Y34
		plc, // Y35
		dsp + io_w[6, quad] + io_e[3, quad], // Y36
		plc, // Y37
		plc, // Y38
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y39
		plc, // Y40
		plc, // Y41
		plc + io_w[6, quad] + io_e[3, quad], // Y42
		plc, // Y43
		plc, // Y44
		plc + io_w[6, quad] + io_e[3, quad], // Y45
		plc, // Y46
		plc, // Y47
		// clock
		ebr + io_w[7, quad] + io_e[2, quad], // Y48
		plc, // Y49
		plc, // Y50
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y51
		plc, // Y52
		plc, // Y53
		plc + io_w[7, quad] + io_e[2, quad], // Y54
		plc, // Y55
		plc, // Y56
		plc + io_w[7, quad] + io_e[2, quad], // Y57
		plc, // Y58
		plc, // Y59
		dsp + io_w[7, quad] + io_e[2, quad], // Y60
		plc, // Y61
		plc, // Y62
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y63
		plc, // Y64
		plc, // Y65
		plc + io_w[7, quad] + io_e[2, quad], // Y66
		plc, // Y67
		plc, // Y68
		plc + io_w[7, quad] + io_e[2, quad], // Y69
		plc, // Y70
		plc, // Y71
		ebr + io_w[7, quad] + io_e[2, quad], // Y72
		plc, // Y73
		plc, // Y74
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y75
		plc, // Y76
		plc, // Y77
		plc + io_w[7, quad] + io_e[2, quad], // Y78
		plc, // Y79
		plc, // Y80
		plc + io_w[7, quad] + io_e[2, quad], // Y81
		plc, // Y82
		plc, // Y83
		dsp, // Y84
		plc, // Y85
		plc, // Y86
		plc, // Y87
		plc, // Y88
		plc, // Y89
		plc, // Y90
		plc, // Y91
		plc, // Y92
		io, // Y93
	}
	row_clk Y48;
	special_loc PLL_SW0 = D0X1Y0;
	special_loc PLL_NW0 = D0X0Y90;
	special_loc PLL_SE0 = D0X123Y0;
	special_loc PLL_NE0 = D0X124Y90;
	special_loc PCLK_IN_W0 = D0X0Y44;
	special_loc PCLK_IN_W1 = D0X0Y42;
	special_loc PCLK_IN_W2 = D0X0Y51;
	special_loc PCLK_IN_W3 = D0X0Y53;
	special_loc PCLK_IN_W4 = D0X11Y12;
	special_loc PCLK_IN_W5 = D0X11Y24;
	special_loc PCLK_IN_W6 = D0X11Y84;
	special_loc PCLK_IN_W7 = D0X11Y72;
	special_loc PCLK_IN_E0 = D0X124Y44;
	special_loc PCLK_IN_E1 = D0X124Y42;
	special_loc PCLK_IN_E2 = D0X124Y51;
	special_loc PCLK_IN_E3 = D0X124Y53;
	special_loc PCLK_IN_E4 = D0X112Y12;
	special_loc PCLK_IN_E5 = D0X112Y24;
	special_loc PCLK_IN_E6 = D0X112Y84;
	special_loc PCLK_IN_E7 = D0X112Y72;
	special_loc PCLK_IN_S0 = D0X60Y0;
	special_loc PCLK_IN_S1 = D0X59Y0;
	special_loc PCLK_IN_S2 = D0X73Y0;
	special_loc PCLK_IN_S3 = D0X74Y0;
	special_loc PCLK_IN_S4 = D0X56Y12;
	special_loc PCLK_IN_S5 = D0X56Y24;
	special_loc PCLK_IN_S6 = D0X76Y12;
	special_loc PCLK_IN_S7 = D0X76Y24;
	special_loc PCLK_IN_N0 = D0X60Y93;
	special_loc PCLK_IN_N1 = D0X59Y93;
	special_loc PCLK_IN_N2 = D0X73Y93;
	special_loc PCLK_IN_N3 = D0X74Y93;
	special_loc PCLK_IN_N4 = D0X56Y84;
	special_loc PCLK_IN_N5 = D0X56Y72;
	special_loc PCLK_IN_N6 = D0X76Y84;
	special_loc PCLK_IN_N7 = D0X76Y72;
	special_loc CONFIG = D0X3Y0;
	special_loc BC0 = D0X2Y93;
	special_loc BC1 = D0X122Y93;
	special_loc BC2 = D0X124Y84;
	special_loc BC3 = D0X124Y1;
	special_loc BC4 = D0X122Y0;
	special_loc BC6 = D0X0Y1;
	special_loc BC7 = D0X0Y84;
	special_loc BC8 = D0X2Y0;
	special_loc DDRDLL_SW = D0X1Y12;
	special_loc DDRDLL_NW = D0X1Y84;
	special_loc DDRDLL_SE = D0X123Y12;
	special_loc DDRDLL_NE = D0X123Y84;
	special_loc CLK_QUARTER_S = D0X67Y24;
	special_loc CLK_QUARTER_N = D0X67Y72;
	special_io CLOCK_W0 = IOB_W45_2;
	special_io CLOCK_W1 = IOB_W45_0;
	special_io CLOCK_W2 = IOB_W48_2;
	special_io CLOCK_W3 = IOB_W48_0;
	special_io CLOCK_E0 = IOB_E45_2;
	special_io CLOCK_E1 = IOB_E45_0;
	special_io CLOCK_E2 = IOB_E48_2;
	special_io CLOCK_E3 = IOB_E48_0;
	special_io CLOCK_N0 = IOB_N64_0;
	special_io CLOCK_N1 = IOB_N62_0;
	special_io CLOCK_N2 = IOB_N70_0;
	special_io CLOCK_N3 = IOB_N68_0;
	special_io PLL_IN0_SW0 = IOB_W0_2;
	special_io PLL_IN0_NW0 = IOB_W81_0;
	special_io PLL_IN0_SE0 = IOB_E0_2;
	special_io PLL_IN0_NE0 = IOB_E81_0;
	special_io PLL_IN1_NW0 = IOB_N3_0;
	special_io PLL_IN1_NE0 = IOB_N120_0;
	special_io VREF1_2 = IOB_E57_2;
	special_io VREF1_3 = IOB_E36_1;
	special_io VREF1_6 = IOB_W36_1;
	special_io VREF1_7 = IOB_W57_2;
	special_io WRITE_N = IOB_S17_0;
	special_io CS_N = IOB_S12_0;
	special_io CS1_N = IOB_S12_1;
	special_io D0 = IOB_S10_1;
	special_io D1 = IOB_S10_0;
	special_io D2 = IOB_S8_1;
	special_io D3 = IOB_S8_0;
	special_io D4 = IOB_S5_1;
	special_io D5 = IOB_S5_0;
	special_io D6 = IOB_S3_1;
	special_io D7 = IOB_S3_0;
	special_io D8 = IOB_W3_3;
	special_io D9 = IOB_W3_2;
	special_io D10 = IOB_W6_3;
	special_io D11 = IOB_W6_2;
	special_io D12 = IOB_W6_1;
	special_io D13 = IOB_W6_0;
	special_io D14 = IOB_W9_3;
	special_io D15 = IOB_W9_2;
	special_io DOUT = IOB_S14_1;
	special_io DI = IOB_S14_0;
}

// LAE5UM-25F LFE5UM-25F LFE5UM5G-25F
chip CHIP3 {
	kind ecp5;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[8, double] + io_n[0, double] + pclk_drive + pclk_break, // X3
		null, // X4
		io_s[8, double] + io_n[0, double], // X5
		null, // X6
		null, // X7
		io_s[8, double] + io_n[0, double], // X8
		null, // X9
		io_s[8, double] + io_n[0, double], // X10
		null, // X11
		io_s[8, double] + io_n[0, double] + pclk_break, // X12
		null, // X13
		io_s[8, double] + io_n[0, double], // X14
		null, // X15
		null, // X16
		io_s[8, single] + io_n[0, double], // X17
		null, // X18
		io_n[0, double], // X19
		null, // X20
		io_n[0, double] + pclk_drive + pclk_break, // X21
		null, // X22
		io_n[0, double], // X23
		null, // X24
		null, // X25
		io_n[0, double], // X26
		null, // X27
		io_n[0, double], // X28
		null, // X29
		null, // X30
		// clock
		pclk_break, // X31
		io_n[1, double], // X32
		null, // X33
		io_n[1, double], // X34
		null, // X35
		null, // X36
		io_n[1, double], // X37
		null, // X38
		io_n[1, double], // X39
		null, // X40
		io_s[50, serdes] + io_n[1, double] + pclk_drive + pclk_break, // X41
		null, // X42
		io_n[1, double], // X43
		null, // X44
		null, // X45
		io_n[1, double], // X46
		null, // X47
		io_n[1, double], // X48
		null, // X49
		io_n[1, double] + pclk_break, // X50
		null, // X51
		io_n[1, double], // X52
		null, // X53
		null, // X54
		io_n[1, double], // X55
		null, // X56
		io_n[1, double], // X57
		null, // X58
		io_n[1, double] + pclk_drive + pclk_break, // X59
		null, // X60
		io_n[1, double], // X61
		null, // X62
		null, // X63
		io_n[1, double], // X64
		null, // X65
		io_n[1, double], // X66
		null, // X67
		null, // X68
		null, // X69
		null, // X70
	}
	col_clk X31;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		plc, // Y1
		plc, // Y2
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		plc, // Y4
		plc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		plc, // Y7
		plc, // Y8
		plc + io_w[6, quad] + io_e[3, quad], // Y9
		plc, // Y10
		plc, // Y11
		ebr + io_w[6, quad] + io_e[3, quad], // Y12
		plc, // Y13
		plc, // Y14
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y15
		plc, // Y16
		plc, // Y17
		plc + io_w[6, quad] + io_e[3, quad], // Y18
		plc, // Y19
		plc, // Y20
		plc + io_w[6, quad] + io_e[3, quad], // Y21
		plc, // Y22
		plc, // Y23
		// clock
		ebr + io_w[7, quad] + io_e[2, quad], // Y24
		plc, // Y25
		plc, // Y26
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y27
		plc, // Y28
		plc, // Y29
		plc + io_w[7, quad] + io_e[2, quad], // Y30
		plc, // Y31
		plc, // Y32
		plc + io_w[7, quad] + io_e[2, quad], // Y33
		plc, // Y34
		plc, // Y35
		dsp + io_w[7, quad] + io_e[2, quad], // Y36
		plc, // Y37
		plc, // Y38
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y39
		plc, // Y40
		plc, // Y41
		plc + io_w[7, quad] + io_e[2, quad], // Y42
		plc, // Y43
		plc, // Y44
		plc + io_w[7, quad] + io_e[2, quad], // Y45
		plc, // Y46
		plc, // Y47
		io, // Y48
	}
	row_clk Y24;
	special_loc PLL_SW0 = D0X1Y0;
	special_loc PLL_SE0 = D0X69Y0;
	special_loc PCLK_IN_W0 = D0X0Y20;
	special_loc PCLK_IN_W1 = D0X0Y18;
	special_loc PCLK_IN_W2 = D0X0Y27;
	special_loc PCLK_IN_W3 = D0X0Y29;
	special_loc PCLK_IN_W4 = D0X2Y12;
	special_loc PCLK_IN_W6 = D0X2Y36;
	special_loc PCLK_IN_E0 = D0X70Y20;
	special_loc PCLK_IN_E1 = D0X70Y18;
	special_loc PCLK_IN_E2 = D0X70Y27;
	special_loc PCLK_IN_E3 = D0X70Y29;
	special_loc PCLK_IN_E4 = D0X58Y12;
	special_loc PCLK_IN_E6 = D0X58Y36;
	special_loc PCLK_IN_S0 = D0X24Y0;
	special_loc PCLK_IN_S1 = D0X23Y0;
	special_loc PCLK_IN_S2 = D0X37Y0;
	special_loc PCLK_IN_S3 = D0X38Y0;
	special_loc PCLK_IN_S4 = D0X20Y12;
	special_loc PCLK_IN_S6 = D0X40Y12;
	special_loc PCLK_IN_N0 = D0X24Y48;
	special_loc PCLK_IN_N1 = D0X23Y48;
	special_loc PCLK_IN_N2 = D0X37Y48;
	special_loc PCLK_IN_N3 = D0X38Y48;
	special_loc PCLK_IN_N4 = D0X20Y36;
	special_loc PCLK_IN_N6 = D0X40Y36;
	special_loc CONFIG = D0X3Y0;
	special_loc BC0 = D0X2Y48;
	special_loc BC1 = D0X68Y48;
	special_loc BC2 = D0X70Y48;
	special_loc BC3 = D0X70Y1;
	special_loc BC6 = D0X0Y1;
	special_loc BC7 = D0X0Y48;
	special_loc BC8 = D0X2Y0;
	special_loc DDRDLL_SW = D0X1Y12;
	special_loc DDRDLL_NW = D0X1Y36;
	special_loc DDRDLL_SE = D0X69Y12;
	special_loc DDRDLL_NE = D0X69Y36;
	special_loc CLK_QUARTER_S = D0X31Y12;
	special_loc CLK_QUARTER_N = D0X31Y36;
	special_io CLOCK_W0 = IOB_W21_2;
	special_io CLOCK_W1 = IOB_W21_0;
	special_io CLOCK_W2 = IOB_W24_2;
	special_io CLOCK_W3 = IOB_W24_0;
	special_io CLOCK_E0 = IOB_E21_2;
	special_io CLOCK_E1 = IOB_E21_0;
	special_io CLOCK_E2 = IOB_E24_2;
	special_io CLOCK_E3 = IOB_E24_0;
	special_io CLOCK_N0 = IOB_N28_0;
	special_io CLOCK_N1 = IOB_N26_0;
	special_io CLOCK_N2 = IOB_N34_0;
	special_io CLOCK_N3 = IOB_N32_0;
	special_io PLL_IN0_SW0 = IOB_W0_2;
	special_io PLL_IN0_SE0 = IOB_E0_2;
	special_io VREF1_2 = IOB_E33_2;
	special_io VREF1_3 = IOB_E12_1;
	special_io VREF1_6 = IOB_W12_1;
	special_io VREF1_7 = IOB_W33_2;
	special_io WRITE_N = IOB_S17_0;
	special_io CS_N = IOB_S12_0;
	special_io CS1_N = IOB_S12_1;
	special_io D0 = IOB_S10_1;
	special_io D1 = IOB_S10_0;
	special_io D2 = IOB_S8_1;
	special_io D3 = IOB_S8_0;
	special_io D4 = IOB_S5_1;
	special_io D5 = IOB_S5_0;
	special_io D6 = IOB_S3_1;
	special_io D7 = IOB_S3_0;
	special_io D8 = IOB_W3_3;
	special_io D9 = IOB_W3_2;
	special_io D10 = IOB_W6_3;
	special_io D11 = IOB_W6_2;
	special_io D12 = IOB_W6_1;
	special_io D13 = IOB_W6_0;
	special_io D14 = IOB_W9_3;
	special_io D15 = IOB_W9_2;
	special_io DOUT = IOB_S14_1;
	special_io DI = IOB_S14_0;
}

// LAE5UM-45F LFE5UM-45F LFE5UM5G-45F
chip CHIP4 {
	kind ecp5;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[8, double] + io_n[0, double], // X3
		null, // X4
		io_s[8, double] + io_n[0, double], // X5
		null, // X6
		null, // X7
		io_s[8, double] + io_n[0, double], // X8
		null, // X9
		io_s[8, double] + io_n[0, double], // X10
		null, // X11
		io_s[8, double] + io_n[0, double] + pclk_drive + pclk_break, // X12
		null, // X13
		io_s[8, double] + io_n[0, double], // X14
		null, // X15
		null, // X16
		io_s[8, single] + io_n[0, double], // X17
		null, // X18
		io_n[0, double], // X19
		null, // X20
		io_n[0, double] + pclk_break, // X21
		null, // X22
		io_n[0, double], // X23
		null, // X24
		null, // X25
		io_n[0, double], // X26
		null, // X27
		io_n[0, double], // X28
		null, // X29
		io_n[0, double] + pclk_drive + pclk_break, // X30
		null, // X31
		io_n[0, double], // X32
		null, // X33
		null, // X34
		io_n[0, double], // X35
		null, // X36
		io_n[0, double], // X37
		null, // X38
		null, // X39
		// clock
		pclk_break, // X40
		io_s[50, serdes] + io_n[1, double], // X41
		null, // X42
		io_n[1, double], // X43
		null, // X44
		null, // X45
		io_n[1, double], // X46
		null, // X47
		io_n[1, double], // X48
		null, // X49
		io_n[1, double] + pclk_drive + pclk_break, // X50
		null, // X51
		io_n[1, double], // X52
		null, // X53
		null, // X54
		io_n[1, double], // X55
		null, // X56
		io_n[1, double], // X57
		null, // X58
		io_n[1, double], // X59
		null, // X60
		io_n[1, double], // X61
		null, // X62
		pclk_break, // X63
		io_n[1, double], // X64
		null, // X65
		io_n[1, double], // X66
		null, // X67
		io_s[51, serdes] + io_n[1, double], // X68
		null, // X69
		io_n[1, double], // X70
		null, // X71
		null, // X72
		io_n[1, double], // X73
		null, // X74
		io_n[1, double], // X75
		null, // X76
		io_n[1, double] + pclk_drive + pclk_break, // X77
		null, // X78
		io_n[1, double], // X79
		null, // X80
		null, // X81
		io_n[1, double], // X82
		null, // X83
		io_n[1, double], // X84
		null, // X85
		null, // X86
		null, // X87
		null, // X88
	}
	col_clk X40;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		plc, // Y1
		plc, // Y2
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		plc, // Y4
		plc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		plc, // Y7
		plc, // Y8
		plc + io_w[6, quad] + io_e[3, quad], // Y9
		plc, // Y10
		plc, // Y11
		ebr + io_w[6, quad] + io_e[3, quad], // Y12
		plc, // Y13
		plc, // Y14
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y15
		plc, // Y16
		plc, // Y17
		plc + io_w[6, quad] + io_e[3, quad], // Y18
		plc, // Y19
		plc, // Y20
		plc + io_w[6, quad] + io_e[3, quad], // Y21
		plc, // Y22
		plc, // Y23
		dsp + io_w[6, quad] + io_e[3, quad], // Y24
		plc, // Y25
		plc, // Y26
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y27
		plc, // Y28
		plc, // Y29
		plc + io_w[6, quad] + io_e[3, quad], // Y30
		plc, // Y31
		plc, // Y32
		plc + io_w[6, quad] + io_e[3, quad], // Y33
		plc, // Y34
		plc, // Y35
		// clock
		ebr + io_w[7, quad] + io_e[2, quad], // Y36
		plc, // Y37
		plc, // Y38
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y39
		plc, // Y40
		plc, // Y41
		plc + io_w[7, quad] + io_e[2, quad], // Y42
		plc, // Y43
		plc, // Y44
		plc + io_w[7, quad] + io_e[2, quad], // Y45
		plc, // Y46
		plc, // Y47
		dsp + io_w[7, quad] + io_e[2, quad], // Y48
		plc, // Y49
		plc, // Y50
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y51
		plc, // Y52
		plc, // Y53
		plc + io_w[7, quad] + io_e[2, quad], // Y54
		plc, // Y55
		plc, // Y56
		plc + io_w[7, quad] + io_e[2, quad], // Y57
		plc, // Y58
		plc, // Y59
		ebr, // Y60
		plc, // Y61
		plc, // Y62
		plc, // Y63
		plc, // Y64
		plc, // Y65
		plc, // Y66
		plc, // Y67
		plc, // Y68
		io, // Y69
	}
	row_clk Y36;
	special_loc PLL_SW0 = D0X1Y0;
	special_loc PLL_NW0 = D0X0Y66;
	special_loc PLL_SE0 = D0X87Y0;
	special_loc PLL_NE0 = D0X88Y66;
	special_loc PCLK_IN_W0 = D0X0Y32;
	special_loc PCLK_IN_W1 = D0X0Y30;
	special_loc PCLK_IN_W2 = D0X0Y39;
	special_loc PCLK_IN_W3 = D0X0Y41;
	special_loc PCLK_IN_W4 = D0X11Y12;
	special_loc PCLK_IN_W6 = D0X11Y60;
	special_loc PCLK_IN_E0 = D0X88Y32;
	special_loc PCLK_IN_E1 = D0X88Y30;
	special_loc PCLK_IN_E2 = D0X88Y39;
	special_loc PCLK_IN_E3 = D0X88Y41;
	special_loc PCLK_IN_E4 = D0X76Y12;
	special_loc PCLK_IN_E6 = D0X76Y60;
	special_loc PCLK_IN_S0 = D0X33Y0;
	special_loc PCLK_IN_S1 = D0X32Y0;
	special_loc PCLK_IN_S2 = D0X46Y0;
	special_loc PCLK_IN_S3 = D0X47Y0;
	special_loc PCLK_IN_S4 = D0X29Y12;
	special_loc PCLK_IN_S6 = D0X49Y12;
	special_loc PCLK_IN_N0 = D0X33Y69;
	special_loc PCLK_IN_N1 = D0X32Y69;
	special_loc PCLK_IN_N2 = D0X46Y69;
	special_loc PCLK_IN_N3 = D0X47Y69;
	special_loc PCLK_IN_N4 = D0X29Y60;
	special_loc PCLK_IN_N6 = D0X49Y60;
	special_loc CONFIG = D0X3Y0;
	special_loc BC0 = D0X2Y69;
	special_loc BC1 = D0X86Y69;
	special_loc BC2 = D0X88Y60;
	special_loc BC3 = D0X88Y1;
	special_loc BC6 = D0X0Y1;
	special_loc BC7 = D0X0Y60;
	special_loc BC8 = D0X2Y0;
	special_loc DDRDLL_SW = D0X1Y12;
	special_loc DDRDLL_NW = D0X1Y60;
	special_loc DDRDLL_SE = D0X87Y12;
	special_loc DDRDLL_NE = D0X87Y60;
	special_loc CLK_QUARTER_S = D0X40Y12;
	special_loc CLK_QUARTER_N = D0X40Y60;
	special_io CLOCK_W0 = IOB_W33_2;
	special_io CLOCK_W1 = IOB_W33_0;
	special_io CLOCK_W2 = IOB_W36_2;
	special_io CLOCK_W3 = IOB_W36_0;
	special_io CLOCK_E0 = IOB_E33_2;
	special_io CLOCK_E1 = IOB_E33_0;
	special_io CLOCK_E2 = IOB_E36_2;
	special_io CLOCK_E3 = IOB_E36_0;
	special_io CLOCK_N0 = IOB_N37_0;
	special_io CLOCK_N1 = IOB_N35_0;
	special_io CLOCK_N2 = IOB_N43_0;
	special_io CLOCK_N3 = IOB_N41_0;
	special_io PLL_IN0_SW0 = IOB_W0_2;
	special_io PLL_IN0_NW0 = IOB_W57_0;
	special_io PLL_IN0_SE0 = IOB_E0_2;
	special_io PLL_IN0_NE0 = IOB_E57_0;
	special_io PLL_IN1_NW0 = IOB_N3_0;
	special_io PLL_IN1_NE0 = IOB_N84_0;
	special_io VREF1_2 = IOB_E45_2;
	special_io VREF1_3 = IOB_E24_1;
	special_io VREF1_6 = IOB_W24_1;
	special_io VREF1_7 = IOB_W45_2;
	special_io WRITE_N = IOB_S17_0;
	special_io CS_N = IOB_S12_0;
	special_io CS1_N = IOB_S12_1;
	special_io D0 = IOB_S10_1;
	special_io D1 = IOB_S10_0;
	special_io D2 = IOB_S8_1;
	special_io D3 = IOB_S8_0;
	special_io D4 = IOB_S5_1;
	special_io D5 = IOB_S5_0;
	special_io D6 = IOB_S3_1;
	special_io D7 = IOB_S3_0;
	special_io D8 = IOB_W3_3;
	special_io D9 = IOB_W3_2;
	special_io D10 = IOB_W6_3;
	special_io D11 = IOB_W6_2;
	special_io D12 = IOB_W6_1;
	special_io D13 = IOB_W6_0;
	special_io D14 = IOB_W9_3;
	special_io D15 = IOB_W9_2;
	special_io DOUT = IOB_S14_1;
	special_io DI = IOB_S14_0;
}

// LAE5UM-85F LFE5UM-85F LFE5UM5G-85F
chip CHIP5 {
	kind ecp5;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[8, double] + io_n[0, double], // X3
		null, // X4
		io_s[8, double] + io_n[0, double], // X5
		null, // X6
		null, // X7
		io_s[8, double] + io_n[0, double], // X8
		null, // X9
		io_s[8, double] + io_n[0, double], // X10
		null, // X11
		io_s[8, double] + io_n[0, double] + pclk_drive + pclk_break, // X12
		null, // X13
		io_s[8, double] + io_n[0, double], // X14
		null, // X15
		null, // X16
		io_s[8, single] + io_n[0, double], // X17
		null, // X18
		io_n[0, double], // X19
		null, // X20
		io_n[0, double] + pclk_break, // X21
		null, // X22
		io_n[0, double], // X23
		null, // X24
		null, // X25
		io_n[0, double], // X26
		null, // X27
		io_n[0, double], // X28
		null, // X29
		io_n[0, double] + pclk_drive + pclk_break, // X30
		null, // X31
		io_n[0, double], // X32
		null, // X33
		null, // X34
		io_n[0, double], // X35
		null, // X36
		io_n[0, double], // X37
		null, // X38
		io_n[0, double], // X39
		null, // X40
		io_n[0, double], // X41
		null, // X42
		pclk_break, // X43
		io_n[0, double], // X44
		io_s[50, serdes], // X45
		io_n[0, double], // X46
		null, // X47
		io_n[0, double], // X48
		null, // X49
		io_n[0, double], // X50
		null, // X51
		null, // X52
		io_n[0, double], // X53
		null, // X54
		io_n[0, double], // X55
		null, // X56
		io_n[0, double] + pclk_drive + pclk_break, // X57
		null, // X58
		io_n[0, double], // X59
		null, // X60
		null, // X61
		io_n[0, double], // X62
		null, // X63
		io_n[0, double], // X64
		null, // X65
		null, // X66
		// clock
		pclk_break, // X67
		io_n[1, double], // X68
		null, // X69
		io_s[51, serdes] + io_n[1, double], // X70
		null, // X71
		null, // X72
		io_n[1, double], // X73
		null, // X74
		io_n[1, double], // X75
		null, // X76
		io_n[1, double] + pclk_drive + pclk_break, // X77
		null, // X78
		io_n[1, double], // X79
		null, // X80
		null, // X81
		io_n[1, double], // X82
		null, // X83
		io_n[1, double], // X84
		null, // X85
		io_n[1, double] + pclk_break, // X86
		null, // X87
		io_n[1, double], // X88
		null, // X89
		null, // X90
		io_n[1, double], // X91
		null, // X92
		io_n[1, double], // X93
		null, // X94
		io_s[4, double] + io_n[1, double] + pclk_drive + pclk_break, // X95
		null, // X96
		io_s[4, double] + io_n[1, double], // X97
		null, // X98
		null, // X99
		io_s[4, double] + io_n[1, double], // X100
		null, // X101
		io_s[4, double] + io_n[1, double], // X102
		null, // X103
		io_s[4, double] + io_n[1, double] + pclk_break, // X104
		null, // X105
		io_s[4, double] + io_n[1, double], // X106
		null, // X107
		null, // X108
		io_s[4, double] + io_n[1, double], // X109
		null, // X110
		io_s[4, double] + io_n[1, double], // X111
		null, // X112
		io_s[4, double] + io_n[1, double] + pclk_drive + pclk_break, // X113
		null, // X114
		io_s[4, double] + io_n[1, double], // X115
		null, // X116
		null, // X117
		io_s[4, double] + io_n[1, double], // X118
		null, // X119
		io_s[4, double] + io_n[1, double], // X120
		null, // X121
		null, // X122
		null, // X123
		null, // X124
	}
	col_clk X67;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		plc, // Y1
		plc, // Y2
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		plc, // Y4
		plc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		plc, // Y7
		plc, // Y8
		plc + io_w[6, quad] + io_e[3, quad], // Y9
		plc, // Y10
		plc, // Y11
		ebr + io_w[6, quad] + io_e[3, quad], // Y12
		plc, // Y13
		plc, // Y14
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y15
		plc, // Y16
		plc, // Y17
		plc + io_w[6, quad] + io_e[3, quad], // Y18
		plc, // Y19
		plc, // Y20
		plc + io_w[6, quad] + io_e[3, quad], // Y21
		plc, // Y22
		plc, // Y23
		ebr + io_w[6, quad] + io_e[3, quad], // Y24
		plc, // Y25
		plc, // Y26
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y27
		plc, // Y28
		plc, // Y29
		plc + io_w[6, quad] + io_e[3, quad], // Y30
		plc, // Y31
		plc, // Y32
		plc + io_w[6, quad] + io_e[3, quad], // Y33
		plc, // Y34
		plc, // Y35
		dsp + io_w[6, quad] + io_e[3, quad], // Y36
		plc, // Y37
		plc, // Y38
		plc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y39
		plc, // Y40
		plc, // Y41
		plc + io_w[6, quad] + io_e[3, quad], // Y42
		plc, // Y43
		plc, // Y44
		plc + io_w[6, quad] + io_e[3, quad], // Y45
		plc, // Y46
		plc, // Y47
		// clock
		ebr + io_w[7, quad] + io_e[2, quad], // Y48
		plc, // Y49
		plc, // Y50
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y51
		plc, // Y52
		plc, // Y53
		plc + io_w[7, quad] + io_e[2, quad], // Y54
		plc, // Y55
		plc, // Y56
		plc + io_w[7, quad] + io_e[2, quad], // Y57
		plc, // Y58
		plc, // Y59
		dsp + io_w[7, quad] + io_e[2, quad], // Y60
		plc, // Y61
		plc, // Y62
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y63
		plc, // Y64
		plc, // Y65
		plc + io_w[7, quad] + io_e[2, quad], // Y66
		plc, // Y67
		plc, // Y68
		plc + io_w[7, quad] + io_e[2, quad], // Y69
		plc, // Y70
		plc, // Y71
		ebr + io_w[7, quad] + io_e[2, quad], // Y72
		plc, // Y73
		plc, // Y74
		plc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y75
		plc, // Y76
		plc, // Y77
		plc + io_w[7, quad] + io_e[2, quad], // Y78
		plc, // Y79
		plc, // Y80
		plc + io_w[7, quad] + io_e[2, quad], // Y81
		plc, // Y82
		plc, // Y83
		dsp, // Y84
		plc, // Y85
		plc, // Y86
		plc, // Y87
		plc, // Y88
		plc, // Y89
		plc, // Y90
		plc, // Y91
		plc, // Y92
		io, // Y93
	}
	row_clk Y48;
	special_loc PLL_SW0 = D0X1Y0;
	special_loc PLL_NW0 = D0X0Y90;
	special_loc PLL_SE0 = D0X123Y0;
	special_loc PLL_NE0 = D0X124Y90;
	special_loc PCLK_IN_W0 = D0X0Y44;
	special_loc PCLK_IN_W1 = D0X0Y42;
	special_loc PCLK_IN_W2 = D0X0Y51;
	special_loc PCLK_IN_W3 = D0X0Y53;
	special_loc PCLK_IN_W4 = D0X11Y12;
	special_loc PCLK_IN_W5 = D0X11Y24;
	special_loc PCLK_IN_W6 = D0X11Y84;
	special_loc PCLK_IN_W7 = D0X11Y72;
	special_loc PCLK_IN_E0 = D0X124Y44;
	special_loc PCLK_IN_E1 = D0X124Y42;
	special_loc PCLK_IN_E2 = D0X124Y51;
	special_loc PCLK_IN_E3 = D0X124Y53;
	special_loc PCLK_IN_E4 = D0X112Y12;
	special_loc PCLK_IN_E5 = D0X112Y24;
	special_loc PCLK_IN_E6 = D0X112Y84;
	special_loc PCLK_IN_E7 = D0X112Y72;
	special_loc PCLK_IN_S0 = D0X60Y0;
	special_loc PCLK_IN_S1 = D0X59Y0;
	special_loc PCLK_IN_S2 = D0X73Y0;
	special_loc PCLK_IN_S3 = D0X74Y0;
	special_loc PCLK_IN_S4 = D0X56Y12;
	special_loc PCLK_IN_S5 = D0X56Y24;
	special_loc PCLK_IN_S6 = D0X76Y12;
	special_loc PCLK_IN_S7 = D0X76Y24;
	special_loc PCLK_IN_N0 = D0X60Y93;
	special_loc PCLK_IN_N1 = D0X59Y93;
	special_loc PCLK_IN_N2 = D0X73Y93;
	special_loc PCLK_IN_N3 = D0X74Y93;
	special_loc PCLK_IN_N4 = D0X56Y84;
	special_loc PCLK_IN_N5 = D0X56Y72;
	special_loc PCLK_IN_N6 = D0X76Y84;
	special_loc PCLK_IN_N7 = D0X76Y72;
	special_loc CONFIG = D0X3Y0;
	special_loc BC0 = D0X2Y93;
	special_loc BC1 = D0X122Y93;
	special_loc BC2 = D0X124Y84;
	special_loc BC3 = D0X124Y1;
	special_loc BC4 = D0X122Y0;
	special_loc BC6 = D0X0Y1;
	special_loc BC7 = D0X0Y84;
	special_loc BC8 = D0X2Y0;
	special_loc DDRDLL_SW = D0X1Y12;
	special_loc DDRDLL_NW = D0X1Y84;
	special_loc DDRDLL_SE = D0X123Y12;
	special_loc DDRDLL_NE = D0X123Y84;
	special_loc CLK_QUARTER_S = D0X67Y24;
	special_loc CLK_QUARTER_N = D0X67Y72;
	special_io CLOCK_W0 = IOB_W45_2;
	special_io CLOCK_W1 = IOB_W45_0;
	special_io CLOCK_W2 = IOB_W48_2;
	special_io CLOCK_W3 = IOB_W48_0;
	special_io CLOCK_E0 = IOB_E45_2;
	special_io CLOCK_E1 = IOB_E45_0;
	special_io CLOCK_E2 = IOB_E48_2;
	special_io CLOCK_E3 = IOB_E48_0;
	special_io CLOCK_N0 = IOB_N64_0;
	special_io CLOCK_N1 = IOB_N62_0;
	special_io CLOCK_N2 = IOB_N70_0;
	special_io CLOCK_N3 = IOB_N68_0;
	special_io PLL_IN0_SW0 = IOB_W0_2;
	special_io PLL_IN0_NW0 = IOB_W81_0;
	special_io PLL_IN0_SE0 = IOB_E0_2;
	special_io PLL_IN0_NE0 = IOB_E81_0;
	special_io PLL_IN1_NW0 = IOB_N3_0;
	special_io PLL_IN1_NE0 = IOB_N120_0;
	special_io VREF1_2 = IOB_E57_2;
	special_io VREF1_3 = IOB_E36_1;
	special_io VREF1_6 = IOB_W36_1;
	special_io VREF1_7 = IOB_W57_2;
	special_io WRITE_N = IOB_S17_0;
	special_io CS_N = IOB_S12_0;
	special_io CS1_N = IOB_S12_1;
	special_io D0 = IOB_S10_1;
	special_io D1 = IOB_S10_0;
	special_io D2 = IOB_S8_1;
	special_io D3 = IOB_S8_0;
	special_io D4 = IOB_S5_1;
	special_io D5 = IOB_S5_0;
	special_io D6 = IOB_S3_1;
	special_io D7 = IOB_S3_0;
	special_io D8 = IOB_W3_3;
	special_io D9 = IOB_W3_2;
	special_io D10 = IOB_W6_3;
	special_io D11 = IOB_W6_2;
	special_io D12 = IOB_W6_1;
	special_io D13 = IOB_W6_0;
	special_io D14 = IOB_W9_3;
	special_io D15 = IOB_W9_2;
	special_io DOUT = IOB_S14_1;
	special_io DI = IOB_S14_0;
}

// LAE5U-12F-CABGA256 LFE5U-12F-CABGA256 LFE5U-25F-CABGA256
bond BOND0 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N5_0;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N17_0;
	pin A6 = IOB_N17_1;
	pin A7 = IOB_N28_0;
	pin A8 = IOB_N28_1;
	pin A9 = IOB_N41_0;
	pin A10 = IOB_N41_1;
	pin A11 = IOB_N52_0;
	pin A12 = IOB_N52_1;
	pin A13 = IOB_N64_0;
	pin A14 = IOB_N64_1;
	pin A15 = IOB_N66_1;
	pin A16 = GND;
	pin B1 = IOB_W45_0;
	pin B2 = IOB_W45_1;
	pin B3 = IOB_N3_1;
	pin B4 = IOB_N10_1;
	pin B5 = IOB_N14_1;
	pin B6 = IOB_N21_1;
	pin B7 = IOB_N26_1;
	pin B8 = IOB_N34_1;
	pin B9 = IOB_N37_0;
	pin B10 = IOB_N43_0;
	pin B11 = IOB_N48_0;
	pin B12 = IOB_N55_0;
	pin B13 = IOB_N59_0;
	pin B14 = IOB_N66_0;
	pin B15 = IOB_E45_1;
	pin B16 = IOB_E45_0;
	pin C1 = IOB_W42_0;
	pin C2 = IOB_W42_1;
	pin C3 = IOB_W45_2;
	pin C4 = IOB_N10_0;
	pin C5 = IOB_N14_0;
	pin C6 = IOB_N21_0;
	pin C7 = IOB_N26_0;
	pin C8 = IOB_N34_0;
	pin C9 = IOB_N37_1;
	pin C10 = IOB_N43_1;
	pin C11 = IOB_N48_1;
	pin C12 = IOB_N55_1;
	pin C13 = IOB_N59_1;
	pin C14 = IOB_E45_2;
	pin C15 = IOB_E42_1;
	pin C16 = IOB_E42_0;
	pin D1 = IOB_W39_0;
	pin D2 = GND;
	pin D3 = IOB_W45_3;
	pin D4 = IOB_N8_1;
	pin D5 = IOB_N12_1;
	pin D6 = IOB_N19_1;
	pin D7 = IOB_N23_1;
	pin D8 = IOB_N32_1;
	pin D9 = IOB_N39_0;
	pin D10 = IOB_N46_0;
	pin D11 = IOB_N50_0;
	pin D12 = IOB_N57_0;
	pin D13 = IOB_N61_0;
	pin D14 = IOB_E45_3;
	pin D15 = GND;
	pin D16 = IOB_E39_0;
	pin E1 = IOB_W36_3;
	pin E2 = IOB_W39_1;
	pin E3 = IOB_W42_2;
	pin E4 = IOB_N8_0;
	pin E5 = IOB_N12_0;
	pin E6 = IOB_N19_0;
	pin E7 = IOB_N23_0;
	pin E8 = IOB_N32_0;
	pin E9 = IOB_N39_1;
	pin E10 = IOB_N46_1;
	pin E11 = IOB_N50_1;
	pin E12 = IOB_N57_1;
	pin E13 = IOB_N61_1;
	pin E14 = IOB_E42_2;
	pin E15 = IOB_E39_1;
	pin E16 = IOB_E36_3;
	pin F1 = IOB_W33_0;
	pin F2 = IOB_W36_2;
	pin F3 = IOB_W42_3;
	pin F4 = IOB_W39_2;
	pin F5 = IOB_W39_3;
	pin F6 = VCCIO0;
	pin F7 = VCCIO0;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = VCCIO1;
	pin F11 = VCCIO1;
	pin F12 = IOB_E39_3;
	pin F13 = IOB_E39_2;
	pin F14 = IOB_E42_3;
	pin F15 = IOB_E36_2;
	pin F16 = IOB_E33_0;
	pin G1 = IOB_W27_0;
	pin G2 = IOB_W33_1;
	pin G3 = IOB_W33_2;
	pin G4 = IOB_W36_1;
	pin G5 = IOB_W36_0;
	pin G6 = VCCINT;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = VCCAUX;
	pin G12 = IOB_E36_0;
	pin G13 = IOB_E36_1;
	pin G14 = IOB_E33_2;
	pin G15 = IOB_E33_1;
	pin G16 = IOB_E27_0;
	pin H1 = GND;
	pin H2 = IOB_W27_1;
	pin H3 = IOB_W33_3;
	pin H4 = IOB_W30_1;
	pin H5 = IOB_W30_0;
	pin H6 = VCCIO7;
	pin H7 = VCCIO7;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = IOB_E30_0;
	pin H13 = IOB_E30_1;
	pin H14 = IOB_E33_3;
	pin H15 = IOB_E27_1;
	pin H16 = GND;
	pin J1 = IOB_W24_0;
	pin J2 = IOB_W24_1;
	pin J3 = IOB_W27_2;
	pin J4 = IOB_W30_2;
	pin J5 = IOB_W30_3;
	pin J6 = VCCIO6;
	pin J7 = VCCIO6;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO2;
	pin J12 = IOB_E30_3;
	pin J13 = IOB_E30_2;
	pin J14 = IOB_E27_2;
	pin J15 = IOB_E24_1;
	pin J16 = IOB_E24_0;
	pin K1 = IOB_W24_2;
	pin K2 = IOB_W24_3;
	pin K3 = IOB_W27_3;
	pin K4 = IOB_W18_0;
	pin K5 = IOB_W18_1;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCIO3;
	pin K12 = IOB_E18_1;
	pin K13 = IOB_E18_0;
	pin K14 = IOB_E27_3;
	pin K15 = IOB_E24_3;
	pin K16 = IOB_E24_2;
	pin L1 = IOB_W21_0;
	pin L2 = IOB_W21_1;
	pin L3 = IOB_W15_2;
	pin L4 = IOB_W18_2;
	pin L5 = IOB_W18_3;
	pin L6 = VCCIO8;
	pin L7 = VCCAUX;
	pin L8 = VCCINT;
	pin L9 = VCCINT;
	pin L10 = VCCINT;
	pin L11 = VCCIO3;
	pin L12 = IOB_E18_3;
	pin L13 = IOB_E18_2;
	pin L14 = IOB_E15_2;
	pin L15 = IOB_E21_1;
	pin L16 = IOB_E21_0;
	pin M1 = IOB_W21_2;
	pin M2 = IOB_W21_3;
	pin M3 = IOB_W15_3;
	pin M4 = IOB_W12_2;
	pin M5 = IOB_W3_2;
	pin M6 = IOB_W0_0;
	pin M7 = IOB_S8_1;
	pin M8 = IOB_S14_1;
	pin M9 = IOB_S17_0;
	pin M10 = TDO;
	pin M11 = IOB_E0_0;
	pin M12 = IOB_E3_2;
	pin M13 = IOB_E12_2;
	pin M14 = IOB_E15_3;
	pin M15 = IOB_E21_3;
	pin M16 = IOB_E21_2;
	pin N1 = IOB_W15_0;
	pin N2 = GND;
	pin N3 = IOB_W12_3;
	pin N4 = IOB_W9_0;
	pin N5 = IOB_W3_3;
	pin N6 = IOB_W0_1;
	pin N7 = IOB_S8_0;
	pin N8 = IOB_S14_0;
	pin N9 = CCLK;
	pin N10 = M0;
	pin N11 = IOB_E0_1;
	pin N12 = IOB_E3_3;
	pin N13 = IOB_E9_0;
	pin N14 = IOB_E12_3;
	pin N15 = GND;
	pin N16 = IOB_E15_0;
	pin P1 = IOB_W12_0;
	pin P2 = IOB_W15_1;
	pin P3 = IOB_W9_1;
	pin P4 = IOB_W6_0;
	pin P5 = IOB_W0_3;
	pin P6 = IOB_W0_2;
	pin P7 = IOB_S5_1;
	pin P8 = IOB_S12_1;
	pin P9 = DONE;
	pin P10 = M1;
	pin P11 = IOB_E0_2;
	pin P12 = IOB_E0_3;
	pin P13 = IOB_E6_0;
	pin P14 = IOB_E9_1;
	pin P15 = IOB_E15_1;
	pin P16 = IOB_E12_0;
	pin R1 = IOB_W12_1;
	pin R2 = IOB_W9_2;
	pin R3 = IOB_W6_1;
	pin R4 = IOB_W6_2;
	pin R5 = IOB_W3_0;
	pin R6 = IOB_S3_1;
	pin R7 = IOB_S5_0;
	pin R8 = IOB_S12_0;
	pin R9 = PROG_B;
	pin R10 = M2;
	pin R11 = TDI;
	pin R12 = IOB_E3_0;
	pin R13 = IOB_E6_2;
	pin R14 = IOB_E6_1;
	pin R15 = IOB_E9_2;
	pin R16 = IOB_E12_1;
	pin T1 = GND;
	pin T2 = IOB_W9_3;
	pin T3 = IOB_W6_3;
	pin T4 = IOB_W3_1;
	pin T5 = GND;
	pin T6 = IOB_S3_0;
	pin T7 = IOB_S10_0;
	pin T8 = IOB_S10_1;
	pin T9 = INIT_B;
	pin T10 = TCK;
	pin T11 = TMS;
	pin T12 = GND;
	pin T13 = IOB_E3_1;
	pin T14 = IOB_E6_3;
	pin T15 = IOB_E9_3;
	pin T16 = GND;
}

// LAE5U-12F-CABGA381 LFE5U-12F-CABGA381 LFE5U-25F-CABGA381
bond BOND1 {
	kind single;
	pin A2 = IOB_W33_0;
	pin A3 = IOB_W42_2;
	pin A4 = IOB_W45_0;
	pin A5 = IOB_W45_1;
	pin A6 = IOB_N3_0;
	pin A7 = IOB_N17_0;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N23_0;
	pin A10 = IOB_N26_0;
	pin A11 = IOB_N26_1;
	pin A12 = IOB_N39_0;
	pin A13 = IOB_N39_1;
	pin A14 = IOB_N46_0;
	pin A15 = NC;
	pin A16 = IOB_N55_0;
	pin A17 = IOB_N61_0;
	pin A18 = IOB_N64_0;
	pin A19 = IOB_N66_0;
	pin B1 = IOB_W33_1;
	pin B2 = IOB_W33_2;
	pin B3 = IOB_W42_3;
	pin B4 = IOB_W42_1;
	pin B5 = IOB_W45_2;
	pin B6 = IOB_N3_1;
	pin B7 = GND;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N21_0;
	pin B10 = IOB_N23_1;
	pin B11 = IOB_N28_0;
	pin B12 = IOB_N34_0;
	pin B13 = IOB_N41_0;
	pin B14 = GND;
	pin B15 = IOB_N50_0;
	pin B16 = IOB_N55_1;
	pin B17 = IOB_N59_0;
	pin B18 = IOB_N61_1;
	pin B19 = IOB_N64_1;
	pin B20 = IOB_N66_1;
	pin C1 = IOB_W30_0;
	pin C2 = IOB_W33_3;
	pin C3 = IOB_W39_2;
	pin C4 = IOB_W42_0;
	pin C5 = IOB_W45_3;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N14_0;
	pin C9 = NC;
	pin C10 = IOB_N21_1;
	pin C11 = IOB_N28_1;
	pin C12 = IOB_N34_1;
	pin C13 = IOB_N41_1;
	pin C14 = IOB_N46_1;
	pin C15 = IOB_N50_1;
	pin C16 = IOB_N57_0;
	pin C17 = IOB_N59_1;
	pin C18 = IOB_E45_0;
	pin C19 = GND;
	pin C20 = IOB_E33_0;
	pin D1 = IOB_W30_1;
	pin D2 = IOB_W30_2;
	pin D3 = IOB_W39_3;
	pin D4 = GND;
	pin D5 = IOB_W39_1;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N19_0;
	pin D10 = NC;
	pin D11 = IOB_N32_0;
	pin D12 = IOB_N37_0;
	pin D13 = IOB_N43_0;
	pin D14 = IOB_N48_0;
	pin D15 = IOB_N52_0;
	pin D16 = IOB_N57_1;
	pin D17 = IOB_E45_1;
	pin D18 = IOB_E42_0;
	pin D19 = IOB_E33_1;
	pin D20 = IOB_E33_2;
	pin E1 = IOB_W30_3;
	pin E2 = IOB_W24_3;
	pin E3 = IOB_W36_1;
	pin E4 = IOB_W39_0;
	pin E5 = IOB_W36_2;
	pin E6 = IOB_N5_0;
	pin E7 = IOB_N8_0;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N19_1;
	pin E10 = NC;
	pin E11 = IOB_N32_1;
	pin E12 = IOB_N37_1;
	pin E13 = IOB_N43_1;
	pin E14 = IOB_N48_1;
	pin E15 = IOB_N52_1;
	pin E16 = IOB_E45_2;
	pin E17 = IOB_E42_1;
	pin E18 = IOB_E42_2;
	pin E19 = IOB_E33_3;
	pin E20 = IOB_E30_0;
	pin F1 = IOB_W21_1;
	pin F2 = IOB_W24_2;
	pin F3 = IOB_W24_1;
	pin F4 = IOB_W36_0;
	pin F5 = IOB_W36_3;
	pin F6 = VCCAUX;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCIO0;
	pin F10 = VCCIO0;
	pin F11 = VCCIO1;
	pin F12 = VCCIO1;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = VCCAUX;
	pin F16 = IOB_E45_3;
	pin F17 = IOB_E39_0;
	pin F18 = IOB_E42_3;
	pin F19 = IOB_E30_1;
	pin F20 = IOB_E30_2;
	pin G1 = IOB_W21_3;
	pin G2 = IOB_W21_0;
	pin G3 = IOB_W24_0;
	pin G4 = GND;
	pin G5 = IOB_W27_1;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = GND;
	pin G15 = GND;
	pin G16 = IOB_E39_2;
	pin G17 = GND;
	pin G18 = IOB_E39_1;
	pin G19 = IOB_E27_0;
	pin G20 = IOB_E30_3;
	pin H1 = IOB_W15_2;
	pin H2 = IOB_W21_2;
	pin H3 = IOB_W27_3;
	pin H4 = IOB_W27_0;
	pin H5 = IOB_W27_2;
	pin H6 = VCCIO7;
	pin H7 = VCCIO7;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = VCCINT;
	pin H12 = VCCINT;
	pin H13 = VCCINT;
	pin H14 = VCCIO2;
	pin H15 = VCCIO2;
	pin H16 = IOB_E39_3;
	pin H17 = IOB_E36_1;
	pin H18 = IOB_E36_0;
	pin H19 = GND;
	pin H20 = IOB_E27_1;
	pin J1 = IOB_W15_1;
	pin J2 = GND;
	pin J3 = IOB_W18_2;
	pin J4 = IOB_W18_0;
	pin J5 = IOB_W18_1;
	pin J6 = VCCIO7;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E36_3;
	pin J17 = IOB_E36_2;
	pin J18 = IOB_E27_2;
	pin J19 = IOB_E24_0;
	pin J20 = IOB_E24_2;
	pin K1 = IOB_W15_3;
	pin K2 = IOB_W15_0;
	pin K3 = IOB_W18_3;
	pin K4 = IOB_W12_0;
	pin K5 = IOB_W12_1;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = NC;
	pin K17 = NC;
	pin K18 = IOB_E27_3;
	pin K19 = IOB_E24_1;
	pin K20 = IOB_E24_3;
	pin L1 = IOB_W3_2;
	pin L2 = IOB_W6_3;
	pin L3 = IOB_W6_2;
	pin L4 = IOB_W12_2;
	pin L5 = IOB_W12_3;
	pin L6 = VCCIO6;
	pin L7 = VCCIO6;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = VCCIO3;
	pin L15 = VCCIO3;
	pin L16 = IOB_E18_0;
	pin L17 = IOB_E18_1;
	pin L18 = IOB_E18_2;
	pin L19 = IOB_E21_2;
	pin L20 = IOB_E21_0;
	pin M1 = IOB_W3_1;
	pin M2 = GND;
	pin M3 = IOB_W6_1;
	pin M4 = IOB_W9_0;
	pin M5 = NC;
	pin M6 = VCCIO6;
	pin M7 = GND;
	pin M8 = VCCINT;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCIO3;
	pin M16 = GND;
	pin M17 = IOB_E15_1;
	pin M18 = IOB_E18_3;
	pin M19 = IOB_E21_3;
	pin M20 = IOB_E21_1;
	pin N1 = IOB_W3_3;
	pin N2 = IOB_W3_0;
	pin N3 = IOB_W6_0;
	pin N4 = IOB_W9_2;
	pin N5 = IOB_W9_1;
	pin N6 = GND;
	pin N7 = GND;
	pin N8 = VCCINT;
	pin N9 = VCCINT;
	pin N10 = VCCINT;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = IOB_E15_0;
	pin N17 = IOB_E12_0;
	pin N18 = IOB_E15_2;
	pin N19 = IOB_E9_0;
	pin N20 = IOB_E9_1;
	pin P1 = IOB_W0_0;
	pin P2 = IOB_W0_1;
	pin P3 = IOB_W0_2;
	pin P4 = IOB_W0_3;
	pin P5 = IOB_W9_3;
	pin P6 = VCCAUX;
	pin P7 = GND;
	pin P8 = GND;
	pin P9 = VCCIO8;
	pin P10 = VCCIO8;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCAUX;
	pin P16 = IOB_E12_1;
	pin P17 = IOB_E15_3;
	pin P18 = IOB_E9_3;
	pin P19 = IOB_E9_2;
	pin P20 = IOB_E6_0;
	pin R1 = IOB_S3_0;
	pin R2 = IOB_S14_0;
	pin R3 = IOB_S14_1;
	pin R4 = M2;
	pin R5 = TDI;
	pin R16 = IOB_E12_2;
	pin R17 = IOB_E12_3;
	pin R18 = IOB_E3_1;
	pin R19 = GND;
	pin R20 = IOB_E6_1;
	pin T1 = IOB_S3_1;
	pin T2 = IOB_S12_0;
	pin T3 = IOB_S17_0;
	pin T4 = M1;
	pin T5 = TCK;
	pin T6 = SERDES_S41_VCCA;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = NC;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = NC;
	pin T14 = NC;
	pin T15 = NC;
	pin T16 = NC;
	pin T17 = IOB_E0_3;
	pin T18 = IOB_E3_3;
	pin T19 = IOB_E3_0;
	pin T20 = IOB_E6_2;
	pin U1 = IOB_S5_0;
	pin U2 = IOB_S12_1;
	pin U3 = CCLK;
	pin U4 = M0;
	pin U5 = TMS;
	pin U6 = SERDES_S41_VCCA;
	pin U7 = GNDA;
	pin U8 = GNDA;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = GNDA;
	pin U13 = GNDA;
	pin U14 = GNDA;
	pin U15 = NC;
	pin U16 = IOB_E0_2;
	pin U17 = IOB_E0_1;
	pin U18 = IOB_E0_0;
	pin U19 = IOB_E3_2;
	pin U20 = IOB_E6_3;
	pin V1 = IOB_S5_1;
	pin V2 = IOB_S10_0;
	pin V3 = INIT_B;
	pin V4 = TDO;
	pin V5 = GNDA;
	pin V6 = GNDA;
	pin V7 = GNDA;
	pin V8 = GNDA;
	pin V9 = GNDA;
	pin V10 = SERDES_S41_VCCAUXA;
	pin V11 = SERDES_S41_VCCAUXA;
	pin V12 = GNDA;
	pin V13 = GNDA;
	pin V14 = GNDA;
	pin V15 = GNDA;
	pin V16 = GNDA;
	pin V17 = NC;
	pin V18 = NC;
	pin V19 = GNDA;
	pin V20 = GNDA;
	pin W1 = IOB_S8_0;
	pin W2 = IOB_S10_1;
	pin W3 = PROG_B;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = GNDA;
	pin W7 = GNDA;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = NC;
	pin W12 = GNDA;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = GNDA;
	pin W16 = GNDA;
	pin W17 = NC;
	pin W18 = NC;
	pin W19 = GNDA;
	pin W20 = NC;
	pin Y2 = IOB_S8_1;
	pin Y3 = DONE;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y11 = NC;
	pin Y12 = NC;
	pin Y14 = NC;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y19 = NC;
}

// LAE5U-12F-CSFBGA285 LFE5U-12F-CSFBGA285 LFE5U-25F-CSFBGA285
bond BOND2 {
	kind single;
	pin A2 = IOB_E27_2;
	pin A3 = IOB_E27_0;
	pin A4 = IOB_E36_1;
	pin A6 = IOB_E36_0;
	pin A7 = IOB_E39_1;
	pin A8 = IOB_N34_1;
	pin A9 = IOB_N34_0;
	pin A10 = IOB_N26_1;
	pin A11 = IOB_N26_0;
	pin A12 = IOB_W42_0;
	pin A13 = IOB_W33_1;
	pin A15 = IOB_W33_3;
	pin A16 = IOB_W27_1;
	pin A17 = IOB_W24_0;
	pin B1 = IOB_E24_1;
	pin B2 = IOB_E27_1;
	pin B3 = GND;
	pin B4 = IOB_E33_2;
	pin B6 = IOB_E39_0;
	pin B7 = IOB_E45_1;
	pin B8 = IOB_N66_0;
	pin B9 = IOB_N32_0;
	pin B10 = IOB_N28_0;
	pin B11 = IOB_N3_0;
	pin B12 = IOB_W45_1;
	pin B13 = IOB_W33_0;
	pin B15 = IOB_W27_0;
	pin B16 = GND;
	pin B17 = IOB_W24_1;
	pin B18 = IOB_W24_2;
	pin C1 = IOB_E24_2;
	pin C2 = IOB_E30_1;
	pin C3 = IOB_E33_3;
	pin C4 = IOB_E33_1;
	pin C6 = IOB_E42_1;
	pin C7 = IOB_E45_0;
	pin C8 = IOB_N66_1;
	pin C9 = IOB_N32_1;
	pin C10 = IOB_N28_1;
	pin C11 = IOB_N3_1;
	pin C12 = IOB_W45_0;
	pin C13 = IOB_W39_1;
	pin C15 = IOB_W33_2;
	pin C16 = IOB_W27_2;
	pin C17 = IOB_W24_3;
	pin C18 = IOB_W21_1;
	pin D1 = IOB_E24_3;
	pin D2 = IOB_E24_0;
	pin D3 = IOB_E30_0;
	pin D4 = IOB_E33_0;
	pin D6 = IOB_E42_0;
	pin D7 = VCCIO1;
	pin D8 = VCCINT;
	pin D9 = VCCINT;
	pin D10 = VCCINT;
	pin D11 = VCCINT;
	pin D12 = VCCIO0;
	pin D13 = IOB_W39_0;
	pin D15 = IOB_W30_0;
	pin D16 = IOB_W30_1;
	pin D17 = IOB_W21_0;
	pin D18 = IOB_W21_2;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = GND;
	pin E8 = GND;
	pin E9 = GND;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = GND;
	pin E13 = VCCAUX;
	pin E14 = GND;
	pin F1 = IOB_E12_2;
	pin F2 = IOB_E15_0;
	pin F3 = IOB_E21_3;
	pin F4 = IOB_E21_2;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = GND;
	pin F11 = GND;
	pin F12 = GND;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = IOB_W18_2;
	pin F16 = IOB_W18_1;
	pin F17 = IOB_W18_0;
	pin F18 = IOB_W21_3;
	pin G1 = IOB_E15_1;
	pin G2 = GND;
	pin G3 = IOB_E18_1;
	pin G4 = IOB_E21_1;
	pin G5 = VCCIO2;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = VCCIO7;
	pin G15 = IOB_W12_0;
	pin G16 = IOB_W18_3;
	pin G17 = GND;
	pin G18 = IOB_W15_0;
	pin H1 = IOB_E12_3;
	pin H2 = IOB_E18_3;
	pin H3 = IOB_E18_0;
	pin H4 = IOB_E21_0;
	pin H5 = VCCIO2;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = VCCIO7;
	pin H15 = IOB_W12_1;
	pin H16 = IOB_W12_2;
	pin H17 = IOB_W15_1;
	pin H18 = IOB_W9_3;
	pin J1 = IOB_E12_1;
	pin J2 = IOB_E12_0;
	pin J3 = IOB_E18_2;
	pin J4 = VCCINT;
	pin J5 = VCCINT;
	pin J6 = GND;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = VCCINT;
	pin J16 = IOB_W12_3;
	pin J17 = IOB_W9_2;
	pin J18 = IOB_W6_0;
	pin K1 = IOB_E6_3;
	pin K2 = IOB_E3_0;
	pin K3 = IOB_E6_2;
	pin K4 = IOB_E9_0;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = IOB_W6_3;
	pin K16 = IOB_W6_2;
	pin K17 = IOB_W3_0;
	pin K18 = IOB_W6_1;
	pin L1 = IOB_E3_1;
	pin L2 = GND;
	pin L3 = IOB_E6_1;
	pin L4 = IOB_E9_1;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = GND;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = IOB_W3_2;
	pin L16 = IOB_W3_3;
	pin L17 = GND;
	pin L18 = IOB_W3_1;
	pin M1 = IOB_E0_2;
	pin M2 = IOB_E3_2;
	pin M3 = IOB_E6_0;
	pin M4 = VCCINT;
	pin M5 = VCCIO3;
	pin M6 = GND;
	pin M7 = GND;
	pin M8 = GND;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCIO6;
	pin M15 = VCCINT;
	pin M16 = IOB_W0_2;
	pin M17 = IOB_W0_3;
	pin M18 = IOB_S5_1;
	pin N1 = IOB_E0_3;
	pin N2 = IOB_E3_3;
	pin N3 = IOB_E9_3;
	pin N4 = IOB_E9_2;
	pin N5 = VCCIO3;
	pin N6 = VCCAUX;
	pin N7 = GND;
	pin N8 = GND;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = VCCIO8;
	pin N14 = VCCIO6;
	pin N15 = IOB_S3_0;
	pin N16 = IOB_S3_1;
	pin N17 = IOB_S5_0;
	pin N18 = IOB_S8_0;
	pin P5 = SERDES_S41_VCCAUXA;
	pin P6 = GNDA;
	pin P7 = VCCINT;
	pin P8 = GNDA;
	pin P9 = VCCINT;
	pin P10 = SERDES_S41_VCCA;
	pin P11 = VCCINT;
	pin P12 = GNDA;
	pin P13 = VCCAUX;
	pin P14 = VCCIO8;
	pin R1 = GNDA;
	pin R2 = GNDA;
	pin R3 = SERDES_S41_VCCAUXA;
	pin R10 = SERDES_S41_VCCA;
	pin R16 = IOB_S17_0;
	pin R17 = IOB_S12_0;
	pin R18 = IOB_S8_1;
	pin T1 = NC;
	pin T2 = GNDA;
	pin T3 = GNDA;
	pin T4 = GNDA;
	pin T5 = NC;
	pin T6 = GNDA;
	pin T7 = GNDA;
	pin T8 = GNDA;
	pin T9 = GNDA;
	pin T10 = GNDA;
	pin T11 = GNDA;
	pin T12 = GNDA;
	pin T13 = TDI;
	pin T14 = M1;
	pin T15 = PROG_B;
	pin T16 = GND;
	pin T17 = IOB_S12_1;
	pin T18 = IOB_S10_0;
	pin U1 = NC;
	pin U2 = GNDA;
	pin U3 = GNDA;
	pin U4 = GNDA;
	pin U5 = GNDA;
	pin U6 = NC;
	pin U7 = GNDA;
	pin U8 = NC;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = NC;
	pin U13 = TCK;
	pin U14 = M0;
	pin U15 = DONE;
	pin U16 = CCLK;
	pin U17 = IOB_S14_0;
	pin U18 = IOB_S10_1;
	pin V2 = NC;
	pin V3 = NC;
	pin V4 = GNDA;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = GNDA;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = GNDA;
	pin V11 = NC;
	pin V12 = NC;
	pin V13 = TMS;
	pin V14 = TDO;
	pin V15 = M2;
	pin V16 = INIT_B;
	pin V17 = IOB_S14_1;
}

// LFE5U-12F-TQFP144 LFE5U-25F-TQFP144
bond BOND3 {
	kind single;
	pin 1 = IOB_W42_2;
	pin 2 = IOB_W42_3;
	pin 3 = IOB_W42_1;
	pin 4 = IOB_W39_0;
	pin 5 = IOB_W39_2;
	pin 6 = IOB_W39_1;
	pin 7 = IOB_W39_3;
	pin 8 = GND;
	pin 9 = VCCIO7;
	pin 10 = IOB_W33_0;
	pin 11 = IOB_W33_2;
	pin 12 = IOB_W33_1;
	pin 13 = IOB_W33_3;
	pin 14 = IOB_W24_3;
	pin 15 = GND;
	pin 16 = VCCIO6;
	pin 17 = VCCAUX;
	pin 18 = IOB_W15_1;
	pin 19 = IOB_W12_1;
	pin 20 = VCCINT;
	pin 21 = GND;
	pin 22 = IOB_W12_2;
	pin 23 = IOB_W12_3;
	pin 24 = IOB_W9_0;
	pin 25 = IOB_W9_1;
	pin 26 = IOB_W6_2;
	pin 27 = IOB_W6_3;
	pin 28 = IOB_W3_0;
	pin 29 = VCCINT;
	pin 30 = IOB_W3_1;
	pin 31 = IOB_W3_2;
	pin 32 = GND;
	pin 33 = IOB_W3_3;
	pin 34 = IOB_W0_0;
	pin 35 = IOB_W0_1;
	pin 36 = VCCIO6;
	pin 37 = IOB_W0_2;
	pin 38 = VCCINT;
	pin 39 = IOB_S5_0;
	pin 40 = IOB_S3_0;
	pin 41 = IOB_S5_1;
	pin 42 = GND;
	pin 43 = VCCIO8;
	pin 44 = IOB_S3_1;
	pin 45 = IOB_S8_0;
	pin 46 = IOB_S10_0;
	pin 47 = IOB_S10_1;
	pin 48 = IOB_S12_0;
	pin 49 = IOB_S14_0;
	pin 50 = IOB_S12_1;
	pin 51 = IOB_S14_1;
	pin 52 = IOB_S17_0;
	pin 53 = VCCAUX;
	pin 54 = CCLK;
	pin 55 = INIT_B;
	pin 56 = DONE;
	pin 57 = PROG_B;
	pin 58 = M2;
	pin 59 = M1;
	pin 60 = TDO;
	pin 61 = TDI;
	pin 62 = M0;
	pin 63 = TCK;
	pin 64 = TMS;
	pin 65 = GND;
	pin 66 = VCCINT;
	pin 67 = IOB_E0_1;
	pin 68 = IOB_E0_3;
	pin 69 = IOB_E0_2;
	pin 70 = VCCIO3;
	pin 71 = IOB_E0_0;
	pin 72 = IOB_E3_2;
	pin 73 = IOB_E6_3;
	pin 74 = IOB_E6_2;
	pin 75 = GND;
	pin 76 = IOB_E6_1;
	pin 77 = IOB_E6_0;
	pin 78 = IOB_E12_3;
	pin 79 = IOB_E12_1;
	pin 80 = IOB_E12_2;
	pin 81 = IOB_E12_0;
	pin 82 = IOB_E15_3;
	pin 83 = VCCINT;
	pin 84 = IOB_E15_2;
	pin 85 = GND;
	pin 86 = VCCIO3;
	pin 87 = GND;
	pin 88 = IOB_E24_3;
	pin 89 = IOB_E24_1;
	pin 90 = IOB_E24_2;
	pin 91 = IOB_E24_0;
	pin 92 = IOB_E27_3;
	pin 93 = IOB_E27_1;
	pin 94 = IOB_E27_2;
	pin 95 = IOB_E27_0;
	pin 96 = VCCAUX;
	pin 97 = IOB_E33_1;
	pin 98 = IOB_E33_2;
	pin 99 = IOB_E33_0;
	pin 100 = VCCIO2;
	pin 101 = GND;
	pin 102 = IOB_E39_3;
	pin 103 = IOB_E39_1;
	pin 104 = IOB_E39_2;
	pin 105 = IOB_E39_0;
	pin 106 = IOB_E45_3;
	pin 107 = IOB_E45_2;
	pin 108 = IOB_E45_1;
	pin 109 = NC;
	pin 110 = IOB_N66_0;
	pin 111 = IOB_N61_1;
	pin 112 = IOB_N61_0;
	pin 113 = IOB_N59_1;
	pin 114 = IOB_N59_0;
	pin 115 = IOB_N57_1;
	pin 116 = IOB_N57_0;
	pin 117 = IOB_N55_1;
	pin 118 = IOB_N55_0;
	pin 119 = IOB_N52_1;
	pin 120 = IOB_N52_0;
	pin 121 = IOB_N50_0;
	pin 122 = VCCIO1;
	pin 123 = GND;
	pin 124 = IOB_N41_1;
	pin 125 = IOB_N41_0;
	pin 126 = IOB_N39_1;
	pin 127 = IOB_N39_0;
	pin 128 = IOB_N28_0;
	pin 129 = GND;
	pin 130 = VCCINT;
	pin 131 = GND;
	pin 132 = VCCAUX;
	pin 133 = IOB_N14_1;
	pin 134 = IOB_N14_0;
	pin 135 = IOB_N12_1;
	pin 136 = IOB_N12_0;
	pin 137 = VCCIO0;
	pin 138 = GND;
	pin 139 = IOB_N8_1;
	pin 140 = IOB_N8_0;
	pin 141 = IOB_N5_1;
	pin 142 = IOB_N3_1;
	pin 143 = IOB_N5_0;
	pin 144 = NC;
}

// LFE5U-45F-TQFP144
bond BOND4 {
	kind single;
	pin 1 = IOB_W57_0;
	pin 2 = IOB_W57_1;
	pin 3 = IOB_W57_2;
	pin 4 = IOB_W57_3;
	pin 5 = IOB_W54_0;
	pin 6 = IOB_W54_1;
	pin 7 = IOB_W54_3;
	pin 8 = GND;
	pin 9 = VCCIO7;
	pin 10 = IOB_W45_2;
	pin 11 = IOB_W36_0;
	pin 12 = IOB_W36_2;
	pin 13 = IOB_W33_0;
	pin 14 = IOB_W33_2;
	pin 15 = GND;
	pin 16 = VCCIO6;
	pin 17 = VCCAUX;
	pin 18 = IOB_W24_0;
	pin 19 = IOB_W24_1;
	pin 20 = VCCINT;
	pin 21 = GND;
	pin 22 = IOB_W12_3;
	pin 23 = IOB_W9_0;
	pin 24 = IOB_W9_2;
	pin 25 = IOB_W9_1;
	pin 26 = IOB_W9_3;
	pin 27 = IOB_W6_0;
	pin 28 = IOB_W6_2;
	pin 29 = VCCINT;
	pin 30 = IOB_W6_3;
	pin 31 = IOB_W3_0;
	pin 32 = GND;
	pin 33 = IOB_W3_1;
	pin 34 = IOB_W3_2;
	pin 35 = IOB_W0_0;
	pin 36 = VCCIO6;
	pin 37 = IOB_W0_1;
	pin 38 = VCCINT;
	pin 39 = IOB_S5_0;
	pin 40 = IOB_S3_0;
	pin 41 = IOB_S5_1;
	pin 42 = GND;
	pin 43 = VCCIO8;
	pin 44 = IOB_S3_1;
	pin 45 = IOB_S8_0;
	pin 46 = IOB_S10_0;
	pin 47 = IOB_S10_1;
	pin 48 = IOB_S12_0;
	pin 49 = IOB_S14_0;
	pin 50 = IOB_S12_1;
	pin 51 = IOB_S14_1;
	pin 52 = IOB_S17_0;
	pin 53 = VCCAUX;
	pin 54 = CCLK;
	pin 55 = INIT_B;
	pin 56 = DONE;
	pin 57 = PROG_B;
	pin 58 = M2;
	pin 59 = M1;
	pin 60 = TDO;
	pin 61 = TDI;
	pin 62 = M0;
	pin 63 = TCK;
	pin 64 = TMS;
	pin 65 = GND;
	pin 66 = VCCINT;
	pin 67 = IOB_E0_1;
	pin 68 = IOB_E0_3;
	pin 69 = IOB_E3_2;
	pin 70 = VCCIO3;
	pin 71 = IOB_E3_1;
	pin 72 = IOB_E6_2;
	pin 73 = IOB_E3_0;
	pin 74 = IOB_E6_1;
	pin 75 = GND;
	pin 76 = IOB_E9_3;
	pin 77 = IOB_E6_0;
	pin 78 = IOB_E9_2;
	pin 79 = IOB_E9_1;
	pin 80 = IOB_E9_0;
	pin 81 = IOB_E12_1;
	pin 82 = IOB_E15_1;
	pin 83 = VCCINT;
	pin 84 = IOB_E15_0;
	pin 85 = GND;
	pin 86 = VCCIO3;
	pin 87 = GND;
	pin 88 = IOB_E24_1;
	pin 89 = IOB_E24_2;
	pin 90 = IOB_E24_0;
	pin 91 = IOB_E33_2;
	pin 92 = IOB_E33_0;
	pin 93 = IOB_E36_2;
	pin 94 = IOB_E36_0;
	pin 95 = IOB_E42_1;
	pin 96 = VCCAUX;
	pin 97 = IOB_E45_1;
	pin 98 = IOB_E45_2;
	pin 99 = IOB_E45_0;
	pin 100 = VCCIO2;
	pin 101 = GND;
	pin 102 = IOB_E54_1;
	pin 103 = IOB_E54_2;
	pin 104 = IOB_E54_0;
	pin 105 = IOB_E57_3;
	pin 106 = IOB_E57_2;
	pin 107 = IOB_E57_1;
	pin 108 = IOB_E57_0;
	pin 109 = VCCINT;
	pin 110 = IOB_N79_1;
	pin 111 = IOB_N82_0;
	pin 112 = IOB_N77_1;
	pin 113 = IOB_N77_0;
	pin 114 = IOB_N75_1;
	pin 115 = IOB_N75_0;
	pin 116 = IOB_N73_1;
	pin 117 = IOB_N73_0;
	pin 118 = IOB_N68_1;
	pin 119 = IOB_N68_0;
	pin 120 = IOB_N59_1;
	pin 121 = IOB_N59_0;
	pin 122 = VCCIO1;
	pin 123 = GND;
	pin 124 = IOB_N43_0;
	pin 125 = IOB_N41_0;
	pin 126 = IOB_N37_0;
	pin 127 = IOB_N35_0;
	pin 128 = IOB_N26_1;
	pin 129 = GND;
	pin 130 = VCCINT;
	pin 131 = GND;
	pin 132 = VCCAUX;
	pin 133 = IOB_N19_0;
	pin 134 = IOB_N17_0;
	pin 135 = IOB_N12_1;
	pin 136 = IOB_N12_0;
	pin 137 = VCCIO0;
	pin 138 = GND;
	pin 139 = IOB_N8_1;
	pin 140 = IOB_N8_0;
	pin 141 = IOB_N3_1;
	pin 142 = IOB_N5_1;
	pin 143 = IOB_N3_0;
	pin 144 = VCCINT;
}

// LFE5U-45F-CABGA256
bond BOND5 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N5_0;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N17_0;
	pin A6 = IOB_N17_1;
	pin A7 = IOB_N37_0;
	pin A8 = IOB_N37_1;
	pin A9 = IOB_N50_0;
	pin A10 = IOB_N50_1;
	pin A11 = IOB_N70_0;
	pin A12 = IOB_N70_1;
	pin A13 = IOB_N82_0;
	pin A14 = IOB_N82_1;
	pin A15 = IOB_N84_1;
	pin A16 = GND;
	pin B1 = IOB_W57_0;
	pin B2 = IOB_W57_1;
	pin B3 = IOB_N3_1;
	pin B4 = IOB_N10_1;
	pin B5 = IOB_N14_1;
	pin B6 = IOB_N30_1;
	pin B7 = IOB_N35_1;
	pin B8 = IOB_N43_1;
	pin B9 = IOB_N46_0;
	pin B10 = IOB_N52_0;
	pin B11 = IOB_N57_0;
	pin B12 = IOB_N73_0;
	pin B13 = IOB_N77_0;
	pin B14 = IOB_N84_0;
	pin B15 = IOB_E57_1;
	pin B16 = IOB_E57_0;
	pin C1 = IOB_W54_0;
	pin C2 = IOB_W54_1;
	pin C3 = IOB_W57_2;
	pin C4 = IOB_N10_0;
	pin C5 = IOB_N14_0;
	pin C6 = IOB_N30_0;
	pin C7 = IOB_N35_0;
	pin C8 = IOB_N43_0;
	pin C9 = IOB_N46_1;
	pin C10 = IOB_N52_1;
	pin C11 = IOB_N57_1;
	pin C12 = IOB_N73_1;
	pin C13 = IOB_N77_1;
	pin C14 = IOB_E57_2;
	pin C15 = IOB_E54_1;
	pin C16 = IOB_E54_0;
	pin D1 = IOB_W51_0;
	pin D2 = GND;
	pin D3 = IOB_W57_3;
	pin D4 = IOB_N8_1;
	pin D5 = IOB_N12_1;
	pin D6 = IOB_N19_1;
	pin D7 = IOB_N32_1;
	pin D8 = IOB_N41_1;
	pin D9 = IOB_N48_0;
	pin D10 = IOB_N55_0;
	pin D11 = IOB_N68_0;
	pin D12 = IOB_N75_0;
	pin D13 = IOB_N79_0;
	pin D14 = IOB_E57_3;
	pin D15 = GND;
	pin D16 = IOB_E51_0;
	pin E1 = IOB_W48_3;
	pin E2 = IOB_W51_1;
	pin E3 = IOB_W54_2;
	pin E4 = IOB_N8_0;
	pin E5 = IOB_N12_0;
	pin E6 = IOB_N19_0;
	pin E7 = IOB_N32_0;
	pin E8 = IOB_N41_0;
	pin E9 = IOB_N48_1;
	pin E10 = IOB_N55_1;
	pin E11 = IOB_N68_1;
	pin E12 = IOB_N75_1;
	pin E13 = IOB_N79_1;
	pin E14 = IOB_E54_2;
	pin E15 = IOB_E51_1;
	pin E16 = IOB_E48_3;
	pin F1 = IOB_W45_0;
	pin F2 = IOB_W48_2;
	pin F3 = IOB_W54_3;
	pin F4 = IOB_W51_2;
	pin F5 = IOB_W51_3;
	pin F6 = VCCIO0;
	pin F7 = VCCIO0;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = VCCIO1;
	pin F11 = VCCIO1;
	pin F12 = IOB_E51_3;
	pin F13 = IOB_E51_2;
	pin F14 = IOB_E54_3;
	pin F15 = IOB_E48_2;
	pin F16 = IOB_E45_0;
	pin G1 = IOB_W39_0;
	pin G2 = IOB_W45_1;
	pin G3 = IOB_W45_2;
	pin G4 = IOB_W48_1;
	pin G5 = IOB_W48_0;
	pin G6 = VCCINT;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = VCCAUX;
	pin G12 = IOB_E48_0;
	pin G13 = IOB_E48_1;
	pin G14 = IOB_E45_2;
	pin G15 = IOB_E45_1;
	pin G16 = IOB_E39_0;
	pin H1 = GND;
	pin H2 = IOB_W39_1;
	pin H3 = IOB_W45_3;
	pin H4 = IOB_W42_1;
	pin H5 = IOB_W42_0;
	pin H6 = VCCIO7;
	pin H7 = VCCIO7;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = IOB_E42_0;
	pin H13 = IOB_E42_1;
	pin H14 = IOB_E45_3;
	pin H15 = IOB_E39_1;
	pin H16 = GND;
	pin J1 = IOB_W36_0;
	pin J2 = IOB_W36_1;
	pin J3 = IOB_W39_2;
	pin J4 = IOB_W42_2;
	pin J5 = IOB_W42_3;
	pin J6 = VCCIO6;
	pin J7 = VCCIO6;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO2;
	pin J12 = IOB_E42_3;
	pin J13 = IOB_E42_2;
	pin J14 = IOB_E39_2;
	pin J15 = IOB_E36_1;
	pin J16 = IOB_E36_0;
	pin K1 = IOB_W36_2;
	pin K2 = IOB_W36_3;
	pin K3 = IOB_W39_3;
	pin K4 = IOB_W30_0;
	pin K5 = IOB_W30_1;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCIO3;
	pin K12 = IOB_E30_1;
	pin K13 = IOB_E30_0;
	pin K14 = IOB_E39_3;
	pin K15 = IOB_E36_3;
	pin K16 = IOB_E36_2;
	pin L1 = IOB_W33_0;
	pin L2 = IOB_W33_1;
	pin L3 = IOB_W27_2;
	pin L4 = IOB_W30_2;
	pin L5 = IOB_W30_3;
	pin L6 = VCCIO8;
	pin L7 = VCCAUX;
	pin L8 = VCCINT;
	pin L9 = VCCINT;
	pin L10 = VCCINT;
	pin L11 = VCCIO3;
	pin L12 = IOB_E30_3;
	pin L13 = IOB_E30_2;
	pin L14 = IOB_E27_2;
	pin L15 = IOB_E33_1;
	pin L16 = IOB_E33_0;
	pin M1 = IOB_W33_2;
	pin M2 = IOB_W33_3;
	pin M3 = IOB_W27_3;
	pin M4 = IOB_W24_2;
	pin M5 = IOB_W3_2;
	pin M6 = IOB_W0_0;
	pin M7 = IOB_S8_1;
	pin M8 = IOB_S14_1;
	pin M9 = IOB_S17_0;
	pin M10 = TDO;
	pin M11 = IOB_E0_0;
	pin M12 = IOB_E3_2;
	pin M13 = IOB_E24_2;
	pin M14 = IOB_E27_3;
	pin M15 = IOB_E33_3;
	pin M16 = IOB_E33_2;
	pin N1 = IOB_W27_0;
	pin N2 = GND;
	pin N3 = IOB_W24_3;
	pin N4 = IOB_W9_0;
	pin N5 = IOB_W3_3;
	pin N6 = IOB_W0_1;
	pin N7 = IOB_S8_0;
	pin N8 = IOB_S14_0;
	pin N9 = CCLK;
	pin N10 = M0;
	pin N11 = IOB_E0_1;
	pin N12 = IOB_E3_3;
	pin N13 = IOB_E9_0;
	pin N14 = IOB_E24_3;
	pin N15 = GND;
	pin N16 = IOB_E27_0;
	pin P1 = IOB_W24_0;
	pin P2 = IOB_W27_1;
	pin P3 = IOB_W9_1;
	pin P4 = IOB_W6_0;
	pin P5 = IOB_W0_3;
	pin P6 = IOB_W0_2;
	pin P7 = IOB_S5_1;
	pin P8 = IOB_S12_1;
	pin P9 = DONE;
	pin P10 = M1;
	pin P11 = IOB_E0_2;
	pin P12 = IOB_E0_3;
	pin P13 = IOB_E6_0;
	pin P14 = IOB_E9_1;
	pin P15 = IOB_E27_1;
	pin P16 = IOB_E24_0;
	pin R1 = IOB_W24_1;
	pin R2 = IOB_W9_2;
	pin R3 = IOB_W6_1;
	pin R4 = IOB_W6_2;
	pin R5 = IOB_W3_0;
	pin R6 = IOB_S3_1;
	pin R7 = IOB_S5_0;
	pin R8 = IOB_S12_0;
	pin R9 = PROG_B;
	pin R10 = M2;
	pin R11 = TDI;
	pin R12 = IOB_E3_0;
	pin R13 = IOB_E6_2;
	pin R14 = IOB_E6_1;
	pin R15 = IOB_E9_2;
	pin R16 = IOB_E24_1;
	pin T1 = GND;
	pin T2 = IOB_W9_3;
	pin T3 = IOB_W6_3;
	pin T4 = IOB_W3_1;
	pin T5 = GND;
	pin T6 = IOB_S3_0;
	pin T7 = IOB_S10_0;
	pin T8 = IOB_S10_1;
	pin T9 = INIT_B;
	pin T10 = TCK;
	pin T11 = TMS;
	pin T12 = GND;
	pin T13 = IOB_E3_1;
	pin T14 = IOB_E6_3;
	pin T15 = IOB_E9_3;
	pin T16 = GND;
}

// LFE5U-45F-CABGA381
bond BOND6 {
	kind single;
	pin A2 = IOB_W45_0;
	pin A3 = IOB_W54_2;
	pin A4 = IOB_W57_0;
	pin A5 = IOB_W57_1;
	pin A6 = IOB_N3_0;
	pin A7 = IOB_N17_0;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N32_0;
	pin A10 = IOB_N35_0;
	pin A11 = IOB_N35_1;
	pin A12 = IOB_N48_0;
	pin A13 = IOB_N48_1;
	pin A14 = IOB_N55_0;
	pin A15 = IOB_N66_0;
	pin A16 = IOB_N73_0;
	pin A17 = IOB_N79_0;
	pin A18 = IOB_N82_0;
	pin A19 = IOB_N84_0;
	pin B1 = IOB_W45_1;
	pin B2 = IOB_W45_2;
	pin B3 = IOB_W54_3;
	pin B4 = IOB_W54_1;
	pin B5 = IOB_W57_2;
	pin B6 = IOB_N3_1;
	pin B7 = GND;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N30_0;
	pin B10 = IOB_N32_1;
	pin B11 = IOB_N37_0;
	pin B12 = IOB_N43_0;
	pin B13 = IOB_N50_0;
	pin B14 = GND;
	pin B15 = IOB_N68_0;
	pin B16 = IOB_N73_1;
	pin B17 = IOB_N77_0;
	pin B18 = IOB_N79_1;
	pin B19 = IOB_N82_1;
	pin B20 = IOB_N84_1;
	pin C1 = IOB_W42_0;
	pin C2 = IOB_W45_3;
	pin C3 = IOB_W51_2;
	pin C4 = IOB_W54_0;
	pin C5 = IOB_W57_3;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N26_0;
	pin C10 = IOB_N30_1;
	pin C11 = IOB_N37_1;
	pin C12 = IOB_N43_1;
	pin C13 = IOB_N50_1;
	pin C14 = IOB_N55_1;
	pin C15 = IOB_N68_1;
	pin C16 = IOB_N75_0;
	pin C17 = IOB_N77_1;
	pin C18 = IOB_E57_0;
	pin C19 = GND;
	pin C20 = IOB_E45_0;
	pin D1 = IOB_W42_1;
	pin D2 = IOB_W42_2;
	pin D3 = IOB_W51_3;
	pin D4 = GND;
	pin D5 = IOB_W51_1;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N19_0;
	pin D10 = IOB_N28_0;
	pin D11 = IOB_N41_0;
	pin D12 = IOB_N46_0;
	pin D13 = IOB_N52_0;
	pin D14 = IOB_N57_0;
	pin D15 = IOB_N70_0;
	pin D16 = IOB_N75_1;
	pin D17 = IOB_E57_1;
	pin D18 = IOB_E54_0;
	pin D19 = IOB_E45_1;
	pin D20 = IOB_E45_2;
	pin E1 = IOB_W42_3;
	pin E2 = IOB_W36_3;
	pin E3 = IOB_W48_1;
	pin E4 = IOB_W51_0;
	pin E5 = IOB_W48_2;
	pin E6 = IOB_N5_0;
	pin E7 = IOB_N8_0;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N19_1;
	pin E10 = IOB_N28_1;
	pin E11 = IOB_N41_1;
	pin E12 = IOB_N46_1;
	pin E13 = IOB_N52_1;
	pin E14 = IOB_N57_1;
	pin E15 = IOB_N70_1;
	pin E16 = IOB_E57_2;
	pin E17 = IOB_E54_1;
	pin E18 = IOB_E54_2;
	pin E19 = IOB_E45_3;
	pin E20 = IOB_E42_0;
	pin F1 = IOB_W33_1;
	pin F2 = IOB_W36_2;
	pin F3 = IOB_W36_1;
	pin F4 = IOB_W48_0;
	pin F5 = IOB_W48_3;
	pin F6 = VCCAUX;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCIO0;
	pin F10 = VCCIO0;
	pin F11 = VCCIO1;
	pin F12 = VCCIO1;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = VCCAUX;
	pin F16 = IOB_E57_3;
	pin F17 = IOB_E51_0;
	pin F18 = IOB_E54_3;
	pin F19 = IOB_E42_1;
	pin F20 = IOB_E42_2;
	pin G1 = IOB_W33_3;
	pin G2 = IOB_W33_0;
	pin G3 = IOB_W36_0;
	pin G4 = GND;
	pin G5 = IOB_W39_1;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = GND;
	pin G15 = GND;
	pin G16 = IOB_E51_2;
	pin G17 = GND;
	pin G18 = IOB_E51_1;
	pin G19 = IOB_E39_0;
	pin G20 = IOB_E42_3;
	pin H1 = IOB_W27_2;
	pin H2 = IOB_W33_2;
	pin H3 = IOB_W39_3;
	pin H4 = IOB_W39_0;
	pin H5 = IOB_W39_2;
	pin H6 = VCCIO7;
	pin H7 = VCCIO7;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = VCCINT;
	pin H12 = VCCINT;
	pin H13 = VCCINT;
	pin H14 = VCCIO2;
	pin H15 = VCCIO2;
	pin H16 = IOB_E51_3;
	pin H17 = IOB_E48_1;
	pin H18 = IOB_E48_0;
	pin H19 = GND;
	pin H20 = IOB_E39_1;
	pin J1 = IOB_W27_1;
	pin J2 = GND;
	pin J3 = IOB_W30_2;
	pin J4 = IOB_W30_0;
	pin J5 = IOB_W30_1;
	pin J6 = VCCIO7;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E48_3;
	pin J17 = IOB_E48_2;
	pin J18 = IOB_E39_2;
	pin J19 = IOB_E36_0;
	pin J20 = IOB_E36_2;
	pin K1 = IOB_W27_3;
	pin K2 = IOB_W27_0;
	pin K3 = IOB_W30_3;
	pin K4 = IOB_W24_0;
	pin K5 = IOB_W24_1;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = NC;
	pin K17 = NC;
	pin K18 = IOB_E39_3;
	pin K19 = IOB_E36_1;
	pin K20 = IOB_E36_3;
	pin L1 = IOB_W3_2;
	pin L2 = IOB_W6_3;
	pin L3 = IOB_W6_2;
	pin L4 = IOB_W24_2;
	pin L5 = IOB_W24_3;
	pin L6 = VCCIO6;
	pin L7 = VCCIO6;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = VCCIO3;
	pin L15 = VCCIO3;
	pin L16 = IOB_E30_0;
	pin L17 = IOB_E30_1;
	pin L18 = IOB_E30_2;
	pin L19 = IOB_E33_2;
	pin L20 = IOB_E33_0;
	pin M1 = IOB_W3_1;
	pin M2 = GND;
	pin M3 = IOB_W6_1;
	pin M4 = IOB_W9_0;
	pin M5 = IOB_W15_0;
	pin M6 = VCCIO6;
	pin M7 = GND;
	pin M8 = VCCINT;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCIO3;
	pin M16 = GND;
	pin M17 = IOB_E27_1;
	pin M18 = IOB_E30_3;
	pin M19 = IOB_E33_3;
	pin M20 = IOB_E33_1;
	pin N1 = IOB_W3_3;
	pin N2 = IOB_W3_0;
	pin N3 = IOB_W6_0;
	pin N4 = IOB_W9_2;
	pin N5 = IOB_W9_1;
	pin N6 = GND;
	pin N7 = GND;
	pin N8 = VCCINT;
	pin N9 = VCCINT;
	pin N10 = VCCINT;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = IOB_E27_0;
	pin N17 = IOB_E24_0;
	pin N18 = IOB_E27_2;
	pin N19 = IOB_E9_0;
	pin N20 = IOB_E9_1;
	pin P1 = IOB_W0_0;
	pin P2 = IOB_W0_1;
	pin P3 = IOB_W0_2;
	pin P4 = IOB_W0_3;
	pin P5 = IOB_W9_3;
	pin P6 = VCCAUX;
	pin P7 = GND;
	pin P8 = GND;
	pin P9 = VCCIO8;
	pin P10 = VCCIO8;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCAUX;
	pin P16 = IOB_E24_1;
	pin P17 = IOB_E27_3;
	pin P18 = IOB_E9_3;
	pin P19 = IOB_E9_2;
	pin P20 = IOB_E6_0;
	pin R1 = IOB_S3_0;
	pin R2 = IOB_S14_0;
	pin R3 = IOB_S14_1;
	pin R4 = M2;
	pin R5 = TDI;
	pin R16 = IOB_E24_2;
	pin R17 = IOB_E24_3;
	pin R18 = IOB_E3_1;
	pin R19 = GND;
	pin R20 = IOB_E6_1;
	pin T1 = IOB_S3_1;
	pin T2 = IOB_S12_0;
	pin T3 = IOB_S17_0;
	pin T4 = M1;
	pin T5 = TCK;
	pin T6 = SERDES_S41_VCCA;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = NC;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = NC;
	pin T14 = NC;
	pin T15 = SERDES_S68_VCCA;
	pin T16 = IOB_E15_0;
	pin T17 = IOB_E0_3;
	pin T18 = IOB_E3_3;
	pin T19 = IOB_E3_0;
	pin T20 = IOB_E6_2;
	pin U1 = IOB_S5_0;
	pin U2 = IOB_S12_1;
	pin U3 = CCLK;
	pin U4 = M0;
	pin U5 = TMS;
	pin U6 = SERDES_S41_VCCA;
	pin U7 = GNDA;
	pin U8 = GNDA;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = GNDA;
	pin U13 = GNDA;
	pin U14 = GNDA;
	pin U15 = SERDES_S68_VCCA;
	pin U16 = IOB_E0_2;
	pin U17 = IOB_E0_1;
	pin U18 = IOB_E0_0;
	pin U19 = IOB_E3_2;
	pin U20 = IOB_E6_3;
	pin V1 = IOB_S5_1;
	pin V2 = IOB_S10_0;
	pin V3 = INIT_B;
	pin V4 = TDO;
	pin V5 = GNDA;
	pin V6 = GNDA;
	pin V7 = GNDA;
	pin V8 = GNDA;
	pin V9 = GNDA;
	pin V10 = SERDES_S41_VCCAUXA;
	pin V11 = SERDES_S41_VCCAUXA;
	pin V12 = GNDA;
	pin V13 = GNDA;
	pin V14 = GNDA;
	pin V15 = GNDA;
	pin V16 = GNDA;
	pin V17 = SERDES_S68_VCCAUXA;
	pin V18 = SERDES_S68_VCCAUXA;
	pin V19 = GNDA;
	pin V20 = GNDA;
	pin W1 = IOB_S8_0;
	pin W2 = IOB_S10_1;
	pin W3 = PROG_B;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = GNDA;
	pin W7 = GNDA;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = NC;
	pin W12 = GNDA;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = GNDA;
	pin W16 = GNDA;
	pin W17 = NC;
	pin W18 = NC;
	pin W19 = GNDA;
	pin W20 = NC;
	pin Y2 = IOB_S8_1;
	pin Y3 = DONE;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y11 = NC;
	pin Y12 = NC;
	pin Y14 = NC;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y19 = NC;
}

// LFE5U-45F-CABGA554
bond BOND7 {
	kind single;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N14_0;
	pin A6 = IOB_N14_1;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N17_1;
	pin A10 = IOB_N30_0;
	pin A11 = IOB_N30_1;
	pin A12 = IOB_N37_0;
	pin A13 = IOB_N37_1;
	pin A14 = IOB_N50_0;
	pin A15 = IOB_N50_1;
	pin A16 = IOB_N57_0;
	pin A17 = IOB_N57_1;
	pin A18 = IOB_N70_0;
	pin A19 = IOB_N70_1;
	pin A21 = IOB_N73_0;
	pin A22 = IOB_N73_1;
	pin A23 = IOB_N82_0;
	pin A24 = IOB_N84_0;
	pin A25 = IOB_N84_1;
	pin B1 = IOB_W54_2;
	pin B2 = GND;
	pin B3 = IOB_W54_3;
	pin B4 = IOB_N5_0;
	pin B5 = GND;
	pin B6 = IOB_N12_1;
	pin B8 = IOB_N19_0;
	pin B9 = GND;
	pin B10 = IOB_N28_1;
	pin B11 = IOB_N32_1;
	pin B12 = GND;
	pin B13 = IOB_N48_0;
	pin B14 = IOB_N48_1;
	pin B15 = GND;
	pin B16 = IOB_N55_0;
	pin B17 = IOB_N59_0;
	pin B18 = GND;
	pin B19 = IOB_N68_1;
	pin B21 = IOB_N75_0;
	pin B22 = GND;
	pin B23 = IOB_N82_1;
	pin B24 = IOB_E54_3;
	pin B25 = GND;
	pin B26 = IOB_E54_2;
	pin C1 = IOB_W57_1;
	pin C2 = IOB_W57_0;
	pin C3 = IOB_W57_3;
	pin C4 = IOB_W57_2;
	pin C5 = IOB_N8_1;
	pin C6 = IOB_N12_0;
	pin C8 = IOB_N19_1;
	pin C9 = IOB_N23_1;
	pin C10 = IOB_N28_0;
	pin C11 = IOB_N32_0;
	pin C12 = NC;
	pin C13 = IOB_N46_0;
	pin C14 = IOB_N46_1;
	pin C15 = NC;
	pin C16 = IOB_N55_1;
	pin C17 = IOB_N59_1;
	pin C18 = IOB_N64_0;
	pin C19 = IOB_N68_0;
	pin C21 = IOB_N75_1;
	pin C22 = IOB_N79_0;
	pin C23 = IOB_E57_2;
	pin C24 = IOB_E57_3;
	pin C25 = IOB_E57_0;
	pin C26 = IOB_E57_1;
	pin D1 = IOB_W51_3;
	pin D2 = IOB_W51_0;
	pin D3 = IOB_W54_1;
	pin D4 = IOB_W54_0;
	pin D5 = IOB_N8_0;
	pin D6 = IOB_N10_1;
	pin D8 = IOB_N21_1;
	pin D9 = IOB_N23_0;
	pin D10 = IOB_N26_1;
	pin D11 = IOB_N35_1;
	pin D12 = NC;
	pin D13 = IOB_N43_0;
	pin D14 = IOB_N43_1;
	pin D15 = NC;
	pin D16 = IOB_N52_0;
	pin D17 = IOB_N61_0;
	pin D18 = IOB_N64_1;
	pin D19 = IOB_N66_1;
	pin D21 = IOB_N77_0;
	pin D22 = IOB_N79_1;
	pin D23 = IOB_E54_0;
	pin D24 = IOB_E54_1;
	pin D25 = IOB_E51_0;
	pin D26 = IOB_E51_3;
	pin E1 = IOB_W51_1;
	pin E2 = GND;
	pin E3 = IOB_W51_2;
	pin E4 = IOB_W48_2;
	pin E5 = GND;
	pin E6 = IOB_N10_0;
	pin E8 = IOB_N21_0;
	pin E9 = GND;
	pin E10 = IOB_N26_0;
	pin E11 = IOB_N35_0;
	pin E12 = GND;
	pin E13 = IOB_N41_0;
	pin E14 = IOB_N41_1;
	pin E15 = GND;
	pin E16 = IOB_N52_1;
	pin E17 = IOB_N61_1;
	pin E18 = GND;
	pin E19 = IOB_N66_0;
	pin E21 = IOB_N77_1;
	pin E22 = GND;
	pin E23 = IOB_E48_2;
	pin E24 = IOB_E51_2;
	pin E25 = GND;
	pin E26 = IOB_E51_1;
	pin F1 = IOB_W48_1;
	pin F2 = IOB_W48_0;
	pin F3 = IOB_W48_3;
	pin F4 = IOB_W45_1;
	pin F5 = IOB_W45_0;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F17 = NC;
	pin F18 = NC;
	pin F19 = NC;
	pin F22 = IOB_E45_0;
	pin F23 = IOB_E45_1;
	pin F24 = IOB_E48_3;
	pin F25 = IOB_E48_0;
	pin F26 = IOB_E48_1;
	pin H1 = IOB_W33_3;
	pin H2 = IOB_W33_2;
	pin H3 = IOB_W33_0;
	pin H4 = IOB_W42_2;
	pin H5 = IOB_W45_2;
	pin H6 = IOB_W45_3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO0;
	pin H11 = VCCAUX;
	pin H12 = VCCIO0;
	pin H13 = VCCIO0;
	pin H14 = VCCAUX;
	pin H15 = VCCIO1;
	pin H16 = VCCIO1;
	pin H17 = VCCAUX;
	pin H18 = VCCIO1;
	pin H19 = GND;
	pin H21 = IOB_E45_3;
	pin H22 = IOB_E45_2;
	pin H23 = IOB_E42_2;
	pin H24 = IOB_E33_0;
	pin H25 = IOB_E33_2;
	pin H26 = IOB_E33_3;
	pin J1 = IOB_W30_1;
	pin J2 = GND;
	pin J3 = IOB_W33_1;
	pin J4 = IOB_W39_1;
	pin J5 = GND;
	pin J6 = IOB_W42_0;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = GND;
	pin J16 = GND;
	pin J17 = GND;
	pin J18 = GND;
	pin J19 = VCCIO2;
	pin J21 = IOB_E42_0;
	pin J22 = GND;
	pin J23 = IOB_E39_1;
	pin J24 = IOB_E33_1;
	pin J25 = GND;
	pin J26 = IOB_E30_1;
	pin K1 = IOB_W27_2;
	pin K2 = IOB_W30_0;
	pin K3 = IOB_W30_2;
	pin K4 = IOB_W36_0;
	pin K5 = IOB_W39_0;
	pin K6 = IOB_W42_1;
	pin K8 = VCCIO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = GND;
	pin K19 = VCCAUX;
	pin K21 = IOB_E42_1;
	pin K22 = IOB_E39_0;
	pin K23 = IOB_E36_0;
	pin K24 = IOB_E30_2;
	pin K25 = IOB_E30_0;
	pin K26 = IOB_E27_2;
	pin L1 = IOB_W27_3;
	pin L2 = IOB_W27_0;
	pin L3 = IOB_W30_3;
	pin L4 = IOB_W36_1;
	pin L5 = IOB_W42_3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = GND;
	pin L19 = VCCIO2;
	pin L22 = IOB_E42_3;
	pin L23 = IOB_E36_1;
	pin L24 = IOB_E30_3;
	pin L25 = IOB_E27_0;
	pin L26 = IOB_E27_3;
	pin M1 = IOB_W27_1;
	pin M2 = GND;
	pin M3 = IOB_W24_3;
	pin M4 = IOB_W39_3;
	pin M5 = GND;
	pin M6 = IOB_W39_2;
	pin M8 = VCCIO7;
	pin M9 = GND;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCIO2;
	pin M21 = IOB_E39_2;
	pin M22 = GND;
	pin M23 = IOB_E39_3;
	pin M24 = IOB_E24_3;
	pin M25 = GND;
	pin M26 = IOB_E27_1;
	pin N1 = IOB_W24_0;
	pin N2 = IOB_W24_1;
	pin N3 = IOB_W24_2;
	pin N4 = IOB_W21_3;
	pin N5 = IOB_W36_3;
	pin N6 = IOB_W36_2;
	pin N8 = VCCIO7;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = GND;
	pin N19 = VCCIO2;
	pin N21 = IOB_E36_2;
	pin N22 = IOB_E36_3;
	pin N23 = IOB_E21_3;
	pin N24 = IOB_E24_2;
	pin N25 = IOB_E24_1;
	pin N26 = IOB_E24_0;
	pin P1 = IOB_W6_1;
	pin P2 = IOB_W6_0;
	pin P3 = IOB_W9_3;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W21_2;
	pin P8 = VCCIO6;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCIO3;
	pin P21 = IOB_E21_2;
	pin P22 = IOB_E21_1;
	pin P23 = IOB_E21_0;
	pin P24 = IOB_E9_3;
	pin P25 = IOB_E6_0;
	pin P26 = IOB_E6_1;
	pin R1 = IOB_W6_3;
	pin R2 = GND;
	pin R3 = IOB_W9_2;
	pin R4 = IOB_W18_0;
	pin R5 = GND;
	pin R6 = IOB_W18_2;
	pin R8 = VCCIO6;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = GND;
	pin R19 = VCCIO3;
	pin R21 = IOB_E18_2;
	pin R22 = GND;
	pin R23 = IOB_E18_0;
	pin R24 = IOB_E9_2;
	pin R25 = GND;
	pin R26 = IOB_E6_3;
	pin T1 = IOB_W3_3;
	pin T2 = IOB_W6_2;
	pin T3 = IOB_W9_0;
	pin T4 = IOB_W18_3;
	pin T5 = IOB_W18_1;
	pin T8 = VCCAUX;
	pin T9 = GND;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = VCCAUX;
	pin T22 = IOB_E18_1;
	pin T23 = IOB_E18_3;
	pin T24 = IOB_E9_0;
	pin T25 = IOB_E6_2;
	pin T26 = IOB_E3_3;
	pin U1 = IOB_W3_2;
	pin U2 = IOB_W3_1;
	pin U3 = IOB_W9_1;
	pin U4 = IOB_W15_3;
	pin U5 = IOB_W15_1;
	pin U6 = IOB_W15_2;
	pin U8 = VCCIO6;
	pin U9 = GND;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCIO3;
	pin U21 = IOB_E15_2;
	pin U22 = IOB_E15_1;
	pin U23 = IOB_E15_3;
	pin U24 = IOB_E9_1;
	pin U25 = IOB_E3_1;
	pin U26 = IOB_E3_2;
	pin V1 = IOB_W3_0;
	pin V2 = GND;
	pin V3 = IOB_W0_0;
	pin V4 = IOB_W15_0;
	pin V5 = GND;
	pin V6 = IOB_W12_1;
	pin V8 = VCCIO6;
	pin V9 = GND;
	pin V10 = VCCIO8;
	pin V11 = VCCIO8;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = NC;
	pin V19 = NC;
	pin V21 = IOB_E12_1;
	pin V22 = GND;
	pin V23 = IOB_E15_0;
	pin V24 = IOB_E0_0;
	pin V25 = GND;
	pin V26 = IOB_E3_0;
	pin W1 = IOB_W0_1;
	pin W2 = IOB_W0_2;
	pin W3 = IOB_W0_3;
	pin W4 = IOB_W12_0;
	pin W5 = IOB_W12_2;
	pin W6 = IOB_W12_3;
	pin W8 = VCCAUX;
	pin W9 = GND;
	pin W10 = NC;
	pin W11 = NC;
	pin W12 = NC;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = NC;
	pin W16 = NC;
	pin W17 = NC;
	pin W18 = GND;
	pin W19 = VCCAUX;
	pin W21 = IOB_E12_3;
	pin W22 = IOB_E12_2;
	pin W23 = IOB_E12_0;
	pin W24 = IOB_E0_3;
	pin W25 = IOB_E0_2;
	pin W26 = IOB_E0_1;
	pin AA1 = IOB_S3_0;
	pin AA2 = IOB_S14_0;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA7 = GNDA;
	pin AA9 = GNDA;
	pin AA10 = GNDA;
	pin AA12 = GNDA;
	pin AA13 = GNDA;
	pin AA14 = GNDA;
	pin AA15 = GNDA;
	pin AA17 = GNDA;
	pin AA18 = GNDA;
	pin AA20 = GNDA;
	pin AA22 = NC;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AB1 = IOB_S3_1;
	pin AB2 = IOB_S12_0;
	pin AB3 = IOB_S14_1;
	pin AB4 = PROG_B;
	pin AB5 = TDO;
	pin AB6 = GNDA;
	pin AB7 = SERDES_S41_VCCA;
	pin AB9 = GNDA;
	pin AB10 = SERDES_S41_VCCA;
	pin AB12 = GNDA;
	pin AB13 = GNDA;
	pin AB14 = GNDA;
	pin AB15 = GNDA;
	pin AB17 = SERDES_S68_VCCA;
	pin AB18 = GNDA;
	pin AB20 = SERDES_S68_VCCA;
	pin AB21 = GNDA;
	pin AB22 = GNDA;
	pin AB23 = GNDA;
	pin AB24 = NC;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_S5_0;
	pin AC2 = IOB_S12_1;
	pin AC3 = GND;
	pin AC4 = DONE;
	pin AC5 = TDI;
	pin AC6 = GNDA;
	pin AC7 = SERDES_S41_VCCA;
	pin AC8 = SERDES_S41_VCCA;
	pin AC9 = GNDA;
	pin AC10 = SERDES_S41_VCCA;
	pin AC11 = SERDES_S41_VCCA;
	pin AC12 = GNDA;
	pin AC13 = SERDES_S41_VCCAUXA;
	pin AC14 = SERDES_S41_VCCAUXA;
	pin AC15 = GNDA;
	pin AC16 = SERDES_S68_VCCA;
	pin AC17 = SERDES_S68_VCCA;
	pin AC18 = GNDA;
	pin AC19 = SERDES_S68_VCCA;
	pin AC20 = SERDES_S68_VCCA;
	pin AC21 = GNDA;
	pin AC22 = SERDES_S68_VCCAUXA;
	pin AC23 = SERDES_S68_VCCAUXA;
	pin AC24 = GNDA;
	pin AC25 = GND;
	pin AC26 = NC;
	pin AD1 = IOB_S5_1;
	pin AD2 = IOB_S10_0;
	pin AD3 = IOB_S17_0;
	pin AD4 = M2;
	pin AD5 = TCK;
	pin AD6 = GNDA;
	pin AD7 = NC;
	pin AD8 = NC;
	pin AD9 = GNDA;
	pin AD10 = NC;
	pin AD11 = NC;
	pin AD12 = GNDA;
	pin AD13 = NC;
	pin AD14 = NC;
	pin AD15 = GNDA;
	pin AD16 = NC;
	pin AD17 = NC;
	pin AD18 = GNDA;
	pin AD19 = NC;
	pin AD20 = NC;
	pin AD21 = GNDA;
	pin AD22 = NC;
	pin AD23 = NC;
	pin AD24 = GNDA;
	pin AD25 = NC;
	pin AD26 = NC;
	pin AE1 = IOB_S8_0;
	pin AE2 = IOB_S10_1;
	pin AE3 = CCLK;
	pin AE4 = M1;
	pin AE5 = TMS;
	pin AE6 = GNDA;
	pin AE7 = GNDA;
	pin AE9 = GNDA;
	pin AE10 = GNDA;
	pin AE12 = GNDA;
	pin AE13 = GNDA;
	pin AE15 = GNDA;
	pin AE16 = GNDA;
	pin AE18 = GNDA;
	pin AE19 = GNDA;
	pin AE21 = GNDA;
	pin AE22 = GNDA;
	pin AE24 = GNDA;
	pin AE25 = NC;
	pin AE26 = NC;
	pin AF2 = IOB_S8_1;
	pin AF3 = INIT_B;
	pin AF4 = M0;
	pin AF5 = GNDA;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF9 = NC;
	pin AF10 = NC;
	pin AF12 = NC;
	pin AF13 = NC;
	pin AF15 = NC;
	pin AF16 = NC;
	pin AF18 = NC;
	pin AF19 = NC;
	pin AF21 = NC;
	pin AF22 = NC;
	pin AF24 = GNDA;
	pin AF25 = NC;
}

// LFE5U-45F-CSFBGA285
bond BOND8 {
	kind single;
	pin A2 = IOB_E39_2;
	pin A3 = IOB_E39_0;
	pin A4 = IOB_E48_1;
	pin A6 = IOB_E48_0;
	pin A7 = IOB_E51_1;
	pin A8 = IOB_N43_1;
	pin A9 = IOB_N43_0;
	pin A10 = IOB_N35_1;
	pin A11 = IOB_N35_0;
	pin A12 = IOB_W54_0;
	pin A13 = IOB_W45_1;
	pin A15 = IOB_W45_3;
	pin A16 = IOB_W39_1;
	pin A17 = IOB_W36_0;
	pin B1 = IOB_E36_1;
	pin B2 = IOB_E39_1;
	pin B3 = GND;
	pin B4 = IOB_E45_2;
	pin B6 = IOB_E51_0;
	pin B7 = IOB_E57_1;
	pin B8 = IOB_N84_0;
	pin B9 = IOB_N41_0;
	pin B10 = IOB_N37_0;
	pin B11 = IOB_N3_0;
	pin B12 = IOB_W57_1;
	pin B13 = IOB_W45_0;
	pin B15 = IOB_W39_0;
	pin B16 = GND;
	pin B17 = IOB_W36_1;
	pin B18 = IOB_W36_2;
	pin C1 = IOB_E36_2;
	pin C2 = IOB_E42_1;
	pin C3 = IOB_E45_3;
	pin C4 = IOB_E45_1;
	pin C6 = IOB_E54_1;
	pin C7 = IOB_E57_0;
	pin C8 = IOB_N84_1;
	pin C9 = IOB_N41_1;
	pin C10 = IOB_N37_1;
	pin C11 = IOB_N3_1;
	pin C12 = IOB_W57_0;
	pin C13 = IOB_W51_1;
	pin C15 = IOB_W45_2;
	pin C16 = IOB_W39_2;
	pin C17 = IOB_W36_3;
	pin C18 = IOB_W33_1;
	pin D1 = IOB_E36_3;
	pin D2 = IOB_E36_0;
	pin D3 = IOB_E42_0;
	pin D4 = IOB_E45_0;
	pin D6 = IOB_E54_0;
	pin D7 = VCCIO1;
	pin D8 = VCCINT;
	pin D9 = VCCINT;
	pin D10 = VCCINT;
	pin D11 = VCCINT;
	pin D12 = VCCIO0;
	pin D13 = IOB_W51_0;
	pin D15 = IOB_W42_0;
	pin D16 = IOB_W42_1;
	pin D17 = IOB_W33_0;
	pin D18 = IOB_W33_2;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = GND;
	pin E8 = GND;
	pin E9 = GND;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = GND;
	pin E13 = VCCAUX;
	pin E14 = GND;
	pin F1 = IOB_E24_2;
	pin F2 = IOB_E27_0;
	pin F3 = IOB_E33_3;
	pin F4 = IOB_E33_2;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = GND;
	pin F11 = GND;
	pin F12 = GND;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = IOB_W30_2;
	pin F16 = IOB_W30_1;
	pin F17 = IOB_W30_0;
	pin F18 = IOB_W33_3;
	pin G1 = IOB_E27_1;
	pin G2 = GND;
	pin G3 = IOB_E30_1;
	pin G4 = IOB_E33_1;
	pin G5 = VCCIO2;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = VCCIO7;
	pin G15 = IOB_W24_0;
	pin G16 = IOB_W30_3;
	pin G17 = GND;
	pin G18 = IOB_W27_0;
	pin H1 = IOB_E24_3;
	pin H2 = IOB_E30_3;
	pin H3 = IOB_E30_0;
	pin H4 = IOB_E33_0;
	pin H5 = VCCIO2;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = VCCIO7;
	pin H15 = IOB_W24_1;
	pin H16 = IOB_W24_2;
	pin H17 = IOB_W27_1;
	pin H18 = IOB_W9_3;
	pin J1 = IOB_E24_1;
	pin J2 = IOB_E24_0;
	pin J3 = IOB_E30_2;
	pin J4 = VCCINT;
	pin J5 = VCCINT;
	pin J6 = GND;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = VCCINT;
	pin J16 = IOB_W24_3;
	pin J17 = IOB_W9_2;
	pin J18 = IOB_W6_0;
	pin K1 = IOB_E6_3;
	pin K2 = IOB_E3_0;
	pin K3 = IOB_E6_2;
	pin K4 = IOB_E9_0;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = IOB_W6_3;
	pin K16 = IOB_W6_2;
	pin K17 = IOB_W3_0;
	pin K18 = IOB_W6_1;
	pin L1 = IOB_E3_1;
	pin L2 = GND;
	pin L3 = IOB_E6_1;
	pin L4 = IOB_E9_1;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = GND;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = IOB_W3_2;
	pin L16 = IOB_W3_3;
	pin L17 = GND;
	pin L18 = IOB_W3_1;
	pin M1 = IOB_E0_2;
	pin M2 = IOB_E3_2;
	pin M3 = IOB_E6_0;
	pin M4 = VCCINT;
	pin M5 = VCCIO3;
	pin M6 = GND;
	pin M7 = GND;
	pin M8 = GND;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCIO6;
	pin M15 = VCCINT;
	pin M16 = IOB_W0_2;
	pin M17 = IOB_W0_3;
	pin M18 = IOB_S5_1;
	pin N1 = IOB_E0_3;
	pin N2 = IOB_E3_3;
	pin N3 = IOB_E9_3;
	pin N4 = IOB_E9_2;
	pin N5 = VCCIO3;
	pin N6 = VCCAUX;
	pin N7 = GND;
	pin N8 = GND;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = VCCIO8;
	pin N14 = VCCIO6;
	pin N15 = IOB_S3_0;
	pin N16 = IOB_S3_1;
	pin N17 = IOB_S5_0;
	pin N18 = IOB_S8_0;
	pin P5 = SERDES_S41_VCCAUXA;
	pin P6 = GNDA;
	pin P7 = VCCINT;
	pin P8 = GNDA;
	pin P9 = VCCINT;
	pin P10 = SERDES_S41_VCCA;
	pin P11 = VCCINT;
	pin P12 = GNDA;
	pin P13 = VCCAUX;
	pin P14 = VCCIO8;
	pin R1 = GNDA;
	pin R2 = GNDA;
	pin R3 = SERDES_S41_VCCAUXA;
	pin R10 = SERDES_S41_VCCA;
	pin R16 = IOB_S17_0;
	pin R17 = IOB_S12_0;
	pin R18 = IOB_S8_1;
	pin T1 = NC;
	pin T2 = GNDA;
	pin T3 = GNDA;
	pin T4 = GNDA;
	pin T5 = NC;
	pin T6 = GNDA;
	pin T7 = GNDA;
	pin T8 = GNDA;
	pin T9 = GNDA;
	pin T10 = GNDA;
	pin T11 = GNDA;
	pin T12 = GNDA;
	pin T13 = TDI;
	pin T14 = M1;
	pin T15 = PROG_B;
	pin T16 = GND;
	pin T17 = IOB_S12_1;
	pin T18 = IOB_S10_0;
	pin U1 = NC;
	pin U2 = GNDA;
	pin U3 = GNDA;
	pin U4 = GNDA;
	pin U5 = GNDA;
	pin U6 = NC;
	pin U7 = GNDA;
	pin U8 = NC;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = NC;
	pin U13 = TCK;
	pin U14 = M0;
	pin U15 = DONE;
	pin U16 = CCLK;
	pin U17 = IOB_S14_0;
	pin U18 = IOB_S10_1;
	pin V2 = NC;
	pin V3 = NC;
	pin V4 = GNDA;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = GNDA;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = GNDA;
	pin V11 = NC;
	pin V12 = NC;
	pin V13 = TMS;
	pin V14 = TDO;
	pin V15 = M2;
	pin V16 = INIT_B;
	pin V17 = IOB_S14_1;
}

// LFE5U-85F-CABGA381
bond BOND9 {
	kind single;
	pin A2 = IOB_W57_0;
	pin A3 = IOB_W78_2;
	pin A4 = IOB_W81_0;
	pin A5 = IOB_W81_1;
	pin A6 = IOB_N3_0;
	pin A7 = IOB_N17_0;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N59_0;
	pin A10 = IOB_N62_0;
	pin A11 = IOB_N62_1;
	pin A12 = IOB_N75_0;
	pin A13 = IOB_N75_1;
	pin A14 = IOB_N82_0;
	pin A15 = IOB_N102_0;
	pin A16 = IOB_N109_0;
	pin A17 = IOB_N115_0;
	pin A18 = IOB_N118_0;
	pin A19 = IOB_N120_0;
	pin B1 = IOB_W57_1;
	pin B2 = IOB_W57_2;
	pin B3 = IOB_W78_3;
	pin B4 = IOB_W78_1;
	pin B5 = IOB_W81_2;
	pin B6 = IOB_N3_1;
	pin B7 = GND;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N57_0;
	pin B10 = IOB_N59_1;
	pin B11 = IOB_N64_0;
	pin B12 = IOB_N70_0;
	pin B13 = IOB_N77_0;
	pin B14 = GND;
	pin B15 = IOB_N104_0;
	pin B16 = IOB_N109_1;
	pin B17 = IOB_N113_0;
	pin B18 = IOB_N115_1;
	pin B19 = IOB_N118_1;
	pin B20 = IOB_N120_1;
	pin C1 = IOB_W54_0;
	pin C2 = IOB_W57_3;
	pin C3 = IOB_W75_2;
	pin C4 = IOB_W78_0;
	pin C5 = IOB_W81_3;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N53_0;
	pin C10 = IOB_N57_1;
	pin C11 = IOB_N64_1;
	pin C12 = IOB_N70_1;
	pin C13 = IOB_N77_1;
	pin C14 = IOB_N82_1;
	pin C15 = IOB_N104_1;
	pin C16 = IOB_N111_0;
	pin C17 = IOB_N113_1;
	pin C18 = IOB_E81_0;
	pin C19 = GND;
	pin C20 = IOB_E57_0;
	pin D1 = IOB_W54_1;
	pin D2 = IOB_W54_2;
	pin D3 = IOB_W75_3;
	pin D4 = GND;
	pin D5 = IOB_W75_1;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N19_0;
	pin D10 = IOB_N55_0;
	pin D11 = IOB_N68_0;
	pin D12 = IOB_N73_0;
	pin D13 = IOB_N79_0;
	pin D14 = IOB_N84_0;
	pin D15 = IOB_N106_0;
	pin D16 = IOB_N111_1;
	pin D17 = IOB_E81_1;
	pin D18 = IOB_E78_0;
	pin D19 = IOB_E57_1;
	pin D20 = IOB_E57_2;
	pin E1 = IOB_W54_3;
	pin E2 = IOB_W48_3;
	pin E3 = IOB_W72_1;
	pin E4 = IOB_W75_0;
	pin E5 = IOB_W72_2;
	pin E6 = IOB_N5_0;
	pin E7 = IOB_N8_0;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N19_1;
	pin E10 = IOB_N55_1;
	pin E11 = IOB_N68_1;
	pin E12 = IOB_N73_1;
	pin E13 = IOB_N79_1;
	pin E14 = IOB_N84_1;
	pin E15 = IOB_N106_1;
	pin E16 = IOB_E81_2;
	pin E17 = IOB_E78_1;
	pin E18 = IOB_E78_2;
	pin E19 = IOB_E57_3;
	pin E20 = IOB_E54_0;
	pin F1 = IOB_W45_1;
	pin F2 = IOB_W48_2;
	pin F3 = IOB_W48_1;
	pin F4 = IOB_W72_0;
	pin F5 = IOB_W72_3;
	pin F6 = VCCAUX;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCIO0;
	pin F10 = VCCIO0;
	pin F11 = VCCIO1;
	pin F12 = VCCIO1;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = VCCAUX;
	pin F16 = IOB_E81_3;
	pin F17 = IOB_E75_0;
	pin F18 = IOB_E78_3;
	pin F19 = IOB_E54_1;
	pin F20 = IOB_E54_2;
	pin G1 = IOB_W45_3;
	pin G2 = IOB_W45_0;
	pin G3 = IOB_W48_0;
	pin G4 = GND;
	pin G5 = IOB_W51_1;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = GND;
	pin G15 = GND;
	pin G16 = IOB_E75_2;
	pin G17 = GND;
	pin G18 = IOB_E75_1;
	pin G19 = IOB_E51_0;
	pin G20 = IOB_E54_3;
	pin H1 = IOB_W39_2;
	pin H2 = IOB_W45_2;
	pin H3 = IOB_W51_3;
	pin H4 = IOB_W51_0;
	pin H5 = IOB_W51_2;
	pin H6 = VCCIO7;
	pin H7 = VCCIO7;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = VCCINT;
	pin H12 = VCCINT;
	pin H13 = VCCINT;
	pin H14 = VCCIO2;
	pin H15 = VCCIO2;
	pin H16 = IOB_E75_3;
	pin H17 = IOB_E72_1;
	pin H18 = IOB_E72_0;
	pin H19 = GND;
	pin H20 = IOB_E51_1;
	pin J1 = IOB_W39_1;
	pin J2 = GND;
	pin J3 = IOB_W42_2;
	pin J4 = IOB_W42_0;
	pin J5 = IOB_W42_1;
	pin J6 = VCCIO7;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E72_3;
	pin J17 = IOB_E72_2;
	pin J18 = IOB_E51_2;
	pin J19 = IOB_E48_0;
	pin J20 = IOB_E48_2;
	pin K1 = IOB_W39_3;
	pin K2 = IOB_W39_0;
	pin K3 = IOB_W42_3;
	pin K4 = IOB_W36_0;
	pin K5 = IOB_W36_1;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = IOB_E63_0;
	pin K17 = IOB_E63_1;
	pin K18 = IOB_E51_3;
	pin K19 = IOB_E48_1;
	pin K20 = IOB_E48_3;
	pin L1 = IOB_W3_2;
	pin L2 = IOB_W6_3;
	pin L3 = IOB_W6_2;
	pin L4 = IOB_W36_2;
	pin L5 = IOB_W36_3;
	pin L6 = VCCIO6;
	pin L7 = VCCIO6;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = VCCIO3;
	pin L15 = VCCIO3;
	pin L16 = IOB_E42_0;
	pin L17 = IOB_E42_1;
	pin L18 = IOB_E42_2;
	pin L19 = IOB_E45_2;
	pin L20 = IOB_E45_0;
	pin M1 = IOB_W3_1;
	pin M2 = GND;
	pin M3 = IOB_W6_1;
	pin M4 = IOB_W9_0;
	pin M5 = IOB_W15_0;
	pin M6 = VCCIO6;
	pin M7 = GND;
	pin M8 = VCCINT;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCIO3;
	pin M16 = GND;
	pin M17 = IOB_E39_1;
	pin M18 = IOB_E42_3;
	pin M19 = IOB_E45_3;
	pin M20 = IOB_E45_1;
	pin N1 = IOB_W3_3;
	pin N2 = IOB_W3_0;
	pin N3 = IOB_W6_0;
	pin N4 = IOB_W9_2;
	pin N5 = IOB_W9_1;
	pin N6 = GND;
	pin N7 = GND;
	pin N8 = VCCINT;
	pin N9 = VCCINT;
	pin N10 = VCCINT;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = IOB_E39_0;
	pin N17 = IOB_E36_0;
	pin N18 = IOB_E39_2;
	pin N19 = IOB_E9_0;
	pin N20 = IOB_E9_1;
	pin P1 = IOB_W0_0;
	pin P2 = IOB_W0_1;
	pin P3 = IOB_W0_2;
	pin P4 = IOB_W0_3;
	pin P5 = IOB_W9_3;
	pin P6 = VCCAUX;
	pin P7 = GND;
	pin P8 = GND;
	pin P9 = VCCIO8;
	pin P10 = VCCIO8;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCAUX;
	pin P16 = IOB_E36_1;
	pin P17 = IOB_E39_3;
	pin P18 = IOB_E9_3;
	pin P19 = IOB_E9_2;
	pin P20 = IOB_E6_0;
	pin R1 = IOB_S3_0;
	pin R2 = IOB_S14_0;
	pin R3 = IOB_S14_1;
	pin R4 = M2;
	pin R5 = TDI;
	pin R16 = IOB_E36_2;
	pin R17 = IOB_E36_3;
	pin R18 = IOB_E3_1;
	pin R19 = GND;
	pin R20 = IOB_E6_1;
	pin T1 = IOB_S3_1;
	pin T2 = IOB_S12_0;
	pin T3 = IOB_S17_0;
	pin T4 = M1;
	pin T5 = TCK;
	pin T6 = SERDES_S45_VCCA;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = NC;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = NC;
	pin T14 = NC;
	pin T15 = SERDES_S70_VCCA;
	pin T16 = IOB_E15_0;
	pin T17 = IOB_E0_3;
	pin T18 = IOB_E3_3;
	pin T19 = IOB_E3_0;
	pin T20 = IOB_E6_2;
	pin U1 = IOB_S5_0;
	pin U2 = IOB_S12_1;
	pin U3 = CCLK;
	pin U4 = M0;
	pin U5 = TMS;
	pin U6 = SERDES_S45_VCCA;
	pin U7 = GNDA;
	pin U8 = GNDA;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = GNDA;
	pin U13 = GNDA;
	pin U14 = GNDA;
	pin U15 = SERDES_S70_VCCA;
	pin U16 = IOB_E0_2;
	pin U17 = IOB_E0_1;
	pin U18 = IOB_E0_0;
	pin U19 = IOB_E3_2;
	pin U20 = IOB_E6_3;
	pin V1 = IOB_S5_1;
	pin V2 = IOB_S10_0;
	pin V3 = INIT_B;
	pin V4 = TDO;
	pin V5 = GNDA;
	pin V6 = GNDA;
	pin V7 = GNDA;
	pin V8 = GNDA;
	pin V9 = GNDA;
	pin V10 = SERDES_S45_VCCAUXA;
	pin V11 = SERDES_S45_VCCAUXA;
	pin V12 = GNDA;
	pin V13 = GNDA;
	pin V14 = GNDA;
	pin V15 = GNDA;
	pin V16 = GNDA;
	pin V17 = SERDES_S70_VCCAUXA;
	pin V18 = SERDES_S70_VCCAUXA;
	pin V19 = GNDA;
	pin V20 = GNDA;
	pin W1 = IOB_S8_0;
	pin W2 = IOB_S10_1;
	pin W3 = PROG_B;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = GNDA;
	pin W7 = GNDA;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = NC;
	pin W12 = GNDA;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = GNDA;
	pin W16 = GNDA;
	pin W17 = NC;
	pin W18 = NC;
	pin W19 = GNDA;
	pin W20 = NC;
	pin Y2 = IOB_S8_1;
	pin Y3 = DONE;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y11 = NC;
	pin Y12 = NC;
	pin Y14 = NC;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y19 = NC;
}

// LFE5U-85F-CABGA554
bond BOND10 {
	kind single;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N14_0;
	pin A6 = IOB_N14_1;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N17_1;
	pin A10 = IOB_N57_0;
	pin A11 = IOB_N57_1;
	pin A12 = IOB_N64_0;
	pin A13 = IOB_N64_1;
	pin A14 = IOB_N77_0;
	pin A15 = IOB_N77_1;
	pin A16 = IOB_N84_0;
	pin A17 = IOB_N84_1;
	pin A18 = IOB_N106_0;
	pin A19 = IOB_N106_1;
	pin A21 = IOB_N109_0;
	pin A22 = IOB_N109_1;
	pin A23 = IOB_N118_0;
	pin A24 = IOB_N120_0;
	pin A25 = IOB_N120_1;
	pin B1 = IOB_W78_2;
	pin B2 = GND;
	pin B3 = IOB_W78_3;
	pin B4 = IOB_N5_0;
	pin B5 = GND;
	pin B6 = IOB_N12_1;
	pin B8 = IOB_N19_0;
	pin B9 = GND;
	pin B10 = IOB_N55_1;
	pin B11 = IOB_N59_1;
	pin B12 = GND;
	pin B13 = IOB_N75_0;
	pin B14 = IOB_N75_1;
	pin B15 = GND;
	pin B16 = IOB_N82_0;
	pin B17 = IOB_N95_0;
	pin B18 = GND;
	pin B19 = IOB_N104_1;
	pin B21 = IOB_N111_0;
	pin B22 = GND;
	pin B23 = IOB_N118_1;
	pin B24 = IOB_E78_3;
	pin B25 = GND;
	pin B26 = IOB_E78_2;
	pin C1 = IOB_W81_1;
	pin C2 = IOB_W81_0;
	pin C3 = IOB_W81_3;
	pin C4 = IOB_W81_2;
	pin C5 = IOB_N8_1;
	pin C6 = IOB_N12_0;
	pin C8 = IOB_N19_1;
	pin C9 = IOB_N50_1;
	pin C10 = IOB_N55_0;
	pin C11 = IOB_N59_0;
	pin C12 = NC;
	pin C13 = IOB_N73_0;
	pin C14 = IOB_N73_1;
	pin C15 = NC;
	pin C16 = IOB_N82_1;
	pin C17 = IOB_N95_1;
	pin C18 = IOB_N100_0;
	pin C19 = IOB_N104_0;
	pin C21 = IOB_N111_1;
	pin C22 = IOB_N115_0;
	pin C23 = IOB_E81_2;
	pin C24 = IOB_E81_3;
	pin C25 = IOB_E81_0;
	pin C26 = IOB_E81_1;
	pin D1 = IOB_W75_3;
	pin D2 = IOB_W75_0;
	pin D3 = IOB_W78_1;
	pin D4 = IOB_W78_0;
	pin D5 = IOB_N8_0;
	pin D6 = IOB_N10_1;
	pin D8 = IOB_N48_1;
	pin D9 = IOB_N50_0;
	pin D10 = IOB_N53_1;
	pin D11 = IOB_N62_1;
	pin D12 = NC;
	pin D13 = IOB_N70_0;
	pin D14 = IOB_N70_1;
	pin D15 = NC;
	pin D16 = IOB_N79_0;
	pin D17 = IOB_N97_0;
	pin D18 = IOB_N100_1;
	pin D19 = IOB_N102_1;
	pin D21 = IOB_N113_0;
	pin D22 = IOB_N115_1;
	pin D23 = IOB_E78_0;
	pin D24 = IOB_E78_1;
	pin D25 = IOB_E75_0;
	pin D26 = IOB_E75_3;
	pin E1 = IOB_W75_1;
	pin E2 = GND;
	pin E3 = IOB_W75_2;
	pin E4 = IOB_W72_2;
	pin E5 = GND;
	pin E6 = IOB_N10_0;
	pin E8 = IOB_N48_0;
	pin E9 = GND;
	pin E10 = IOB_N53_0;
	pin E11 = IOB_N62_0;
	pin E12 = GND;
	pin E13 = IOB_N68_0;
	pin E14 = IOB_N68_1;
	pin E15 = GND;
	pin E16 = IOB_N79_1;
	pin E17 = IOB_N97_1;
	pin E18 = GND;
	pin E19 = IOB_N102_0;
	pin E21 = IOB_N113_1;
	pin E22 = GND;
	pin E23 = IOB_E72_2;
	pin E24 = IOB_E75_2;
	pin E25 = GND;
	pin E26 = IOB_E75_1;
	pin F1 = IOB_W72_1;
	pin F2 = IOB_W72_0;
	pin F3 = IOB_W72_3;
	pin F4 = IOB_W57_1;
	pin F5 = IOB_W57_0;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F17 = NC;
	pin F18 = NC;
	pin F19 = NC;
	pin F22 = IOB_E57_0;
	pin F23 = IOB_E57_1;
	pin F24 = IOB_E72_3;
	pin F25 = IOB_E72_0;
	pin F26 = IOB_E72_1;
	pin H1 = IOB_W45_3;
	pin H2 = IOB_W45_2;
	pin H3 = IOB_W45_0;
	pin H4 = IOB_W54_2;
	pin H5 = IOB_W57_2;
	pin H6 = IOB_W57_3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO0;
	pin H11 = VCCAUX;
	pin H12 = VCCIO0;
	pin H13 = VCCIO0;
	pin H14 = VCCAUX;
	pin H15 = VCCIO1;
	pin H16 = VCCIO1;
	pin H17 = VCCAUX;
	pin H18 = VCCIO1;
	pin H19 = GND;
	pin H21 = IOB_E57_3;
	pin H22 = IOB_E57_2;
	pin H23 = IOB_E54_2;
	pin H24 = IOB_E45_0;
	pin H25 = IOB_E45_2;
	pin H26 = IOB_E45_3;
	pin J1 = IOB_W42_1;
	pin J2 = GND;
	pin J3 = IOB_W45_1;
	pin J4 = IOB_W51_1;
	pin J5 = GND;
	pin J6 = IOB_W54_0;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = GND;
	pin J16 = GND;
	pin J17 = GND;
	pin J18 = GND;
	pin J19 = VCCIO2;
	pin J21 = IOB_E54_0;
	pin J22 = GND;
	pin J23 = IOB_E51_1;
	pin J24 = IOB_E45_1;
	pin J25 = GND;
	pin J26 = IOB_E42_1;
	pin K1 = IOB_W39_2;
	pin K2 = IOB_W42_0;
	pin K3 = IOB_W42_2;
	pin K4 = IOB_W48_0;
	pin K5 = IOB_W51_0;
	pin K6 = IOB_W54_1;
	pin K8 = VCCIO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = GND;
	pin K19 = VCCAUX;
	pin K21 = IOB_E54_1;
	pin K22 = IOB_E51_0;
	pin K23 = IOB_E48_0;
	pin K24 = IOB_E42_2;
	pin K25 = IOB_E42_0;
	pin K26 = IOB_E39_2;
	pin L1 = IOB_W39_3;
	pin L2 = IOB_W39_0;
	pin L3 = IOB_W42_3;
	pin L4 = IOB_W48_1;
	pin L5 = IOB_W54_3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = GND;
	pin L19 = VCCIO2;
	pin L22 = IOB_E54_3;
	pin L23 = IOB_E48_1;
	pin L24 = IOB_E42_3;
	pin L25 = IOB_E39_0;
	pin L26 = IOB_E39_3;
	pin M1 = IOB_W39_1;
	pin M2 = GND;
	pin M3 = IOB_W36_3;
	pin M4 = IOB_W51_3;
	pin M5 = GND;
	pin M6 = IOB_W51_2;
	pin M8 = VCCIO7;
	pin M9 = GND;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCIO2;
	pin M21 = IOB_E51_2;
	pin M22 = GND;
	pin M23 = IOB_E51_3;
	pin M24 = IOB_E36_3;
	pin M25 = GND;
	pin M26 = IOB_E39_1;
	pin N1 = IOB_W36_0;
	pin N2 = IOB_W36_1;
	pin N3 = IOB_W36_2;
	pin N4 = IOB_W21_3;
	pin N5 = IOB_W48_3;
	pin N6 = IOB_W48_2;
	pin N8 = VCCIO7;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = GND;
	pin N19 = VCCIO2;
	pin N21 = IOB_E48_2;
	pin N22 = IOB_E48_3;
	pin N23 = IOB_E21_3;
	pin N24 = IOB_E36_2;
	pin N25 = IOB_E36_1;
	pin N26 = IOB_E36_0;
	pin P1 = IOB_W6_1;
	pin P2 = IOB_W6_0;
	pin P3 = IOB_W9_3;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W21_2;
	pin P8 = VCCIO6;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCIO3;
	pin P21 = IOB_E21_2;
	pin P22 = IOB_E21_1;
	pin P23 = IOB_E21_0;
	pin P24 = IOB_E9_3;
	pin P25 = IOB_E6_0;
	pin P26 = IOB_E6_1;
	pin R1 = IOB_W6_3;
	pin R2 = GND;
	pin R3 = IOB_W9_2;
	pin R4 = IOB_W18_0;
	pin R5 = GND;
	pin R6 = IOB_W18_2;
	pin R8 = VCCIO6;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = GND;
	pin R19 = VCCIO3;
	pin R21 = IOB_E18_2;
	pin R22 = GND;
	pin R23 = IOB_E18_0;
	pin R24 = IOB_E9_2;
	pin R25 = GND;
	pin R26 = IOB_E6_3;
	pin T1 = IOB_W3_3;
	pin T2 = IOB_W6_2;
	pin T3 = IOB_W9_0;
	pin T4 = IOB_W18_3;
	pin T5 = IOB_W18_1;
	pin T8 = VCCAUX;
	pin T9 = GND;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = VCCAUX;
	pin T22 = IOB_E18_1;
	pin T23 = IOB_E18_3;
	pin T24 = IOB_E9_0;
	pin T25 = IOB_E6_2;
	pin T26 = IOB_E3_3;
	pin U1 = IOB_W3_2;
	pin U2 = IOB_W3_1;
	pin U3 = IOB_W9_1;
	pin U4 = IOB_W15_3;
	pin U5 = IOB_W15_1;
	pin U6 = IOB_W15_2;
	pin U8 = VCCIO6;
	pin U9 = GND;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCIO3;
	pin U21 = IOB_E15_2;
	pin U22 = IOB_E15_1;
	pin U23 = IOB_E15_3;
	pin U24 = IOB_E9_1;
	pin U25 = IOB_E3_1;
	pin U26 = IOB_E3_2;
	pin V1 = IOB_W3_0;
	pin V2 = GND;
	pin V3 = IOB_W0_0;
	pin V4 = IOB_W15_0;
	pin V5 = GND;
	pin V6 = IOB_W12_1;
	pin V8 = VCCIO6;
	pin V9 = GND;
	pin V10 = VCCIO8;
	pin V11 = VCCIO8;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = VCCIO4;
	pin V19 = VCCIO4;
	pin V21 = IOB_E12_1;
	pin V22 = GND;
	pin V23 = IOB_E15_0;
	pin V24 = IOB_E0_0;
	pin V25 = GND;
	pin V26 = IOB_E3_0;
	pin W1 = IOB_W0_1;
	pin W2 = IOB_W0_2;
	pin W3 = IOB_W0_3;
	pin W4 = IOB_W12_0;
	pin W5 = IOB_W12_2;
	pin W6 = IOB_W12_3;
	pin W8 = VCCAUX;
	pin W9 = GND;
	pin W10 = NC;
	pin W11 = NC;
	pin W12 = NC;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = NC;
	pin W16 = NC;
	pin W17 = NC;
	pin W18 = GND;
	pin W19 = VCCAUX;
	pin W21 = IOB_E12_3;
	pin W22 = IOB_E12_2;
	pin W23 = IOB_E12_0;
	pin W24 = IOB_E0_3;
	pin W25 = IOB_E0_2;
	pin W26 = IOB_E0_1;
	pin AA1 = IOB_S3_0;
	pin AA2 = IOB_S14_0;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA7 = GNDA;
	pin AA9 = GNDA;
	pin AA10 = GNDA;
	pin AA12 = GNDA;
	pin AA13 = GNDA;
	pin AA14 = GNDA;
	pin AA15 = GNDA;
	pin AA17 = GNDA;
	pin AA18 = GNDA;
	pin AA20 = GNDA;
	pin AA22 = IOB_S106_0;
	pin AA23 = IOB_S106_1;
	pin AA24 = IOB_S109_1;
	pin AA25 = IOB_S111_1;
	pin AA26 = IOB_S120_1;
	pin AB1 = IOB_S3_1;
	pin AB2 = IOB_S12_0;
	pin AB3 = IOB_S14_1;
	pin AB4 = PROG_B;
	pin AB5 = TDO;
	pin AB6 = GNDA;
	pin AB7 = SERDES_S45_VCCA;
	pin AB9 = GNDA;
	pin AB10 = SERDES_S45_VCCA;
	pin AB12 = GNDA;
	pin AB13 = GNDA;
	pin AB14 = GNDA;
	pin AB15 = GNDA;
	pin AB17 = SERDES_S70_VCCA;
	pin AB18 = GNDA;
	pin AB20 = SERDES_S70_VCCA;
	pin AB21 = GNDA;
	pin AB22 = GNDA;
	pin AB23 = GNDA;
	pin AB24 = IOB_S109_0;
	pin AB25 = IOB_S111_0;
	pin AB26 = IOB_S120_0;
	pin AC1 = IOB_S5_0;
	pin AC2 = IOB_S12_1;
	pin AC3 = GND;
	pin AC4 = DONE;
	pin AC5 = TDI;
	pin AC6 = GNDA;
	pin AC7 = SERDES_S45_VCCA;
	pin AC8 = SERDES_S45_VCCA;
	pin AC9 = GNDA;
	pin AC10 = SERDES_S45_VCCA;
	pin AC11 = SERDES_S45_VCCA;
	pin AC12 = GNDA;
	pin AC13 = SERDES_S45_VCCAUXA;
	pin AC14 = SERDES_S45_VCCAUXA;
	pin AC15 = GNDA;
	pin AC16 = SERDES_S70_VCCA;
	pin AC17 = SERDES_S70_VCCA;
	pin AC18 = GNDA;
	pin AC19 = SERDES_S70_VCCA;
	pin AC20 = SERDES_S70_VCCA;
	pin AC21 = GNDA;
	pin AC22 = SERDES_S70_VCCAUXA;
	pin AC23 = SERDES_S70_VCCAUXA;
	pin AC24 = GNDA;
	pin AC25 = GND;
	pin AC26 = IOB_S118_1;
	pin AD1 = IOB_S5_1;
	pin AD2 = IOB_S10_0;
	pin AD3 = IOB_S17_0;
	pin AD4 = M2;
	pin AD5 = TCK;
	pin AD6 = GNDA;
	pin AD7 = NC;
	pin AD8 = NC;
	pin AD9 = GNDA;
	pin AD10 = NC;
	pin AD11 = NC;
	pin AD12 = GNDA;
	pin AD13 = NC;
	pin AD14 = NC;
	pin AD15 = GNDA;
	pin AD16 = NC;
	pin AD17 = NC;
	pin AD18 = GNDA;
	pin AD19 = NC;
	pin AD20 = NC;
	pin AD21 = GNDA;
	pin AD22 = NC;
	pin AD23 = NC;
	pin AD24 = GNDA;
	pin AD25 = IOB_S113_1;
	pin AD26 = IOB_S118_0;
	pin AE1 = IOB_S8_0;
	pin AE2 = IOB_S10_1;
	pin AE3 = CCLK;
	pin AE4 = M1;
	pin AE5 = TMS;
	pin AE6 = GNDA;
	pin AE7 = GNDA;
	pin AE9 = GNDA;
	pin AE10 = GNDA;
	pin AE12 = GNDA;
	pin AE13 = GNDA;
	pin AE15 = GNDA;
	pin AE16 = GNDA;
	pin AE18 = GNDA;
	pin AE19 = GNDA;
	pin AE21 = GNDA;
	pin AE22 = GNDA;
	pin AE24 = GNDA;
	pin AE25 = IOB_S113_0;
	pin AE26 = IOB_S115_1;
	pin AF2 = IOB_S8_1;
	pin AF3 = INIT_B;
	pin AF4 = M0;
	pin AF5 = GNDA;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF9 = NC;
	pin AF10 = NC;
	pin AF12 = NC;
	pin AF13 = NC;
	pin AF15 = NC;
	pin AF16 = NC;
	pin AF18 = NC;
	pin AF19 = NC;
	pin AF21 = NC;
	pin AF22 = NC;
	pin AF24 = GNDA;
	pin AF25 = IOB_S115_0;
}

// LFE5U-85F-CABGA756
bond BOND11 {
	kind single;
	pin A2 = IOB_N5_0;
	pin A3 = IOB_N5_1;
	pin A4 = IOB_N8_0;
	pin A5 = IOB_N8_1;
	pin A7 = IOB_N12_1;
	pin A8 = IOB_N19_1;
	pin A9 = IOB_N23_1;
	pin A10 = IOB_N30_1;
	pin A11 = IOB_N37_1;
	pin A13 = IOB_N41_1;
	pin A14 = IOB_N48_1;
	pin A15 = IOB_N53_1;
	pin A16 = IOB_N59_1;
	pin A17 = IOB_N62_0;
	pin A18 = IOB_N70_0;
	pin A19 = IOB_N75_0;
	pin A20 = IOB_N82_0;
	pin A22 = IOB_N86_0;
	pin A23 = IOB_N93_0;
	pin A24 = IOB_N100_0;
	pin A25 = IOB_N104_0;
	pin A26 = IOB_N111_0;
	pin A28 = IOB_N115_0;
	pin A29 = IOB_N115_1;
	pin A30 = IOB_N118_0;
	pin A31 = IOB_N118_1;
	pin B1 = IOB_W75_0;
	pin B2 = GND;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N3_1;
	pin B5 = GND;
	pin B7 = IOB_N12_0;
	pin B8 = IOB_N19_0;
	pin B9 = GND;
	pin B10 = IOB_N30_0;
	pin B11 = IOB_N37_0;
	pin B13 = GND;
	pin B14 = IOB_N48_0;
	pin B15 = GND;
	pin B16 = IOB_N59_0;
	pin B17 = IOB_N62_1;
	pin B18 = GND;
	pin B19 = IOB_N75_1;
	pin B20 = GND;
	pin B22 = IOB_N86_1;
	pin B23 = IOB_N93_1;
	pin B24 = GND;
	pin B25 = IOB_N104_1;
	pin B26 = IOB_N111_1;
	pin B28 = GND;
	pin B29 = IOB_N120_0;
	pin B30 = IOB_N120_1;
	pin B31 = GND;
	pin B32 = IOB_E75_0;
	pin C1 = IOB_W72_2;
	pin C2 = IOB_W75_1;
	pin C3 = IOB_W81_3;
	pin C4 = IOB_W81_2;
	pin C5 = IOB_W81_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N17_1;
	pin C9 = IOB_N23_0;
	pin C10 = IOB_N28_1;
	pin C11 = IOB_N35_1;
	pin C13 = IOB_N41_0;
	pin C14 = IOB_N46_1;
	pin C15 = IOB_N53_0;
	pin C16 = IOB_N57_1;
	pin C17 = IOB_N64_0;
	pin C18 = IOB_N70_1;
	pin C19 = IOB_N77_0;
	pin C20 = IOB_N82_1;
	pin C22 = IOB_N88_0;
	pin C23 = IOB_N95_0;
	pin C24 = IOB_N100_1;
	pin C25 = IOB_N106_0;
	pin C26 = IOB_N113_0;
	pin C28 = IOB_E81_0;
	pin C29 = IOB_E81_2;
	pin C30 = IOB_E81_3;
	pin C31 = IOB_E75_1;
	pin C32 = IOB_E72_2;
	pin D1 = IOB_W72_3;
	pin D2 = IOB_W75_3;
	pin D3 = IOB_W75_2;
	pin D4 = IOB_W78_0;
	pin D5 = IOB_W81_1;
	pin D7 = IOB_N10_0;
	pin D8 = IOB_N17_0;
	pin D9 = IOB_N21_1;
	pin D10 = IOB_N28_0;
	pin D11 = IOB_N35_0;
	pin D13 = IOB_N39_1;
	pin D14 = IOB_N46_0;
	pin D15 = IOB_N50_1;
	pin D16 = IOB_N57_0;
	pin D17 = IOB_N64_1;
	pin D18 = IOB_N73_0;
	pin D19 = IOB_N77_1;
	pin D20 = IOB_N84_0;
	pin D22 = IOB_N88_1;
	pin D23 = IOB_N95_1;
	pin D24 = IOB_N102_0;
	pin D25 = IOB_N106_1;
	pin D26 = IOB_N113_1;
	pin D28 = IOB_E81_1;
	pin D29 = IOB_E78_0;
	pin D30 = IOB_E75_2;
	pin D31 = IOB_E75_3;
	pin D32 = IOB_E72_3;
	pin E1 = IOB_W69_1;
	pin E2 = GND;
	pin E3 = IOB_W72_1;
	pin E4 = IOB_W78_1;
	pin E5 = GND;
	pin E7 = NC;
	pin E8 = IOB_N14_1;
	pin E9 = GND;
	pin E10 = IOB_N26_1;
	pin E11 = IOB_N32_1;
	pin E13 = GND;
	pin E14 = IOB_N44_1;
	pin E15 = GND;
	pin E16 = IOB_N55_1;
	pin E17 = IOB_N68_0;
	pin E18 = GND;
	pin E19 = IOB_N79_0;
	pin E20 = GND;
	pin E22 = IOB_N91_0;
	pin E23 = IOB_N97_0;
	pin E24 = GND;
	pin E25 = IOB_N109_0;
	pin E26 = NC;
	pin E28 = GND;
	pin E29 = IOB_E78_1;
	pin E30 = IOB_E72_1;
	pin E31 = GND;
	pin E32 = IOB_E69_1;
	pin F1 = IOB_W69_2;
	pin F2 = IOB_W69_0;
	pin F3 = IOB_W72_0;
	pin F4 = IOB_W78_2;
	pin F5 = IOB_W78_3;
	pin F8 = IOB_N14_0;
	pin F9 = IOB_N21_0;
	pin F10 = IOB_N26_0;
	pin F11 = IOB_N32_0;
	pin F13 = IOB_N39_0;
	pin F14 = IOB_N44_0;
	pin F15 = IOB_N50_0;
	pin F16 = IOB_N55_0;
	pin F17 = IOB_N68_1;
	pin F18 = IOB_N73_1;
	pin F19 = IOB_N79_1;
	pin F20 = IOB_N84_1;
	pin F22 = IOB_N91_1;
	pin F23 = IOB_N97_1;
	pin F24 = IOB_N102_1;
	pin F25 = IOB_N109_1;
	pin F28 = IOB_E78_3;
	pin F29 = IOB_E78_2;
	pin F30 = IOB_E72_0;
	pin F31 = IOB_E69_0;
	pin F32 = IOB_E69_2;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = NC;
	pin G22 = NC;
	pin G23 = NC;
	pin G24 = NC;
	pin H1 = IOB_W69_3;
	pin H2 = IOB_W66_0;
	pin H3 = IOB_W66_1;
	pin H4 = NC;
	pin H5 = IOB_W57_1;
	pin H6 = IOB_W57_0;
	pin H27 = IOB_E57_0;
	pin H28 = IOB_E57_1;
	pin H29 = NC;
	pin H30 = IOB_E66_1;
	pin H31 = IOB_E66_0;
	pin H32 = IOB_E69_3;
	pin J1 = IOB_W63_1;
	pin J2 = GND;
	pin J3 = IOB_W66_2;
	pin J4 = IOB_W60_2;
	pin J5 = GND;
	pin J6 = IOB_W57_3;
	pin J7 = IOB_W57_2;
	pin J26 = IOB_E57_2;
	pin J27 = IOB_E57_3;
	pin J28 = GND;
	pin J29 = IOB_E60_2;
	pin J30 = IOB_E66_2;
	pin J31 = GND;
	pin J32 = IOB_E63_1;
	pin K1 = IOB_W63_2;
	pin K2 = IOB_W63_0;
	pin K3 = IOB_W66_3;
	pin K4 = IOB_W60_3;
	pin K5 = IOB_W54_2;
	pin K6 = IOB_W54_0;
	pin K7 = IOB_W54_1;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCIO0;
	pin K13 = VCCAUX;
	pin K14 = VCCIO0;
	pin K15 = VCCIO0;
	pin K16 = VCCIO0;
	pin K17 = VCCIO1;
	pin K18 = VCCIO1;
	pin K19 = VCCIO1;
	pin K20 = VCCAUX;
	pin K21 = VCCIO1;
	pin K22 = GND;
	pin K23 = GND;
	pin K26 = IOB_E54_1;
	pin K27 = IOB_E54_0;
	pin K28 = IOB_E54_2;
	pin K29 = IOB_E60_3;
	pin K30 = IOB_E66_3;
	pin K31 = IOB_E63_0;
	pin K32 = IOB_E63_2;
	pin L1 = IOB_W63_3;
	pin L2 = IOB_W60_0;
	pin L3 = IOB_W60_1;
	pin L4 = IOB_W54_3;
	pin L5 = NC;
	pin L6 = IOB_W51_3;
	pin L7 = IOB_W51_2;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = GND;
	pin L19 = GND;
	pin L20 = GND;
	pin L21 = GND;
	pin L22 = GND;
	pin L23 = GND;
	pin L26 = IOB_E51_2;
	pin L27 = IOB_E51_3;
	pin L28 = NC;
	pin L29 = IOB_E54_3;
	pin L30 = IOB_E60_1;
	pin L31 = IOB_E60_0;
	pin L32 = IOB_E63_3;
	pin M10 = VCCIO7;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCINT;
	pin M20 = VCCINT;
	pin M21 = VCCINT;
	pin M22 = GND;
	pin M23 = VCCIO2;
	pin N1 = IOB_W30_0;
	pin N2 = GND;
	pin N3 = IOB_W51_0;
	pin N4 = IOB_W51_1;
	pin N5 = GND;
	pin N6 = IOB_W48_0;
	pin N7 = IOB_W48_1;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = GND;
	pin N21 = VCCINT;
	pin N22 = GND;
	pin N23 = VCCAUX;
	pin N26 = IOB_E48_1;
	pin N27 = IOB_E48_0;
	pin N28 = GND;
	pin N29 = IOB_E51_1;
	pin N30 = IOB_E51_0;
	pin N31 = GND;
	pin N32 = IOB_E30_0;
	pin P1 = IOB_W30_1;
	pin P2 = IOB_W33_0;
	pin P3 = IOB_W33_1;
	pin P4 = IOB_W45_1;
	pin P5 = IOB_W45_0;
	pin P6 = IOB_W48_2;
	pin P7 = IOB_W48_3;
	pin P10 = VCCIO7;
	pin P11 = GND;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = VCCINT;
	pin P22 = GND;
	pin P23 = VCCIO2;
	pin P26 = IOB_E48_3;
	pin P27 = IOB_E48_2;
	pin P28 = IOB_E45_0;
	pin P29 = IOB_E45_1;
	pin P30 = IOB_E33_1;
	pin P31 = IOB_E33_0;
	pin P32 = IOB_E30_1;
	pin R1 = IOB_W27_0;
	pin R2 = GND;
	pin R3 = IOB_W33_2;
	pin R4 = IOB_W39_0;
	pin R5 = GND;
	pin R6 = IOB_W42_0;
	pin R7 = IOB_W45_2;
	pin R10 = VCCIO7;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = VCCINT;
	pin R22 = GND;
	pin R23 = VCCIO2;
	pin R26 = IOB_E45_2;
	pin R27 = IOB_E42_0;
	pin R28 = GND;
	pin R29 = IOB_E39_0;
	pin R30 = IOB_E33_2;
	pin R31 = GND;
	pin R32 = IOB_E27_0;
	pin T1 = IOB_W24_0;
	pin T2 = IOB_W27_1;
	pin T3 = IOB_W33_3;
	pin T4 = IOB_W39_2;
	pin T5 = IOB_W39_1;
	pin T6 = IOB_W42_1;
	pin T7 = IOB_W45_3;
	pin T10 = VCCIO7;
	pin T11 = GND;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = VCCIO2;
	pin T26 = IOB_E45_3;
	pin T27 = IOB_E42_1;
	pin T28 = IOB_E39_1;
	pin T29 = IOB_E39_2;
	pin T30 = IOB_E33_3;
	pin T31 = IOB_E27_1;
	pin T32 = IOB_E24_0;
	pin U1 = IOB_W24_1;
	pin U2 = IOB_W30_2;
	pin U3 = IOB_W30_3;
	pin U4 = IOB_W36_0;
	pin U5 = IOB_W39_3;
	pin U6 = IOB_W42_2;
	pin U7 = IOB_W42_3;
	pin U10 = VCCIO6;
	pin U11 = GND;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = GND;
	pin U23 = VCCIO3;
	pin U26 = IOB_E42_3;
	pin U27 = IOB_E42_2;
	pin U28 = IOB_E39_3;
	pin U29 = IOB_E36_0;
	pin U30 = IOB_E30_3;
	pin U31 = IOB_E30_2;
	pin U32 = IOB_E24_1;
	pin V1 = IOB_W24_2;
	pin V2 = GND;
	pin V3 = NC;
	pin V4 = IOB_W36_1;
	pin V5 = GND;
	pin V6 = IOB_W36_2;
	pin V7 = IOB_W36_3;
	pin V10 = VCCIO6;
	pin V11 = GND;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = VCCINT;
	pin V22 = GND;
	pin V23 = VCCIO3;
	pin V26 = IOB_E36_3;
	pin V27 = IOB_E36_2;
	pin V28 = GND;
	pin V29 = IOB_E36_1;
	pin V30 = NC;
	pin V31 = GND;
	pin V32 = IOB_E24_2;
	pin W1 = IOB_W24_3;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W27_2;
	pin W4 = IOB_W18_1;
	pin W5 = IOB_W21_3;
	pin W6 = NC;
	pin W10 = VCCIO6;
	pin W11 = GND;
	pin W12 = VCCINT;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = GND;
	pin W23 = VCCIO3;
	pin W27 = NC;
	pin W28 = IOB_E21_3;
	pin W29 = IOB_E18_1;
	pin W30 = IOB_E27_2;
	pin W31 = IOB_E6_0;
	pin W32 = IOB_E24_3;
	pin Y1 = IOB_W6_1;
	pin Y2 = GND;
	pin Y3 = IOB_W27_3;
	pin Y4 = IOB_W18_0;
	pin Y5 = IOB_W21_2;
	pin Y6 = IOB_W21_1;
	pin Y7 = IOB_W21_0;
	pin Y10 = VCCAUX;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = GND;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = GND;
	pin Y23 = VCCAUX;
	pin Y26 = IOB_E21_0;
	pin Y27 = IOB_E21_1;
	pin Y28 = IOB_E21_2;
	pin Y29 = IOB_E18_0;
	pin Y30 = IOB_E27_3;
	pin Y31 = GND;
	pin Y32 = IOB_E6_1;
	pin AA10 = VCCIO6;
	pin AA11 = GND;
	pin AA12 = VCCINT;
	pin AA13 = VCCINT;
	pin AA14 = VCCINT;
	pin AA15 = VCCINT;
	pin AA16 = VCCINT;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = VCCINT;
	pin AA21 = VCCINT;
	pin AA22 = GND;
	pin AA23 = VCCIO3;
	pin AB1 = IOB_W0_0;
	pin AB2 = IOB_W3_1;
	pin AB3 = IOB_W9_0;
	pin AB4 = IOB_W9_1;
	pin AB5 = IOB_W15_0;
	pin AB6 = IOB_W15_1;
	pin AB7 = IOB_W18_2;
	pin AB10 = VCCIO8;
	pin AB11 = GND;
	pin AB12 = GND;
	pin AB13 = GND;
	pin AB14 = GND;
	pin AB15 = GND;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = VCCIO4;
	pin AB26 = IOB_E18_2;
	pin AB27 = IOB_E15_1;
	pin AB28 = IOB_E15_0;
	pin AB29 = IOB_E9_1;
	pin AB30 = IOB_E9_0;
	pin AB31 = IOB_E3_1;
	pin AB32 = IOB_E0_0;
	pin AC1 = IOB_W0_1;
	pin AC2 = IOB_W3_2;
	pin AC3 = IOB_W3_0;
	pin AC4 = NC;
	pin AC5 = IOB_W9_2;
	pin AC6 = IOB_W18_3;
	pin AC7 = IOB_W15_2;
	pin AC10 = VCCIO8;
	pin AC11 = VCCAUX;
	pin AC12 = GND;
	pin AC13 = NC;
	pin AC14 = NC;
	pin AC15 = NC;
	pin AC16 = NC;
	pin AC17 = NC;
	pin AC18 = NC;
	pin AC19 = NC;
	pin AC20 = NC;
	pin AC21 = GND;
	pin AC22 = VCCAUX;
	pin AC23 = VCCIO4;
	pin AC26 = IOB_E15_2;
	pin AC27 = IOB_E18_3;
	pin AC28 = IOB_E9_2;
	pin AC29 = NC;
	pin AC30 = IOB_E3_0;
	pin AC31 = IOB_E3_2;
	pin AC32 = IOB_E0_1;
	pin AD1 = IOB_W0_2;
	pin AD2 = GND;
	pin AD3 = IOB_W6_2;
	pin AD4 = IOB_W9_3;
	pin AD5 = GND;
	pin AD6 = IOB_W12_0;
	pin AD7 = IOB_W15_3;
	pin AD26 = IOB_E15_3;
	pin AD27 = IOB_E12_0;
	pin AD28 = GND;
	pin AD29 = IOB_E9_3;
	pin AD30 = IOB_E6_2;
	pin AD31 = GND;
	pin AD32 = IOB_E0_2;
	pin AE1 = IOB_W0_3;
	pin AE2 = IOB_W3_3;
	pin AE3 = IOB_W6_3;
	pin AE4 = IOB_W12_3;
	pin AE5 = IOB_W12_2;
	pin AE6 = IOB_W12_1;
	pin AE7 = NC;
	pin AE26 = NC;
	pin AE27 = IOB_E12_1;
	pin AE28 = IOB_E12_2;
	pin AE29 = IOB_E12_3;
	pin AE30 = IOB_E6_3;
	pin AE31 = IOB_E3_3;
	pin AE32 = IOB_E0_3;
	pin AF11 = GNDA;
	pin AF12 = GNDA;
	pin AF14 = GNDA;
	pin AF15 = GNDA;
	pin AF16 = GNDA;
	pin AF17 = GNDA;
	pin AF19 = GNDA;
	pin AF20 = GNDA;
	pin AF22 = SERDES_S70_VCCA;
	pin AF23 = GNDA;
	pin AG1 = IOB_S3_0;
	pin AG2 = NC;
	pin AG3 = IOB_S12_0;
	pin AG4 = INIT_B;
	pin AG5 = TDO;
	pin AG9 = SERDES_S45_VCCA;
	pin AG11 = GNDA;
	pin AG12 = SERDES_S45_VCCA;
	pin AG14 = GNDA;
	pin AG15 = GNDA;
	pin AG16 = GNDA;
	pin AG17 = GNDA;
	pin AG19 = SERDES_S70_VCCA;
	pin AG20 = GNDA;
	pin AG22 = SERDES_S70_VCCA;
	pin AG23 = GNDA;
	pin AG24 = NC;
	pin AG28 = IOB_S109_0;
	pin AG29 = IOB_S109_1;
	pin AG30 = IOB_S113_1;
	pin AG31 = NC;
	pin AG32 = IOB_S118_1;
	pin AH1 = IOB_S3_1;
	pin AH2 = GND;
	pin AH3 = IOB_S12_1;
	pin AH4 = PROG_B;
	pin AH5 = GND;
	pin AH7 = GNDA;
	pin AH8 = GNDA;
	pin AH9 = SERDES_S45_VCCA;
	pin AH11 = GNDA;
	pin AH12 = SERDES_S45_VCCA;
	pin AH14 = GNDA;
	pin AH15 = GNDA;
	pin AH16 = GNDA;
	pin AH17 = GNDA;
	pin AH19 = SERDES_S70_VCCA;
	pin AH20 = GNDA;
	pin AH22 = SERDES_S70_VCCA;
	pin AH23 = GNDA;
	pin AH24 = GNDA;
	pin AH25 = GNDA;
	pin AH26 = GNDA;
	pin AH28 = IOB_S111_1;
	pin AH29 = GND;
	pin AH30 = IOB_S113_0;
	pin AH31 = GND;
	pin AH32 = IOB_S118_0;
	pin AJ1 = IOB_S5_0;
	pin AJ2 = IOB_S10_0;
	pin AJ3 = IOB_S14_0;
	pin AJ4 = DONE;
	pin AJ5 = TDI;
	pin AJ7 = GNDA;
	pin AJ8 = GNDA;
	pin AJ9 = SERDES_S45_VCCA;
	pin AJ10 = SERDES_S45_VCCA;
	pin AJ11 = GNDA;
	pin AJ12 = SERDES_S45_VCCA;
	pin AJ13 = SERDES_S45_VCCA;
	pin AJ14 = GNDA;
	pin AJ15 = SERDES_S45_VCCAUXA;
	pin AJ16 = SERDES_S45_VCCAUXA;
	pin AJ17 = GNDA;
	pin AJ18 = SERDES_S70_VCCA;
	pin AJ19 = SERDES_S70_VCCA;
	pin AJ20 = GNDA;
	pin AJ21 = SERDES_S70_VCCA;
	pin AJ22 = SERDES_S70_VCCA;
	pin AJ23 = GNDA;
	pin AJ24 = SERDES_S70_VCCAUXA;
	pin AJ25 = SERDES_S70_VCCAUXA;
	pin AJ26 = GNDA;
	pin AJ28 = IOB_S111_0;
	pin AJ29 = IOB_S120_0;
	pin AJ30 = IOB_S120_1;
	pin AJ31 = IOB_S104_1;
	pin AJ32 = IOB_S100_1;
	pin AK1 = IOB_S5_1;
	pin AK2 = IOB_S10_1;
	pin AK3 = IOB_S14_1;
	pin AK4 = M2;
	pin AK5 = TCK;
	pin AK7 = GNDA;
	pin AK8 = GNDA;
	pin AK9 = NC;
	pin AK10 = NC;
	pin AK11 = GNDA;
	pin AK12 = NC;
	pin AK13 = NC;
	pin AK14 = GNDA;
	pin AK15 = NC;
	pin AK16 = NC;
	pin AK17 = GNDA;
	pin AK18 = NC;
	pin AK19 = NC;
	pin AK20 = GNDA;
	pin AK21 = NC;
	pin AK22 = NC;
	pin AK23 = GNDA;
	pin AK24 = NC;
	pin AK25 = NC;
	pin AK26 = GNDA;
	pin AK28 = IOB_S97_1;
	pin AK29 = IOB_S115_0;
	pin AK30 = IOB_S115_1;
	pin AK31 = IOB_S104_0;
	pin AK32 = IOB_S100_0;
	pin AL1 = IOB_S8_0;
	pin AL2 = GND;
	pin AL3 = IOB_S17_0;
	pin AL4 = M1;
	pin AL5 = GND;
	pin AL7 = GNDA;
	pin AL8 = GNDA;
	pin AL9 = GNDA;
	pin AL11 = GNDA;
	pin AL12 = GNDA;
	pin AL14 = GNDA;
	pin AL15 = GNDA;
	pin AL17 = GNDA;
	pin AL18 = GNDA;
	pin AL20 = GNDA;
	pin AL21 = GNDA;
	pin AL23 = GNDA;
	pin AL24 = GNDA;
	pin AL26 = GNDA;
	pin AL28 = IOB_S97_0;
	pin AL29 = GND;
	pin AL30 = IOB_S102_1;
	pin AL31 = GND;
	pin AL32 = IOB_S106_1;
	pin AM2 = IOB_S8_1;
	pin AM3 = CCLK;
	pin AM4 = M0;
	pin AM5 = TMS;
	pin AM7 = GNDA;
	pin AM8 = NC;
	pin AM9 = NC;
	pin AM11 = NC;
	pin AM12 = NC;
	pin AM14 = NC;
	pin AM15 = NC;
	pin AM17 = NC;
	pin AM18 = NC;
	pin AM20 = NC;
	pin AM21 = NC;
	pin AM23 = NC;
	pin AM24 = NC;
	pin AM26 = GNDA;
	pin AM28 = IOB_S95_0;
	pin AM29 = IOB_S95_1;
	pin AM30 = IOB_S102_0;
	pin AM31 = IOB_S106_0;
}

// LFE5U-85F-CSFBGA285
bond BOND12 {
	kind single;
	pin A2 = IOB_E51_2;
	pin A3 = IOB_E51_0;
	pin A4 = IOB_E72_1;
	pin A6 = IOB_E72_0;
	pin A7 = IOB_E75_1;
	pin A8 = IOB_N70_1;
	pin A9 = IOB_N70_0;
	pin A10 = IOB_N62_1;
	pin A11 = IOB_N62_0;
	pin A12 = IOB_W78_0;
	pin A13 = IOB_W57_1;
	pin A15 = IOB_W57_3;
	pin A16 = IOB_W51_1;
	pin A17 = IOB_W48_0;
	pin B1 = IOB_E48_1;
	pin B2 = IOB_E51_1;
	pin B3 = GND;
	pin B4 = IOB_E57_2;
	pin B6 = IOB_E75_0;
	pin B7 = IOB_E81_1;
	pin B8 = IOB_N120_0;
	pin B9 = IOB_N68_0;
	pin B10 = IOB_N64_0;
	pin B11 = IOB_N3_0;
	pin B12 = IOB_W81_1;
	pin B13 = IOB_W57_0;
	pin B15 = IOB_W51_0;
	pin B16 = GND;
	pin B17 = IOB_W48_1;
	pin B18 = IOB_W48_2;
	pin C1 = IOB_E48_2;
	pin C2 = IOB_E54_1;
	pin C3 = IOB_E57_3;
	pin C4 = IOB_E57_1;
	pin C6 = IOB_E78_1;
	pin C7 = IOB_E81_0;
	pin C8 = IOB_N120_1;
	pin C9 = IOB_N68_1;
	pin C10 = IOB_N64_1;
	pin C11 = IOB_N3_1;
	pin C12 = IOB_W81_0;
	pin C13 = IOB_W75_1;
	pin C15 = IOB_W57_2;
	pin C16 = IOB_W51_2;
	pin C17 = IOB_W48_3;
	pin C18 = IOB_W45_1;
	pin D1 = IOB_E48_3;
	pin D2 = IOB_E48_0;
	pin D3 = IOB_E54_0;
	pin D4 = IOB_E57_0;
	pin D6 = IOB_E78_0;
	pin D7 = VCCIO1;
	pin D8 = VCCINT;
	pin D9 = VCCINT;
	pin D10 = VCCINT;
	pin D11 = VCCINT;
	pin D12 = VCCIO0;
	pin D13 = IOB_W75_0;
	pin D15 = IOB_W54_0;
	pin D16 = IOB_W54_1;
	pin D17 = IOB_W45_0;
	pin D18 = IOB_W45_2;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = GND;
	pin E8 = GND;
	pin E9 = GND;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = GND;
	pin E13 = VCCAUX;
	pin E14 = GND;
	pin F1 = IOB_E36_2;
	pin F2 = IOB_E39_0;
	pin F3 = IOB_E45_3;
	pin F4 = IOB_E45_2;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = GND;
	pin F11 = GND;
	pin F12 = GND;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = IOB_W42_2;
	pin F16 = IOB_W42_1;
	pin F17 = IOB_W42_0;
	pin F18 = IOB_W45_3;
	pin G1 = IOB_E39_1;
	pin G2 = GND;
	pin G3 = IOB_E42_1;
	pin G4 = IOB_E45_1;
	pin G5 = VCCIO2;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = VCCIO7;
	pin G15 = IOB_W36_0;
	pin G16 = IOB_W42_3;
	pin G17 = GND;
	pin G18 = IOB_W39_0;
	pin H1 = IOB_E36_3;
	pin H2 = IOB_E42_3;
	pin H3 = IOB_E42_0;
	pin H4 = IOB_E45_0;
	pin H5 = VCCIO2;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = VCCIO7;
	pin H15 = IOB_W36_1;
	pin H16 = IOB_W36_2;
	pin H17 = IOB_W39_1;
	pin H18 = IOB_W9_3;
	pin J1 = IOB_E36_1;
	pin J2 = IOB_E36_0;
	pin J3 = IOB_E42_2;
	pin J4 = VCCINT;
	pin J5 = VCCINT;
	pin J6 = GND;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = VCCINT;
	pin J16 = IOB_W36_3;
	pin J17 = IOB_W9_2;
	pin J18 = IOB_W6_0;
	pin K1 = IOB_E6_3;
	pin K2 = IOB_E3_0;
	pin K3 = IOB_E6_2;
	pin K4 = IOB_E9_0;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = IOB_W6_3;
	pin K16 = IOB_W6_2;
	pin K17 = IOB_W3_0;
	pin K18 = IOB_W6_1;
	pin L1 = IOB_E3_1;
	pin L2 = GND;
	pin L3 = IOB_E6_1;
	pin L4 = IOB_E9_1;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = GND;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = IOB_W3_2;
	pin L16 = IOB_W3_3;
	pin L17 = GND;
	pin L18 = IOB_W3_1;
	pin M1 = IOB_E0_2;
	pin M2 = IOB_E3_2;
	pin M3 = IOB_E6_0;
	pin M4 = VCCINT;
	pin M5 = VCCIO3;
	pin M6 = GND;
	pin M7 = GND;
	pin M8 = GND;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCIO6;
	pin M15 = VCCINT;
	pin M16 = IOB_W0_2;
	pin M17 = IOB_W0_3;
	pin M18 = IOB_S5_1;
	pin N1 = IOB_E0_3;
	pin N2 = IOB_E3_3;
	pin N3 = IOB_E9_3;
	pin N4 = IOB_E9_2;
	pin N5 = VCCIO3;
	pin N6 = VCCAUX;
	pin N7 = GND;
	pin N8 = GND;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = VCCIO8;
	pin N14 = VCCIO6;
	pin N15 = IOB_S3_0;
	pin N16 = IOB_S3_1;
	pin N17 = IOB_S5_0;
	pin N18 = IOB_S8_0;
	pin P5 = SERDES_S45_VCCAUXA;
	pin P6 = GNDA;
	pin P7 = VCCINT;
	pin P8 = GNDA;
	pin P9 = VCCINT;
	pin P10 = SERDES_S45_VCCA;
	pin P11 = VCCINT;
	pin P12 = GNDA;
	pin P13 = VCCAUX;
	pin P14 = VCCIO8;
	pin R1 = GNDA;
	pin R2 = GNDA;
	pin R3 = SERDES_S45_VCCAUXA;
	pin R10 = SERDES_S45_VCCA;
	pin R16 = IOB_S17_0;
	pin R17 = IOB_S12_0;
	pin R18 = IOB_S8_1;
	pin T1 = NC;
	pin T2 = GNDA;
	pin T3 = GNDA;
	pin T4 = GNDA;
	pin T5 = NC;
	pin T6 = GNDA;
	pin T7 = GNDA;
	pin T8 = GNDA;
	pin T9 = GNDA;
	pin T10 = GNDA;
	pin T11 = GNDA;
	pin T12 = GNDA;
	pin T13 = TDI;
	pin T14 = M1;
	pin T15 = PROG_B;
	pin T16 = GND;
	pin T17 = IOB_S12_1;
	pin T18 = IOB_S10_0;
	pin U1 = NC;
	pin U2 = GNDA;
	pin U3 = GNDA;
	pin U4 = GNDA;
	pin U5 = GNDA;
	pin U6 = NC;
	pin U7 = GNDA;
	pin U8 = NC;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = NC;
	pin U13 = TCK;
	pin U14 = M0;
	pin U15 = DONE;
	pin U16 = CCLK;
	pin U17 = IOB_S14_0;
	pin U18 = IOB_S10_1;
	pin V2 = NC;
	pin V3 = NC;
	pin V4 = GNDA;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = GNDA;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = GNDA;
	pin V11 = NC;
	pin V12 = NC;
	pin V13 = TMS;
	pin V14 = TDO;
	pin V15 = M2;
	pin V16 = INIT_B;
	pin V17 = IOB_S14_1;
}

// LAE5UM-25F-CABGA381 LFE5UM-25F-CABGA381 LFE5UM5G-25F-CABGA381
bond BOND13 {
	kind single;
	pin A2 = IOB_W33_0;
	pin A3 = IOB_W42_2;
	pin A4 = IOB_W45_0;
	pin A5 = IOB_W45_1;
	pin A6 = IOB_N3_0;
	pin A7 = IOB_N17_0;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N23_0;
	pin A10 = IOB_N26_0;
	pin A11 = IOB_N26_1;
	pin A12 = IOB_N39_0;
	pin A13 = IOB_N39_1;
	pin A14 = IOB_N46_0;
	pin A15 = NC;
	pin A16 = IOB_N55_0;
	pin A17 = IOB_N61_0;
	pin A18 = IOB_N64_0;
	pin A19 = IOB_N66_0;
	pin B1 = IOB_W33_1;
	pin B2 = IOB_W33_2;
	pin B3 = IOB_W42_3;
	pin B4 = IOB_W42_1;
	pin B5 = IOB_W45_2;
	pin B6 = IOB_N3_1;
	pin B7 = GND;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N21_0;
	pin B10 = IOB_N23_1;
	pin B11 = IOB_N28_0;
	pin B12 = IOB_N34_0;
	pin B13 = IOB_N41_0;
	pin B14 = GND;
	pin B15 = IOB_N50_0;
	pin B16 = IOB_N55_1;
	pin B17 = IOB_N59_0;
	pin B18 = IOB_N61_1;
	pin B19 = IOB_N64_1;
	pin B20 = IOB_N66_1;
	pin C1 = IOB_W30_0;
	pin C2 = IOB_W33_3;
	pin C3 = IOB_W39_2;
	pin C4 = IOB_W42_0;
	pin C5 = IOB_W45_3;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N14_0;
	pin C9 = NC;
	pin C10 = IOB_N21_1;
	pin C11 = IOB_N28_1;
	pin C12 = IOB_N34_1;
	pin C13 = IOB_N41_1;
	pin C14 = IOB_N46_1;
	pin C15 = IOB_N50_1;
	pin C16 = IOB_N57_0;
	pin C17 = IOB_N59_1;
	pin C18 = IOB_E45_0;
	pin C19 = GND;
	pin C20 = IOB_E33_0;
	pin D1 = IOB_W30_1;
	pin D2 = IOB_W30_2;
	pin D3 = IOB_W39_3;
	pin D4 = GND;
	pin D5 = IOB_W39_1;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N19_0;
	pin D10 = NC;
	pin D11 = IOB_N32_0;
	pin D12 = IOB_N37_0;
	pin D13 = IOB_N43_0;
	pin D14 = IOB_N48_0;
	pin D15 = IOB_N52_0;
	pin D16 = IOB_N57_1;
	pin D17 = IOB_E45_1;
	pin D18 = IOB_E42_0;
	pin D19 = IOB_E33_1;
	pin D20 = IOB_E33_2;
	pin E1 = IOB_W30_3;
	pin E2 = IOB_W24_3;
	pin E3 = IOB_W36_1;
	pin E4 = IOB_W39_0;
	pin E5 = IOB_W36_2;
	pin E6 = IOB_N5_0;
	pin E7 = IOB_N8_0;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N19_1;
	pin E10 = NC;
	pin E11 = IOB_N32_1;
	pin E12 = IOB_N37_1;
	pin E13 = IOB_N43_1;
	pin E14 = IOB_N48_1;
	pin E15 = IOB_N52_1;
	pin E16 = IOB_E45_2;
	pin E17 = IOB_E42_1;
	pin E18 = IOB_E42_2;
	pin E19 = IOB_E33_3;
	pin E20 = IOB_E30_0;
	pin F1 = IOB_W21_1;
	pin F2 = IOB_W24_2;
	pin F3 = IOB_W24_1;
	pin F4 = IOB_W36_0;
	pin F5 = IOB_W36_3;
	pin F6 = VCCAUX;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCIO0;
	pin F10 = VCCIO0;
	pin F11 = VCCIO1;
	pin F12 = VCCIO1;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = VCCAUX;
	pin F16 = IOB_E45_3;
	pin F17 = IOB_E39_0;
	pin F18 = IOB_E42_3;
	pin F19 = IOB_E30_1;
	pin F20 = IOB_E30_2;
	pin G1 = IOB_W21_3;
	pin G2 = IOB_W21_0;
	pin G3 = IOB_W24_0;
	pin G4 = GND;
	pin G5 = IOB_W27_1;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = GND;
	pin G15 = GND;
	pin G16 = IOB_E39_2;
	pin G17 = GND;
	pin G18 = IOB_E39_1;
	pin G19 = IOB_E27_0;
	pin G20 = IOB_E30_3;
	pin H1 = IOB_W15_2;
	pin H2 = IOB_W21_2;
	pin H3 = IOB_W27_3;
	pin H4 = IOB_W27_0;
	pin H5 = IOB_W27_2;
	pin H6 = VCCIO7;
	pin H7 = VCCIO7;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = VCCINT;
	pin H12 = VCCINT;
	pin H13 = VCCINT;
	pin H14 = VCCIO2;
	pin H15 = VCCIO2;
	pin H16 = IOB_E39_3;
	pin H17 = IOB_E36_1;
	pin H18 = IOB_E36_0;
	pin H19 = GND;
	pin H20 = IOB_E27_1;
	pin J1 = IOB_W15_1;
	pin J2 = GND;
	pin J3 = IOB_W18_2;
	pin J4 = IOB_W18_0;
	pin J5 = IOB_W18_1;
	pin J6 = VCCIO7;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E36_3;
	pin J17 = IOB_E36_2;
	pin J18 = IOB_E27_2;
	pin J19 = IOB_E24_0;
	pin J20 = IOB_E24_2;
	pin K1 = IOB_W15_3;
	pin K2 = IOB_W15_0;
	pin K3 = IOB_W18_3;
	pin K4 = IOB_W12_0;
	pin K5 = IOB_W12_1;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = NC;
	pin K17 = NC;
	pin K18 = IOB_E27_3;
	pin K19 = IOB_E24_1;
	pin K20 = IOB_E24_3;
	pin L1 = IOB_W3_2;
	pin L2 = IOB_W6_3;
	pin L3 = IOB_W6_2;
	pin L4 = IOB_W12_2;
	pin L5 = IOB_W12_3;
	pin L6 = VCCIO6;
	pin L7 = VCCIO6;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = VCCIO3;
	pin L15 = VCCIO3;
	pin L16 = IOB_E18_0;
	pin L17 = IOB_E18_1;
	pin L18 = IOB_E18_2;
	pin L19 = IOB_E21_2;
	pin L20 = IOB_E21_0;
	pin M1 = IOB_W3_1;
	pin M2 = GND;
	pin M3 = IOB_W6_1;
	pin M4 = IOB_W9_0;
	pin M5 = NC;
	pin M6 = VCCIO6;
	pin M7 = GND;
	pin M8 = VCCINT;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCIO3;
	pin M16 = GND;
	pin M17 = IOB_E15_1;
	pin M18 = IOB_E18_3;
	pin M19 = IOB_E21_3;
	pin M20 = IOB_E21_1;
	pin N1 = IOB_W3_3;
	pin N2 = IOB_W3_0;
	pin N3 = IOB_W6_0;
	pin N4 = IOB_W9_2;
	pin N5 = IOB_W9_1;
	pin N6 = GND;
	pin N7 = GND;
	pin N8 = VCCINT;
	pin N9 = VCCINT;
	pin N10 = VCCINT;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = IOB_E15_0;
	pin N17 = IOB_E12_0;
	pin N18 = IOB_E15_2;
	pin N19 = IOB_E9_0;
	pin N20 = IOB_E9_1;
	pin P1 = IOB_W0_0;
	pin P2 = IOB_W0_1;
	pin P3 = IOB_W0_2;
	pin P4 = IOB_W0_3;
	pin P5 = IOB_W9_3;
	pin P6 = VCCAUX;
	pin P7 = GND;
	pin P8 = GND;
	pin P9 = VCCIO8;
	pin P10 = VCCIO8;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCAUX;
	pin P16 = IOB_E12_1;
	pin P17 = IOB_E15_3;
	pin P18 = IOB_E9_3;
	pin P19 = IOB_E9_2;
	pin P20 = IOB_E6_0;
	pin R1 = IOB_S3_0;
	pin R2 = IOB_S14_0;
	pin R3 = IOB_S14_1;
	pin R4 = M2;
	pin R5 = TDI;
	pin R16 = IOB_E12_2;
	pin R17 = IOB_E12_3;
	pin R18 = IOB_E3_1;
	pin R19 = GND;
	pin R20 = IOB_E6_1;
	pin T1 = IOB_S3_1;
	pin T2 = IOB_S12_0;
	pin T3 = IOB_S17_0;
	pin T4 = M1;
	pin T5 = TCK;
	pin T6 = SERDES_S41_VCCA;
	pin T7 = SERDES_S41_CH0_VCCTX;
	pin T8 = SERDES_S41_CH0_VCCRX;
	pin T9 = SERDES_S41_CH1_VCCRX;
	pin T10 = SERDES_S41_CH1_VCCTX;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = NC;
	pin T14 = NC;
	pin T15 = NC;
	pin T16 = NC;
	pin T17 = IOB_E0_3;
	pin T18 = IOB_E3_3;
	pin T19 = IOB_E3_0;
	pin T20 = IOB_E6_2;
	pin U1 = IOB_S5_0;
	pin U2 = IOB_S12_1;
	pin U3 = CCLK;
	pin U4 = M0;
	pin U5 = TMS;
	pin U6 = SERDES_S41_VCCA;
	pin U7 = GNDA;
	pin U8 = GNDA;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = GNDA;
	pin U13 = GNDA;
	pin U14 = GNDA;
	pin U15 = NC;
	pin U16 = IOB_E0_2;
	pin U17 = IOB_E0_1;
	pin U18 = IOB_E0_0;
	pin U19 = IOB_E3_2;
	pin U20 = IOB_E6_3;
	pin V1 = IOB_S5_1;
	pin V2 = IOB_S10_0;
	pin V3 = INIT_B;
	pin V4 = TDO;
	pin V5 = GNDA;
	pin V6 = GNDA;
	pin V7 = GNDA;
	pin V8 = GNDA;
	pin V9 = GNDA;
	pin V10 = SERDES_S41_VCCAUXA;
	pin V11 = SERDES_S41_VCCAUXA;
	pin V12 = GNDA;
	pin V13 = GNDA;
	pin V14 = GNDA;
	pin V15 = GNDA;
	pin V16 = GNDA;
	pin V17 = NC;
	pin V18 = NC;
	pin V19 = GNDA;
	pin V20 = GNDA;
	pin W1 = IOB_S8_0;
	pin W2 = IOB_S10_1;
	pin W3 = PROG_B;
	pin W4 = SERDES_S41_CH0_OUT_P;
	pin W5 = SERDES_S41_CH0_OUT_N;
	pin W6 = GNDA;
	pin W7 = GNDA;
	pin W8 = SERDES_S41_CH1_OUT_P;
	pin W9 = SERDES_S41_CH1_OUT_N;
	pin W10 = SERDES_S41_AUXTSTPADOUTP;
	pin W11 = SERDES_S41_AUXTSTPADOUTN;
	pin W12 = GNDA;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = GNDA;
	pin W16 = GNDA;
	pin W17 = NC;
	pin W18 = NC;
	pin W19 = GNDA;
	pin W20 = NC;
	pin Y2 = IOB_S8_1;
	pin Y3 = DONE;
	pin Y5 = SERDES_S41_CH0_IN_P;
	pin Y6 = SERDES_S41_CH0_IN_N;
	pin Y7 = SERDES_S41_CH1_IN_P;
	pin Y8 = SERDES_S41_CH1_IN_N;
	pin Y11 = SERDES_S41_CLK_P;
	pin Y12 = SERDES_S41_CLK_N;
	pin Y14 = NC;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y19 = NC;
}

// LAE5UM-25F-CSFBGA285 LFE5UM-25F-CSFBGA285 LFE5UM5G-25F-CSFBGA285
bond BOND14 {
	kind single;
	pin A2 = IOB_E27_2;
	pin A3 = IOB_E27_0;
	pin A4 = IOB_E36_1;
	pin A6 = IOB_E36_0;
	pin A7 = IOB_E39_1;
	pin A8 = IOB_N34_1;
	pin A9 = IOB_N34_0;
	pin A10 = IOB_N26_1;
	pin A11 = IOB_N26_0;
	pin A12 = IOB_W42_0;
	pin A13 = IOB_W33_1;
	pin A15 = IOB_W33_3;
	pin A16 = IOB_W27_1;
	pin A17 = IOB_W24_0;
	pin B1 = IOB_E24_1;
	pin B2 = IOB_E27_1;
	pin B3 = GND;
	pin B4 = IOB_E33_2;
	pin B6 = IOB_E39_0;
	pin B7 = IOB_E45_1;
	pin B8 = IOB_N66_0;
	pin B9 = IOB_N32_0;
	pin B10 = IOB_N28_0;
	pin B11 = IOB_N3_0;
	pin B12 = IOB_W45_1;
	pin B13 = IOB_W33_0;
	pin B15 = IOB_W27_0;
	pin B16 = GND;
	pin B17 = IOB_W24_1;
	pin B18 = IOB_W24_2;
	pin C1 = IOB_E24_2;
	pin C2 = IOB_E30_1;
	pin C3 = IOB_E33_3;
	pin C4 = IOB_E33_1;
	pin C6 = IOB_E42_1;
	pin C7 = IOB_E45_0;
	pin C8 = IOB_N66_1;
	pin C9 = IOB_N32_1;
	pin C10 = IOB_N28_1;
	pin C11 = IOB_N3_1;
	pin C12 = IOB_W45_0;
	pin C13 = IOB_W39_1;
	pin C15 = IOB_W33_2;
	pin C16 = IOB_W27_2;
	pin C17 = IOB_W24_3;
	pin C18 = IOB_W21_1;
	pin D1 = IOB_E24_3;
	pin D2 = IOB_E24_0;
	pin D3 = IOB_E30_0;
	pin D4 = IOB_E33_0;
	pin D6 = IOB_E42_0;
	pin D7 = VCCIO1;
	pin D8 = VCCINT;
	pin D9 = VCCINT;
	pin D10 = VCCINT;
	pin D11 = VCCINT;
	pin D12 = VCCIO0;
	pin D13 = IOB_W39_0;
	pin D15 = IOB_W30_0;
	pin D16 = IOB_W30_1;
	pin D17 = IOB_W21_0;
	pin D18 = IOB_W21_2;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = GND;
	pin E8 = GND;
	pin E9 = GND;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = GND;
	pin E13 = VCCAUX;
	pin E14 = GND;
	pin F1 = IOB_E12_2;
	pin F2 = IOB_E15_0;
	pin F3 = IOB_E21_3;
	pin F4 = IOB_E21_2;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = GND;
	pin F11 = GND;
	pin F12 = GND;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = IOB_W18_2;
	pin F16 = IOB_W18_1;
	pin F17 = IOB_W18_0;
	pin F18 = IOB_W21_3;
	pin G1 = IOB_E15_1;
	pin G2 = GND;
	pin G3 = IOB_E18_1;
	pin G4 = IOB_E21_1;
	pin G5 = VCCIO2;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = VCCIO7;
	pin G15 = IOB_W12_0;
	pin G16 = IOB_W18_3;
	pin G17 = GND;
	pin G18 = IOB_W15_0;
	pin H1 = IOB_E12_3;
	pin H2 = IOB_E18_3;
	pin H3 = IOB_E18_0;
	pin H4 = IOB_E21_0;
	pin H5 = VCCIO2;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = VCCIO7;
	pin H15 = IOB_W12_1;
	pin H16 = IOB_W12_2;
	pin H17 = IOB_W15_1;
	pin H18 = IOB_W9_3;
	pin J1 = IOB_E12_1;
	pin J2 = IOB_E12_0;
	pin J3 = IOB_E18_2;
	pin J4 = VCCINT;
	pin J5 = VCCINT;
	pin J6 = GND;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = VCCINT;
	pin J16 = IOB_W12_3;
	pin J17 = IOB_W9_2;
	pin J18 = IOB_W6_0;
	pin K1 = IOB_E6_3;
	pin K2 = IOB_E3_0;
	pin K3 = IOB_E6_2;
	pin K4 = IOB_E9_0;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = IOB_W6_3;
	pin K16 = IOB_W6_2;
	pin K17 = IOB_W3_0;
	pin K18 = IOB_W6_1;
	pin L1 = IOB_E3_1;
	pin L2 = GND;
	pin L3 = IOB_E6_1;
	pin L4 = IOB_E9_1;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = GND;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = IOB_W3_2;
	pin L16 = IOB_W3_3;
	pin L17 = GND;
	pin L18 = IOB_W3_1;
	pin M1 = IOB_E0_2;
	pin M2 = IOB_E3_2;
	pin M3 = IOB_E6_0;
	pin M4 = VCCINT;
	pin M5 = VCCIO3;
	pin M6 = GND;
	pin M7 = GND;
	pin M8 = GND;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCIO6;
	pin M15 = VCCINT;
	pin M16 = IOB_W0_2;
	pin M17 = IOB_W0_3;
	pin M18 = IOB_S5_1;
	pin N1 = IOB_E0_3;
	pin N2 = IOB_E3_3;
	pin N3 = IOB_E9_3;
	pin N4 = IOB_E9_2;
	pin N5 = VCCIO3;
	pin N6 = VCCAUX;
	pin N7 = GND;
	pin N8 = GND;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = VCCIO8;
	pin N14 = VCCIO6;
	pin N15 = IOB_S3_0;
	pin N16 = IOB_S3_1;
	pin N17 = IOB_S5_0;
	pin N18 = IOB_S8_0;
	pin P5 = SERDES_S41_VCCAUXA;
	pin P6 = GNDA;
	pin P7 = VCCINT;
	pin P8 = GNDA;
	pin P9 = VCCINT;
	pin P10 = SERDES_S41_VCCA;
	pin P11 = VCCINT;
	pin P12 = GNDA;
	pin P13 = VCCAUX;
	pin P14 = VCCIO8;
	pin R1 = GNDA;
	pin R2 = GNDA;
	pin R3 = SERDES_S41_VCCAUXA;
	pin R10 = SERDES_S41_VCCA;
	pin R16 = IOB_S17_0;
	pin R17 = IOB_S12_0;
	pin R18 = IOB_S8_1;
	pin T1 = SERDES_S41_CLK_N;
	pin T2 = GNDA;
	pin T3 = GNDA;
	pin T4 = GNDA;
	pin T5 = SERDES_S41_CH1_VCCTX;
	pin T6 = GNDA;
	pin T7 = GNDA;
	pin T8 = GNDA;
	pin T9 = GNDA;
	pin T10 = GNDA;
	pin T11 = GNDA;
	pin T12 = GNDA;
	pin T13 = TDI;
	pin T14 = M1;
	pin T15 = PROG_B;
	pin T16 = GND;
	pin T17 = IOB_S12_1;
	pin T18 = IOB_S10_0;
	pin U1 = SERDES_S41_CLK_P;
	pin U2 = GNDA;
	pin U3 = GNDA;
	pin U4 = GNDA;
	pin U5 = GNDA;
	pin U6 = SERDES_S41_VCCTX_COMMON;
	pin U7 = GNDA;
	pin U8 = SERDES_S41_VCCTX_COMMON;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = SERDES_S41_CH0_VCCTX;
	pin U13 = TCK;
	pin U14 = M0;
	pin U15 = DONE;
	pin U16 = CCLK;
	pin U17 = IOB_S14_0;
	pin U18 = IOB_S10_1;
	pin V2 = SERDES_S41_CH1_OUT_N;
	pin V3 = SERDES_S41_CH1_OUT_P;
	pin V4 = GNDA;
	pin V5 = SERDES_S41_CH1_IN_N;
	pin V6 = SERDES_S41_CH1_IN_P;
	pin V7 = GNDA;
	pin V8 = SERDES_S41_CH0_IN_N;
	pin V9 = SERDES_S41_CH0_IN_P;
	pin V10 = GNDA;
	pin V11 = SERDES_S41_CH0_OUT_N;
	pin V12 = SERDES_S41_CH0_OUT_P;
	pin V13 = TMS;
	pin V14 = TDO;
	pin V15 = M2;
	pin V16 = INIT_B;
	pin V17 = IOB_S14_1;
}

// LAE5UM-45F-CABGA381 LFE5UM-45F-CABGA381 LFE5UM5G-45F-CABGA381
bond BOND15 {
	kind single;
	pin A2 = IOB_W45_0;
	pin A3 = IOB_W54_2;
	pin A4 = IOB_W57_0;
	pin A5 = IOB_W57_1;
	pin A6 = IOB_N3_0;
	pin A7 = IOB_N17_0;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N32_0;
	pin A10 = IOB_N35_0;
	pin A11 = IOB_N35_1;
	pin A12 = IOB_N48_0;
	pin A13 = IOB_N48_1;
	pin A14 = IOB_N55_0;
	pin A15 = IOB_N66_0;
	pin A16 = IOB_N73_0;
	pin A17 = IOB_N79_0;
	pin A18 = IOB_N82_0;
	pin A19 = IOB_N84_0;
	pin B1 = IOB_W45_1;
	pin B2 = IOB_W45_2;
	pin B3 = IOB_W54_3;
	pin B4 = IOB_W54_1;
	pin B5 = IOB_W57_2;
	pin B6 = IOB_N3_1;
	pin B7 = GND;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N30_0;
	pin B10 = IOB_N32_1;
	pin B11 = IOB_N37_0;
	pin B12 = IOB_N43_0;
	pin B13 = IOB_N50_0;
	pin B14 = GND;
	pin B15 = IOB_N68_0;
	pin B16 = IOB_N73_1;
	pin B17 = IOB_N77_0;
	pin B18 = IOB_N79_1;
	pin B19 = IOB_N82_1;
	pin B20 = IOB_N84_1;
	pin C1 = IOB_W42_0;
	pin C2 = IOB_W45_3;
	pin C3 = IOB_W51_2;
	pin C4 = IOB_W54_0;
	pin C5 = IOB_W57_3;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N26_0;
	pin C10 = IOB_N30_1;
	pin C11 = IOB_N37_1;
	pin C12 = IOB_N43_1;
	pin C13 = IOB_N50_1;
	pin C14 = IOB_N55_1;
	pin C15 = IOB_N68_1;
	pin C16 = IOB_N75_0;
	pin C17 = IOB_N77_1;
	pin C18 = IOB_E57_0;
	pin C19 = GND;
	pin C20 = IOB_E45_0;
	pin D1 = IOB_W42_1;
	pin D2 = IOB_W42_2;
	pin D3 = IOB_W51_3;
	pin D4 = GND;
	pin D5 = IOB_W51_1;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N19_0;
	pin D10 = IOB_N28_0;
	pin D11 = IOB_N41_0;
	pin D12 = IOB_N46_0;
	pin D13 = IOB_N52_0;
	pin D14 = IOB_N57_0;
	pin D15 = IOB_N70_0;
	pin D16 = IOB_N75_1;
	pin D17 = IOB_E57_1;
	pin D18 = IOB_E54_0;
	pin D19 = IOB_E45_1;
	pin D20 = IOB_E45_2;
	pin E1 = IOB_W42_3;
	pin E2 = IOB_W36_3;
	pin E3 = IOB_W48_1;
	pin E4 = IOB_W51_0;
	pin E5 = IOB_W48_2;
	pin E6 = IOB_N5_0;
	pin E7 = IOB_N8_0;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N19_1;
	pin E10 = IOB_N28_1;
	pin E11 = IOB_N41_1;
	pin E12 = IOB_N46_1;
	pin E13 = IOB_N52_1;
	pin E14 = IOB_N57_1;
	pin E15 = IOB_N70_1;
	pin E16 = IOB_E57_2;
	pin E17 = IOB_E54_1;
	pin E18 = IOB_E54_2;
	pin E19 = IOB_E45_3;
	pin E20 = IOB_E42_0;
	pin F1 = IOB_W33_1;
	pin F2 = IOB_W36_2;
	pin F3 = IOB_W36_1;
	pin F4 = IOB_W48_0;
	pin F5 = IOB_W48_3;
	pin F6 = VCCAUX;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCIO0;
	pin F10 = VCCIO0;
	pin F11 = VCCIO1;
	pin F12 = VCCIO1;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = VCCAUX;
	pin F16 = IOB_E57_3;
	pin F17 = IOB_E51_0;
	pin F18 = IOB_E54_3;
	pin F19 = IOB_E42_1;
	pin F20 = IOB_E42_2;
	pin G1 = IOB_W33_3;
	pin G2 = IOB_W33_0;
	pin G3 = IOB_W36_0;
	pin G4 = GND;
	pin G5 = IOB_W39_1;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = GND;
	pin G15 = GND;
	pin G16 = IOB_E51_2;
	pin G17 = GND;
	pin G18 = IOB_E51_1;
	pin G19 = IOB_E39_0;
	pin G20 = IOB_E42_3;
	pin H1 = IOB_W27_2;
	pin H2 = IOB_W33_2;
	pin H3 = IOB_W39_3;
	pin H4 = IOB_W39_0;
	pin H5 = IOB_W39_2;
	pin H6 = VCCIO7;
	pin H7 = VCCIO7;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = VCCINT;
	pin H12 = VCCINT;
	pin H13 = VCCINT;
	pin H14 = VCCIO2;
	pin H15 = VCCIO2;
	pin H16 = IOB_E51_3;
	pin H17 = IOB_E48_1;
	pin H18 = IOB_E48_0;
	pin H19 = GND;
	pin H20 = IOB_E39_1;
	pin J1 = IOB_W27_1;
	pin J2 = GND;
	pin J3 = IOB_W30_2;
	pin J4 = IOB_W30_0;
	pin J5 = IOB_W30_1;
	pin J6 = VCCIO7;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E48_3;
	pin J17 = IOB_E48_2;
	pin J18 = IOB_E39_2;
	pin J19 = IOB_E36_0;
	pin J20 = IOB_E36_2;
	pin K1 = IOB_W27_3;
	pin K2 = IOB_W27_0;
	pin K3 = IOB_W30_3;
	pin K4 = IOB_W24_0;
	pin K5 = IOB_W24_1;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = NC;
	pin K17 = NC;
	pin K18 = IOB_E39_3;
	pin K19 = IOB_E36_1;
	pin K20 = IOB_E36_3;
	pin L1 = IOB_W3_2;
	pin L2 = IOB_W6_3;
	pin L3 = IOB_W6_2;
	pin L4 = IOB_W24_2;
	pin L5 = IOB_W24_3;
	pin L6 = VCCIO6;
	pin L7 = VCCIO6;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = VCCIO3;
	pin L15 = VCCIO3;
	pin L16 = IOB_E30_0;
	pin L17 = IOB_E30_1;
	pin L18 = IOB_E30_2;
	pin L19 = IOB_E33_2;
	pin L20 = IOB_E33_0;
	pin M1 = IOB_W3_1;
	pin M2 = GND;
	pin M3 = IOB_W6_1;
	pin M4 = IOB_W9_0;
	pin M5 = IOB_W15_0;
	pin M6 = VCCIO6;
	pin M7 = GND;
	pin M8 = VCCINT;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCIO3;
	pin M16 = GND;
	pin M17 = IOB_E27_1;
	pin M18 = IOB_E30_3;
	pin M19 = IOB_E33_3;
	pin M20 = IOB_E33_1;
	pin N1 = IOB_W3_3;
	pin N2 = IOB_W3_0;
	pin N3 = IOB_W6_0;
	pin N4 = IOB_W9_2;
	pin N5 = IOB_W9_1;
	pin N6 = GND;
	pin N7 = GND;
	pin N8 = VCCINT;
	pin N9 = VCCINT;
	pin N10 = VCCINT;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = IOB_E27_0;
	pin N17 = IOB_E24_0;
	pin N18 = IOB_E27_2;
	pin N19 = IOB_E9_0;
	pin N20 = IOB_E9_1;
	pin P1 = IOB_W0_0;
	pin P2 = IOB_W0_1;
	pin P3 = IOB_W0_2;
	pin P4 = IOB_W0_3;
	pin P5 = IOB_W9_3;
	pin P6 = VCCAUX;
	pin P7 = GND;
	pin P8 = GND;
	pin P9 = VCCIO8;
	pin P10 = VCCIO8;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCAUX;
	pin P16 = IOB_E24_1;
	pin P17 = IOB_E27_3;
	pin P18 = IOB_E9_3;
	pin P19 = IOB_E9_2;
	pin P20 = IOB_E6_0;
	pin R1 = IOB_S3_0;
	pin R2 = IOB_S14_0;
	pin R3 = IOB_S14_1;
	pin R4 = M2;
	pin R5 = TDI;
	pin R16 = IOB_E24_2;
	pin R17 = IOB_E24_3;
	pin R18 = IOB_E3_1;
	pin R19 = GND;
	pin R20 = IOB_E6_1;
	pin T1 = IOB_S3_1;
	pin T2 = IOB_S12_0;
	pin T3 = IOB_S17_0;
	pin T4 = M1;
	pin T5 = TCK;
	pin T6 = SERDES_S41_VCCA;
	pin T7 = SERDES_S41_CH0_VCCTX;
	pin T8 = SERDES_S41_CH0_VCCRX;
	pin T9 = SERDES_S41_CH1_VCCRX;
	pin T10 = SERDES_S41_CH1_VCCTX;
	pin T11 = SERDES_S68_CH0_VCCTX;
	pin T12 = SERDES_S68_CH0_VCCRX;
	pin T13 = SERDES_S68_CH1_VCCRX;
	pin T14 = SERDES_S68_CH1_VCCTX;
	pin T15 = SERDES_S68_VCCA;
	pin T16 = IOB_E15_0;
	pin T17 = IOB_E0_3;
	pin T18 = IOB_E3_3;
	pin T19 = IOB_E3_0;
	pin T20 = IOB_E6_2;
	pin U1 = IOB_S5_0;
	pin U2 = IOB_S12_1;
	pin U3 = CCLK;
	pin U4 = M0;
	pin U5 = TMS;
	pin U6 = SERDES_S41_VCCA;
	pin U7 = GNDA;
	pin U8 = GNDA;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = GNDA;
	pin U13 = GNDA;
	pin U14 = GNDA;
	pin U15 = SERDES_S68_VCCA;
	pin U16 = IOB_E0_2;
	pin U17 = IOB_E0_1;
	pin U18 = IOB_E0_0;
	pin U19 = IOB_E3_2;
	pin U20 = IOB_E6_3;
	pin V1 = IOB_S5_1;
	pin V2 = IOB_S10_0;
	pin V3 = INIT_B;
	pin V4 = TDO;
	pin V5 = GNDA;
	pin V6 = GNDA;
	pin V7 = GNDA;
	pin V8 = GNDA;
	pin V9 = GNDA;
	pin V10 = SERDES_S41_VCCAUXA;
	pin V11 = SERDES_S41_VCCAUXA;
	pin V12 = GNDA;
	pin V13 = GNDA;
	pin V14 = GNDA;
	pin V15 = GNDA;
	pin V16 = GNDA;
	pin V17 = SERDES_S68_VCCAUXA;
	pin V18 = SERDES_S68_VCCAUXA;
	pin V19 = GNDA;
	pin V20 = GNDA;
	pin W1 = IOB_S8_0;
	pin W2 = IOB_S10_1;
	pin W3 = PROG_B;
	pin W4 = SERDES_S41_CH0_OUT_P;
	pin W5 = SERDES_S41_CH0_OUT_N;
	pin W6 = GNDA;
	pin W7 = GNDA;
	pin W8 = SERDES_S41_CH1_OUT_P;
	pin W9 = SERDES_S41_CH1_OUT_N;
	pin W10 = SERDES_S41_AUXTSTPADOUTP;
	pin W11 = SERDES_S41_AUXTSTPADOUTN;
	pin W12 = GNDA;
	pin W13 = SERDES_S68_CH0_OUT_P;
	pin W14 = SERDES_S68_CH0_OUT_N;
	pin W15 = GNDA;
	pin W16 = GNDA;
	pin W17 = SERDES_S68_CH1_OUT_P;
	pin W18 = SERDES_S68_CH1_OUT_N;
	pin W19 = GNDA;
	pin W20 = SERDES_S68_CLK_N;
	pin Y2 = IOB_S8_1;
	pin Y3 = DONE;
	pin Y5 = SERDES_S41_CH0_IN_P;
	pin Y6 = SERDES_S41_CH0_IN_N;
	pin Y7 = SERDES_S41_CH1_IN_P;
	pin Y8 = SERDES_S41_CH1_IN_N;
	pin Y11 = SERDES_S41_CLK_P;
	pin Y12 = SERDES_S41_CLK_N;
	pin Y14 = SERDES_S68_CH0_IN_P;
	pin Y15 = SERDES_S68_CH0_IN_N;
	pin Y16 = SERDES_S68_CH1_IN_P;
	pin Y17 = SERDES_S68_CH1_IN_N;
	pin Y19 = SERDES_S68_CLK_P;
}

// LAE5UM-45F-CABGA554 LFE5UM-45F-CABGA554 LFE5UM5G-45F-CABGA554
bond BOND16 {
	kind single;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N14_0;
	pin A6 = IOB_N14_1;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N17_1;
	pin A10 = IOB_N30_0;
	pin A11 = IOB_N30_1;
	pin A12 = IOB_N37_0;
	pin A13 = IOB_N37_1;
	pin A14 = IOB_N50_0;
	pin A15 = IOB_N50_1;
	pin A16 = IOB_N57_0;
	pin A17 = IOB_N57_1;
	pin A18 = IOB_N70_0;
	pin A19 = IOB_N70_1;
	pin A21 = IOB_N73_0;
	pin A22 = IOB_N73_1;
	pin A23 = IOB_N82_0;
	pin A24 = IOB_N84_0;
	pin A25 = IOB_N84_1;
	pin B1 = IOB_W54_2;
	pin B2 = GND;
	pin B3 = IOB_W54_3;
	pin B4 = IOB_N5_0;
	pin B5 = GND;
	pin B6 = IOB_N12_1;
	pin B8 = IOB_N19_0;
	pin B9 = GND;
	pin B10 = IOB_N28_1;
	pin B11 = IOB_N32_1;
	pin B12 = GND;
	pin B13 = IOB_N48_0;
	pin B14 = IOB_N48_1;
	pin B15 = GND;
	pin B16 = IOB_N55_0;
	pin B17 = IOB_N59_0;
	pin B18 = GND;
	pin B19 = IOB_N68_1;
	pin B21 = IOB_N75_0;
	pin B22 = GND;
	pin B23 = IOB_N82_1;
	pin B24 = IOB_E54_3;
	pin B25 = GND;
	pin B26 = IOB_E54_2;
	pin C1 = IOB_W57_1;
	pin C2 = IOB_W57_0;
	pin C3 = IOB_W57_3;
	pin C4 = IOB_W57_2;
	pin C5 = IOB_N8_1;
	pin C6 = IOB_N12_0;
	pin C8 = IOB_N19_1;
	pin C9 = IOB_N23_1;
	pin C10 = IOB_N28_0;
	pin C11 = IOB_N32_0;
	pin C12 = NC;
	pin C13 = IOB_N46_0;
	pin C14 = IOB_N46_1;
	pin C15 = NC;
	pin C16 = IOB_N55_1;
	pin C17 = IOB_N59_1;
	pin C18 = IOB_N64_0;
	pin C19 = IOB_N68_0;
	pin C21 = IOB_N75_1;
	pin C22 = IOB_N79_0;
	pin C23 = IOB_E57_2;
	pin C24 = IOB_E57_3;
	pin C25 = IOB_E57_0;
	pin C26 = IOB_E57_1;
	pin D1 = IOB_W51_3;
	pin D2 = IOB_W51_0;
	pin D3 = IOB_W54_1;
	pin D4 = IOB_W54_0;
	pin D5 = IOB_N8_0;
	pin D6 = IOB_N10_1;
	pin D8 = IOB_N21_1;
	pin D9 = IOB_N23_0;
	pin D10 = IOB_N26_1;
	pin D11 = IOB_N35_1;
	pin D12 = NC;
	pin D13 = IOB_N43_0;
	pin D14 = IOB_N43_1;
	pin D15 = NC;
	pin D16 = IOB_N52_0;
	pin D17 = IOB_N61_0;
	pin D18 = IOB_N64_1;
	pin D19 = IOB_N66_1;
	pin D21 = IOB_N77_0;
	pin D22 = IOB_N79_1;
	pin D23 = IOB_E54_0;
	pin D24 = IOB_E54_1;
	pin D25 = IOB_E51_0;
	pin D26 = IOB_E51_3;
	pin E1 = IOB_W51_1;
	pin E2 = GND;
	pin E3 = IOB_W51_2;
	pin E4 = IOB_W48_2;
	pin E5 = GND;
	pin E6 = IOB_N10_0;
	pin E8 = IOB_N21_0;
	pin E9 = GND;
	pin E10 = IOB_N26_0;
	pin E11 = IOB_N35_0;
	pin E12 = GND;
	pin E13 = IOB_N41_0;
	pin E14 = IOB_N41_1;
	pin E15 = GND;
	pin E16 = IOB_N52_1;
	pin E17 = IOB_N61_1;
	pin E18 = GND;
	pin E19 = IOB_N66_0;
	pin E21 = IOB_N77_1;
	pin E22 = GND;
	pin E23 = IOB_E48_2;
	pin E24 = IOB_E51_2;
	pin E25 = GND;
	pin E26 = IOB_E51_1;
	pin F1 = IOB_W48_1;
	pin F2 = IOB_W48_0;
	pin F3 = IOB_W48_3;
	pin F4 = IOB_W45_1;
	pin F5 = IOB_W45_0;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F17 = NC;
	pin F18 = NC;
	pin F19 = NC;
	pin F22 = IOB_E45_0;
	pin F23 = IOB_E45_1;
	pin F24 = IOB_E48_3;
	pin F25 = IOB_E48_0;
	pin F26 = IOB_E48_1;
	pin H1 = IOB_W33_3;
	pin H2 = IOB_W33_2;
	pin H3 = IOB_W33_0;
	pin H4 = IOB_W42_2;
	pin H5 = IOB_W45_2;
	pin H6 = IOB_W45_3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO0;
	pin H11 = VCCAUX;
	pin H12 = VCCIO0;
	pin H13 = VCCIO0;
	pin H14 = VCCAUX;
	pin H15 = VCCIO1;
	pin H16 = VCCIO1;
	pin H17 = VCCAUX;
	pin H18 = VCCIO1;
	pin H19 = GND;
	pin H21 = IOB_E45_3;
	pin H22 = IOB_E45_2;
	pin H23 = IOB_E42_2;
	pin H24 = IOB_E33_0;
	pin H25 = IOB_E33_2;
	pin H26 = IOB_E33_3;
	pin J1 = IOB_W30_1;
	pin J2 = GND;
	pin J3 = IOB_W33_1;
	pin J4 = IOB_W39_1;
	pin J5 = GND;
	pin J6 = IOB_W42_0;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = GND;
	pin J16 = GND;
	pin J17 = GND;
	pin J18 = GND;
	pin J19 = VCCIO2;
	pin J21 = IOB_E42_0;
	pin J22 = GND;
	pin J23 = IOB_E39_1;
	pin J24 = IOB_E33_1;
	pin J25 = GND;
	pin J26 = IOB_E30_1;
	pin K1 = IOB_W27_2;
	pin K2 = IOB_W30_0;
	pin K3 = IOB_W30_2;
	pin K4 = IOB_W36_0;
	pin K5 = IOB_W39_0;
	pin K6 = IOB_W42_1;
	pin K8 = VCCIO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = GND;
	pin K19 = VCCAUX;
	pin K21 = IOB_E42_1;
	pin K22 = IOB_E39_0;
	pin K23 = IOB_E36_0;
	pin K24 = IOB_E30_2;
	pin K25 = IOB_E30_0;
	pin K26 = IOB_E27_2;
	pin L1 = IOB_W27_3;
	pin L2 = IOB_W27_0;
	pin L3 = IOB_W30_3;
	pin L4 = IOB_W36_1;
	pin L5 = IOB_W42_3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = GND;
	pin L19 = VCCIO2;
	pin L22 = IOB_E42_3;
	pin L23 = IOB_E36_1;
	pin L24 = IOB_E30_3;
	pin L25 = IOB_E27_0;
	pin L26 = IOB_E27_3;
	pin M1 = IOB_W27_1;
	pin M2 = GND;
	pin M3 = IOB_W24_3;
	pin M4 = IOB_W39_3;
	pin M5 = GND;
	pin M6 = IOB_W39_2;
	pin M8 = VCCIO7;
	pin M9 = GND;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCIO2;
	pin M21 = IOB_E39_2;
	pin M22 = GND;
	pin M23 = IOB_E39_3;
	pin M24 = IOB_E24_3;
	pin M25 = GND;
	pin M26 = IOB_E27_1;
	pin N1 = IOB_W24_0;
	pin N2 = IOB_W24_1;
	pin N3 = IOB_W24_2;
	pin N4 = IOB_W21_3;
	pin N5 = IOB_W36_3;
	pin N6 = IOB_W36_2;
	pin N8 = VCCIO7;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = GND;
	pin N19 = VCCIO2;
	pin N21 = IOB_E36_2;
	pin N22 = IOB_E36_3;
	pin N23 = IOB_E21_3;
	pin N24 = IOB_E24_2;
	pin N25 = IOB_E24_1;
	pin N26 = IOB_E24_0;
	pin P1 = IOB_W6_1;
	pin P2 = IOB_W6_0;
	pin P3 = IOB_W9_3;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W21_2;
	pin P8 = VCCIO6;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCIO3;
	pin P21 = IOB_E21_2;
	pin P22 = IOB_E21_1;
	pin P23 = IOB_E21_0;
	pin P24 = IOB_E9_3;
	pin P25 = IOB_E6_0;
	pin P26 = IOB_E6_1;
	pin R1 = IOB_W6_3;
	pin R2 = GND;
	pin R3 = IOB_W9_2;
	pin R4 = IOB_W18_0;
	pin R5 = GND;
	pin R6 = IOB_W18_2;
	pin R8 = VCCIO6;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = GND;
	pin R19 = VCCIO3;
	pin R21 = IOB_E18_2;
	pin R22 = GND;
	pin R23 = IOB_E18_0;
	pin R24 = IOB_E9_2;
	pin R25 = GND;
	pin R26 = IOB_E6_3;
	pin T1 = IOB_W3_3;
	pin T2 = IOB_W6_2;
	pin T3 = IOB_W9_0;
	pin T4 = IOB_W18_3;
	pin T5 = IOB_W18_1;
	pin T8 = VCCAUX;
	pin T9 = GND;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = VCCAUX;
	pin T22 = IOB_E18_1;
	pin T23 = IOB_E18_3;
	pin T24 = IOB_E9_0;
	pin T25 = IOB_E6_2;
	pin T26 = IOB_E3_3;
	pin U1 = IOB_W3_2;
	pin U2 = IOB_W3_1;
	pin U3 = IOB_W9_1;
	pin U4 = IOB_W15_3;
	pin U5 = IOB_W15_1;
	pin U6 = IOB_W15_2;
	pin U8 = VCCIO6;
	pin U9 = GND;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCIO3;
	pin U21 = IOB_E15_2;
	pin U22 = IOB_E15_1;
	pin U23 = IOB_E15_3;
	pin U24 = IOB_E9_1;
	pin U25 = IOB_E3_1;
	pin U26 = IOB_E3_2;
	pin V1 = IOB_W3_0;
	pin V2 = GND;
	pin V3 = IOB_W0_0;
	pin V4 = IOB_W15_0;
	pin V5 = GND;
	pin V6 = IOB_W12_1;
	pin V8 = VCCIO6;
	pin V9 = GND;
	pin V10 = VCCIO8;
	pin V11 = VCCIO8;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = NC;
	pin V19 = NC;
	pin V21 = IOB_E12_1;
	pin V22 = GND;
	pin V23 = IOB_E15_0;
	pin V24 = IOB_E0_0;
	pin V25 = GND;
	pin V26 = IOB_E3_0;
	pin W1 = IOB_W0_1;
	pin W2 = IOB_W0_2;
	pin W3 = IOB_W0_3;
	pin W4 = IOB_W12_0;
	pin W5 = IOB_W12_2;
	pin W6 = IOB_W12_3;
	pin W8 = VCCAUX;
	pin W9 = GND;
	pin W10 = SERDES_S41_CH0_VCCTX;
	pin W11 = SERDES_S41_CH0_VCCRX;
	pin W12 = SERDES_S41_CH1_VCCRX;
	pin W13 = SERDES_S41_CH1_VCCTX;
	pin W14 = SERDES_S68_CH0_VCCTX;
	pin W15 = SERDES_S68_CH0_VCCRX;
	pin W16 = SERDES_S68_CH1_VCCRX;
	pin W17 = SERDES_S68_CH1_VCCTX;
	pin W18 = GND;
	pin W19 = VCCAUX;
	pin W21 = IOB_E12_3;
	pin W22 = IOB_E12_2;
	pin W23 = IOB_E12_0;
	pin W24 = IOB_E0_3;
	pin W25 = IOB_E0_2;
	pin W26 = IOB_E0_1;
	pin AA1 = IOB_S3_0;
	pin AA2 = IOB_S14_0;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA7 = GNDA;
	pin AA9 = GNDA;
	pin AA10 = GNDA;
	pin AA12 = GNDA;
	pin AA13 = GNDA;
	pin AA14 = GNDA;
	pin AA15 = GNDA;
	pin AA17 = GNDA;
	pin AA18 = GNDA;
	pin AA20 = GNDA;
	pin AA22 = NC;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AB1 = IOB_S3_1;
	pin AB2 = IOB_S12_0;
	pin AB3 = IOB_S14_1;
	pin AB4 = PROG_B;
	pin AB5 = TDO;
	pin AB6 = GNDA;
	pin AB7 = SERDES_S41_VCCA;
	pin AB9 = GNDA;
	pin AB10 = SERDES_S41_VCCA;
	pin AB12 = GNDA;
	pin AB13 = GNDA;
	pin AB14 = GNDA;
	pin AB15 = GNDA;
	pin AB17 = SERDES_S68_VCCA;
	pin AB18 = GNDA;
	pin AB20 = SERDES_S68_VCCA;
	pin AB21 = GNDA;
	pin AB22 = GNDA;
	pin AB23 = GNDA;
	pin AB24 = NC;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_S5_0;
	pin AC2 = IOB_S12_1;
	pin AC3 = GND;
	pin AC4 = DONE;
	pin AC5 = TDI;
	pin AC6 = GNDA;
	pin AC7 = SERDES_S41_VCCA;
	pin AC8 = SERDES_S41_VCCA;
	pin AC9 = GNDA;
	pin AC10 = SERDES_S41_VCCA;
	pin AC11 = SERDES_S41_VCCA;
	pin AC12 = GNDA;
	pin AC13 = SERDES_S41_VCCAUXA;
	pin AC14 = SERDES_S41_VCCAUXA;
	pin AC15 = GNDA;
	pin AC16 = SERDES_S68_VCCA;
	pin AC17 = SERDES_S68_VCCA;
	pin AC18 = GNDA;
	pin AC19 = SERDES_S68_VCCA;
	pin AC20 = SERDES_S68_VCCA;
	pin AC21 = GNDA;
	pin AC22 = SERDES_S68_VCCAUXA;
	pin AC23 = SERDES_S68_VCCAUXA;
	pin AC24 = GNDA;
	pin AC25 = GND;
	pin AC26 = NC;
	pin AD1 = IOB_S5_1;
	pin AD2 = IOB_S10_0;
	pin AD3 = IOB_S17_0;
	pin AD4 = M2;
	pin AD5 = TCK;
	pin AD6 = GNDA;
	pin AD7 = SERDES_S41_CH0_OUT_P;
	pin AD8 = SERDES_S41_CH0_OUT_N;
	pin AD9 = GNDA;
	pin AD10 = SERDES_S41_CH1_OUT_P;
	pin AD11 = SERDES_S41_CH1_OUT_N;
	pin AD12 = GNDA;
	pin AD13 = SERDES_S41_AUXTSTPADOUTP;
	pin AD14 = SERDES_S41_AUXTSTPADOUTN;
	pin AD15 = GNDA;
	pin AD16 = SERDES_S68_CH0_OUT_P;
	pin AD17 = SERDES_S68_CH0_OUT_N;
	pin AD18 = GNDA;
	pin AD19 = SERDES_S68_CH1_OUT_P;
	pin AD20 = SERDES_S68_CH1_OUT_N;
	pin AD21 = GNDA;
	pin AD22 = SERDES_S68_AUXTSTPADOUTP;
	pin AD23 = SERDES_S68_AUXTSTPADOUTN;
	pin AD24 = GNDA;
	pin AD25 = NC;
	pin AD26 = NC;
	pin AE1 = IOB_S8_0;
	pin AE2 = IOB_S10_1;
	pin AE3 = CCLK;
	pin AE4 = M1;
	pin AE5 = TMS;
	pin AE6 = GNDA;
	pin AE7 = GNDA;
	pin AE9 = GNDA;
	pin AE10 = GNDA;
	pin AE12 = GNDA;
	pin AE13 = GNDA;
	pin AE15 = GNDA;
	pin AE16 = GNDA;
	pin AE18 = GNDA;
	pin AE19 = GNDA;
	pin AE21 = GNDA;
	pin AE22 = GNDA;
	pin AE24 = GNDA;
	pin AE25 = NC;
	pin AE26 = NC;
	pin AF2 = IOB_S8_1;
	pin AF3 = INIT_B;
	pin AF4 = M0;
	pin AF5 = GNDA;
	pin AF6 = SERDES_S41_CH0_IN_P;
	pin AF7 = SERDES_S41_CH0_IN_N;
	pin AF9 = SERDES_S41_CH1_IN_P;
	pin AF10 = SERDES_S41_CH1_IN_N;
	pin AF12 = SERDES_S41_CLK_P;
	pin AF13 = SERDES_S41_CLK_N;
	pin AF15 = SERDES_S68_CH0_IN_P;
	pin AF16 = SERDES_S68_CH0_IN_N;
	pin AF18 = SERDES_S68_CH1_IN_P;
	pin AF19 = SERDES_S68_CH1_IN_N;
	pin AF21 = SERDES_S68_CLK_P;
	pin AF22 = SERDES_S68_CLK_N;
	pin AF24 = GNDA;
	pin AF25 = NC;
}

// LAE5UM-45F-CSFBGA285 LFE5UM-45F-CSFBGA285 LFE5UM5G-45F-CSFBGA285
bond BOND17 {
	kind single;
	pin A2 = IOB_E39_2;
	pin A3 = IOB_E39_0;
	pin A4 = IOB_E48_1;
	pin A6 = IOB_E48_0;
	pin A7 = IOB_E51_1;
	pin A8 = IOB_N43_1;
	pin A9 = IOB_N43_0;
	pin A10 = IOB_N35_1;
	pin A11 = IOB_N35_0;
	pin A12 = IOB_W54_0;
	pin A13 = IOB_W45_1;
	pin A15 = IOB_W45_3;
	pin A16 = IOB_W39_1;
	pin A17 = IOB_W36_0;
	pin B1 = IOB_E36_1;
	pin B2 = IOB_E39_1;
	pin B3 = GND;
	pin B4 = IOB_E45_2;
	pin B6 = IOB_E51_0;
	pin B7 = IOB_E57_1;
	pin B8 = IOB_N84_0;
	pin B9 = IOB_N41_0;
	pin B10 = IOB_N37_0;
	pin B11 = IOB_N3_0;
	pin B12 = IOB_W57_1;
	pin B13 = IOB_W45_0;
	pin B15 = IOB_W39_0;
	pin B16 = GND;
	pin B17 = IOB_W36_1;
	pin B18 = IOB_W36_2;
	pin C1 = IOB_E36_2;
	pin C2 = IOB_E42_1;
	pin C3 = IOB_E45_3;
	pin C4 = IOB_E45_1;
	pin C6 = IOB_E54_1;
	pin C7 = IOB_E57_0;
	pin C8 = IOB_N84_1;
	pin C9 = IOB_N41_1;
	pin C10 = IOB_N37_1;
	pin C11 = IOB_N3_1;
	pin C12 = IOB_W57_0;
	pin C13 = IOB_W51_1;
	pin C15 = IOB_W45_2;
	pin C16 = IOB_W39_2;
	pin C17 = IOB_W36_3;
	pin C18 = IOB_W33_1;
	pin D1 = IOB_E36_3;
	pin D2 = IOB_E36_0;
	pin D3 = IOB_E42_0;
	pin D4 = IOB_E45_0;
	pin D6 = IOB_E54_0;
	pin D7 = VCCIO1;
	pin D8 = VCCINT;
	pin D9 = VCCINT;
	pin D10 = VCCINT;
	pin D11 = VCCINT;
	pin D12 = VCCIO0;
	pin D13 = IOB_W51_0;
	pin D15 = IOB_W42_0;
	pin D16 = IOB_W42_1;
	pin D17 = IOB_W33_0;
	pin D18 = IOB_W33_2;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = GND;
	pin E8 = GND;
	pin E9 = GND;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = GND;
	pin E13 = VCCAUX;
	pin E14 = GND;
	pin F1 = IOB_E24_2;
	pin F2 = IOB_E27_0;
	pin F3 = IOB_E33_3;
	pin F4 = IOB_E33_2;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = GND;
	pin F11 = GND;
	pin F12 = GND;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = IOB_W30_2;
	pin F16 = IOB_W30_1;
	pin F17 = IOB_W30_0;
	pin F18 = IOB_W33_3;
	pin G1 = IOB_E27_1;
	pin G2 = GND;
	pin G3 = IOB_E30_1;
	pin G4 = IOB_E33_1;
	pin G5 = VCCIO2;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = VCCIO7;
	pin G15 = IOB_W24_0;
	pin G16 = IOB_W30_3;
	pin G17 = GND;
	pin G18 = IOB_W27_0;
	pin H1 = IOB_E24_3;
	pin H2 = IOB_E30_3;
	pin H3 = IOB_E30_0;
	pin H4 = IOB_E33_0;
	pin H5 = VCCIO2;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = VCCIO7;
	pin H15 = IOB_W24_1;
	pin H16 = IOB_W24_2;
	pin H17 = IOB_W27_1;
	pin H18 = IOB_W9_3;
	pin J1 = IOB_E24_1;
	pin J2 = IOB_E24_0;
	pin J3 = IOB_E30_2;
	pin J4 = VCCINT;
	pin J5 = VCCINT;
	pin J6 = GND;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = VCCINT;
	pin J16 = IOB_W24_3;
	pin J17 = IOB_W9_2;
	pin J18 = IOB_W6_0;
	pin K1 = IOB_E6_3;
	pin K2 = IOB_E3_0;
	pin K3 = IOB_E6_2;
	pin K4 = IOB_E9_0;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = IOB_W6_3;
	pin K16 = IOB_W6_2;
	pin K17 = IOB_W3_0;
	pin K18 = IOB_W6_1;
	pin L1 = IOB_E3_1;
	pin L2 = GND;
	pin L3 = IOB_E6_1;
	pin L4 = IOB_E9_1;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = GND;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = IOB_W3_2;
	pin L16 = IOB_W3_3;
	pin L17 = GND;
	pin L18 = IOB_W3_1;
	pin M1 = IOB_E0_2;
	pin M2 = IOB_E3_2;
	pin M3 = IOB_E6_0;
	pin M4 = VCCINT;
	pin M5 = VCCIO3;
	pin M6 = GND;
	pin M7 = GND;
	pin M8 = GND;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCIO6;
	pin M15 = VCCINT;
	pin M16 = IOB_W0_2;
	pin M17 = IOB_W0_3;
	pin M18 = IOB_S5_1;
	pin N1 = IOB_E0_3;
	pin N2 = IOB_E3_3;
	pin N3 = IOB_E9_3;
	pin N4 = IOB_E9_2;
	pin N5 = VCCIO3;
	pin N6 = VCCAUX;
	pin N7 = GND;
	pin N8 = GND;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = VCCIO8;
	pin N14 = VCCIO6;
	pin N15 = IOB_S3_0;
	pin N16 = IOB_S3_1;
	pin N17 = IOB_S5_0;
	pin N18 = IOB_S8_0;
	pin P5 = SERDES_S41_VCCAUXA;
	pin P6 = GNDA;
	pin P7 = VCCINT;
	pin P8 = GNDA;
	pin P9 = VCCINT;
	pin P10 = SERDES_S41_VCCA;
	pin P11 = VCCINT;
	pin P12 = GNDA;
	pin P13 = VCCAUX;
	pin P14 = VCCIO8;
	pin R1 = GNDA;
	pin R2 = GNDA;
	pin R3 = SERDES_S41_VCCAUXA;
	pin R10 = SERDES_S41_VCCA;
	pin R16 = IOB_S17_0;
	pin R17 = IOB_S12_0;
	pin R18 = IOB_S8_1;
	pin T1 = SERDES_S41_CLK_N;
	pin T2 = GNDA;
	pin T3 = GNDA;
	pin T4 = GNDA;
	pin T5 = SERDES_S41_CH1_VCCTX;
	pin T6 = GNDA;
	pin T7 = GNDA;
	pin T8 = GNDA;
	pin T9 = GNDA;
	pin T10 = GNDA;
	pin T11 = GNDA;
	pin T12 = GNDA;
	pin T13 = TDI;
	pin T14 = M1;
	pin T15 = PROG_B;
	pin T16 = GND;
	pin T17 = IOB_S12_1;
	pin T18 = IOB_S10_0;
	pin U1 = SERDES_S41_CLK_P;
	pin U2 = GNDA;
	pin U3 = GNDA;
	pin U4 = GNDA;
	pin U5 = GNDA;
	pin U6 = SERDES_S41_CH1_VCCRX;
	pin U7 = GNDA;
	pin U8 = SERDES_S41_CH0_VCCRX;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = SERDES_S41_CH0_VCCTX;
	pin U13 = TCK;
	pin U14 = M0;
	pin U15 = DONE;
	pin U16 = CCLK;
	pin U17 = IOB_S14_0;
	pin U18 = IOB_S10_1;
	pin V2 = SERDES_S41_CH1_OUT_N;
	pin V3 = SERDES_S41_CH1_OUT_P;
	pin V4 = GNDA;
	pin V5 = SERDES_S41_CH1_IN_N;
	pin V6 = SERDES_S41_CH1_IN_P;
	pin V7 = GNDA;
	pin V8 = SERDES_S41_CH0_IN_N;
	pin V9 = SERDES_S41_CH0_IN_P;
	pin V10 = GNDA;
	pin V11 = SERDES_S41_CH0_OUT_N;
	pin V12 = SERDES_S41_CH0_OUT_P;
	pin V13 = TMS;
	pin V14 = TDO;
	pin V15 = M2;
	pin V16 = INIT_B;
	pin V17 = IOB_S14_1;
}

// LAE5UM-85F-CABGA381 LFE5UM-85F-CABGA381 LFE5UM5G-85F-CABGA381
bond BOND18 {
	kind single;
	pin A2 = IOB_W57_0;
	pin A3 = IOB_W78_2;
	pin A4 = IOB_W81_0;
	pin A5 = IOB_W81_1;
	pin A6 = IOB_N3_0;
	pin A7 = IOB_N17_0;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N59_0;
	pin A10 = IOB_N62_0;
	pin A11 = IOB_N62_1;
	pin A12 = IOB_N75_0;
	pin A13 = IOB_N75_1;
	pin A14 = IOB_N82_0;
	pin A15 = IOB_N102_0;
	pin A16 = IOB_N109_0;
	pin A17 = IOB_N115_0;
	pin A18 = IOB_N118_0;
	pin A19 = IOB_N120_0;
	pin B1 = IOB_W57_1;
	pin B2 = IOB_W57_2;
	pin B3 = IOB_W78_3;
	pin B4 = IOB_W78_1;
	pin B5 = IOB_W81_2;
	pin B6 = IOB_N3_1;
	pin B7 = GND;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N57_0;
	pin B10 = IOB_N59_1;
	pin B11 = IOB_N64_0;
	pin B12 = IOB_N70_0;
	pin B13 = IOB_N77_0;
	pin B14 = GND;
	pin B15 = IOB_N104_0;
	pin B16 = IOB_N109_1;
	pin B17 = IOB_N113_0;
	pin B18 = IOB_N115_1;
	pin B19 = IOB_N118_1;
	pin B20 = IOB_N120_1;
	pin C1 = IOB_W54_0;
	pin C2 = IOB_W57_3;
	pin C3 = IOB_W75_2;
	pin C4 = IOB_W78_0;
	pin C5 = IOB_W81_3;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N53_0;
	pin C10 = IOB_N57_1;
	pin C11 = IOB_N64_1;
	pin C12 = IOB_N70_1;
	pin C13 = IOB_N77_1;
	pin C14 = IOB_N82_1;
	pin C15 = IOB_N104_1;
	pin C16 = IOB_N111_0;
	pin C17 = IOB_N113_1;
	pin C18 = IOB_E81_0;
	pin C19 = GND;
	pin C20 = IOB_E57_0;
	pin D1 = IOB_W54_1;
	pin D2 = IOB_W54_2;
	pin D3 = IOB_W75_3;
	pin D4 = GND;
	pin D5 = IOB_W75_1;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N19_0;
	pin D10 = IOB_N55_0;
	pin D11 = IOB_N68_0;
	pin D12 = IOB_N73_0;
	pin D13 = IOB_N79_0;
	pin D14 = IOB_N84_0;
	pin D15 = IOB_N106_0;
	pin D16 = IOB_N111_1;
	pin D17 = IOB_E81_1;
	pin D18 = IOB_E78_0;
	pin D19 = IOB_E57_1;
	pin D20 = IOB_E57_2;
	pin E1 = IOB_W54_3;
	pin E2 = IOB_W48_3;
	pin E3 = IOB_W72_1;
	pin E4 = IOB_W75_0;
	pin E5 = IOB_W72_2;
	pin E6 = IOB_N5_0;
	pin E7 = IOB_N8_0;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N19_1;
	pin E10 = IOB_N55_1;
	pin E11 = IOB_N68_1;
	pin E12 = IOB_N73_1;
	pin E13 = IOB_N79_1;
	pin E14 = IOB_N84_1;
	pin E15 = IOB_N106_1;
	pin E16 = IOB_E81_2;
	pin E17 = IOB_E78_1;
	pin E18 = IOB_E78_2;
	pin E19 = IOB_E57_3;
	pin E20 = IOB_E54_0;
	pin F1 = IOB_W45_1;
	pin F2 = IOB_W48_2;
	pin F3 = IOB_W48_1;
	pin F4 = IOB_W72_0;
	pin F5 = IOB_W72_3;
	pin F6 = VCCAUX;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCIO0;
	pin F10 = VCCIO0;
	pin F11 = VCCIO1;
	pin F12 = VCCIO1;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = VCCAUX;
	pin F16 = IOB_E81_3;
	pin F17 = IOB_E75_0;
	pin F18 = IOB_E78_3;
	pin F19 = IOB_E54_1;
	pin F20 = IOB_E54_2;
	pin G1 = IOB_W45_3;
	pin G2 = IOB_W45_0;
	pin G3 = IOB_W48_0;
	pin G4 = GND;
	pin G5 = IOB_W51_1;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = GND;
	pin G15 = GND;
	pin G16 = IOB_E75_2;
	pin G17 = GND;
	pin G18 = IOB_E75_1;
	pin G19 = IOB_E51_0;
	pin G20 = IOB_E54_3;
	pin H1 = IOB_W39_2;
	pin H2 = IOB_W45_2;
	pin H3 = IOB_W51_3;
	pin H4 = IOB_W51_0;
	pin H5 = IOB_W51_2;
	pin H6 = VCCIO7;
	pin H7 = VCCIO7;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = VCCINT;
	pin H12 = VCCINT;
	pin H13 = VCCINT;
	pin H14 = VCCIO2;
	pin H15 = VCCIO2;
	pin H16 = IOB_E75_3;
	pin H17 = IOB_E72_1;
	pin H18 = IOB_E72_0;
	pin H19 = GND;
	pin H20 = IOB_E51_1;
	pin J1 = IOB_W39_1;
	pin J2 = GND;
	pin J3 = IOB_W42_2;
	pin J4 = IOB_W42_0;
	pin J5 = IOB_W42_1;
	pin J6 = VCCIO7;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E72_3;
	pin J17 = IOB_E72_2;
	pin J18 = IOB_E51_2;
	pin J19 = IOB_E48_0;
	pin J20 = IOB_E48_2;
	pin K1 = IOB_W39_3;
	pin K2 = IOB_W39_0;
	pin K3 = IOB_W42_3;
	pin K4 = IOB_W36_0;
	pin K5 = IOB_W36_1;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = IOB_E63_0;
	pin K17 = IOB_E63_1;
	pin K18 = IOB_E51_3;
	pin K19 = IOB_E48_1;
	pin K20 = IOB_E48_3;
	pin L1 = IOB_W3_2;
	pin L2 = IOB_W6_3;
	pin L3 = IOB_W6_2;
	pin L4 = IOB_W36_2;
	pin L5 = IOB_W36_3;
	pin L6 = VCCIO6;
	pin L7 = VCCIO6;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = VCCIO3;
	pin L15 = VCCIO3;
	pin L16 = IOB_E42_0;
	pin L17 = IOB_E42_1;
	pin L18 = IOB_E42_2;
	pin L19 = IOB_E45_2;
	pin L20 = IOB_E45_0;
	pin M1 = IOB_W3_1;
	pin M2 = GND;
	pin M3 = IOB_W6_1;
	pin M4 = IOB_W9_0;
	pin M5 = IOB_W15_0;
	pin M6 = VCCIO6;
	pin M7 = GND;
	pin M8 = VCCINT;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCIO3;
	pin M16 = GND;
	pin M17 = IOB_E39_1;
	pin M18 = IOB_E42_3;
	pin M19 = IOB_E45_3;
	pin M20 = IOB_E45_1;
	pin N1 = IOB_W3_3;
	pin N2 = IOB_W3_0;
	pin N3 = IOB_W6_0;
	pin N4 = IOB_W9_2;
	pin N5 = IOB_W9_1;
	pin N6 = GND;
	pin N7 = GND;
	pin N8 = VCCINT;
	pin N9 = VCCINT;
	pin N10 = VCCINT;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = IOB_E39_0;
	pin N17 = IOB_E36_0;
	pin N18 = IOB_E39_2;
	pin N19 = IOB_E9_0;
	pin N20 = IOB_E9_1;
	pin P1 = IOB_W0_0;
	pin P2 = IOB_W0_1;
	pin P3 = IOB_W0_2;
	pin P4 = IOB_W0_3;
	pin P5 = IOB_W9_3;
	pin P6 = VCCAUX;
	pin P7 = GND;
	pin P8 = GND;
	pin P9 = VCCIO8;
	pin P10 = VCCIO8;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCAUX;
	pin P16 = IOB_E36_1;
	pin P17 = IOB_E39_3;
	pin P18 = IOB_E9_3;
	pin P19 = IOB_E9_2;
	pin P20 = IOB_E6_0;
	pin R1 = IOB_S3_0;
	pin R2 = IOB_S14_0;
	pin R3 = IOB_S14_1;
	pin R4 = M2;
	pin R5 = TDI;
	pin R16 = IOB_E36_2;
	pin R17 = IOB_E36_3;
	pin R18 = IOB_E3_1;
	pin R19 = GND;
	pin R20 = IOB_E6_1;
	pin T1 = IOB_S3_1;
	pin T2 = IOB_S12_0;
	pin T3 = IOB_S17_0;
	pin T4 = M1;
	pin T5 = TCK;
	pin T6 = SERDES_S45_VCCA;
	pin T7 = SERDES_S45_CH0_VCCTX;
	pin T8 = SERDES_S45_CH0_VCCRX;
	pin T9 = SERDES_S45_CH1_VCCRX;
	pin T10 = SERDES_S45_CH1_VCCTX;
	pin T11 = SERDES_S70_CH0_VCCTX;
	pin T12 = SERDES_S70_CH0_VCCRX;
	pin T13 = SERDES_S70_CH1_VCCRX;
	pin T14 = SERDES_S70_CH1_VCCTX;
	pin T15 = SERDES_S70_VCCA;
	pin T16 = IOB_E15_0;
	pin T17 = IOB_E0_3;
	pin T18 = IOB_E3_3;
	pin T19 = IOB_E3_0;
	pin T20 = IOB_E6_2;
	pin U1 = IOB_S5_0;
	pin U2 = IOB_S12_1;
	pin U3 = CCLK;
	pin U4 = M0;
	pin U5 = TMS;
	pin U6 = SERDES_S45_VCCA;
	pin U7 = GNDA;
	pin U8 = GNDA;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = GNDA;
	pin U13 = GNDA;
	pin U14 = GNDA;
	pin U15 = SERDES_S70_VCCA;
	pin U16 = IOB_E0_2;
	pin U17 = IOB_E0_1;
	pin U18 = IOB_E0_0;
	pin U19 = IOB_E3_2;
	pin U20 = IOB_E6_3;
	pin V1 = IOB_S5_1;
	pin V2 = IOB_S10_0;
	pin V3 = INIT_B;
	pin V4 = TDO;
	pin V5 = GNDA;
	pin V6 = GNDA;
	pin V7 = GNDA;
	pin V8 = GNDA;
	pin V9 = GNDA;
	pin V10 = SERDES_S45_VCCAUXA;
	pin V11 = SERDES_S45_VCCAUXA;
	pin V12 = GNDA;
	pin V13 = GNDA;
	pin V14 = GNDA;
	pin V15 = GNDA;
	pin V16 = GNDA;
	pin V17 = SERDES_S70_VCCAUXA;
	pin V18 = SERDES_S70_VCCAUXA;
	pin V19 = GNDA;
	pin V20 = GNDA;
	pin W1 = IOB_S8_0;
	pin W2 = IOB_S10_1;
	pin W3 = PROG_B;
	pin W4 = SERDES_S45_CH0_OUT_P;
	pin W5 = SERDES_S45_CH0_OUT_N;
	pin W6 = GNDA;
	pin W7 = GNDA;
	pin W8 = SERDES_S45_CH1_OUT_P;
	pin W9 = SERDES_S45_CH1_OUT_N;
	pin W10 = SERDES_S45_AUXTSTPADOUTP;
	pin W11 = SERDES_S45_AUXTSTPADOUTN;
	pin W12 = GNDA;
	pin W13 = SERDES_S70_CH0_OUT_P;
	pin W14 = SERDES_S70_CH0_OUT_N;
	pin W15 = GNDA;
	pin W16 = GNDA;
	pin W17 = SERDES_S70_CH1_OUT_P;
	pin W18 = SERDES_S70_CH1_OUT_N;
	pin W19 = GNDA;
	pin W20 = SERDES_S70_CLK_N;
	pin Y2 = IOB_S8_1;
	pin Y3 = DONE;
	pin Y5 = SERDES_S45_CH0_IN_P;
	pin Y6 = SERDES_S45_CH0_IN_N;
	pin Y7 = SERDES_S45_CH1_IN_P;
	pin Y8 = SERDES_S45_CH1_IN_N;
	pin Y11 = SERDES_S45_CLK_P;
	pin Y12 = SERDES_S45_CLK_N;
	pin Y14 = SERDES_S70_CH0_IN_P;
	pin Y15 = SERDES_S70_CH0_IN_N;
	pin Y16 = SERDES_S70_CH1_IN_P;
	pin Y17 = SERDES_S70_CH1_IN_N;
	pin Y19 = SERDES_S70_CLK_P;
}

// LAE5UM-85F-CABGA554 LFE5UM-85F-CABGA554 LFE5UM5G-85F-CABGA554
bond BOND19 {
	kind single;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N14_0;
	pin A6 = IOB_N14_1;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N17_1;
	pin A10 = IOB_N57_0;
	pin A11 = IOB_N57_1;
	pin A12 = IOB_N64_0;
	pin A13 = IOB_N64_1;
	pin A14 = IOB_N77_0;
	pin A15 = IOB_N77_1;
	pin A16 = IOB_N84_0;
	pin A17 = IOB_N84_1;
	pin A18 = IOB_N106_0;
	pin A19 = IOB_N106_1;
	pin A21 = IOB_N109_0;
	pin A22 = IOB_N109_1;
	pin A23 = IOB_N118_0;
	pin A24 = IOB_N120_0;
	pin A25 = IOB_N120_1;
	pin B1 = IOB_W78_2;
	pin B2 = GND;
	pin B3 = IOB_W78_3;
	pin B4 = IOB_N5_0;
	pin B5 = GND;
	pin B6 = IOB_N12_1;
	pin B8 = IOB_N19_0;
	pin B9 = GND;
	pin B10 = IOB_N55_1;
	pin B11 = IOB_N59_1;
	pin B12 = GND;
	pin B13 = IOB_N75_0;
	pin B14 = IOB_N75_1;
	pin B15 = GND;
	pin B16 = IOB_N82_0;
	pin B17 = IOB_N95_0;
	pin B18 = GND;
	pin B19 = IOB_N104_1;
	pin B21 = IOB_N111_0;
	pin B22 = GND;
	pin B23 = IOB_N118_1;
	pin B24 = IOB_E78_3;
	pin B25 = GND;
	pin B26 = IOB_E78_2;
	pin C1 = IOB_W81_1;
	pin C2 = IOB_W81_0;
	pin C3 = IOB_W81_3;
	pin C4 = IOB_W81_2;
	pin C5 = IOB_N8_1;
	pin C6 = IOB_N12_0;
	pin C8 = IOB_N19_1;
	pin C9 = IOB_N50_1;
	pin C10 = IOB_N55_0;
	pin C11 = IOB_N59_0;
	pin C12 = NC;
	pin C13 = IOB_N73_0;
	pin C14 = IOB_N73_1;
	pin C15 = NC;
	pin C16 = IOB_N82_1;
	pin C17 = IOB_N95_1;
	pin C18 = IOB_N100_0;
	pin C19 = IOB_N104_0;
	pin C21 = IOB_N111_1;
	pin C22 = IOB_N115_0;
	pin C23 = IOB_E81_2;
	pin C24 = IOB_E81_3;
	pin C25 = IOB_E81_0;
	pin C26 = IOB_E81_1;
	pin D1 = IOB_W75_3;
	pin D2 = IOB_W75_0;
	pin D3 = IOB_W78_1;
	pin D4 = IOB_W78_0;
	pin D5 = IOB_N8_0;
	pin D6 = IOB_N10_1;
	pin D8 = IOB_N48_1;
	pin D9 = IOB_N50_0;
	pin D10 = IOB_N53_1;
	pin D11 = IOB_N62_1;
	pin D12 = NC;
	pin D13 = IOB_N70_0;
	pin D14 = IOB_N70_1;
	pin D15 = NC;
	pin D16 = IOB_N79_0;
	pin D17 = IOB_N97_0;
	pin D18 = IOB_N100_1;
	pin D19 = IOB_N102_1;
	pin D21 = IOB_N113_0;
	pin D22 = IOB_N115_1;
	pin D23 = IOB_E78_0;
	pin D24 = IOB_E78_1;
	pin D25 = IOB_E75_0;
	pin D26 = IOB_E75_3;
	pin E1 = IOB_W75_1;
	pin E2 = GND;
	pin E3 = IOB_W75_2;
	pin E4 = IOB_W72_2;
	pin E5 = GND;
	pin E6 = IOB_N10_0;
	pin E8 = IOB_N48_0;
	pin E9 = GND;
	pin E10 = IOB_N53_0;
	pin E11 = IOB_N62_0;
	pin E12 = GND;
	pin E13 = IOB_N68_0;
	pin E14 = IOB_N68_1;
	pin E15 = GND;
	pin E16 = IOB_N79_1;
	pin E17 = IOB_N97_1;
	pin E18 = GND;
	pin E19 = IOB_N102_0;
	pin E21 = IOB_N113_1;
	pin E22 = GND;
	pin E23 = IOB_E72_2;
	pin E24 = IOB_E75_2;
	pin E25 = GND;
	pin E26 = IOB_E75_1;
	pin F1 = IOB_W72_1;
	pin F2 = IOB_W72_0;
	pin F3 = IOB_W72_3;
	pin F4 = IOB_W57_1;
	pin F5 = IOB_W57_0;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F17 = NC;
	pin F18 = NC;
	pin F19 = NC;
	pin F22 = IOB_E57_0;
	pin F23 = IOB_E57_1;
	pin F24 = IOB_E72_3;
	pin F25 = IOB_E72_0;
	pin F26 = IOB_E72_1;
	pin H1 = IOB_W45_3;
	pin H2 = IOB_W45_2;
	pin H3 = IOB_W45_0;
	pin H4 = IOB_W54_2;
	pin H5 = IOB_W57_2;
	pin H6 = IOB_W57_3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO0;
	pin H11 = VCCAUX;
	pin H12 = VCCIO0;
	pin H13 = VCCIO0;
	pin H14 = VCCAUX;
	pin H15 = VCCIO1;
	pin H16 = VCCIO1;
	pin H17 = VCCAUX;
	pin H18 = VCCIO1;
	pin H19 = GND;
	pin H21 = IOB_E57_3;
	pin H22 = IOB_E57_2;
	pin H23 = IOB_E54_2;
	pin H24 = IOB_E45_0;
	pin H25 = IOB_E45_2;
	pin H26 = IOB_E45_3;
	pin J1 = IOB_W42_1;
	pin J2 = GND;
	pin J3 = IOB_W45_1;
	pin J4 = IOB_W51_1;
	pin J5 = GND;
	pin J6 = IOB_W54_0;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = GND;
	pin J16 = GND;
	pin J17 = GND;
	pin J18 = GND;
	pin J19 = VCCIO2;
	pin J21 = IOB_E54_0;
	pin J22 = GND;
	pin J23 = IOB_E51_1;
	pin J24 = IOB_E45_1;
	pin J25 = GND;
	pin J26 = IOB_E42_1;
	pin K1 = IOB_W39_2;
	pin K2 = IOB_W42_0;
	pin K3 = IOB_W42_2;
	pin K4 = IOB_W48_0;
	pin K5 = IOB_W51_0;
	pin K6 = IOB_W54_1;
	pin K8 = VCCIO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = GND;
	pin K19 = VCCAUX;
	pin K21 = IOB_E54_1;
	pin K22 = IOB_E51_0;
	pin K23 = IOB_E48_0;
	pin K24 = IOB_E42_2;
	pin K25 = IOB_E42_0;
	pin K26 = IOB_E39_2;
	pin L1 = IOB_W39_3;
	pin L2 = IOB_W39_0;
	pin L3 = IOB_W42_3;
	pin L4 = IOB_W48_1;
	pin L5 = IOB_W54_3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = GND;
	pin L19 = VCCIO2;
	pin L22 = IOB_E54_3;
	pin L23 = IOB_E48_1;
	pin L24 = IOB_E42_3;
	pin L25 = IOB_E39_0;
	pin L26 = IOB_E39_3;
	pin M1 = IOB_W39_1;
	pin M2 = GND;
	pin M3 = IOB_W36_3;
	pin M4 = IOB_W51_3;
	pin M5 = GND;
	pin M6 = IOB_W51_2;
	pin M8 = VCCIO7;
	pin M9 = GND;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCIO2;
	pin M21 = IOB_E51_2;
	pin M22 = GND;
	pin M23 = IOB_E51_3;
	pin M24 = IOB_E36_3;
	pin M25 = GND;
	pin M26 = IOB_E39_1;
	pin N1 = IOB_W36_0;
	pin N2 = IOB_W36_1;
	pin N3 = IOB_W36_2;
	pin N4 = IOB_W21_3;
	pin N5 = IOB_W48_3;
	pin N6 = IOB_W48_2;
	pin N8 = VCCIO7;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = GND;
	pin N19 = VCCIO2;
	pin N21 = IOB_E48_2;
	pin N22 = IOB_E48_3;
	pin N23 = IOB_E21_3;
	pin N24 = IOB_E36_2;
	pin N25 = IOB_E36_1;
	pin N26 = IOB_E36_0;
	pin P1 = IOB_W6_1;
	pin P2 = IOB_W6_0;
	pin P3 = IOB_W9_3;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W21_2;
	pin P8 = VCCIO6;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCIO3;
	pin P21 = IOB_E21_2;
	pin P22 = IOB_E21_1;
	pin P23 = IOB_E21_0;
	pin P24 = IOB_E9_3;
	pin P25 = IOB_E6_0;
	pin P26 = IOB_E6_1;
	pin R1 = IOB_W6_3;
	pin R2 = GND;
	pin R3 = IOB_W9_2;
	pin R4 = IOB_W18_0;
	pin R5 = GND;
	pin R6 = IOB_W18_2;
	pin R8 = VCCIO6;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = GND;
	pin R19 = VCCIO3;
	pin R21 = IOB_E18_2;
	pin R22 = GND;
	pin R23 = IOB_E18_0;
	pin R24 = IOB_E9_2;
	pin R25 = GND;
	pin R26 = IOB_E6_3;
	pin T1 = IOB_W3_3;
	pin T2 = IOB_W6_2;
	pin T3 = IOB_W9_0;
	pin T4 = IOB_W18_3;
	pin T5 = IOB_W18_1;
	pin T8 = VCCAUX;
	pin T9 = GND;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = VCCAUX;
	pin T22 = IOB_E18_1;
	pin T23 = IOB_E18_3;
	pin T24 = IOB_E9_0;
	pin T25 = IOB_E6_2;
	pin T26 = IOB_E3_3;
	pin U1 = IOB_W3_2;
	pin U2 = IOB_W3_1;
	pin U3 = IOB_W9_1;
	pin U4 = IOB_W15_3;
	pin U5 = IOB_W15_1;
	pin U6 = IOB_W15_2;
	pin U8 = VCCIO6;
	pin U9 = GND;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCIO3;
	pin U21 = IOB_E15_2;
	pin U22 = IOB_E15_1;
	pin U23 = IOB_E15_3;
	pin U24 = IOB_E9_1;
	pin U25 = IOB_E3_1;
	pin U26 = IOB_E3_2;
	pin V1 = IOB_W3_0;
	pin V2 = GND;
	pin V3 = IOB_W0_0;
	pin V4 = IOB_W15_0;
	pin V5 = GND;
	pin V6 = IOB_W12_1;
	pin V8 = VCCIO6;
	pin V9 = GND;
	pin V10 = VCCIO8;
	pin V11 = VCCIO8;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = VCCIO4;
	pin V19 = VCCIO4;
	pin V21 = IOB_E12_1;
	pin V22 = GND;
	pin V23 = IOB_E15_0;
	pin V24 = IOB_E0_0;
	pin V25 = GND;
	pin V26 = IOB_E3_0;
	pin W1 = IOB_W0_1;
	pin W2 = IOB_W0_2;
	pin W3 = IOB_W0_3;
	pin W4 = IOB_W12_0;
	pin W5 = IOB_W12_2;
	pin W6 = IOB_W12_3;
	pin W8 = VCCAUX;
	pin W9 = GND;
	pin W10 = SERDES_S45_CH0_VCCTX;
	pin W11 = SERDES_S45_CH0_VCCRX;
	pin W12 = SERDES_S45_CH1_VCCRX;
	pin W13 = SERDES_S45_CH1_VCCTX;
	pin W14 = SERDES_S70_CH0_VCCTX;
	pin W15 = SERDES_S70_CH0_VCCRX;
	pin W16 = SERDES_S70_CH1_VCCRX;
	pin W17 = SERDES_S70_CH1_VCCTX;
	pin W18 = GND;
	pin W19 = VCCAUX;
	pin W21 = IOB_E12_3;
	pin W22 = IOB_E12_2;
	pin W23 = IOB_E12_0;
	pin W24 = IOB_E0_3;
	pin W25 = IOB_E0_2;
	pin W26 = IOB_E0_1;
	pin AA1 = IOB_S3_0;
	pin AA2 = IOB_S14_0;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA7 = GNDA;
	pin AA9 = GNDA;
	pin AA10 = GNDA;
	pin AA12 = GNDA;
	pin AA13 = GNDA;
	pin AA14 = GNDA;
	pin AA15 = GNDA;
	pin AA17 = GNDA;
	pin AA18 = GNDA;
	pin AA20 = GNDA;
	pin AA22 = IOB_S106_0;
	pin AA23 = IOB_S106_1;
	pin AA24 = IOB_S109_1;
	pin AA25 = IOB_S111_1;
	pin AA26 = IOB_S120_1;
	pin AB1 = IOB_S3_1;
	pin AB2 = IOB_S12_0;
	pin AB3 = IOB_S14_1;
	pin AB4 = PROG_B;
	pin AB5 = TDO;
	pin AB6 = GNDA;
	pin AB7 = SERDES_S45_VCCA;
	pin AB9 = GNDA;
	pin AB10 = SERDES_S45_VCCA;
	pin AB12 = GNDA;
	pin AB13 = GNDA;
	pin AB14 = GNDA;
	pin AB15 = GNDA;
	pin AB17 = SERDES_S70_VCCA;
	pin AB18 = GNDA;
	pin AB20 = SERDES_S70_VCCA;
	pin AB21 = GNDA;
	pin AB22 = GNDA;
	pin AB23 = GNDA;
	pin AB24 = IOB_S109_0;
	pin AB25 = IOB_S111_0;
	pin AB26 = IOB_S120_0;
	pin AC1 = IOB_S5_0;
	pin AC2 = IOB_S12_1;
	pin AC3 = GND;
	pin AC4 = DONE;
	pin AC5 = TDI;
	pin AC6 = GNDA;
	pin AC7 = SERDES_S45_VCCA;
	pin AC8 = SERDES_S45_VCCA;
	pin AC9 = GNDA;
	pin AC10 = SERDES_S45_VCCA;
	pin AC11 = SERDES_S45_VCCA;
	pin AC12 = GNDA;
	pin AC13 = SERDES_S45_VCCAUXA;
	pin AC14 = SERDES_S45_VCCAUXA;
	pin AC15 = GNDA;
	pin AC16 = SERDES_S70_VCCA;
	pin AC17 = SERDES_S70_VCCA;
	pin AC18 = GNDA;
	pin AC19 = SERDES_S70_VCCA;
	pin AC20 = SERDES_S70_VCCA;
	pin AC21 = GNDA;
	pin AC22 = SERDES_S70_VCCAUXA;
	pin AC23 = SERDES_S70_VCCAUXA;
	pin AC24 = GNDA;
	pin AC25 = GND;
	pin AC26 = IOB_S118_1;
	pin AD1 = IOB_S5_1;
	pin AD2 = IOB_S10_0;
	pin AD3 = IOB_S17_0;
	pin AD4 = M2;
	pin AD5 = TCK;
	pin AD6 = GNDA;
	pin AD7 = SERDES_S45_CH0_OUT_P;
	pin AD8 = SERDES_S45_CH0_OUT_N;
	pin AD9 = GNDA;
	pin AD10 = SERDES_S45_CH1_OUT_P;
	pin AD11 = SERDES_S45_CH1_OUT_N;
	pin AD12 = GNDA;
	pin AD13 = SERDES_S45_AUXTSTPADOUTP;
	pin AD14 = SERDES_S45_AUXTSTPADOUTN;
	pin AD15 = GNDA;
	pin AD16 = SERDES_S70_CH0_OUT_P;
	pin AD17 = SERDES_S70_CH0_OUT_N;
	pin AD18 = GNDA;
	pin AD19 = SERDES_S70_CH1_OUT_P;
	pin AD20 = SERDES_S70_CH1_OUT_N;
	pin AD21 = GNDA;
	pin AD22 = SERDES_S70_AUXTSTPADOUTP;
	pin AD23 = SERDES_S70_AUXTSTPADOUTN;
	pin AD24 = GNDA;
	pin AD25 = IOB_S113_1;
	pin AD26 = IOB_S118_0;
	pin AE1 = IOB_S8_0;
	pin AE2 = IOB_S10_1;
	pin AE3 = CCLK;
	pin AE4 = M1;
	pin AE5 = TMS;
	pin AE6 = GNDA;
	pin AE7 = GNDA;
	pin AE9 = GNDA;
	pin AE10 = GNDA;
	pin AE12 = GNDA;
	pin AE13 = GNDA;
	pin AE15 = GNDA;
	pin AE16 = GNDA;
	pin AE18 = GNDA;
	pin AE19 = GNDA;
	pin AE21 = GNDA;
	pin AE22 = GNDA;
	pin AE24 = GNDA;
	pin AE25 = IOB_S113_0;
	pin AE26 = IOB_S115_1;
	pin AF2 = IOB_S8_1;
	pin AF3 = INIT_B;
	pin AF4 = M0;
	pin AF5 = GNDA;
	pin AF6 = SERDES_S45_CH0_IN_P;
	pin AF7 = SERDES_S45_CH0_IN_N;
	pin AF9 = SERDES_S45_CH1_IN_P;
	pin AF10 = SERDES_S45_CH1_IN_N;
	pin AF12 = SERDES_S45_CLK_P;
	pin AF13 = SERDES_S45_CLK_N;
	pin AF15 = SERDES_S70_CH0_IN_P;
	pin AF16 = SERDES_S70_CH0_IN_N;
	pin AF18 = SERDES_S70_CH1_IN_P;
	pin AF19 = SERDES_S70_CH1_IN_N;
	pin AF21 = SERDES_S70_CLK_P;
	pin AF22 = SERDES_S70_CLK_N;
	pin AF24 = GNDA;
	pin AF25 = IOB_S115_0;
}

// LAE5UM-85F-CABGA756 LFE5UM-85F-CABGA756 LFE5UM5G-85F-CABGA756
bond BOND20 {
	kind single;
	pin A2 = IOB_N5_0;
	pin A3 = IOB_N5_1;
	pin A4 = IOB_N8_0;
	pin A5 = IOB_N8_1;
	pin A7 = IOB_N12_1;
	pin A8 = IOB_N19_1;
	pin A9 = IOB_N23_1;
	pin A10 = IOB_N30_1;
	pin A11 = IOB_N37_1;
	pin A13 = IOB_N41_1;
	pin A14 = IOB_N48_1;
	pin A15 = IOB_N53_1;
	pin A16 = IOB_N59_1;
	pin A17 = IOB_N62_0;
	pin A18 = IOB_N70_0;
	pin A19 = IOB_N75_0;
	pin A20 = IOB_N82_0;
	pin A22 = IOB_N86_0;
	pin A23 = IOB_N93_0;
	pin A24 = IOB_N100_0;
	pin A25 = IOB_N104_0;
	pin A26 = IOB_N111_0;
	pin A28 = IOB_N115_0;
	pin A29 = IOB_N115_1;
	pin A30 = IOB_N118_0;
	pin A31 = IOB_N118_1;
	pin B1 = IOB_W75_0;
	pin B2 = GND;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N3_1;
	pin B5 = GND;
	pin B7 = IOB_N12_0;
	pin B8 = IOB_N19_0;
	pin B9 = GND;
	pin B10 = IOB_N30_0;
	pin B11 = IOB_N37_0;
	pin B13 = GND;
	pin B14 = IOB_N48_0;
	pin B15 = GND;
	pin B16 = IOB_N59_0;
	pin B17 = IOB_N62_1;
	pin B18 = GND;
	pin B19 = IOB_N75_1;
	pin B20 = GND;
	pin B22 = IOB_N86_1;
	pin B23 = IOB_N93_1;
	pin B24 = GND;
	pin B25 = IOB_N104_1;
	pin B26 = IOB_N111_1;
	pin B28 = GND;
	pin B29 = IOB_N120_0;
	pin B30 = IOB_N120_1;
	pin B31 = GND;
	pin B32 = IOB_E75_0;
	pin C1 = IOB_W72_2;
	pin C2 = IOB_W75_1;
	pin C3 = IOB_W81_3;
	pin C4 = IOB_W81_2;
	pin C5 = IOB_W81_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N17_1;
	pin C9 = IOB_N23_0;
	pin C10 = IOB_N28_1;
	pin C11 = IOB_N35_1;
	pin C13 = IOB_N41_0;
	pin C14 = IOB_N46_1;
	pin C15 = IOB_N53_0;
	pin C16 = IOB_N57_1;
	pin C17 = IOB_N64_0;
	pin C18 = IOB_N70_1;
	pin C19 = IOB_N77_0;
	pin C20 = IOB_N82_1;
	pin C22 = IOB_N88_0;
	pin C23 = IOB_N95_0;
	pin C24 = IOB_N100_1;
	pin C25 = IOB_N106_0;
	pin C26 = IOB_N113_0;
	pin C28 = IOB_E81_0;
	pin C29 = IOB_E81_2;
	pin C30 = IOB_E81_3;
	pin C31 = IOB_E75_1;
	pin C32 = IOB_E72_2;
	pin D1 = IOB_W72_3;
	pin D2 = IOB_W75_3;
	pin D3 = IOB_W75_2;
	pin D4 = IOB_W78_0;
	pin D5 = IOB_W81_1;
	pin D7 = IOB_N10_0;
	pin D8 = IOB_N17_0;
	pin D9 = IOB_N21_1;
	pin D10 = IOB_N28_0;
	pin D11 = IOB_N35_0;
	pin D13 = IOB_N39_1;
	pin D14 = IOB_N46_0;
	pin D15 = IOB_N50_1;
	pin D16 = IOB_N57_0;
	pin D17 = IOB_N64_1;
	pin D18 = IOB_N73_0;
	pin D19 = IOB_N77_1;
	pin D20 = IOB_N84_0;
	pin D22 = IOB_N88_1;
	pin D23 = IOB_N95_1;
	pin D24 = IOB_N102_0;
	pin D25 = IOB_N106_1;
	pin D26 = IOB_N113_1;
	pin D28 = IOB_E81_1;
	pin D29 = IOB_E78_0;
	pin D30 = IOB_E75_2;
	pin D31 = IOB_E75_3;
	pin D32 = IOB_E72_3;
	pin E1 = IOB_W69_1;
	pin E2 = GND;
	pin E3 = IOB_W72_1;
	pin E4 = IOB_W78_1;
	pin E5 = GND;
	pin E7 = NC;
	pin E8 = IOB_N14_1;
	pin E9 = GND;
	pin E10 = IOB_N26_1;
	pin E11 = IOB_N32_1;
	pin E13 = GND;
	pin E14 = IOB_N44_1;
	pin E15 = GND;
	pin E16 = IOB_N55_1;
	pin E17 = IOB_N68_0;
	pin E18 = GND;
	pin E19 = IOB_N79_0;
	pin E20 = GND;
	pin E22 = IOB_N91_0;
	pin E23 = IOB_N97_0;
	pin E24 = GND;
	pin E25 = IOB_N109_0;
	pin E26 = NC;
	pin E28 = GND;
	pin E29 = IOB_E78_1;
	pin E30 = IOB_E72_1;
	pin E31 = GND;
	pin E32 = IOB_E69_1;
	pin F1 = IOB_W69_2;
	pin F2 = IOB_W69_0;
	pin F3 = IOB_W72_0;
	pin F4 = IOB_W78_2;
	pin F5 = IOB_W78_3;
	pin F8 = IOB_N14_0;
	pin F9 = IOB_N21_0;
	pin F10 = IOB_N26_0;
	pin F11 = IOB_N32_0;
	pin F13 = IOB_N39_0;
	pin F14 = IOB_N44_0;
	pin F15 = IOB_N50_0;
	pin F16 = IOB_N55_0;
	pin F17 = IOB_N68_1;
	pin F18 = IOB_N73_1;
	pin F19 = IOB_N79_1;
	pin F20 = IOB_N84_1;
	pin F22 = IOB_N91_1;
	pin F23 = IOB_N97_1;
	pin F24 = IOB_N102_1;
	pin F25 = IOB_N109_1;
	pin F28 = IOB_E78_3;
	pin F29 = IOB_E78_2;
	pin F30 = IOB_E72_0;
	pin F31 = IOB_E69_0;
	pin F32 = IOB_E69_2;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = NC;
	pin G22 = NC;
	pin G23 = NC;
	pin G24 = NC;
	pin H1 = IOB_W69_3;
	pin H2 = IOB_W66_0;
	pin H3 = IOB_W66_1;
	pin H4 = NC;
	pin H5 = IOB_W57_1;
	pin H6 = IOB_W57_0;
	pin H27 = IOB_E57_0;
	pin H28 = IOB_E57_1;
	pin H29 = NC;
	pin H30 = IOB_E66_1;
	pin H31 = IOB_E66_0;
	pin H32 = IOB_E69_3;
	pin J1 = IOB_W63_1;
	pin J2 = GND;
	pin J3 = IOB_W66_2;
	pin J4 = IOB_W60_2;
	pin J5 = GND;
	pin J6 = IOB_W57_3;
	pin J7 = IOB_W57_2;
	pin J26 = IOB_E57_2;
	pin J27 = IOB_E57_3;
	pin J28 = GND;
	pin J29 = IOB_E60_2;
	pin J30 = IOB_E66_2;
	pin J31 = GND;
	pin J32 = IOB_E63_1;
	pin K1 = IOB_W63_2;
	pin K2 = IOB_W63_0;
	pin K3 = IOB_W66_3;
	pin K4 = IOB_W60_3;
	pin K5 = IOB_W54_2;
	pin K6 = IOB_W54_0;
	pin K7 = IOB_W54_1;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCIO0;
	pin K13 = VCCAUX;
	pin K14 = VCCIO0;
	pin K15 = VCCIO0;
	pin K16 = VCCIO0;
	pin K17 = VCCIO1;
	pin K18 = VCCIO1;
	pin K19 = VCCIO1;
	pin K20 = VCCAUX;
	pin K21 = VCCIO1;
	pin K22 = GND;
	pin K23 = GND;
	pin K26 = IOB_E54_1;
	pin K27 = IOB_E54_0;
	pin K28 = IOB_E54_2;
	pin K29 = IOB_E60_3;
	pin K30 = IOB_E66_3;
	pin K31 = IOB_E63_0;
	pin K32 = IOB_E63_2;
	pin L1 = IOB_W63_3;
	pin L2 = IOB_W60_0;
	pin L3 = IOB_W60_1;
	pin L4 = IOB_W54_3;
	pin L5 = NC;
	pin L6 = IOB_W51_3;
	pin L7 = IOB_W51_2;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = GND;
	pin L19 = GND;
	pin L20 = GND;
	pin L21 = GND;
	pin L22 = GND;
	pin L23 = GND;
	pin L26 = IOB_E51_2;
	pin L27 = IOB_E51_3;
	pin L28 = NC;
	pin L29 = IOB_E54_3;
	pin L30 = IOB_E60_1;
	pin L31 = IOB_E60_0;
	pin L32 = IOB_E63_3;
	pin M10 = VCCIO7;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCINT;
	pin M20 = VCCINT;
	pin M21 = VCCINT;
	pin M22 = GND;
	pin M23 = VCCIO2;
	pin N1 = IOB_W30_0;
	pin N2 = GND;
	pin N3 = IOB_W51_0;
	pin N4 = IOB_W51_1;
	pin N5 = GND;
	pin N6 = IOB_W48_0;
	pin N7 = IOB_W48_1;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = GND;
	pin N21 = VCCINT;
	pin N22 = GND;
	pin N23 = VCCAUX;
	pin N26 = IOB_E48_1;
	pin N27 = IOB_E48_0;
	pin N28 = GND;
	pin N29 = IOB_E51_1;
	pin N30 = IOB_E51_0;
	pin N31 = GND;
	pin N32 = IOB_E30_0;
	pin P1 = IOB_W30_1;
	pin P2 = IOB_W33_0;
	pin P3 = IOB_W33_1;
	pin P4 = IOB_W45_1;
	pin P5 = IOB_W45_0;
	pin P6 = IOB_W48_2;
	pin P7 = IOB_W48_3;
	pin P10 = VCCIO7;
	pin P11 = GND;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = VCCINT;
	pin P22 = GND;
	pin P23 = VCCIO2;
	pin P26 = IOB_E48_3;
	pin P27 = IOB_E48_2;
	pin P28 = IOB_E45_0;
	pin P29 = IOB_E45_1;
	pin P30 = IOB_E33_1;
	pin P31 = IOB_E33_0;
	pin P32 = IOB_E30_1;
	pin R1 = IOB_W27_0;
	pin R2 = GND;
	pin R3 = IOB_W33_2;
	pin R4 = IOB_W39_0;
	pin R5 = GND;
	pin R6 = IOB_W42_0;
	pin R7 = IOB_W45_2;
	pin R10 = VCCIO7;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = VCCINT;
	pin R22 = GND;
	pin R23 = VCCIO2;
	pin R26 = IOB_E45_2;
	pin R27 = IOB_E42_0;
	pin R28 = GND;
	pin R29 = IOB_E39_0;
	pin R30 = IOB_E33_2;
	pin R31 = GND;
	pin R32 = IOB_E27_0;
	pin T1 = IOB_W24_0;
	pin T2 = IOB_W27_1;
	pin T3 = IOB_W33_3;
	pin T4 = IOB_W39_2;
	pin T5 = IOB_W39_1;
	pin T6 = IOB_W42_1;
	pin T7 = IOB_W45_3;
	pin T10 = VCCIO7;
	pin T11 = GND;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = VCCIO2;
	pin T26 = IOB_E45_3;
	pin T27 = IOB_E42_1;
	pin T28 = IOB_E39_1;
	pin T29 = IOB_E39_2;
	pin T30 = IOB_E33_3;
	pin T31 = IOB_E27_1;
	pin T32 = IOB_E24_0;
	pin U1 = IOB_W24_1;
	pin U2 = IOB_W30_2;
	pin U3 = IOB_W30_3;
	pin U4 = IOB_W36_0;
	pin U5 = IOB_W39_3;
	pin U6 = IOB_W42_2;
	pin U7 = IOB_W42_3;
	pin U10 = VCCIO6;
	pin U11 = GND;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = GND;
	pin U23 = VCCIO3;
	pin U26 = IOB_E42_3;
	pin U27 = IOB_E42_2;
	pin U28 = IOB_E39_3;
	pin U29 = IOB_E36_0;
	pin U30 = IOB_E30_3;
	pin U31 = IOB_E30_2;
	pin U32 = IOB_E24_1;
	pin V1 = IOB_W24_2;
	pin V2 = GND;
	pin V3 = NC;
	pin V4 = IOB_W36_1;
	pin V5 = GND;
	pin V6 = IOB_W36_2;
	pin V7 = IOB_W36_3;
	pin V10 = VCCIO6;
	pin V11 = GND;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = VCCINT;
	pin V22 = GND;
	pin V23 = VCCIO3;
	pin V26 = IOB_E36_3;
	pin V27 = IOB_E36_2;
	pin V28 = GND;
	pin V29 = IOB_E36_1;
	pin V30 = NC;
	pin V31 = GND;
	pin V32 = IOB_E24_2;
	pin W1 = IOB_W24_3;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W27_2;
	pin W4 = IOB_W18_1;
	pin W5 = IOB_W21_3;
	pin W6 = NC;
	pin W10 = VCCIO6;
	pin W11 = GND;
	pin W12 = VCCINT;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = GND;
	pin W23 = VCCIO3;
	pin W27 = NC;
	pin W28 = IOB_E21_3;
	pin W29 = IOB_E18_1;
	pin W30 = IOB_E27_2;
	pin W31 = IOB_E6_0;
	pin W32 = IOB_E24_3;
	pin Y1 = IOB_W6_1;
	pin Y2 = GND;
	pin Y3 = IOB_W27_3;
	pin Y4 = IOB_W18_0;
	pin Y5 = IOB_W21_2;
	pin Y6 = IOB_W21_1;
	pin Y7 = IOB_W21_0;
	pin Y10 = VCCAUX;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = GND;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = GND;
	pin Y23 = VCCAUX;
	pin Y26 = IOB_E21_0;
	pin Y27 = IOB_E21_1;
	pin Y28 = IOB_E21_2;
	pin Y29 = IOB_E18_0;
	pin Y30 = IOB_E27_3;
	pin Y31 = GND;
	pin Y32 = IOB_E6_1;
	pin AA10 = VCCIO6;
	pin AA11 = GND;
	pin AA12 = VCCINT;
	pin AA13 = VCCINT;
	pin AA14 = VCCINT;
	pin AA15 = VCCINT;
	pin AA16 = VCCINT;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = VCCINT;
	pin AA21 = VCCINT;
	pin AA22 = GND;
	pin AA23 = VCCIO3;
	pin AB1 = IOB_W0_0;
	pin AB2 = IOB_W3_1;
	pin AB3 = IOB_W9_0;
	pin AB4 = IOB_W9_1;
	pin AB5 = IOB_W15_0;
	pin AB6 = IOB_W15_1;
	pin AB7 = IOB_W18_2;
	pin AB10 = VCCIO8;
	pin AB11 = GND;
	pin AB12 = GND;
	pin AB13 = GND;
	pin AB14 = GND;
	pin AB15 = GND;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = VCCIO4;
	pin AB26 = IOB_E18_2;
	pin AB27 = IOB_E15_1;
	pin AB28 = IOB_E15_0;
	pin AB29 = IOB_E9_1;
	pin AB30 = IOB_E9_0;
	pin AB31 = IOB_E3_1;
	pin AB32 = IOB_E0_0;
	pin AC1 = IOB_W0_1;
	pin AC2 = IOB_W3_2;
	pin AC3 = IOB_W3_0;
	pin AC4 = NC;
	pin AC5 = IOB_W9_2;
	pin AC6 = IOB_W18_3;
	pin AC7 = IOB_W15_2;
	pin AC10 = VCCIO8;
	pin AC11 = VCCAUX;
	pin AC12 = GND;
	pin AC13 = SERDES_S45_CH0_VCCTX;
	pin AC14 = SERDES_S45_CH0_VCCRX;
	pin AC15 = SERDES_S45_CH1_VCCRX;
	pin AC16 = SERDES_S45_CH1_VCCTX;
	pin AC17 = SERDES_S70_CH0_VCCTX;
	pin AC18 = SERDES_S70_CH0_VCCRX;
	pin AC19 = SERDES_S70_CH1_VCCRX;
	pin AC20 = SERDES_S70_CH1_VCCTX;
	pin AC21 = GND;
	pin AC22 = VCCAUX;
	pin AC23 = VCCIO4;
	pin AC26 = IOB_E15_2;
	pin AC27 = IOB_E18_3;
	pin AC28 = IOB_E9_2;
	pin AC29 = NC;
	pin AC30 = IOB_E3_0;
	pin AC31 = IOB_E3_2;
	pin AC32 = IOB_E0_1;
	pin AD1 = IOB_W0_2;
	pin AD2 = GND;
	pin AD3 = IOB_W6_2;
	pin AD4 = IOB_W9_3;
	pin AD5 = GND;
	pin AD6 = IOB_W12_0;
	pin AD7 = IOB_W15_3;
	pin AD26 = IOB_E15_3;
	pin AD27 = IOB_E12_0;
	pin AD28 = GND;
	pin AD29 = IOB_E9_3;
	pin AD30 = IOB_E6_2;
	pin AD31 = GND;
	pin AD32 = IOB_E0_2;
	pin AE1 = IOB_W0_3;
	pin AE2 = IOB_W3_3;
	pin AE3 = IOB_W6_3;
	pin AE4 = IOB_W12_3;
	pin AE5 = IOB_W12_2;
	pin AE6 = IOB_W12_1;
	pin AE7 = NC;
	pin AE26 = NC;
	pin AE27 = IOB_E12_1;
	pin AE28 = IOB_E12_2;
	pin AE29 = IOB_E12_3;
	pin AE30 = IOB_E6_3;
	pin AE31 = IOB_E3_3;
	pin AE32 = IOB_E0_3;
	pin AF11 = GNDA;
	pin AF12 = GNDA;
	pin AF14 = GNDA;
	pin AF15 = GNDA;
	pin AF16 = GNDA;
	pin AF17 = GNDA;
	pin AF19 = GNDA;
	pin AF20 = GNDA;
	pin AF22 = SERDES_S70_VCCA;
	pin AF23 = GNDA;
	pin AG1 = IOB_S3_0;
	pin AG2 = NC;
	pin AG3 = IOB_S12_0;
	pin AG4 = INIT_B;
	pin AG5 = TDO;
	pin AG9 = SERDES_S45_VCCA;
	pin AG11 = GNDA;
	pin AG12 = SERDES_S45_VCCA;
	pin AG14 = GNDA;
	pin AG15 = GNDA;
	pin AG16 = GNDA;
	pin AG17 = GNDA;
	pin AG19 = SERDES_S70_VCCA;
	pin AG20 = GNDA;
	pin AG22 = SERDES_S70_VCCA;
	pin AG23 = GNDA;
	pin AG24 = NC;
	pin AG28 = IOB_S109_0;
	pin AG29 = IOB_S109_1;
	pin AG30 = IOB_S113_1;
	pin AG31 = NC;
	pin AG32 = IOB_S118_1;
	pin AH1 = IOB_S3_1;
	pin AH2 = GND;
	pin AH3 = IOB_S12_1;
	pin AH4 = PROG_B;
	pin AH5 = GND;
	pin AH7 = GNDA;
	pin AH8 = GNDA;
	pin AH9 = SERDES_S45_VCCA;
	pin AH11 = GNDA;
	pin AH12 = SERDES_S45_VCCA;
	pin AH14 = GNDA;
	pin AH15 = GNDA;
	pin AH16 = GNDA;
	pin AH17 = GNDA;
	pin AH19 = SERDES_S70_VCCA;
	pin AH20 = GNDA;
	pin AH22 = SERDES_S70_VCCA;
	pin AH23 = GNDA;
	pin AH24 = GNDA;
	pin AH25 = GNDA;
	pin AH26 = GNDA;
	pin AH28 = IOB_S111_1;
	pin AH29 = GND;
	pin AH30 = IOB_S113_0;
	pin AH31 = GND;
	pin AH32 = IOB_S118_0;
	pin AJ1 = IOB_S5_0;
	pin AJ2 = IOB_S10_0;
	pin AJ3 = IOB_S14_0;
	pin AJ4 = DONE;
	pin AJ5 = TDI;
	pin AJ7 = GNDA;
	pin AJ8 = GNDA;
	pin AJ9 = SERDES_S45_VCCA;
	pin AJ10 = SERDES_S45_VCCA;
	pin AJ11 = GNDA;
	pin AJ12 = SERDES_S45_VCCA;
	pin AJ13 = SERDES_S45_VCCA;
	pin AJ14 = GNDA;
	pin AJ15 = SERDES_S45_VCCAUXA;
	pin AJ16 = SERDES_S45_VCCAUXA;
	pin AJ17 = GNDA;
	pin AJ18 = SERDES_S70_VCCA;
	pin AJ19 = SERDES_S70_VCCA;
	pin AJ20 = GNDA;
	pin AJ21 = SERDES_S70_VCCA;
	pin AJ22 = SERDES_S70_VCCA;
	pin AJ23 = GNDA;
	pin AJ24 = SERDES_S70_VCCAUXA;
	pin AJ25 = SERDES_S70_VCCAUXA;
	pin AJ26 = GNDA;
	pin AJ28 = IOB_S111_0;
	pin AJ29 = IOB_S120_0;
	pin AJ30 = IOB_S120_1;
	pin AJ31 = IOB_S104_1;
	pin AJ32 = IOB_S100_1;
	pin AK1 = IOB_S5_1;
	pin AK2 = IOB_S10_1;
	pin AK3 = IOB_S14_1;
	pin AK4 = M2;
	pin AK5 = TCK;
	pin AK7 = GNDA;
	pin AK8 = GNDA;
	pin AK9 = SERDES_S45_CH0_OUT_P;
	pin AK10 = SERDES_S45_CH0_OUT_N;
	pin AK11 = GNDA;
	pin AK12 = SERDES_S45_CH1_OUT_P;
	pin AK13 = SERDES_S45_CH1_OUT_N;
	pin AK14 = GNDA;
	pin AK15 = SERDES_S45_AUXTSTPADOUTP;
	pin AK16 = SERDES_S45_AUXTSTPADOUTN;
	pin AK17 = GNDA;
	pin AK18 = SERDES_S70_CH0_OUT_P;
	pin AK19 = SERDES_S70_CH0_OUT_N;
	pin AK20 = GNDA;
	pin AK21 = SERDES_S70_CH1_OUT_P;
	pin AK22 = SERDES_S70_CH1_OUT_N;
	pin AK23 = GNDA;
	pin AK24 = SERDES_S70_AUXTSTPADOUTP;
	pin AK25 = SERDES_S70_AUXTSTPADOUTN;
	pin AK26 = GNDA;
	pin AK28 = IOB_S97_1;
	pin AK29 = IOB_S115_0;
	pin AK30 = IOB_S115_1;
	pin AK31 = IOB_S104_0;
	pin AK32 = IOB_S100_0;
	pin AL1 = IOB_S8_0;
	pin AL2 = GND;
	pin AL3 = IOB_S17_0;
	pin AL4 = M1;
	pin AL5 = GND;
	pin AL7 = GNDA;
	pin AL8 = GNDA;
	pin AL9 = GNDA;
	pin AL11 = GNDA;
	pin AL12 = GNDA;
	pin AL14 = GNDA;
	pin AL15 = GNDA;
	pin AL17 = GNDA;
	pin AL18 = GNDA;
	pin AL20 = GNDA;
	pin AL21 = GNDA;
	pin AL23 = GNDA;
	pin AL24 = GNDA;
	pin AL26 = GNDA;
	pin AL28 = IOB_S97_0;
	pin AL29 = GND;
	pin AL30 = IOB_S102_1;
	pin AL31 = GND;
	pin AL32 = IOB_S106_1;
	pin AM2 = IOB_S8_1;
	pin AM3 = CCLK;
	pin AM4 = M0;
	pin AM5 = TMS;
	pin AM7 = GNDA;
	pin AM8 = SERDES_S45_CH0_IN_P;
	pin AM9 = SERDES_S45_CH0_IN_N;
	pin AM11 = SERDES_S45_CH1_IN_P;
	pin AM12 = SERDES_S45_CH1_IN_N;
	pin AM14 = SERDES_S45_CLK_P;
	pin AM15 = SERDES_S45_CLK_N;
	pin AM17 = SERDES_S70_CH0_IN_P;
	pin AM18 = SERDES_S70_CH0_IN_N;
	pin AM20 = SERDES_S70_CH1_IN_P;
	pin AM21 = SERDES_S70_CH1_IN_N;
	pin AM23 = SERDES_S70_CLK_P;
	pin AM24 = SERDES_S70_CLK_N;
	pin AM26 = GNDA;
	pin AM28 = IOB_S95_0;
	pin AM29 = IOB_S95_1;
	pin AM30 = IOB_S102_0;
	pin AM31 = IOB_S106_0;
}

// LAE5UM-85F-CSFBGA285 LFE5UM-85F-CSFBGA285 LFE5UM5G-85F-CSFBGA285
bond BOND21 {
	kind single;
	pin A2 = IOB_E51_2;
	pin A3 = IOB_E51_0;
	pin A4 = IOB_E72_1;
	pin A6 = IOB_E72_0;
	pin A7 = IOB_E75_1;
	pin A8 = IOB_N70_1;
	pin A9 = IOB_N70_0;
	pin A10 = IOB_N62_1;
	pin A11 = IOB_N62_0;
	pin A12 = IOB_W78_0;
	pin A13 = IOB_W57_1;
	pin A15 = IOB_W57_3;
	pin A16 = IOB_W51_1;
	pin A17 = IOB_W48_0;
	pin B1 = IOB_E48_1;
	pin B2 = IOB_E51_1;
	pin B3 = GND;
	pin B4 = IOB_E57_2;
	pin B6 = IOB_E75_0;
	pin B7 = IOB_E81_1;
	pin B8 = IOB_N120_0;
	pin B9 = IOB_N68_0;
	pin B10 = IOB_N64_0;
	pin B11 = IOB_N3_0;
	pin B12 = IOB_W81_1;
	pin B13 = IOB_W57_0;
	pin B15 = IOB_W51_0;
	pin B16 = GND;
	pin B17 = IOB_W48_1;
	pin B18 = IOB_W48_2;
	pin C1 = IOB_E48_2;
	pin C2 = IOB_E54_1;
	pin C3 = IOB_E57_3;
	pin C4 = IOB_E57_1;
	pin C6 = IOB_E78_1;
	pin C7 = IOB_E81_0;
	pin C8 = IOB_N120_1;
	pin C9 = IOB_N68_1;
	pin C10 = IOB_N64_1;
	pin C11 = IOB_N3_1;
	pin C12 = IOB_W81_0;
	pin C13 = IOB_W75_1;
	pin C15 = IOB_W57_2;
	pin C16 = IOB_W51_2;
	pin C17 = IOB_W48_3;
	pin C18 = IOB_W45_1;
	pin D1 = IOB_E48_3;
	pin D2 = IOB_E48_0;
	pin D3 = IOB_E54_0;
	pin D4 = IOB_E57_0;
	pin D6 = IOB_E78_0;
	pin D7 = VCCIO1;
	pin D8 = VCCINT;
	pin D9 = VCCINT;
	pin D10 = VCCINT;
	pin D11 = VCCINT;
	pin D12 = VCCIO0;
	pin D13 = IOB_W75_0;
	pin D15 = IOB_W54_0;
	pin D16 = IOB_W54_1;
	pin D17 = IOB_W45_0;
	pin D18 = IOB_W45_2;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = GND;
	pin E8 = GND;
	pin E9 = GND;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = GND;
	pin E13 = VCCAUX;
	pin E14 = GND;
	pin F1 = IOB_E36_2;
	pin F2 = IOB_E39_0;
	pin F3 = IOB_E45_3;
	pin F4 = IOB_E45_2;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = GND;
	pin F11 = GND;
	pin F12 = GND;
	pin F13 = GND;
	pin F14 = GND;
	pin F15 = IOB_W42_2;
	pin F16 = IOB_W42_1;
	pin F17 = IOB_W42_0;
	pin F18 = IOB_W45_3;
	pin G1 = IOB_E39_1;
	pin G2 = GND;
	pin G3 = IOB_E42_1;
	pin G4 = IOB_E45_1;
	pin G5 = VCCIO2;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = VCCIO7;
	pin G15 = IOB_W36_0;
	pin G16 = IOB_W42_3;
	pin G17 = GND;
	pin G18 = IOB_W39_0;
	pin H1 = IOB_E36_3;
	pin H2 = IOB_E42_3;
	pin H3 = IOB_E42_0;
	pin H4 = IOB_E45_0;
	pin H5 = VCCIO2;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = VCCIO7;
	pin H15 = IOB_W36_1;
	pin H16 = IOB_W36_2;
	pin H17 = IOB_W39_1;
	pin H18 = IOB_W9_3;
	pin J1 = IOB_E36_1;
	pin J2 = IOB_E36_0;
	pin J3 = IOB_E42_2;
	pin J4 = VCCINT;
	pin J5 = VCCINT;
	pin J6 = GND;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = VCCINT;
	pin J16 = IOB_W36_3;
	pin J17 = IOB_W9_2;
	pin J18 = IOB_W6_0;
	pin K1 = IOB_E6_3;
	pin K2 = IOB_E3_0;
	pin K3 = IOB_E6_2;
	pin K4 = IOB_E9_0;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = IOB_W6_3;
	pin K16 = IOB_W6_2;
	pin K17 = IOB_W3_0;
	pin K18 = IOB_W6_1;
	pin L1 = IOB_E3_1;
	pin L2 = GND;
	pin L3 = IOB_E6_1;
	pin L4 = IOB_E9_1;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = GND;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = IOB_W3_2;
	pin L16 = IOB_W3_3;
	pin L17 = GND;
	pin L18 = IOB_W3_1;
	pin M1 = IOB_E0_2;
	pin M2 = IOB_E3_2;
	pin M3 = IOB_E6_0;
	pin M4 = VCCINT;
	pin M5 = VCCIO3;
	pin M6 = GND;
	pin M7 = GND;
	pin M8 = GND;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCIO6;
	pin M15 = VCCINT;
	pin M16 = IOB_W0_2;
	pin M17 = IOB_W0_3;
	pin M18 = IOB_S5_1;
	pin N1 = IOB_E0_3;
	pin N2 = IOB_E3_3;
	pin N3 = IOB_E9_3;
	pin N4 = IOB_E9_2;
	pin N5 = VCCIO3;
	pin N6 = VCCAUX;
	pin N7 = GND;
	pin N8 = GND;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = VCCIO8;
	pin N14 = VCCIO6;
	pin N15 = IOB_S3_0;
	pin N16 = IOB_S3_1;
	pin N17 = IOB_S5_0;
	pin N18 = IOB_S8_0;
	pin P5 = SERDES_S45_VCCAUXA;
	pin P6 = GNDA;
	pin P7 = VCCINT;
	pin P8 = GNDA;
	pin P9 = VCCINT;
	pin P10 = SERDES_S45_VCCA;
	pin P11 = VCCINT;
	pin P12 = GNDA;
	pin P13 = VCCAUX;
	pin P14 = VCCIO8;
	pin R1 = GNDA;
	pin R2 = GNDA;
	pin R3 = SERDES_S45_VCCAUXA;
	pin R10 = SERDES_S45_VCCA;
	pin R16 = IOB_S17_0;
	pin R17 = IOB_S12_0;
	pin R18 = IOB_S8_1;
	pin T1 = SERDES_S45_CLK_N;
	pin T2 = GNDA;
	pin T3 = GNDA;
	pin T4 = GNDA;
	pin T5 = SERDES_S45_CH1_VCCTX;
	pin T6 = GNDA;
	pin T7 = GNDA;
	pin T8 = GNDA;
	pin T9 = GNDA;
	pin T10 = GNDA;
	pin T11 = GNDA;
	pin T12 = GNDA;
	pin T13 = TDI;
	pin T14 = M1;
	pin T15 = PROG_B;
	pin T16 = GND;
	pin T17 = IOB_S12_1;
	pin T18 = IOB_S10_0;
	pin U1 = SERDES_S45_CLK_P;
	pin U2 = GNDA;
	pin U3 = GNDA;
	pin U4 = GNDA;
	pin U5 = GNDA;
	pin U6 = SERDES_S45_CH1_VCCRX;
	pin U7 = GNDA;
	pin U8 = SERDES_S45_CH0_VCCRX;
	pin U9 = GNDA;
	pin U10 = GNDA;
	pin U11 = GNDA;
	pin U12 = SERDES_S45_CH0_VCCTX;
	pin U13 = TCK;
	pin U14 = M0;
	pin U15 = DONE;
	pin U16 = CCLK;
	pin U17 = IOB_S14_0;
	pin U18 = IOB_S10_1;
	pin V2 = SERDES_S45_CH1_OUT_N;
	pin V3 = SERDES_S45_CH1_OUT_P;
	pin V4 = GNDA;
	pin V5 = SERDES_S45_CH1_IN_N;
	pin V6 = SERDES_S45_CH1_IN_P;
	pin V7 = GNDA;
	pin V8 = SERDES_S45_CH0_IN_N;
	pin V9 = SERDES_S45_CH0_IN_P;
	pin V10 = GNDA;
	pin V11 = SERDES_S45_CH0_OUT_N;
	pin V12 = SERDES_S45_CH0_OUT_P;
	pin V13 = TMS;
	pin V14 = TDO;
	pin V15 = M2;
	pin V16 = INIT_B;
	pin V17 = IOB_S14_1;
}

device LAE5U-12F {
	chip CHIP0;
	bond CABGA256 = BOND0;
	bond CABGA381 = BOND1;
	bond CSFBGA285 = BOND2;
	speed 6;
	speed 7;
	combo CABGA256 6;
	combo CABGA256 7;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
}

device LFE5U-12F {
	chip CHIP0;
	bond TQFP144 = BOND3;
	bond CABGA256 = BOND0;
	bond CABGA381 = BOND1;
	bond CSFBGA285 = BOND2;
	speed 6;
	speed 7;
	speed 8;
	combo TQFP144 6;
	combo TQFP144 7;
	combo TQFP144 8;
	combo CABGA256 6;
	combo CABGA256 7;
	combo CABGA256 8;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CABGA381 8;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
	combo CSFBGA285 8;
}

device LFE5U-25F {
	chip CHIP0;
	bond TQFP144 = BOND3;
	bond CABGA256 = BOND0;
	bond CABGA381 = BOND1;
	bond CSFBGA285 = BOND2;
	speed 6;
	speed 7;
	speed 8;
	combo TQFP144 6;
	combo TQFP144 7;
	combo TQFP144 8;
	combo CABGA256 6;
	combo CABGA256 7;
	combo CABGA256 8;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CABGA381 8;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
	combo CSFBGA285 8;
}

device LFE5U-45F {
	chip CHIP1;
	bond TQFP144 = BOND4;
	bond CABGA256 = BOND5;
	bond CABGA381 = BOND6;
	bond CABGA554 = BOND7;
	bond CSFBGA285 = BOND8;
	speed 6;
	speed 7;
	speed 8;
	combo TQFP144 6;
	combo TQFP144 7;
	combo TQFP144 8;
	combo CABGA256 6;
	combo CABGA256 7;
	combo CABGA256 8;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CABGA381 8;
	combo CABGA554 6;
	combo CABGA554 7;
	combo CABGA554 8;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
	combo CSFBGA285 8;
}

device LFE5U-85F {
	chip CHIP2;
	bond CABGA381 = BOND9;
	bond CABGA554 = BOND10;
	bond CABGA756 = BOND11;
	bond CSFBGA285 = BOND12;
	speed 6;
	speed 7;
	speed 8;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CABGA381 8;
	combo CABGA554 6;
	combo CABGA554 7;
	combo CABGA554 8;
	combo CABGA756 6;
	combo CABGA756 7;
	combo CABGA756 8;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
	combo CSFBGA285 8;
}

device LAE5UM-25F {
	chip CHIP3;
	bond CABGA381 = BOND13;
	bond CSFBGA285 = BOND14;
	speed 6;
	speed 7;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
}

device LFE5UM-25F {
	chip CHIP3;
	bond CABGA381 = BOND13;
	bond CSFBGA285 = BOND14;
	speed 6;
	speed 7;
	speed 8;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CABGA381 8;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
	combo CSFBGA285 8;
}

device LFE5UM5G-25F {
	chip CHIP3;
	bond CABGA381 = BOND13;
	bond CSFBGA285 = BOND14;
	speed 8;
	combo CABGA381 8;
	combo CSFBGA285 8;
}

device LAE5UM-45F {
	chip CHIP4;
	bond CABGA381 = BOND15;
	bond CABGA554 = BOND16;
	bond CSFBGA285 = BOND17;
	speed 6;
	speed 7;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CABGA554 6;
	combo CABGA554 7;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
}

device LFE5UM-45F {
	chip CHIP4;
	bond CABGA381 = BOND15;
	bond CABGA554 = BOND16;
	bond CSFBGA285 = BOND17;
	speed 6;
	speed 7;
	speed 8;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CABGA381 8;
	combo CABGA554 6;
	combo CABGA554 7;
	combo CABGA554 8;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
	combo CSFBGA285 8;
}

device LFE5UM5G-45F {
	chip CHIP4;
	bond CABGA381 = BOND15;
	bond CABGA554 = BOND16;
	bond CSFBGA285 = BOND17;
	speed 8;
	combo CABGA381 8;
	combo CABGA554 8;
	combo CSFBGA285 8;
}

device LAE5UM-85F {
	chip CHIP5;
	bond CABGA381 = BOND18;
	bond CABGA554 = BOND19;
	bond CABGA756 = BOND20;
	bond CSFBGA285 = BOND21;
	speed 6;
	speed 7;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CABGA554 6;
	combo CABGA554 7;
	combo CABGA756 6;
	combo CABGA756 7;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
}

device LFE5UM-85F {
	chip CHIP5;
	bond CABGA381 = BOND18;
	bond CABGA554 = BOND19;
	bond CABGA756 = BOND20;
	bond CSFBGA285 = BOND21;
	speed 6;
	speed 7;
	speed 8;
	combo CABGA381 6;
	combo CABGA381 7;
	combo CABGA381 8;
	combo CABGA554 6;
	combo CABGA554 7;
	combo CABGA554 8;
	combo CABGA756 6;
	combo CABGA756 7;
	combo CABGA756 8;
	combo CSFBGA285 6;
	combo CSFBGA285 7;
	combo CSFBGA285 8;
}

device LFE5UM5G-85F {
	chip CHIP5;
	bond CABGA381 = BOND18;
	bond CABGA554 = BOND19;
	bond CABGA756 = BOND20;
	bond CSFBGA285 = BOND21;
	speed 8;
	combo CABGA381 8;
	combo CABGA554 8;
	combo CABGA756 8;
	combo CSFBGA285 8;
}

intdb {
	region_slot PCLK0;
	region_slot PCLK1;
	region_slot PCLK2;
	region_slot PCLK3;
	region_slot SCLK0;
	region_slot SCLK1;
	region_slot SCLK2;
	region_slot SCLK3;
	region_slot VSDCLK;
	wire TIE0: tie 0;
	wire TIE1: tie 1;
	wire X0_W0: mux;
	wire X0_W1: mux;
	wire X0_E0: mux;
	wire X0_E1: mux;
	wire X0_S0: mux;
	wire X0_S1: mux;
	wire X0_N0: mux;
	wire X0_N1: mux;
	wire X1_W0_0: mux;
	wire X1_W0_1: branch E;
	wire X1_W1_0: mux;
	wire X1_W1_1: branch E;
	wire X1_E0_0: mux;
	wire X1_E0_1: branch W;
	wire X1_E1_0: mux;
	wire X1_E1_1: branch W;
	wire X1_S0_0: mux;
	wire X1_S0_1: branch N;
	wire X1_S1_0: mux;
	wire X1_S1_1: branch N;
	wire X1_N0_0: mux;
	wire X1_N0_1: branch S;
	wire X1_N1_0: mux;
	wire X1_N1_1: branch S;
	wire X2_W0_0: mux;
	wire X2_W0_1: branch E;
	wire X2_W0_2: branch E;
	wire X2_W1_0: mux;
	wire X2_W1_1: branch E;
	wire X2_W1_2: branch E;
	wire X2_W2_0: mux;
	wire X2_W2_1: branch E;
	wire X2_W2_2: branch E;
	wire X2_W3_0: mux;
	wire X2_W3_1: branch E;
	wire X2_W3_2: branch E;
	wire X2_W4_0: mux;
	wire X2_W4_1: branch E;
	wire X2_W4_2: branch E;
	wire X2_W5_0: mux;
	wire X2_W5_1: branch E;
	wire X2_W5_2: branch E;
	wire X2_W6_0: mux;
	wire X2_W6_1: branch E;
	wire X2_W6_2: branch E;
	wire X2_W7_0: mux;
	wire X2_W7_1: branch E;
	wire X2_W7_2: branch E;
	wire X2_E0_0: mux;
	wire X2_E0_1: branch W;
	wire X2_E0_2: branch W;
	wire X2_E1_0: mux;
	wire X2_E1_1: branch W;
	wire X2_E1_2: branch W;
	wire X2_E2_0: mux;
	wire X2_E2_1: branch W;
	wire X2_E2_2: branch W;
	wire X2_E3_0: mux;
	wire X2_E3_1: branch W;
	wire X2_E3_2: branch W;
	wire X2_E4_0: mux;
	wire X2_E4_1: branch W;
	wire X2_E4_2: branch W;
	wire X2_E5_0: mux;
	wire X2_E5_1: branch W;
	wire X2_E5_2: branch W;
	wire X2_E6_0: mux;
	wire X2_E6_1: branch W;
	wire X2_E6_2: branch W;
	wire X2_E7_0: mux;
	wire X2_E7_1: branch W;
	wire X2_E7_2: branch W;
	wire X2_S0_0: mux;
	wire X2_S0_1: branch N;
	wire X2_S0_2: branch N;
	wire X2_S1_0: mux;
	wire X2_S1_1: branch N;
	wire X2_S1_2: branch N;
	wire X2_S2_0: mux;
	wire X2_S2_1: branch N;
	wire X2_S2_2: branch N;
	wire X2_S3_0: mux;
	wire X2_S3_1: branch N;
	wire X2_S3_2: branch N;
	wire X2_S4_0: mux;
	wire X2_S4_1: branch N;
	wire X2_S4_2: branch N;
	wire X2_S5_0: mux;
	wire X2_S5_1: branch N;
	wire X2_S5_2: branch N;
	wire X2_S6_0: mux;
	wire X2_S6_1: branch N;
	wire X2_S6_2: branch N;
	wire X2_S7_0: mux;
	wire X2_S7_1: branch N;
	wire X2_S7_2: branch N;
	wire X2_N0_0: mux;
	wire X2_N0_1: branch S;
	wire X2_N0_2: branch S;
	wire X2_N1_0: mux;
	wire X2_N1_1: branch S;
	wire X2_N1_2: branch S;
	wire X2_N2_0: mux;
	wire X2_N2_1: branch S;
	wire X2_N2_2: branch S;
	wire X2_N3_0: mux;
	wire X2_N3_1: branch S;
	wire X2_N3_2: branch S;
	wire X2_N4_0: mux;
	wire X2_N4_1: branch S;
	wire X2_N4_2: branch S;
	wire X2_N5_0: mux;
	wire X2_N5_1: branch S;
	wire X2_N5_2: branch S;
	wire X2_N6_0: mux;
	wire X2_N6_1: branch S;
	wire X2_N6_2: branch S;
	wire X2_N7_0: mux;
	wire X2_N7_1: branch S;
	wire X2_N7_2: branch S;
	wire X6_W0_0: mux;
	wire X6_W0_1: branch E;
	wire X6_W0_2: branch E;
	wire X6_W0_3: branch E;
	wire X6_W0_4: branch E;
	wire X6_W0_5: branch E;
	wire X6_W0_6: branch E;
	wire X6_W1_0: mux;
	wire X6_W1_1: branch E;
	wire X6_W1_2: branch E;
	wire X6_W1_3: branch E;
	wire X6_W1_4: branch E;
	wire X6_W1_5: branch E;
	wire X6_W1_6: branch E;
	wire X6_W2_0: mux;
	wire X6_W2_1: branch E;
	wire X6_W2_2: branch E;
	wire X6_W2_3: branch E;
	wire X6_W2_4: branch E;
	wire X6_W2_5: branch E;
	wire X6_W2_6: branch E;
	wire X6_W3_0: mux;
	wire X6_W3_1: branch E;
	wire X6_W3_2: branch E;
	wire X6_W3_3: branch E;
	wire X6_W3_4: branch E;
	wire X6_W3_5: branch E;
	wire X6_W3_6: branch E;
	wire X6_E0_0: mux;
	wire X6_E0_1: branch W;
	wire X6_E0_2: branch W;
	wire X6_E0_3: branch W;
	wire X6_E0_4: branch W;
	wire X6_E0_5: branch W;
	wire X6_E0_6: branch W;
	wire X6_E1_0: mux;
	wire X6_E1_1: branch W;
	wire X6_E1_2: branch W;
	wire X6_E1_3: branch W;
	wire X6_E1_4: branch W;
	wire X6_E1_5: branch W;
	wire X6_E1_6: branch W;
	wire X6_E2_0: mux;
	wire X6_E2_1: branch W;
	wire X6_E2_2: branch W;
	wire X6_E2_3: branch W;
	wire X6_E2_4: branch W;
	wire X6_E2_5: branch W;
	wire X6_E2_6: branch W;
	wire X6_E3_0: mux;
	wire X6_E3_1: branch W;
	wire X6_E3_2: branch W;
	wire X6_E3_3: branch W;
	wire X6_E3_4: branch W;
	wire X6_E3_5: branch W;
	wire X6_E3_6: branch W;
	wire X6_S0_0: mux;
	wire X6_S0_1: branch N;
	wire X6_S0_2: branch N;
	wire X6_S0_3: branch N;
	wire X6_S0_4: branch N;
	wire X6_S0_5: branch N;
	wire X6_S0_6: branch N;
	wire X6_S1_0: mux;
	wire X6_S1_1: branch N;
	wire X6_S1_2: branch N;
	wire X6_S1_3: branch N;
	wire X6_S1_4: branch N;
	wire X6_S1_5: branch N;
	wire X6_S1_6: branch N;
	wire X6_S2_0: mux;
	wire X6_S2_1: branch N;
	wire X6_S2_2: branch N;
	wire X6_S2_3: branch N;
	wire X6_S2_4: branch N;
	wire X6_S2_5: branch N;
	wire X6_S2_6: branch N;
	wire X6_S3_0: mux;
	wire X6_S3_1: branch N;
	wire X6_S3_2: branch N;
	wire X6_S3_3: branch N;
	wire X6_S3_4: branch N;
	wire X6_S3_5: branch N;
	wire X6_S3_6: branch N;
	wire X6_N0_0: mux;
	wire X6_N0_1: branch S;
	wire X6_N0_2: branch S;
	wire X6_N0_3: branch S;
	wire X6_N0_4: branch S;
	wire X6_N0_5: branch S;
	wire X6_N0_6: branch S;
	wire X6_N1_0: mux;
	wire X6_N1_1: branch S;
	wire X6_N1_2: branch S;
	wire X6_N1_3: branch S;
	wire X6_N1_4: branch S;
	wire X6_N1_5: branch S;
	wire X6_N1_6: branch S;
	wire X6_N2_0: mux;
	wire X6_N2_1: branch S;
	wire X6_N2_2: branch S;
	wire X6_N2_3: branch S;
	wire X6_N2_4: branch S;
	wire X6_N2_5: branch S;
	wire X6_N2_6: branch S;
	wire X6_N3_0: mux;
	wire X6_N3_1: branch S;
	wire X6_N3_2: branch S;
	wire X6_N3_3: branch S;
	wire X6_N3_4: branch S;
	wire X6_N3_5: branch S;
	wire X6_N3_6: branch S;
	wire PCLK0: regional PCLK0;
	wire PCLK1: regional PCLK0;
	wire PCLK2: regional PCLK0;
	wire PCLK3: regional PCLK0;
	wire PCLK4: regional PCLK0;
	wire PCLK5: regional PCLK0;
	wire PCLK6: regional PCLK0;
	wire PCLK7: regional PCLK0;
	wire PCLK8: regional PCLK0;
	wire PCLK9: regional PCLK0;
	wire PCLK10: regional PCLK0;
	wire PCLK11: regional PCLK0;
	wire PCLK12: regional PCLK0;
	wire PCLK13: regional PCLK0;
	wire PCLK14: regional PCLK0;
	wire PCLK15: regional PCLK0;
	wire IMUX_A0: mux;
	wire IMUX_A1: mux;
	wire IMUX_A2: mux;
	wire IMUX_A3: mux;
	wire IMUX_A4: mux;
	wire IMUX_A5: mux;
	wire IMUX_A6: mux;
	wire IMUX_A7: mux;
	wire IMUX_B0: mux;
	wire IMUX_B1: mux;
	wire IMUX_B2: mux;
	wire IMUX_B3: mux;
	wire IMUX_B4: mux;
	wire IMUX_B5: mux;
	wire IMUX_B6: mux;
	wire IMUX_B7: mux;
	wire IMUX_C0: mux;
	wire IMUX_C1: mux;
	wire IMUX_C2: mux;
	wire IMUX_C3: mux;
	wire IMUX_C4: mux;
	wire IMUX_C5: mux;
	wire IMUX_C6: mux;
	wire IMUX_C7: mux;
	wire IMUX_D0: mux;
	wire IMUX_D1: mux;
	wire IMUX_D2: mux;
	wire IMUX_D3: mux;
	wire IMUX_D4: mux;
	wire IMUX_D5: mux;
	wire IMUX_D6: mux;
	wire IMUX_D7: mux;
	wire IMUX_M0: mux;
	wire IMUX_M1: mux;
	wire IMUX_M2: mux;
	wire IMUX_M3: mux;
	wire IMUX_M4: mux;
	wire IMUX_M5: mux;
	wire IMUX_M6: mux;
	wire IMUX_M7: mux;
	wire IMUX_CLK0: mux;
	wire IMUX_CLK1: mux;
	wire IMUX_LSR0: mux;
	wire IMUX_LSR1: mux;
	wire IMUX_MUXCLK0: mux;
	wire IMUX_MUXCLK1: mux;
	wire IMUX_MUXCLK2: mux;
	wire IMUX_MUXCLK3: mux;
	wire IMUX_MUXLSR0: mux;
	wire IMUX_MUXLSR1: mux;
	wire IMUX_MUXLSR2: mux;
	wire IMUX_MUXLSR3: mux;
	wire IMUX_CE0: mux;
	wire IMUX_CE1: mux;
	wire IMUX_CE2: mux;
	wire IMUX_CE3: mux;
	wire OUT_F0: bel;
	wire OUT_F1: bel;
	wire OUT_F2: bel;
	wire OUT_F3: bel;
	wire OUT_F3_W: branch E;
	wire OUT_F4: bel;
	wire OUT_F5: bel;
	wire OUT_F6: bel;
	wire OUT_F7: bel;
	wire OUT_Q0: bel;
	wire OUT_Q1: bel;
	wire OUT_Q2: bel;
	wire OUT_Q3: bel;
	wire OUT_Q4: bel;
	wire OUT_Q5: bel;
	wire OUT_Q6: bel;
	wire OUT_Q7: bel;
	wire OUT_TI0: bel;
	wire OUT_TI1: bel;
	wire OUT_TI2: bel;
	wire OUT_TI3: bel;
	wire OUT_TI4: bel;
	wire OUT_TI5: bel;
	wire OUT_TI6: bel;
	wire OUT_TI7: bel;
	wire OUT_TI8: bel;
	wire OUT_TI9: bel;
	wire OUT_TI10: bel;
	wire OUT_TI11: bel;

	tile_slot INT {
		bel_slot INT: legacy;

		tile_class INT_PLC {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_W0_0 = X6_W1_6 | X6_E1_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W1_0 = X6_W3_6 | X6_E3_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_E0_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E1_0 = X6_W2_6 | X6_E2_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S1_6 | X6_N1_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S1_0 = X6_S3_6 | X6_N3_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_N0_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N1_0 = X6_S2_6 | X6_N2_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_W6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W4_2 | X2_W7_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W5_2 | X2_W6_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E3_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S4_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S5_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q7;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q6;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N0_0 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W1_0 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_CLK0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CLK1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_MUXCLK0 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXCLK1 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXCLK2 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXCLK3 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXLSR0 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_MUXLSR1 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_MUXLSR2 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_MUXLSR3 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
			}
		}

		tile_class INT_IO_WE {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_W0_0 = X6_W1_6 | X6_E1_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W1_0 = X6_W3_6 | X6_E3_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_E0_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E1_0 = X6_W2_6 | X6_E2_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S1_6 | X6_N1_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S1_0 = X6_S3_6 | X6_N3_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_N0_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N1_0 = X6_S2_6 | X6_N2_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_W6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W4_2 | X2_W7_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W5_2 | X2_W6_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E3_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S4_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S5_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q7;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q6;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N0_0 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W1_0 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_CLK0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CLK1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
			}
		}

		tile_class INT_IO_S {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_W0_0 = X6_W1_6 | X6_E1_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W1_0 = X6_W3_6 | X6_E3_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_E0_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E1_0 = X6_W2_6 | X6_E2_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S1_6 | X6_N1_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S1_0 = X6_S3_6 | X6_N3_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_N0_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N1_0 = X6_S2_6 | X6_N2_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_W6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W4_2 | X2_W7_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W5_2 | X2_W6_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E3_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S4_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S5_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q7;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q6;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N0_0 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W1_0 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_CLK0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CLK1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
			}
		}

		tile_class INT_IO_N {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_W0_0 = X6_W1_6 | X6_E1_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W1_0 = X6_W3_6 | X6_E3_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_E0_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E1_0 = X6_W2_6 | X6_E2_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S1_6 | X6_N1_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S1_0 = X6_S3_6 | X6_N3_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_N0_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N1_0 = X6_S2_6 | X6_N2_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_W6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W4_2 | X2_W7_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W5_2 | X2_W6_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E3_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S4_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S5_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q7;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q6;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N0_0 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W1_0 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_CLK0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CLK1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
			}
		}

		tile_class INT_EBR {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_W0_0 = X6_W1_6 | X6_E1_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W1_0 = X6_W3_6 | X6_E3_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_E0_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E1_0 = X6_W2_6 | X6_E2_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S1_6 | X6_N1_6 | PCLK0 | PCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S1_0 = X6_S3_6 | X6_N3_6 | PCLK1 | PCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_N0_6 | PCLK2 | PCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N1_0 = X6_S2_6 | X6_N2_6 | PCLK3 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_W6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W4_2 | X2_W7_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W5_2 | X2_W6_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E3_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S4_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S5_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q7;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q6;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N0_0 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W1_0 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_CLK0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CLK1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK14 | PCLK15;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
				mux IMUX_CE3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15;
			}
		}
	}

	tile_slot IO {
		bel_slot IO0: legacy;
		bel_slot IO1: legacy;
		bel_slot IO2: legacy;
		bel_slot IO3: legacy;
		bel_slot IO4: legacy;
		bel_slot IO5: legacy;
		bel_slot IO6: legacy;
		bel_slot IO7: legacy;
		bel_slot IO8: legacy;
		bel_slot IO9: legacy;
		bel_slot IO10: legacy;
		bel_slot IO11: legacy;
		bel_slot PICTEST0: legacy;
		bel_slot PICTEST1: legacy;
		bel_slot PICTEST2: legacy;

		tile_class IO_W4 {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_F6;
				input CLK = CELL2.IMUX_CLK0;
				output DI = CELL2.OUT_F5;
				input DIRECTION = CELL2.IMUX_A2;
				output INFF = CELL2.OUT_F4;
				input LOADN = CELL2.IMUX_C2;
				input LSR = CELL2.IMUX_LSR0;
				input MOVE = CELL2.IMUX_B2;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_Q1;
				output RXDATA5 = CELL2.OUT_Q2;
				output RXDATA6 = CELL2.OUT_Q3;
				input SLIP = CELL2.IMUX_B1;
				input TSDATA0 = CELL2.IMUX_B0;
				input TSDATA1 = CELL2.IMUX_C1;
				input TXDATA0 = CELL2.IMUX_A0;
				input TXDATA1 = CELL2.IMUX_C0;
				input TXDATA2 = CELL2.IMUX_D0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_A3;
				input TXDATA5 = CELL2.IMUX_C3;
				input TXDATA6 = CELL2.IMUX_D3;
			}

			bel IO1 {
				input CE = CELL2.IMUX_CE1;
				output CFLAG = CELL2.OUT_F7;
				input CLK = CELL2.IMUX_CLK1;
				output DI = CELL2.OUT_Q5;
				input DIRECTION = CELL2.IMUX_A5;
				output INFF = CELL2.OUT_Q4;
				input LOADN = CELL2.IMUX_C5;
				input LSR = CELL2.IMUX_LSR1;
				input MOVE = CELL2.IMUX_B5;
				output RXDATA0 = CELL2.OUT_Q0;
				output RXDATA1 = CELL2.OUT_Q1;
				output RXDATA2 = CELL2.OUT_Q2;
				output RXDATA3 = CELL2.OUT_Q3;
				input SLIP = CELL2.IMUX_B4;
				input TSDATA0 = CELL2.IMUX_B3;
				input TSDATA1 = CELL2.IMUX_C4;
				input TXDATA0 = CELL2.IMUX_A3;
				input TXDATA1 = CELL2.IMUX_C3;
				input TXDATA2 = CELL2.IMUX_D3;
				input TXDATA3 = CELL2.IMUX_A4;
			}

			bel IO2 {
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_F6;
				input CLK = CELL0.IMUX_CLK0;
				output DI = CELL0.OUT_F5;
				input DIRECTION = CELL0.IMUX_A2;
				output INFF = CELL0.OUT_F4;
				input LOADN = CELL0.IMUX_C2;
				input LSR = CELL0.IMUX_LSR0;
				input MOVE = CELL0.IMUX_B2;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_Q1;
				output RXDATA5 = CELL0.OUT_Q2;
				output RXDATA6 = CELL0.OUT_Q3;
				input SLIP = CELL0.IMUX_B1;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_C1;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_C0;
				input TXDATA2 = CELL0.IMUX_D0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_A3;
				input TXDATA5 = CELL0.IMUX_C3;
				input TXDATA6 = CELL0.IMUX_D3;
			}

			bel IO3 {
				input CE = CELL0.IMUX_CE1;
				output CFLAG = CELL0.OUT_F7;
				input CLK = CELL0.IMUX_CLK1;
				output DI = CELL0.OUT_Q5;
				input DIRECTION = CELL0.IMUX_A5;
				output INFF = CELL0.OUT_Q4;
				input LOADN = CELL0.IMUX_C5;
				input LSR = CELL0.IMUX_LSR1;
				input MOVE = CELL0.IMUX_B5;
				output RXDATA0 = CELL0.OUT_Q0;
				output RXDATA1 = CELL0.OUT_Q1;
				output RXDATA2 = CELL0.OUT_Q2;
				output RXDATA3 = CELL0.OUT_Q3;
				input SLIP = CELL0.IMUX_B4;
				input TSDATA0 = CELL0.IMUX_B3;
				input TSDATA1 = CELL0.IMUX_C4;
				input TXDATA0 = CELL0.IMUX_A3;
				input TXDATA1 = CELL0.IMUX_C3;
				input TXDATA2 = CELL0.IMUX_D3;
				input TXDATA3 = CELL0.IMUX_A4;
			}

			// wire CELL0.IMUX_A0                  IO2.TXDATA0
			// wire CELL0.IMUX_A1                  IO2.TXDATA3
			// wire CELL0.IMUX_A2                  IO2.DIRECTION
			// wire CELL0.IMUX_A3                  IO2.TXDATA4 IO3.TXDATA0
			// wire CELL0.IMUX_A4                  IO3.TXDATA3
			// wire CELL0.IMUX_A5                  IO3.DIRECTION
			// wire CELL0.IMUX_B0                  IO2.TSDATA0
			// wire CELL0.IMUX_B1                  IO2.SLIP
			// wire CELL0.IMUX_B2                  IO2.MOVE
			// wire CELL0.IMUX_B3                  IO3.TSDATA0
			// wire CELL0.IMUX_B4                  IO3.SLIP
			// wire CELL0.IMUX_B5                  IO3.MOVE
			// wire CELL0.IMUX_C0                  IO2.TXDATA1
			// wire CELL0.IMUX_C1                  IO2.TSDATA1
			// wire CELL0.IMUX_C2                  IO2.LOADN
			// wire CELL0.IMUX_C3                  IO2.TXDATA5 IO3.TXDATA1
			// wire CELL0.IMUX_C4                  IO3.TSDATA1
			// wire CELL0.IMUX_C5                  IO3.LOADN
			// wire CELL0.IMUX_D0                  IO2.TXDATA2
			// wire CELL0.IMUX_D3                  IO2.TXDATA6 IO3.TXDATA2
			// wire CELL0.IMUX_CLK0                IO2.CLK
			// wire CELL0.IMUX_CLK1                IO3.CLK
			// wire CELL0.IMUX_LSR0                IO2.LSR
			// wire CELL0.IMUX_LSR1                IO3.LSR
			// wire CELL0.IMUX_CE0                 IO2.CE
			// wire CELL0.IMUX_CE1                 IO3.CE
			// wire CELL0.OUT_F0                   IO2.RXDATA0
			// wire CELL0.OUT_F1                   IO2.RXDATA1
			// wire CELL0.OUT_F2                   IO2.RXDATA2
			// wire CELL0.OUT_F3                   IO2.RXDATA3
			// wire CELL0.OUT_F4                   IO2.INFF
			// wire CELL0.OUT_F5                   IO2.DI
			// wire CELL0.OUT_F6                   IO2.CFLAG
			// wire CELL0.OUT_F7                   IO3.CFLAG
			// wire CELL0.OUT_Q0                   IO3.RXDATA0
			// wire CELL0.OUT_Q1                   IO2.RXDATA4 IO3.RXDATA1
			// wire CELL0.OUT_Q2                   IO2.RXDATA5 IO3.RXDATA2
			// wire CELL0.OUT_Q3                   IO2.RXDATA6 IO3.RXDATA3
			// wire CELL0.OUT_Q4                   IO3.INFF
			// wire CELL0.OUT_Q5                   IO3.DI
			// wire CELL2.IMUX_A0                  IO0.TXDATA0
			// wire CELL2.IMUX_A1                  IO0.TXDATA3
			// wire CELL2.IMUX_A2                  IO0.DIRECTION
			// wire CELL2.IMUX_A3                  IO0.TXDATA4 IO1.TXDATA0
			// wire CELL2.IMUX_A4                  IO1.TXDATA3
			// wire CELL2.IMUX_A5                  IO1.DIRECTION
			// wire CELL2.IMUX_B0                  IO0.TSDATA0
			// wire CELL2.IMUX_B1                  IO0.SLIP
			// wire CELL2.IMUX_B2                  IO0.MOVE
			// wire CELL2.IMUX_B3                  IO1.TSDATA0
			// wire CELL2.IMUX_B4                  IO1.SLIP
			// wire CELL2.IMUX_B5                  IO1.MOVE
			// wire CELL2.IMUX_C0                  IO0.TXDATA1
			// wire CELL2.IMUX_C1                  IO0.TSDATA1
			// wire CELL2.IMUX_C2                  IO0.LOADN
			// wire CELL2.IMUX_C3                  IO0.TXDATA5 IO1.TXDATA1
			// wire CELL2.IMUX_C4                  IO1.TSDATA1
			// wire CELL2.IMUX_C5                  IO1.LOADN
			// wire CELL2.IMUX_D0                  IO0.TXDATA2
			// wire CELL2.IMUX_D3                  IO0.TXDATA6 IO1.TXDATA2
			// wire CELL2.IMUX_CLK0                IO0.CLK
			// wire CELL2.IMUX_CLK1                IO1.CLK
			// wire CELL2.IMUX_LSR0                IO0.LSR
			// wire CELL2.IMUX_LSR1                IO1.LSR
			// wire CELL2.IMUX_CE0                 IO0.CE
			// wire CELL2.IMUX_CE1                 IO1.CE
			// wire CELL2.OUT_F0                   IO0.RXDATA0
			// wire CELL2.OUT_F1                   IO0.RXDATA1
			// wire CELL2.OUT_F2                   IO0.RXDATA2
			// wire CELL2.OUT_F3                   IO0.RXDATA3
			// wire CELL2.OUT_F4                   IO0.INFF
			// wire CELL2.OUT_F5                   IO0.DI
			// wire CELL2.OUT_F6                   IO0.CFLAG
			// wire CELL2.OUT_F7                   IO1.CFLAG
			// wire CELL2.OUT_Q0                   IO1.RXDATA0
			// wire CELL2.OUT_Q1                   IO0.RXDATA4 IO1.RXDATA1
			// wire CELL2.OUT_Q2                   IO0.RXDATA5 IO1.RXDATA2
			// wire CELL2.OUT_Q3                   IO0.RXDATA6 IO1.RXDATA3
			// wire CELL2.OUT_Q4                   IO1.INFF
			// wire CELL2.OUT_Q5                   IO1.DI
		}

		tile_class IO_E4 {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_F6;
				input CLK = CELL2.IMUX_CLK0;
				output DI = CELL2.OUT_F5;
				input DIRECTION = CELL2.IMUX_A2;
				output INFF = CELL2.OUT_F4;
				input LOADN = CELL2.IMUX_C2;
				input LSR = CELL2.IMUX_LSR0;
				input MOVE = CELL2.IMUX_B2;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_Q1;
				output RXDATA5 = CELL2.OUT_Q2;
				output RXDATA6 = CELL2.OUT_Q3;
				input SLIP = CELL2.IMUX_B1;
				input TSDATA0 = CELL2.IMUX_B0;
				input TSDATA1 = CELL2.IMUX_C1;
				input TXDATA0 = CELL2.IMUX_A0;
				input TXDATA1 = CELL2.IMUX_C0;
				input TXDATA2 = CELL2.IMUX_D0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_A3;
				input TXDATA5 = CELL2.IMUX_C3;
				input TXDATA6 = CELL2.IMUX_D3;
			}

			bel IO1 {
				input CE = CELL2.IMUX_CE1;
				output CFLAG = CELL2.OUT_F7;
				input CLK = CELL2.IMUX_CLK1;
				output DI = CELL2.OUT_Q5;
				input DIRECTION = CELL2.IMUX_A5;
				output INFF = CELL2.OUT_Q4;
				input LOADN = CELL2.IMUX_C5;
				input LSR = CELL2.IMUX_LSR1;
				input MOVE = CELL2.IMUX_B5;
				output RXDATA0 = CELL2.OUT_Q0;
				output RXDATA1 = CELL2.OUT_Q1;
				output RXDATA2 = CELL2.OUT_Q2;
				output RXDATA3 = CELL2.OUT_Q3;
				input SLIP = CELL2.IMUX_B4;
				input TSDATA0 = CELL2.IMUX_B3;
				input TSDATA1 = CELL2.IMUX_C4;
				input TXDATA0 = CELL2.IMUX_A3;
				input TXDATA1 = CELL2.IMUX_C3;
				input TXDATA2 = CELL2.IMUX_D3;
				input TXDATA3 = CELL2.IMUX_A4;
			}

			bel IO2 {
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_F6;
				input CLK = CELL0.IMUX_CLK0;
				output DI = CELL0.OUT_F5;
				input DIRECTION = CELL0.IMUX_A2;
				output INFF = CELL0.OUT_F4;
				input LOADN = CELL0.IMUX_C2;
				input LSR = CELL0.IMUX_LSR0;
				input MOVE = CELL0.IMUX_B2;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_Q1;
				output RXDATA5 = CELL0.OUT_Q2;
				output RXDATA6 = CELL0.OUT_Q3;
				input SLIP = CELL0.IMUX_B1;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_C1;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_C0;
				input TXDATA2 = CELL0.IMUX_D0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_A3;
				input TXDATA5 = CELL0.IMUX_C3;
				input TXDATA6 = CELL0.IMUX_D3;
			}

			bel IO3 {
				input CE = CELL0.IMUX_CE1;
				output CFLAG = CELL0.OUT_F7;
				input CLK = CELL0.IMUX_CLK1;
				output DI = CELL0.OUT_Q5;
				input DIRECTION = CELL0.IMUX_A5;
				output INFF = CELL0.OUT_Q4;
				input LOADN = CELL0.IMUX_C5;
				input LSR = CELL0.IMUX_LSR1;
				input MOVE = CELL0.IMUX_B5;
				output RXDATA0 = CELL0.OUT_Q0;
				output RXDATA1 = CELL0.OUT_Q1;
				output RXDATA2 = CELL0.OUT_Q2;
				output RXDATA3 = CELL0.OUT_Q3;
				input SLIP = CELL0.IMUX_B4;
				input TSDATA0 = CELL0.IMUX_B3;
				input TSDATA1 = CELL0.IMUX_C4;
				input TXDATA0 = CELL0.IMUX_A3;
				input TXDATA1 = CELL0.IMUX_C3;
				input TXDATA2 = CELL0.IMUX_D3;
				input TXDATA3 = CELL0.IMUX_A4;
			}

			// wire CELL0.IMUX_A0                  IO2.TXDATA0
			// wire CELL0.IMUX_A1                  IO2.TXDATA3
			// wire CELL0.IMUX_A2                  IO2.DIRECTION
			// wire CELL0.IMUX_A3                  IO2.TXDATA4 IO3.TXDATA0
			// wire CELL0.IMUX_A4                  IO3.TXDATA3
			// wire CELL0.IMUX_A5                  IO3.DIRECTION
			// wire CELL0.IMUX_B0                  IO2.TSDATA0
			// wire CELL0.IMUX_B1                  IO2.SLIP
			// wire CELL0.IMUX_B2                  IO2.MOVE
			// wire CELL0.IMUX_B3                  IO3.TSDATA0
			// wire CELL0.IMUX_B4                  IO3.SLIP
			// wire CELL0.IMUX_B5                  IO3.MOVE
			// wire CELL0.IMUX_C0                  IO2.TXDATA1
			// wire CELL0.IMUX_C1                  IO2.TSDATA1
			// wire CELL0.IMUX_C2                  IO2.LOADN
			// wire CELL0.IMUX_C3                  IO2.TXDATA5 IO3.TXDATA1
			// wire CELL0.IMUX_C4                  IO3.TSDATA1
			// wire CELL0.IMUX_C5                  IO3.LOADN
			// wire CELL0.IMUX_D0                  IO2.TXDATA2
			// wire CELL0.IMUX_D3                  IO2.TXDATA6 IO3.TXDATA2
			// wire CELL0.IMUX_CLK0                IO2.CLK
			// wire CELL0.IMUX_CLK1                IO3.CLK
			// wire CELL0.IMUX_LSR0                IO2.LSR
			// wire CELL0.IMUX_LSR1                IO3.LSR
			// wire CELL0.IMUX_CE0                 IO2.CE
			// wire CELL0.IMUX_CE1                 IO3.CE
			// wire CELL0.OUT_F0                   IO2.RXDATA0
			// wire CELL0.OUT_F1                   IO2.RXDATA1
			// wire CELL0.OUT_F2                   IO2.RXDATA2
			// wire CELL0.OUT_F3                   IO2.RXDATA3
			// wire CELL0.OUT_F4                   IO2.INFF
			// wire CELL0.OUT_F5                   IO2.DI
			// wire CELL0.OUT_F6                   IO2.CFLAG
			// wire CELL0.OUT_F7                   IO3.CFLAG
			// wire CELL0.OUT_Q0                   IO3.RXDATA0
			// wire CELL0.OUT_Q1                   IO2.RXDATA4 IO3.RXDATA1
			// wire CELL0.OUT_Q2                   IO2.RXDATA5 IO3.RXDATA2
			// wire CELL0.OUT_Q3                   IO2.RXDATA6 IO3.RXDATA3
			// wire CELL0.OUT_Q4                   IO3.INFF
			// wire CELL0.OUT_Q5                   IO3.DI
			// wire CELL2.IMUX_A0                  IO0.TXDATA0
			// wire CELL2.IMUX_A1                  IO0.TXDATA3
			// wire CELL2.IMUX_A2                  IO0.DIRECTION
			// wire CELL2.IMUX_A3                  IO0.TXDATA4 IO1.TXDATA0
			// wire CELL2.IMUX_A4                  IO1.TXDATA3
			// wire CELL2.IMUX_A5                  IO1.DIRECTION
			// wire CELL2.IMUX_B0                  IO0.TSDATA0
			// wire CELL2.IMUX_B1                  IO0.SLIP
			// wire CELL2.IMUX_B2                  IO0.MOVE
			// wire CELL2.IMUX_B3                  IO1.TSDATA0
			// wire CELL2.IMUX_B4                  IO1.SLIP
			// wire CELL2.IMUX_B5                  IO1.MOVE
			// wire CELL2.IMUX_C0                  IO0.TXDATA1
			// wire CELL2.IMUX_C1                  IO0.TSDATA1
			// wire CELL2.IMUX_C2                  IO0.LOADN
			// wire CELL2.IMUX_C3                  IO0.TXDATA5 IO1.TXDATA1
			// wire CELL2.IMUX_C4                  IO1.TSDATA1
			// wire CELL2.IMUX_C5                  IO1.LOADN
			// wire CELL2.IMUX_D0                  IO0.TXDATA2
			// wire CELL2.IMUX_D3                  IO0.TXDATA6 IO1.TXDATA2
			// wire CELL2.IMUX_CLK0                IO0.CLK
			// wire CELL2.IMUX_CLK1                IO1.CLK
			// wire CELL2.IMUX_LSR0                IO0.LSR
			// wire CELL2.IMUX_LSR1                IO1.LSR
			// wire CELL2.IMUX_CE0                 IO0.CE
			// wire CELL2.IMUX_CE1                 IO1.CE
			// wire CELL2.OUT_F0                   IO0.RXDATA0
			// wire CELL2.OUT_F1                   IO0.RXDATA1
			// wire CELL2.OUT_F2                   IO0.RXDATA2
			// wire CELL2.OUT_F3                   IO0.RXDATA3
			// wire CELL2.OUT_F4                   IO0.INFF
			// wire CELL2.OUT_F5                   IO0.DI
			// wire CELL2.OUT_F6                   IO0.CFLAG
			// wire CELL2.OUT_F7                   IO1.CFLAG
			// wire CELL2.OUT_Q0                   IO1.RXDATA0
			// wire CELL2.OUT_Q1                   IO0.RXDATA4 IO1.RXDATA1
			// wire CELL2.OUT_Q2                   IO0.RXDATA5 IO1.RXDATA2
			// wire CELL2.OUT_Q3                   IO0.RXDATA6 IO1.RXDATA3
			// wire CELL2.OUT_Q4                   IO1.INFF
			// wire CELL2.OUT_Q5                   IO1.DI
		}

		tile_class IO_N2 {
			cell CELL0;
			cell CELL1;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_F3;
				input CLK = CELL0.IMUX_CLK0;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B1;
				output INFF = CELL0.OUT_F2;
				input LOADN = CELL0.IMUX_D1;
				input LSR = CELL0.IMUX_LSR0;
				input MOVE = CELL0.IMUX_C1;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				input TSDATA0 = CELL0.IMUX_B0;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_C0;
			}

			bel IO1 {
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_F3;
				input CLK = CELL1.IMUX_CLK0;
				output DI = CELL1.OUT_Q0;
				input DIRECTION = CELL1.IMUX_B1;
				output INFF = CELL1.OUT_F2;
				input LOADN = CELL1.IMUX_D1;
				input LSR = CELL1.IMUX_LSR0;
				input MOVE = CELL1.IMUX_C1;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				input TSDATA0 = CELL1.IMUX_B0;
				input TXDATA0 = CELL1.IMUX_A0;
				input TXDATA1 = CELL1.IMUX_C0;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.DIRECTION
			// wire CELL0.IMUX_C0                  IO0.TXDATA1
			// wire CELL0.IMUX_C1                  IO0.MOVE
			// wire CELL0.IMUX_D1                  IO0.LOADN
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.INFF
			// wire CELL0.OUT_F3                   IO0.CFLAG
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL1.IMUX_A0                  IO1.TXDATA0
			// wire CELL1.IMUX_B0                  IO1.TSDATA0
			// wire CELL1.IMUX_B1                  IO1.DIRECTION
			// wire CELL1.IMUX_C0                  IO1.TXDATA1
			// wire CELL1.IMUX_C1                  IO1.MOVE
			// wire CELL1.IMUX_D1                  IO1.LOADN
			// wire CELL1.IMUX_CLK0                IO1.CLK
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.INFF
			// wire CELL1.OUT_F3                   IO1.CFLAG
			// wire CELL1.OUT_Q0                   IO1.DI
		}

		tile_class IO_S1 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				output CFLAG = OUT_F3;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				input DIRECTION = IMUX_B1;
				output INFF = OUT_F2;
				input LOADN = IMUX_D1;
				input LSR = IMUX_LSR0;
				input MOVE = IMUX_C1;
				output RXDATA0 = OUT_F0;
				output RXDATA1 = OUT_F1;
				input TSDATA0 = IMUX_B0;
				input TXDATA0 = IMUX_A0;
				input TXDATA1 = IMUX_C0;
			}

			// wire IMUX_A0                        IO0.TXDATA0
			// wire IMUX_B0                        IO0.TSDATA0
			// wire IMUX_B1                        IO0.DIRECTION
			// wire IMUX_C0                        IO0.TXDATA1
			// wire IMUX_C1                        IO0.MOVE
			// wire IMUX_D1                        IO0.LOADN
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire OUT_F0                         IO0.RXDATA0
			// wire OUT_F1                         IO0.RXDATA1
			// wire OUT_F2                         IO0.INFF
			// wire OUT_F3                         IO0.CFLAG
			// wire OUT_Q0                         IO0.DI
		}

		tile_class IO_S2 {
			cell CELL0;
			cell CELL1;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_F3;
				input CLK = CELL0.IMUX_CLK0;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B1;
				output INFF = CELL0.OUT_F2;
				input LOADN = CELL0.IMUX_D1;
				input LSR = CELL0.IMUX_LSR0;
				input MOVE = CELL0.IMUX_C1;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				input TSDATA0 = CELL0.IMUX_B0;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_C0;
			}

			bel IO1 {
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_F3;
				input CLK = CELL1.IMUX_CLK0;
				output DI = CELL1.OUT_Q0;
				input DIRECTION = CELL1.IMUX_B1;
				output INFF = CELL1.OUT_F2;
				input LOADN = CELL1.IMUX_D1;
				input LSR = CELL1.IMUX_LSR0;
				input MOVE = CELL1.IMUX_C1;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				input TSDATA0 = CELL1.IMUX_B0;
				input TXDATA0 = CELL1.IMUX_A0;
				input TXDATA1 = CELL1.IMUX_C0;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.DIRECTION
			// wire CELL0.IMUX_C0                  IO0.TXDATA1
			// wire CELL0.IMUX_C1                  IO0.MOVE
			// wire CELL0.IMUX_D1                  IO0.LOADN
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.INFF
			// wire CELL0.OUT_F3                   IO0.CFLAG
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL1.IMUX_A0                  IO1.TXDATA0
			// wire CELL1.IMUX_B0                  IO1.TSDATA0
			// wire CELL1.IMUX_B1                  IO1.DIRECTION
			// wire CELL1.IMUX_C0                  IO1.TXDATA1
			// wire CELL1.IMUX_C1                  IO1.MOVE
			// wire CELL1.IMUX_D1                  IO1.LOADN
			// wire CELL1.IMUX_CLK0                IO1.CLK
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.INFF
			// wire CELL1.OUT_F3                   IO1.CFLAG
			// wire CELL1.OUT_Q0                   IO1.DI
		}
	}

	tile_slot BEL {
		bel_slot SLICE0: legacy;
		bel_slot SLICE1: legacy;
		bel_slot SLICE2: legacy;
		bel_slot SLICE3: legacy;
		bel_slot IO_INT: legacy;
		bel_slot DQS0: legacy;
		bel_slot DQS1: legacy;
		bel_slot DQSTEST: legacy;
		bel_slot DQSDLL: legacy;
		bel_slot DQSDLLTEST: legacy;
		bel_slot SERDES: legacy;
		bel_slot SERDES_CENTER: legacy;
		bel_slot SERDES_CORNER: legacy;
		bel_slot MACO: legacy;
		bel_slot MACO_INT: legacy;
		bel_slot MIPI: legacy;
		bel_slot CLKTEST_MIPI: legacy;
		bel_slot CIBTEST_SEL: legacy;
		bel_slot EBR0: legacy;
		bel_slot EBR1: legacy;
		bel_slot EBR2: legacy;
		bel_slot EBR3: legacy;
		bel_slot EBR_INT: legacy;
		bel_slot DSP0: legacy;
		bel_slot DSP1: legacy;
		bel_slot PLL0: legacy;
		bel_slot PLL1: legacy;
		bel_slot PLL_SMI: legacy;
		bel_slot PLLREFCS0: legacy;
		bel_slot PLLREFCS1: legacy;
		bel_slot DLL0: legacy;
		bel_slot DLL1: legacy;
		bel_slot DLL2: legacy;
		bel_slot DLL3: legacy;
		bel_slot DLL_DCNTL0: legacy;
		bel_slot DLL_DCNTL1: legacy;
		bel_slot PROMON: legacy;
		bel_slot RNET: legacy;
		bel_slot DDRDLL: legacy;
		bel_slot DTR: legacy;
		bel_slot ECLK_ALT_ROOT: legacy;
		bel_slot SPLL: legacy;
		bel_slot SYSBUS: legacy;
		bel_slot START: legacy;
		bel_slot OSC: legacy;
		bel_slot JTAG: legacy;
		bel_slot RDBK: legacy;
		bel_slot GSR: legacy;
		bel_slot TSALL: legacy;
		bel_slot SED: legacy;
		bel_slot M0: legacy;
		bel_slot M1: legacy;
		bel_slot M2: legacy;
		bel_slot M3: legacy;
		bel_slot RESETN: legacy;
		bel_slot RDCFGN: legacy;
		bel_slot CCLK: legacy;
		bel_slot TCK: legacy;
		bel_slot TMS: legacy;
		bel_slot TDI: legacy;
		bel_slot SPIM: legacy;
		bel_slot SSPI: legacy;
		bel_slot WAKEUP: legacy;
		bel_slot STF: legacy;
		bel_slot AMBOOT: legacy;
		bel_slot PERREG: legacy;
		bel_slot PCNTR: legacy;
		bel_slot EFB: legacy;
		bel_slot ESB: legacy;
		bel_slot I2C: legacy;
		bel_slot NVCMTEST: legacy;
		bel_slot PMU: legacy;
		bel_slot PMUTEST: legacy;
		bel_slot CFGTEST: legacy;
		bel_slot PVTTEST: legacy;
		bel_slot PVTCAL: legacy;
		bel_slot TESTIN: legacy;
		bel_slot TESTOUT: legacy;
		bel_slot DTS: legacy;

		tile_class PLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_MUXCLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_MUXLSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_MUXCLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_MUXLSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_MUXCLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_MUXLSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
				input WCK = IMUX_CLK1;
				input WRE = IMUX_LSR1;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input CE = IMUX_CE3;
				input CLK = IMUX_MUXCLK3;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input FXA = OUT_F3_W;
				input LSR = IMUX_MUXLSR3;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output Q0 = OUT_Q6;
				output Q1 = OUT_Q7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK1                      SLICE2.WCK
			// wire IMUX_LSR1                      SLICE2.WRE
			// wire IMUX_MUXCLK0                   SLICE0.CLK
			// wire IMUX_MUXCLK1                   SLICE1.CLK
			// wire IMUX_MUXCLK2                   SLICE2.CLK
			// wire IMUX_MUXCLK3                   SLICE3.CLK
			// wire IMUX_MUXLSR0                   SLICE0.LSR
			// wire IMUX_MUXLSR1                   SLICE1.LSR
			// wire IMUX_MUXLSR2                   SLICE2.LSR
			// wire IMUX_MUXLSR3                   SLICE3.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire IMUX_CE3                       SLICE3.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F3_W                       SLICE3.FXA
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_Q6                         SLICE3.Q0
			// wire OUT_Q7                         SLICE3.Q1
		}

		tile_class EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;

			bel EBR0 {
				input ADA0 = CELL0.IMUX_C4;
				input ADA1 = CELL0.IMUX_A5;
				input ADA10 = CELL1.IMUX_C6;
				input ADA11 = CELL1.IMUX_A7;
				input ADA12 = CELL1.IMUX_C0;
				input ADA13 = CELL1.IMUX_A1;
				input ADA2 = CELL0.IMUX_C6;
				input ADA3 = CELL0.IMUX_A7;
				input ADA4 = CELL0.IMUX_C0;
				input ADA5 = CELL0.IMUX_A1;
				input ADA6 = CELL0.IMUX_C2;
				input ADA7 = CELL0.IMUX_A3;
				input ADA8 = CELL1.IMUX_C4;
				input ADA9 = CELL1.IMUX_A5;
				input ADB0 = CELL0.IMUX_C5;
				input ADB1 = CELL0.IMUX_A4;
				input ADB10 = CELL1.IMUX_C5;
				input ADB11 = CELL1.IMUX_A4;
				input ADB12 = CELL1.IMUX_C7;
				input ADB13 = CELL1.IMUX_A6;
				input ADB2 = CELL0.IMUX_C7;
				input ADB3 = CELL0.IMUX_A6;
				input ADB4 = CELL0.IMUX_C1;
				input ADB5 = CELL0.IMUX_A0;
				input ADB6 = CELL0.IMUX_C3;
				input ADB7 = CELL0.IMUX_A2;
				input ADB8 = CELL1.IMUX_C1;
				input ADB9 = CELL1.IMUX_A0;
				input CEA = CELL0.IMUX_CE1;
				input CEB = CELL1.IMUX_CE1;
				input CLKA = CELL0.IMUX_CLK0;
				input CLKB = CELL1.IMUX_CLK0;
				input CSA0 = CELL0.IMUX_CE2;
				input CSA1 = CELL0.IMUX_CE3;
				input CSA2 = CELL1.IMUX_CE3;
				input CSB0 = CELL1.IMUX_CE2;
				input CSB1 = CELL2.IMUX_CE2;
				input CSB2 = CELL2.IMUX_CE3;
				input DIA0 = CELL0.IMUX_D0;
				input DIA1 = CELL0.IMUX_B1;
				input DIA10 = CELL1.IMUX_D2;
				input DIA11 = CELL1.IMUX_B3;
				input DIA12 = CELL1.IMUX_D4;
				input DIA13 = CELL1.IMUX_B5;
				input DIA14 = CELL1.IMUX_D6;
				input DIA15 = CELL1.IMUX_B7;
				input DIA16 = CELL2.IMUX_D0;
				input DIA17 = CELL2.IMUX_B1;
				input DIA2 = CELL0.IMUX_D2;
				input DIA3 = CELL0.IMUX_B3;
				input DIA4 = CELL0.IMUX_D4;
				input DIA5 = CELL0.IMUX_B5;
				input DIA6 = CELL0.IMUX_D6;
				input DIA7 = CELL0.IMUX_B7;
				input DIA8 = CELL1.IMUX_D0;
				input DIA9 = CELL1.IMUX_B1;
				input DIB0 = CELL0.IMUX_D1;
				input DIB1 = CELL0.IMUX_B0;
				input DIB10 = CELL1.IMUX_D3;
				input DIB11 = CELL1.IMUX_B2;
				input DIB12 = CELL1.IMUX_D5;
				input DIB13 = CELL1.IMUX_B4;
				input DIB14 = CELL1.IMUX_D7;
				input DIB15 = CELL1.IMUX_B6;
				input DIB16 = CELL2.IMUX_D1;
				input DIB17 = CELL2.IMUX_B0;
				input DIB2 = CELL0.IMUX_D3;
				input DIB3 = CELL0.IMUX_B2;
				input DIB4 = CELL0.IMUX_D5;
				input DIB5 = CELL0.IMUX_B4;
				input DIB6 = CELL0.IMUX_D7;
				input DIB7 = CELL0.IMUX_B6;
				input DIB8 = CELL1.IMUX_D1;
				input DIB9 = CELL1.IMUX_B0;
				output DOA0 = CELL0.OUT_F0;
				output DOA1 = CELL0.OUT_F1;
				output DOA10 = CELL1.OUT_F2;
				output DOA11 = CELL1.OUT_F3;
				output DOA12 = CELL1.OUT_F4;
				output DOA13 = CELL1.OUT_F5;
				output DOA14 = CELL1.OUT_F6;
				output DOA15 = CELL1.OUT_F7;
				output DOA16 = CELL2.OUT_F0;
				output DOA17 = CELL2.OUT_F1;
				output DOA2 = CELL0.OUT_F2;
				output DOA3 = CELL0.OUT_F3;
				output DOA4 = CELL0.OUT_F4;
				output DOA5 = CELL0.OUT_F5;
				output DOA6 = CELL0.OUT_F6;
				output DOA7 = CELL0.OUT_F7;
				output DOA8 = CELL1.OUT_F0;
				output DOA9 = CELL1.OUT_F1;
				output DOB0 = CELL0.OUT_Q0;
				output DOB1 = CELL0.OUT_Q1;
				output DOB10 = CELL1.OUT_Q2;
				output DOB11 = CELL1.OUT_Q3;
				output DOB12 = CELL1.OUT_Q4;
				output DOB13 = CELL1.OUT_Q5;
				output DOB14 = CELL1.OUT_Q6;
				output DOB15 = CELL1.OUT_Q7;
				output DOB16 = CELL2.OUT_Q0;
				output DOB17 = CELL2.OUT_Q1;
				output DOB2 = CELL0.OUT_Q2;
				output DOB3 = CELL0.OUT_Q3;
				output DOB4 = CELL0.OUT_Q4;
				output DOB5 = CELL0.OUT_Q5;
				output DOB6 = CELL0.OUT_Q6;
				output DOB7 = CELL0.OUT_Q7;
				output DOB8 = CELL1.OUT_Q0;
				output DOB9 = CELL1.OUT_Q1;
				input OCEA = CELL0.IMUX_CE0;
				input OCEB = CELL1.IMUX_CE0;
				input RSTA = CELL0.IMUX_LSR0;
				input RSTB = CELL1.IMUX_LSR0;
				input WEA = CELL0.IMUX_LSR1;
				input WEB = CELL1.IMUX_LSR1;
			}

			bel EBR1 {
				input ADA0 = CELL2.IMUX_C4;
				input ADA1 = CELL2.IMUX_A5;
				input ADA10 = CELL3.IMUX_C6;
				input ADA11 = CELL3.IMUX_A7;
				input ADA12 = CELL3.IMUX_C0;
				input ADA13 = CELL3.IMUX_A1;
				input ADA2 = CELL2.IMUX_C6;
				input ADA3 = CELL2.IMUX_A7;
				input ADA4 = CELL2.IMUX_C0;
				input ADA5 = CELL2.IMUX_A1;
				input ADA6 = CELL2.IMUX_C2;
				input ADA7 = CELL2.IMUX_A3;
				input ADA8 = CELL3.IMUX_C4;
				input ADA9 = CELL3.IMUX_A5;
				input ADB0 = CELL2.IMUX_C5;
				input ADB1 = CELL2.IMUX_A4;
				input ADB10 = CELL3.IMUX_C7;
				input ADB11 = CELL3.IMUX_A6;
				input ADB12 = CELL3.IMUX_C1;
				input ADB13 = CELL3.IMUX_A0;
				input ADB2 = CELL2.IMUX_C7;
				input ADB3 = CELL2.IMUX_A6;
				input ADB4 = CELL2.IMUX_C1;
				input ADB5 = CELL2.IMUX_A0;
				input ADB6 = CELL2.IMUX_C3;
				input ADB7 = CELL2.IMUX_A2;
				input ADB8 = CELL3.IMUX_C5;
				input ADB9 = CELL3.IMUX_A4;
				input CEA = CELL2.IMUX_CE1;
				input CEB = CELL3.IMUX_CE1;
				input CLKA = CELL2.IMUX_CLK0;
				input CLKB = CELL3.IMUX_CLK0;
				input CSA0 = CELL3.IMUX_CE2;
				input CSA1 = CELL3.IMUX_CE3;
				input CSA2 = CELL4.IMUX_CLK0;
				input CSB0 = CELL4.IMUX_CE0;
				input CSB1 = CELL4.IMUX_CE1;
				input CSB2 = CELL4.IMUX_LSR0;
				input DIA0 = CELL2.IMUX_D2;
				input DIA1 = CELL2.IMUX_B3;
				input DIA10 = CELL3.IMUX_D4;
				input DIA11 = CELL3.IMUX_B5;
				input DIA12 = CELL3.IMUX_D6;
				input DIA13 = CELL3.IMUX_B7;
				input DIA14 = CELL4.IMUX_D0;
				input DIA15 = CELL4.IMUX_B1;
				input DIA16 = CELL4.IMUX_D2;
				input DIA17 = CELL4.IMUX_B3;
				input DIA2 = CELL2.IMUX_D4;
				input DIA3 = CELL2.IMUX_B5;
				input DIA4 = CELL2.IMUX_D6;
				input DIA5 = CELL2.IMUX_B7;
				input DIA6 = CELL3.IMUX_D0;
				input DIA7 = CELL3.IMUX_B1;
				input DIA8 = CELL3.IMUX_D2;
				input DIA9 = CELL3.IMUX_B3;
				input DIB0 = CELL2.IMUX_D3;
				input DIB1 = CELL2.IMUX_B2;
				input DIB10 = CELL3.IMUX_D5;
				input DIB11 = CELL3.IMUX_B4;
				input DIB12 = CELL3.IMUX_D7;
				input DIB13 = CELL3.IMUX_B6;
				input DIB14 = CELL4.IMUX_D1;
				input DIB15 = CELL4.IMUX_B0;
				input DIB16 = CELL4.IMUX_D3;
				input DIB17 = CELL4.IMUX_B2;
				input DIB2 = CELL2.IMUX_D5;
				input DIB3 = CELL2.IMUX_B4;
				input DIB4 = CELL2.IMUX_D7;
				input DIB5 = CELL2.IMUX_B6;
				input DIB6 = CELL3.IMUX_D1;
				input DIB7 = CELL3.IMUX_B0;
				input DIB8 = CELL3.IMUX_D3;
				input DIB9 = CELL3.IMUX_B2;
				output DOA0 = CELL2.OUT_F2;
				output DOA1 = CELL2.OUT_F3;
				output DOA10 = CELL3.OUT_F4;
				output DOA11 = CELL3.OUT_F5;
				output DOA12 = CELL3.OUT_F6;
				output DOA13 = CELL3.OUT_F7;
				output DOA14 = CELL4.OUT_F0;
				output DOA15 = CELL4.OUT_F1;
				output DOA16 = CELL4.OUT_F2;
				output DOA17 = CELL4.OUT_F3;
				output DOA2 = CELL2.OUT_F4;
				output DOA3 = CELL2.OUT_F5;
				output DOA4 = CELL2.OUT_F6;
				output DOA5 = CELL2.OUT_F7;
				output DOA6 = CELL3.OUT_F0;
				output DOA7 = CELL3.OUT_F1;
				output DOA8 = CELL3.OUT_F2;
				output DOA9 = CELL3.OUT_F3;
				output DOB0 = CELL2.OUT_Q2;
				output DOB1 = CELL2.OUT_Q3;
				output DOB10 = CELL3.OUT_Q4;
				output DOB11 = CELL3.OUT_Q5;
				output DOB12 = CELL3.OUT_Q6;
				output DOB13 = CELL3.OUT_Q7;
				output DOB14 = CELL4.OUT_Q0;
				output DOB15 = CELL4.OUT_Q1;
				output DOB16 = CELL4.OUT_Q2;
				output DOB17 = CELL4.OUT_Q3;
				output DOB2 = CELL2.OUT_Q4;
				output DOB3 = CELL2.OUT_Q5;
				output DOB4 = CELL2.OUT_Q6;
				output DOB5 = CELL2.OUT_Q7;
				output DOB6 = CELL3.OUT_Q0;
				output DOB7 = CELL3.OUT_Q1;
				output DOB8 = CELL3.OUT_Q2;
				output DOB9 = CELL3.OUT_Q3;
				input OCEA = CELL2.IMUX_CE0;
				input OCEB = CELL3.IMUX_CE0;
				input RSTA = CELL2.IMUX_LSR0;
				input RSTB = CELL3.IMUX_LSR0;
				input WEA = CELL2.IMUX_LSR1;
				input WEB = CELL3.IMUX_LSR1;
			}

			bel EBR2 {
				input ADA0 = CELL5.IMUX_C4;
				input ADA1 = CELL5.IMUX_A5;
				input ADA10 = CELL6.IMUX_C2;
				input ADA11 = CELL6.IMUX_C3;
				input ADA12 = CELL6.IMUX_C4;
				input ADA13 = CELL6.IMUX_C5;
				input ADA2 = CELL5.IMUX_C6;
				input ADA3 = CELL5.IMUX_A7;
				input ADA4 = CELL5.IMUX_C0;
				input ADA5 = CELL5.IMUX_A1;
				input ADA6 = CELL5.IMUX_C2;
				input ADA7 = CELL5.IMUX_A3;
				input ADA8 = CELL6.IMUX_C0;
				input ADA9 = CELL6.IMUX_C1;
				input ADB0 = CELL5.IMUX_C5;
				input ADB1 = CELL5.IMUX_A4;
				input ADB10 = CELL6.IMUX_A2;
				input ADB11 = CELL6.IMUX_A3;
				input ADB12 = CELL6.IMUX_A4;
				input ADB13 = CELL6.IMUX_A5;
				input ADB2 = CELL5.IMUX_C7;
				input ADB3 = CELL5.IMUX_A6;
				input ADB4 = CELL5.IMUX_C1;
				input ADB5 = CELL5.IMUX_A0;
				input ADB6 = CELL5.IMUX_C3;
				input ADB7 = CELL5.IMUX_A2;
				input ADB8 = CELL6.IMUX_A0;
				input ADB9 = CELL6.IMUX_A1;
				input CEA = CELL5.IMUX_CE1;
				input CEB = CELL6.IMUX_CE1;
				input CLKA = CELL5.IMUX_CLK0;
				input CLKB = CELL6.IMUX_CLK0;
				input CSA0 = CELL4.IMUX_CE2;
				input CSA1 = CELL4.IMUX_CE3;
				input CSA2 = CELL4.IMUX_CLK1;
				input CSB0 = CELL5.IMUX_CE2;
				input CSB1 = CELL5.IMUX_CE3;
				input CSB2 = CELL4.IMUX_LSR1;
				input DIA0 = CELL4.IMUX_D4;
				input DIA1 = CELL4.IMUX_B5;
				input DIA10 = CELL5.IMUX_D6;
				input DIA11 = CELL5.IMUX_B7;
				input DIA12 = CELL6.IMUX_D0;
				input DIA13 = CELL6.IMUX_D1;
				input DIA14 = CELL6.IMUX_D2;
				input DIA15 = CELL6.IMUX_D3;
				input DIA16 = CELL6.IMUX_D4;
				input DIA17 = CELL6.IMUX_D5;
				input DIA2 = CELL4.IMUX_D6;
				input DIA3 = CELL4.IMUX_B7;
				input DIA4 = CELL5.IMUX_D0;
				input DIA5 = CELL5.IMUX_B1;
				input DIA6 = CELL5.IMUX_D2;
				input DIA7 = CELL5.IMUX_B3;
				input DIA8 = CELL5.IMUX_D4;
				input DIA9 = CELL5.IMUX_B5;
				input DIB0 = CELL4.IMUX_D5;
				input DIB1 = CELL4.IMUX_B4;
				input DIB10 = CELL5.IMUX_D7;
				input DIB11 = CELL5.IMUX_B6;
				input DIB12 = CELL6.IMUX_B0;
				input DIB13 = CELL6.IMUX_B1;
				input DIB14 = CELL6.IMUX_B2;
				input DIB15 = CELL6.IMUX_B3;
				input DIB16 = CELL6.IMUX_B4;
				input DIB17 = CELL6.IMUX_B5;
				input DIB2 = CELL4.IMUX_D7;
				input DIB3 = CELL4.IMUX_B6;
				input DIB4 = CELL5.IMUX_D1;
				input DIB5 = CELL5.IMUX_B0;
				input DIB6 = CELL5.IMUX_D3;
				input DIB7 = CELL5.IMUX_B2;
				input DIB8 = CELL5.IMUX_D5;
				input DIB9 = CELL5.IMUX_B4;
				output DOA0 = CELL4.OUT_F4;
				output DOA1 = CELL4.OUT_F5;
				output DOA10 = CELL5.OUT_F6;
				output DOA11 = CELL5.OUT_F7;
				output DOA12 = CELL6.OUT_F0;
				output DOA13 = CELL6.OUT_F1;
				output DOA14 = CELL6.OUT_F2;
				output DOA15 = CELL6.OUT_F3;
				output DOA16 = CELL6.OUT_F4;
				output DOA17 = CELL6.OUT_F5;
				output DOA2 = CELL4.OUT_F6;
				output DOA3 = CELL4.OUT_F7;
				output DOA4 = CELL5.OUT_F0;
				output DOA5 = CELL5.OUT_F1;
				output DOA6 = CELL5.OUT_F2;
				output DOA7 = CELL5.OUT_F3;
				output DOA8 = CELL5.OUT_F4;
				output DOA9 = CELL5.OUT_F5;
				output DOB0 = CELL4.OUT_Q4;
				output DOB1 = CELL4.OUT_Q5;
				output DOB10 = CELL5.OUT_Q6;
				output DOB11 = CELL5.OUT_Q7;
				output DOB12 = CELL6.OUT_Q0;
				output DOB13 = CELL6.OUT_Q1;
				output DOB14 = CELL6.OUT_Q2;
				output DOB15 = CELL6.OUT_Q3;
				output DOB16 = CELL6.OUT_Q4;
				output DOB17 = CELL6.OUT_Q5;
				output DOB2 = CELL4.OUT_Q6;
				output DOB3 = CELL4.OUT_Q7;
				output DOB4 = CELL5.OUT_Q0;
				output DOB5 = CELL5.OUT_Q1;
				output DOB6 = CELL5.OUT_Q2;
				output DOB7 = CELL5.OUT_Q3;
				output DOB8 = CELL5.OUT_Q4;
				output DOB9 = CELL5.OUT_Q5;
				input OCEA = CELL5.IMUX_CE0;
				input OCEB = CELL6.IMUX_CE0;
				input RSTA = CELL5.IMUX_LSR0;
				input RSTB = CELL6.IMUX_LSR0;
				input WEA = CELL5.IMUX_LSR1;
				input WEB = CELL6.IMUX_LSR1;
			}

			bel EBR3 {
				input ADA0 = CELL7.IMUX_C4;
				input ADA1 = CELL7.IMUX_A5;
				input ADA10 = CELL8.IMUX_C6;
				input ADA11 = CELL8.IMUX_A7;
				input ADA12 = CELL8.IMUX_C0;
				input ADA13 = CELL8.IMUX_A1;
				input ADA2 = CELL7.IMUX_C6;
				input ADA3 = CELL7.IMUX_A7;
				input ADA4 = CELL7.IMUX_C0;
				input ADA5 = CELL7.IMUX_A1;
				input ADA6 = CELL7.IMUX_C2;
				input ADA7 = CELL7.IMUX_A3;
				input ADA8 = CELL8.IMUX_C4;
				input ADA9 = CELL8.IMUX_A5;
				input ADB0 = CELL7.IMUX_C5;
				input ADB1 = CELL7.IMUX_A4;
				input ADB10 = CELL8.IMUX_C7;
				input ADB11 = CELL8.IMUX_A6;
				input ADB12 = CELL8.IMUX_C1;
				input ADB13 = CELL8.IMUX_A0;
				input ADB2 = CELL7.IMUX_C7;
				input ADB3 = CELL7.IMUX_A6;
				input ADB4 = CELL7.IMUX_C1;
				input ADB5 = CELL7.IMUX_A0;
				input ADB6 = CELL7.IMUX_C3;
				input ADB7 = CELL7.IMUX_A2;
				input ADB8 = CELL8.IMUX_C5;
				input ADB9 = CELL8.IMUX_A4;
				input CEA = CELL7.IMUX_CE1;
				input CEB = CELL8.IMUX_CE1;
				input CLKA = CELL7.IMUX_CLK0;
				input CLKB = CELL8.IMUX_CLK0;
				input CSA0 = CELL7.IMUX_CE2;
				input CSA1 = CELL6.IMUX_CE2;
				input CSA2 = CELL6.IMUX_CE3;
				input CSB0 = CELL8.IMUX_CE2;
				input CSB1 = CELL8.IMUX_CE3;
				input CSB2 = CELL7.IMUX_CE3;
				input DIA0 = CELL6.IMUX_D6;
				input DIA1 = CELL6.IMUX_D7;
				input DIA10 = CELL8.IMUX_D0;
				input DIA11 = CELL8.IMUX_B1;
				input DIA12 = CELL8.IMUX_D2;
				input DIA13 = CELL8.IMUX_B3;
				input DIA14 = CELL8.IMUX_D4;
				input DIA15 = CELL8.IMUX_B5;
				input DIA16 = CELL8.IMUX_D6;
				input DIA17 = CELL8.IMUX_B7;
				input DIA2 = CELL7.IMUX_D0;
				input DIA3 = CELL7.IMUX_B1;
				input DIA4 = CELL7.IMUX_D2;
				input DIA5 = CELL7.IMUX_B3;
				input DIA6 = CELL7.IMUX_D4;
				input DIA7 = CELL7.IMUX_B5;
				input DIA8 = CELL7.IMUX_D6;
				input DIA9 = CELL7.IMUX_B7;
				input DIB0 = CELL6.IMUX_B6;
				input DIB1 = CELL6.IMUX_B7;
				input DIB10 = CELL8.IMUX_D1;
				input DIB11 = CELL8.IMUX_B0;
				input DIB12 = CELL8.IMUX_D3;
				input DIB13 = CELL8.IMUX_B2;
				input DIB14 = CELL8.IMUX_D5;
				input DIB15 = CELL8.IMUX_B4;
				input DIB16 = CELL8.IMUX_D7;
				input DIB17 = CELL8.IMUX_B6;
				input DIB2 = CELL7.IMUX_D1;
				input DIB3 = CELL7.IMUX_B0;
				input DIB4 = CELL7.IMUX_D3;
				input DIB5 = CELL7.IMUX_B2;
				input DIB6 = CELL7.IMUX_D5;
				input DIB7 = CELL7.IMUX_B4;
				input DIB8 = CELL7.IMUX_D7;
				input DIB9 = CELL7.IMUX_B6;
				output DOA0 = CELL6.OUT_F6;
				output DOA1 = CELL6.OUT_F7;
				output DOA10 = CELL8.OUT_F0;
				output DOA11 = CELL8.OUT_F1;
				output DOA12 = CELL8.OUT_F2;
				output DOA13 = CELL8.OUT_F3;
				output DOA14 = CELL8.OUT_F4;
				output DOA15 = CELL8.OUT_F5;
				output DOA16 = CELL8.OUT_F6;
				output DOA17 = CELL8.OUT_F7;
				output DOA2 = CELL7.OUT_F0;
				output DOA3 = CELL7.OUT_F1;
				output DOA4 = CELL7.OUT_F2;
				output DOA5 = CELL7.OUT_F3;
				output DOA6 = CELL7.OUT_F4;
				output DOA7 = CELL7.OUT_F5;
				output DOA8 = CELL7.OUT_F6;
				output DOA9 = CELL7.OUT_F7;
				output DOB0 = CELL6.OUT_Q6;
				output DOB1 = CELL6.OUT_Q7;
				output DOB10 = CELL8.OUT_Q0;
				output DOB11 = CELL8.OUT_Q1;
				output DOB12 = CELL8.OUT_Q2;
				output DOB13 = CELL8.OUT_Q3;
				output DOB14 = CELL8.OUT_Q4;
				output DOB15 = CELL8.OUT_Q5;
				output DOB16 = CELL8.OUT_Q6;
				output DOB17 = CELL8.OUT_Q7;
				output DOB2 = CELL7.OUT_Q0;
				output DOB3 = CELL7.OUT_Q1;
				output DOB4 = CELL7.OUT_Q2;
				output DOB5 = CELL7.OUT_Q3;
				output DOB6 = CELL7.OUT_Q4;
				output DOB7 = CELL7.OUT_Q5;
				output DOB8 = CELL7.OUT_Q6;
				output DOB9 = CELL7.OUT_Q7;
				input OCEA = CELL7.IMUX_CE0;
				input OCEB = CELL8.IMUX_CE0;
				input RSTA = CELL7.IMUX_LSR0;
				input RSTB = CELL8.IMUX_LSR0;
				input WEA = CELL7.IMUX_LSR1;
				input WEB = CELL8.IMUX_LSR1;
			}

			// wire CELL0.IMUX_A0                  EBR0.ADB5
			// wire CELL0.IMUX_A1                  EBR0.ADA5
			// wire CELL0.IMUX_A2                  EBR0.ADB7
			// wire CELL0.IMUX_A3                  EBR0.ADA7
			// wire CELL0.IMUX_A4                  EBR0.ADB1
			// wire CELL0.IMUX_A5                  EBR0.ADA1
			// wire CELL0.IMUX_A6                  EBR0.ADB3
			// wire CELL0.IMUX_A7                  EBR0.ADA3
			// wire CELL0.IMUX_B0                  EBR0.DIB1
			// wire CELL0.IMUX_B1                  EBR0.DIA1
			// wire CELL0.IMUX_B2                  EBR0.DIB3
			// wire CELL0.IMUX_B3                  EBR0.DIA3
			// wire CELL0.IMUX_B4                  EBR0.DIB5
			// wire CELL0.IMUX_B5                  EBR0.DIA5
			// wire CELL0.IMUX_B6                  EBR0.DIB7
			// wire CELL0.IMUX_B7                  EBR0.DIA7
			// wire CELL0.IMUX_C0                  EBR0.ADA4
			// wire CELL0.IMUX_C1                  EBR0.ADB4
			// wire CELL0.IMUX_C2                  EBR0.ADA6
			// wire CELL0.IMUX_C3                  EBR0.ADB6
			// wire CELL0.IMUX_C4                  EBR0.ADA0
			// wire CELL0.IMUX_C5                  EBR0.ADB0
			// wire CELL0.IMUX_C6                  EBR0.ADA2
			// wire CELL0.IMUX_C7                  EBR0.ADB2
			// wire CELL0.IMUX_D0                  EBR0.DIA0
			// wire CELL0.IMUX_D1                  EBR0.DIB0
			// wire CELL0.IMUX_D2                  EBR0.DIA2
			// wire CELL0.IMUX_D3                  EBR0.DIB2
			// wire CELL0.IMUX_D4                  EBR0.DIA4
			// wire CELL0.IMUX_D5                  EBR0.DIB4
			// wire CELL0.IMUX_D6                  EBR0.DIA6
			// wire CELL0.IMUX_D7                  EBR0.DIB6
			// wire CELL0.IMUX_CLK0                EBR0.CLKA
			// wire CELL0.IMUX_LSR0                EBR0.RSTA
			// wire CELL0.IMUX_LSR1                EBR0.WEA
			// wire CELL0.IMUX_CE0                 EBR0.OCEA
			// wire CELL0.IMUX_CE1                 EBR0.CEA
			// wire CELL0.IMUX_CE2                 EBR0.CSA0
			// wire CELL0.IMUX_CE3                 EBR0.CSA1
			// wire CELL0.OUT_F0                   EBR0.DOA0
			// wire CELL0.OUT_F1                   EBR0.DOA1
			// wire CELL0.OUT_F2                   EBR0.DOA2
			// wire CELL0.OUT_F3                   EBR0.DOA3
			// wire CELL0.OUT_F4                   EBR0.DOA4
			// wire CELL0.OUT_F5                   EBR0.DOA5
			// wire CELL0.OUT_F6                   EBR0.DOA6
			// wire CELL0.OUT_F7                   EBR0.DOA7
			// wire CELL0.OUT_Q0                   EBR0.DOB0
			// wire CELL0.OUT_Q1                   EBR0.DOB1
			// wire CELL0.OUT_Q2                   EBR0.DOB2
			// wire CELL0.OUT_Q3                   EBR0.DOB3
			// wire CELL0.OUT_Q4                   EBR0.DOB4
			// wire CELL0.OUT_Q5                   EBR0.DOB5
			// wire CELL0.OUT_Q6                   EBR0.DOB6
			// wire CELL0.OUT_Q7                   EBR0.DOB7
			// wire CELL1.IMUX_A0                  EBR0.ADB9
			// wire CELL1.IMUX_A1                  EBR0.ADA13
			// wire CELL1.IMUX_A4                  EBR0.ADB11
			// wire CELL1.IMUX_A5                  EBR0.ADA9
			// wire CELL1.IMUX_A6                  EBR0.ADB13
			// wire CELL1.IMUX_A7                  EBR0.ADA11
			// wire CELL1.IMUX_B0                  EBR0.DIB9
			// wire CELL1.IMUX_B1                  EBR0.DIA9
			// wire CELL1.IMUX_B2                  EBR0.DIB11
			// wire CELL1.IMUX_B3                  EBR0.DIA11
			// wire CELL1.IMUX_B4                  EBR0.DIB13
			// wire CELL1.IMUX_B5                  EBR0.DIA13
			// wire CELL1.IMUX_B6                  EBR0.DIB15
			// wire CELL1.IMUX_B7                  EBR0.DIA15
			// wire CELL1.IMUX_C0                  EBR0.ADA12
			// wire CELL1.IMUX_C1                  EBR0.ADB8
			// wire CELL1.IMUX_C4                  EBR0.ADA8
			// wire CELL1.IMUX_C5                  EBR0.ADB10
			// wire CELL1.IMUX_C6                  EBR0.ADA10
			// wire CELL1.IMUX_C7                  EBR0.ADB12
			// wire CELL1.IMUX_D0                  EBR0.DIA8
			// wire CELL1.IMUX_D1                  EBR0.DIB8
			// wire CELL1.IMUX_D2                  EBR0.DIA10
			// wire CELL1.IMUX_D3                  EBR0.DIB10
			// wire CELL1.IMUX_D4                  EBR0.DIA12
			// wire CELL1.IMUX_D5                  EBR0.DIB12
			// wire CELL1.IMUX_D6                  EBR0.DIA14
			// wire CELL1.IMUX_D7                  EBR0.DIB14
			// wire CELL1.IMUX_CLK0                EBR0.CLKB
			// wire CELL1.IMUX_LSR0                EBR0.RSTB
			// wire CELL1.IMUX_LSR1                EBR0.WEB
			// wire CELL1.IMUX_CE0                 EBR0.OCEB
			// wire CELL1.IMUX_CE1                 EBR0.CEB
			// wire CELL1.IMUX_CE2                 EBR0.CSB0
			// wire CELL1.IMUX_CE3                 EBR0.CSA2
			// wire CELL1.OUT_F0                   EBR0.DOA8
			// wire CELL1.OUT_F1                   EBR0.DOA9
			// wire CELL1.OUT_F2                   EBR0.DOA10
			// wire CELL1.OUT_F3                   EBR0.DOA11
			// wire CELL1.OUT_F4                   EBR0.DOA12
			// wire CELL1.OUT_F5                   EBR0.DOA13
			// wire CELL1.OUT_F6                   EBR0.DOA14
			// wire CELL1.OUT_F7                   EBR0.DOA15
			// wire CELL1.OUT_Q0                   EBR0.DOB8
			// wire CELL1.OUT_Q1                   EBR0.DOB9
			// wire CELL1.OUT_Q2                   EBR0.DOB10
			// wire CELL1.OUT_Q3                   EBR0.DOB11
			// wire CELL1.OUT_Q4                   EBR0.DOB12
			// wire CELL1.OUT_Q5                   EBR0.DOB13
			// wire CELL1.OUT_Q6                   EBR0.DOB14
			// wire CELL1.OUT_Q7                   EBR0.DOB15
			// wire CELL2.IMUX_A0                  EBR1.ADB5
			// wire CELL2.IMUX_A1                  EBR1.ADA5
			// wire CELL2.IMUX_A2                  EBR1.ADB7
			// wire CELL2.IMUX_A3                  EBR1.ADA7
			// wire CELL2.IMUX_A4                  EBR1.ADB1
			// wire CELL2.IMUX_A5                  EBR1.ADA1
			// wire CELL2.IMUX_A6                  EBR1.ADB3
			// wire CELL2.IMUX_A7                  EBR1.ADA3
			// wire CELL2.IMUX_B0                  EBR0.DIB17
			// wire CELL2.IMUX_B1                  EBR0.DIA17
			// wire CELL2.IMUX_B2                  EBR1.DIB1
			// wire CELL2.IMUX_B3                  EBR1.DIA1
			// wire CELL2.IMUX_B4                  EBR1.DIB3
			// wire CELL2.IMUX_B5                  EBR1.DIA3
			// wire CELL2.IMUX_B6                  EBR1.DIB5
			// wire CELL2.IMUX_B7                  EBR1.DIA5
			// wire CELL2.IMUX_C0                  EBR1.ADA4
			// wire CELL2.IMUX_C1                  EBR1.ADB4
			// wire CELL2.IMUX_C2                  EBR1.ADA6
			// wire CELL2.IMUX_C3                  EBR1.ADB6
			// wire CELL2.IMUX_C4                  EBR1.ADA0
			// wire CELL2.IMUX_C5                  EBR1.ADB0
			// wire CELL2.IMUX_C6                  EBR1.ADA2
			// wire CELL2.IMUX_C7                  EBR1.ADB2
			// wire CELL2.IMUX_D0                  EBR0.DIA16
			// wire CELL2.IMUX_D1                  EBR0.DIB16
			// wire CELL2.IMUX_D2                  EBR1.DIA0
			// wire CELL2.IMUX_D3                  EBR1.DIB0
			// wire CELL2.IMUX_D4                  EBR1.DIA2
			// wire CELL2.IMUX_D5                  EBR1.DIB2
			// wire CELL2.IMUX_D6                  EBR1.DIA4
			// wire CELL2.IMUX_D7                  EBR1.DIB4
			// wire CELL2.IMUX_CLK0                EBR1.CLKA
			// wire CELL2.IMUX_LSR0                EBR1.RSTA
			// wire CELL2.IMUX_LSR1                EBR1.WEA
			// wire CELL2.IMUX_CE0                 EBR1.OCEA
			// wire CELL2.IMUX_CE1                 EBR1.CEA
			// wire CELL2.IMUX_CE2                 EBR0.CSB1
			// wire CELL2.IMUX_CE3                 EBR0.CSB2
			// wire CELL2.OUT_F0                   EBR0.DOA16
			// wire CELL2.OUT_F1                   EBR0.DOA17
			// wire CELL2.OUT_F2                   EBR1.DOA0
			// wire CELL2.OUT_F3                   EBR1.DOA1
			// wire CELL2.OUT_F4                   EBR1.DOA2
			// wire CELL2.OUT_F5                   EBR1.DOA3
			// wire CELL2.OUT_F6                   EBR1.DOA4
			// wire CELL2.OUT_F7                   EBR1.DOA5
			// wire CELL2.OUT_Q0                   EBR0.DOB16
			// wire CELL2.OUT_Q1                   EBR0.DOB17
			// wire CELL2.OUT_Q2                   EBR1.DOB0
			// wire CELL2.OUT_Q3                   EBR1.DOB1
			// wire CELL2.OUT_Q4                   EBR1.DOB2
			// wire CELL2.OUT_Q5                   EBR1.DOB3
			// wire CELL2.OUT_Q6                   EBR1.DOB4
			// wire CELL2.OUT_Q7                   EBR1.DOB5
			// wire CELL3.IMUX_A0                  EBR1.ADB13
			// wire CELL3.IMUX_A1                  EBR1.ADA13
			// wire CELL3.IMUX_A4                  EBR1.ADB9
			// wire CELL3.IMUX_A5                  EBR1.ADA9
			// wire CELL3.IMUX_A6                  EBR1.ADB11
			// wire CELL3.IMUX_A7                  EBR1.ADA11
			// wire CELL3.IMUX_B0                  EBR1.DIB7
			// wire CELL3.IMUX_B1                  EBR1.DIA7
			// wire CELL3.IMUX_B2                  EBR1.DIB9
			// wire CELL3.IMUX_B3                  EBR1.DIA9
			// wire CELL3.IMUX_B4                  EBR1.DIB11
			// wire CELL3.IMUX_B5                  EBR1.DIA11
			// wire CELL3.IMUX_B6                  EBR1.DIB13
			// wire CELL3.IMUX_B7                  EBR1.DIA13
			// wire CELL3.IMUX_C0                  EBR1.ADA12
			// wire CELL3.IMUX_C1                  EBR1.ADB12
			// wire CELL3.IMUX_C4                  EBR1.ADA8
			// wire CELL3.IMUX_C5                  EBR1.ADB8
			// wire CELL3.IMUX_C6                  EBR1.ADA10
			// wire CELL3.IMUX_C7                  EBR1.ADB10
			// wire CELL3.IMUX_D0                  EBR1.DIA6
			// wire CELL3.IMUX_D1                  EBR1.DIB6
			// wire CELL3.IMUX_D2                  EBR1.DIA8
			// wire CELL3.IMUX_D3                  EBR1.DIB8
			// wire CELL3.IMUX_D4                  EBR1.DIA10
			// wire CELL3.IMUX_D5                  EBR1.DIB10
			// wire CELL3.IMUX_D6                  EBR1.DIA12
			// wire CELL3.IMUX_D7                  EBR1.DIB12
			// wire CELL3.IMUX_CLK0                EBR1.CLKB
			// wire CELL3.IMUX_LSR0                EBR1.RSTB
			// wire CELL3.IMUX_LSR1                EBR1.WEB
			// wire CELL3.IMUX_CE0                 EBR1.OCEB
			// wire CELL3.IMUX_CE1                 EBR1.CEB
			// wire CELL3.IMUX_CE2                 EBR1.CSA0
			// wire CELL3.IMUX_CE3                 EBR1.CSA1
			// wire CELL3.OUT_F0                   EBR1.DOA6
			// wire CELL3.OUT_F1                   EBR1.DOA7
			// wire CELL3.OUT_F2                   EBR1.DOA8
			// wire CELL3.OUT_F3                   EBR1.DOA9
			// wire CELL3.OUT_F4                   EBR1.DOA10
			// wire CELL3.OUT_F5                   EBR1.DOA11
			// wire CELL3.OUT_F6                   EBR1.DOA12
			// wire CELL3.OUT_F7                   EBR1.DOA13
			// wire CELL3.OUT_Q0                   EBR1.DOB6
			// wire CELL3.OUT_Q1                   EBR1.DOB7
			// wire CELL3.OUT_Q2                   EBR1.DOB8
			// wire CELL3.OUT_Q3                   EBR1.DOB9
			// wire CELL3.OUT_Q4                   EBR1.DOB10
			// wire CELL3.OUT_Q5                   EBR1.DOB11
			// wire CELL3.OUT_Q6                   EBR1.DOB12
			// wire CELL3.OUT_Q7                   EBR1.DOB13
			// wire CELL4.IMUX_B0                  EBR1.DIB15
			// wire CELL4.IMUX_B1                  EBR1.DIA15
			// wire CELL4.IMUX_B2                  EBR1.DIB17
			// wire CELL4.IMUX_B3                  EBR1.DIA17
			// wire CELL4.IMUX_B4                  EBR2.DIB1
			// wire CELL4.IMUX_B5                  EBR2.DIA1
			// wire CELL4.IMUX_B6                  EBR2.DIB3
			// wire CELL4.IMUX_B7                  EBR2.DIA3
			// wire CELL4.IMUX_D0                  EBR1.DIA14
			// wire CELL4.IMUX_D1                  EBR1.DIB14
			// wire CELL4.IMUX_D2                  EBR1.DIA16
			// wire CELL4.IMUX_D3                  EBR1.DIB16
			// wire CELL4.IMUX_D4                  EBR2.DIA0
			// wire CELL4.IMUX_D5                  EBR2.DIB0
			// wire CELL4.IMUX_D6                  EBR2.DIA2
			// wire CELL4.IMUX_D7                  EBR2.DIB2
			// wire CELL4.IMUX_CLK0                EBR1.CSA2
			// wire CELL4.IMUX_CLK1                EBR2.CSA2
			// wire CELL4.IMUX_LSR0                EBR1.CSB2
			// wire CELL4.IMUX_LSR1                EBR2.CSB2
			// wire CELL4.IMUX_CE0                 EBR1.CSB0
			// wire CELL4.IMUX_CE1                 EBR1.CSB1
			// wire CELL4.IMUX_CE2                 EBR2.CSA0
			// wire CELL4.IMUX_CE3                 EBR2.CSA1
			// wire CELL4.OUT_F0                   EBR1.DOA14
			// wire CELL4.OUT_F1                   EBR1.DOA15
			// wire CELL4.OUT_F2                   EBR1.DOA16
			// wire CELL4.OUT_F3                   EBR1.DOA17
			// wire CELL4.OUT_F4                   EBR2.DOA0
			// wire CELL4.OUT_F5                   EBR2.DOA1
			// wire CELL4.OUT_F6                   EBR2.DOA2
			// wire CELL4.OUT_F7                   EBR2.DOA3
			// wire CELL4.OUT_Q0                   EBR1.DOB14
			// wire CELL4.OUT_Q1                   EBR1.DOB15
			// wire CELL4.OUT_Q2                   EBR1.DOB16
			// wire CELL4.OUT_Q3                   EBR1.DOB17
			// wire CELL4.OUT_Q4                   EBR2.DOB0
			// wire CELL4.OUT_Q5                   EBR2.DOB1
			// wire CELL4.OUT_Q6                   EBR2.DOB2
			// wire CELL4.OUT_Q7                   EBR2.DOB3
			// wire CELL5.IMUX_A0                  EBR2.ADB5
			// wire CELL5.IMUX_A1                  EBR2.ADA5
			// wire CELL5.IMUX_A2                  EBR2.ADB7
			// wire CELL5.IMUX_A3                  EBR2.ADA7
			// wire CELL5.IMUX_A4                  EBR2.ADB1
			// wire CELL5.IMUX_A5                  EBR2.ADA1
			// wire CELL5.IMUX_A6                  EBR2.ADB3
			// wire CELL5.IMUX_A7                  EBR2.ADA3
			// wire CELL5.IMUX_B0                  EBR2.DIB5
			// wire CELL5.IMUX_B1                  EBR2.DIA5
			// wire CELL5.IMUX_B2                  EBR2.DIB7
			// wire CELL5.IMUX_B3                  EBR2.DIA7
			// wire CELL5.IMUX_B4                  EBR2.DIB9
			// wire CELL5.IMUX_B5                  EBR2.DIA9
			// wire CELL5.IMUX_B6                  EBR2.DIB11
			// wire CELL5.IMUX_B7                  EBR2.DIA11
			// wire CELL5.IMUX_C0                  EBR2.ADA4
			// wire CELL5.IMUX_C1                  EBR2.ADB4
			// wire CELL5.IMUX_C2                  EBR2.ADA6
			// wire CELL5.IMUX_C3                  EBR2.ADB6
			// wire CELL5.IMUX_C4                  EBR2.ADA0
			// wire CELL5.IMUX_C5                  EBR2.ADB0
			// wire CELL5.IMUX_C6                  EBR2.ADA2
			// wire CELL5.IMUX_C7                  EBR2.ADB2
			// wire CELL5.IMUX_D0                  EBR2.DIA4
			// wire CELL5.IMUX_D1                  EBR2.DIB4
			// wire CELL5.IMUX_D2                  EBR2.DIA6
			// wire CELL5.IMUX_D3                  EBR2.DIB6
			// wire CELL5.IMUX_D4                  EBR2.DIA8
			// wire CELL5.IMUX_D5                  EBR2.DIB8
			// wire CELL5.IMUX_D6                  EBR2.DIA10
			// wire CELL5.IMUX_D7                  EBR2.DIB10
			// wire CELL5.IMUX_CLK0                EBR2.CLKA
			// wire CELL5.IMUX_LSR0                EBR2.RSTA
			// wire CELL5.IMUX_LSR1                EBR2.WEA
			// wire CELL5.IMUX_CE0                 EBR2.OCEA
			// wire CELL5.IMUX_CE1                 EBR2.CEA
			// wire CELL5.IMUX_CE2                 EBR2.CSB0
			// wire CELL5.IMUX_CE3                 EBR2.CSB1
			// wire CELL5.OUT_F0                   EBR2.DOA4
			// wire CELL5.OUT_F1                   EBR2.DOA5
			// wire CELL5.OUT_F2                   EBR2.DOA6
			// wire CELL5.OUT_F3                   EBR2.DOA7
			// wire CELL5.OUT_F4                   EBR2.DOA8
			// wire CELL5.OUT_F5                   EBR2.DOA9
			// wire CELL5.OUT_F6                   EBR2.DOA10
			// wire CELL5.OUT_F7                   EBR2.DOA11
			// wire CELL5.OUT_Q0                   EBR2.DOB4
			// wire CELL5.OUT_Q1                   EBR2.DOB5
			// wire CELL5.OUT_Q2                   EBR2.DOB6
			// wire CELL5.OUT_Q3                   EBR2.DOB7
			// wire CELL5.OUT_Q4                   EBR2.DOB8
			// wire CELL5.OUT_Q5                   EBR2.DOB9
			// wire CELL5.OUT_Q6                   EBR2.DOB10
			// wire CELL5.OUT_Q7                   EBR2.DOB11
			// wire CELL6.IMUX_A0                  EBR2.ADB8
			// wire CELL6.IMUX_A1                  EBR2.ADB9
			// wire CELL6.IMUX_A2                  EBR2.ADB10
			// wire CELL6.IMUX_A3                  EBR2.ADB11
			// wire CELL6.IMUX_A4                  EBR2.ADB12
			// wire CELL6.IMUX_A5                  EBR2.ADB13
			// wire CELL6.IMUX_B0                  EBR2.DIB12
			// wire CELL6.IMUX_B1                  EBR2.DIB13
			// wire CELL6.IMUX_B2                  EBR2.DIB14
			// wire CELL6.IMUX_B3                  EBR2.DIB15
			// wire CELL6.IMUX_B4                  EBR2.DIB16
			// wire CELL6.IMUX_B5                  EBR2.DIB17
			// wire CELL6.IMUX_B6                  EBR3.DIB0
			// wire CELL6.IMUX_B7                  EBR3.DIB1
			// wire CELL6.IMUX_C0                  EBR2.ADA8
			// wire CELL6.IMUX_C1                  EBR2.ADA9
			// wire CELL6.IMUX_C2                  EBR2.ADA10
			// wire CELL6.IMUX_C3                  EBR2.ADA11
			// wire CELL6.IMUX_C4                  EBR2.ADA12
			// wire CELL6.IMUX_C5                  EBR2.ADA13
			// wire CELL6.IMUX_D0                  EBR2.DIA12
			// wire CELL6.IMUX_D1                  EBR2.DIA13
			// wire CELL6.IMUX_D2                  EBR2.DIA14
			// wire CELL6.IMUX_D3                  EBR2.DIA15
			// wire CELL6.IMUX_D4                  EBR2.DIA16
			// wire CELL6.IMUX_D5                  EBR2.DIA17
			// wire CELL6.IMUX_D6                  EBR3.DIA0
			// wire CELL6.IMUX_D7                  EBR3.DIA1
			// wire CELL6.IMUX_CLK0                EBR2.CLKB
			// wire CELL6.IMUX_LSR0                EBR2.RSTB
			// wire CELL6.IMUX_LSR1                EBR2.WEB
			// wire CELL6.IMUX_CE0                 EBR2.OCEB
			// wire CELL6.IMUX_CE1                 EBR2.CEB
			// wire CELL6.IMUX_CE2                 EBR3.CSA1
			// wire CELL6.IMUX_CE3                 EBR3.CSA2
			// wire CELL6.OUT_F0                   EBR2.DOA12
			// wire CELL6.OUT_F1                   EBR2.DOA13
			// wire CELL6.OUT_F2                   EBR2.DOA14
			// wire CELL6.OUT_F3                   EBR2.DOA15
			// wire CELL6.OUT_F4                   EBR2.DOA16
			// wire CELL6.OUT_F5                   EBR2.DOA17
			// wire CELL6.OUT_F6                   EBR3.DOA0
			// wire CELL6.OUT_F7                   EBR3.DOA1
			// wire CELL6.OUT_Q0                   EBR2.DOB12
			// wire CELL6.OUT_Q1                   EBR2.DOB13
			// wire CELL6.OUT_Q2                   EBR2.DOB14
			// wire CELL6.OUT_Q3                   EBR2.DOB15
			// wire CELL6.OUT_Q4                   EBR2.DOB16
			// wire CELL6.OUT_Q5                   EBR2.DOB17
			// wire CELL6.OUT_Q6                   EBR3.DOB0
			// wire CELL6.OUT_Q7                   EBR3.DOB1
			// wire CELL7.IMUX_A0                  EBR3.ADB5
			// wire CELL7.IMUX_A1                  EBR3.ADA5
			// wire CELL7.IMUX_A2                  EBR3.ADB7
			// wire CELL7.IMUX_A3                  EBR3.ADA7
			// wire CELL7.IMUX_A4                  EBR3.ADB1
			// wire CELL7.IMUX_A5                  EBR3.ADA1
			// wire CELL7.IMUX_A6                  EBR3.ADB3
			// wire CELL7.IMUX_A7                  EBR3.ADA3
			// wire CELL7.IMUX_B0                  EBR3.DIB3
			// wire CELL7.IMUX_B1                  EBR3.DIA3
			// wire CELL7.IMUX_B2                  EBR3.DIB5
			// wire CELL7.IMUX_B3                  EBR3.DIA5
			// wire CELL7.IMUX_B4                  EBR3.DIB7
			// wire CELL7.IMUX_B5                  EBR3.DIA7
			// wire CELL7.IMUX_B6                  EBR3.DIB9
			// wire CELL7.IMUX_B7                  EBR3.DIA9
			// wire CELL7.IMUX_C0                  EBR3.ADA4
			// wire CELL7.IMUX_C1                  EBR3.ADB4
			// wire CELL7.IMUX_C2                  EBR3.ADA6
			// wire CELL7.IMUX_C3                  EBR3.ADB6
			// wire CELL7.IMUX_C4                  EBR3.ADA0
			// wire CELL7.IMUX_C5                  EBR3.ADB0
			// wire CELL7.IMUX_C6                  EBR3.ADA2
			// wire CELL7.IMUX_C7                  EBR3.ADB2
			// wire CELL7.IMUX_D0                  EBR3.DIA2
			// wire CELL7.IMUX_D1                  EBR3.DIB2
			// wire CELL7.IMUX_D2                  EBR3.DIA4
			// wire CELL7.IMUX_D3                  EBR3.DIB4
			// wire CELL7.IMUX_D4                  EBR3.DIA6
			// wire CELL7.IMUX_D5                  EBR3.DIB6
			// wire CELL7.IMUX_D6                  EBR3.DIA8
			// wire CELL7.IMUX_D7                  EBR3.DIB8
			// wire CELL7.IMUX_CLK0                EBR3.CLKA
			// wire CELL7.IMUX_LSR0                EBR3.RSTA
			// wire CELL7.IMUX_LSR1                EBR3.WEA
			// wire CELL7.IMUX_CE0                 EBR3.OCEA
			// wire CELL7.IMUX_CE1                 EBR3.CEA
			// wire CELL7.IMUX_CE2                 EBR3.CSA0
			// wire CELL7.IMUX_CE3                 EBR3.CSB2
			// wire CELL7.OUT_F0                   EBR3.DOA2
			// wire CELL7.OUT_F1                   EBR3.DOA3
			// wire CELL7.OUT_F2                   EBR3.DOA4
			// wire CELL7.OUT_F3                   EBR3.DOA5
			// wire CELL7.OUT_F4                   EBR3.DOA6
			// wire CELL7.OUT_F5                   EBR3.DOA7
			// wire CELL7.OUT_F6                   EBR3.DOA8
			// wire CELL7.OUT_F7                   EBR3.DOA9
			// wire CELL7.OUT_Q0                   EBR3.DOB2
			// wire CELL7.OUT_Q1                   EBR3.DOB3
			// wire CELL7.OUT_Q2                   EBR3.DOB4
			// wire CELL7.OUT_Q3                   EBR3.DOB5
			// wire CELL7.OUT_Q4                   EBR3.DOB6
			// wire CELL7.OUT_Q5                   EBR3.DOB7
			// wire CELL7.OUT_Q6                   EBR3.DOB8
			// wire CELL7.OUT_Q7                   EBR3.DOB9
			// wire CELL8.IMUX_A0                  EBR3.ADB13
			// wire CELL8.IMUX_A1                  EBR3.ADA13
			// wire CELL8.IMUX_A4                  EBR3.ADB9
			// wire CELL8.IMUX_A5                  EBR3.ADA9
			// wire CELL8.IMUX_A6                  EBR3.ADB11
			// wire CELL8.IMUX_A7                  EBR3.ADA11
			// wire CELL8.IMUX_B0                  EBR3.DIB11
			// wire CELL8.IMUX_B1                  EBR3.DIA11
			// wire CELL8.IMUX_B2                  EBR3.DIB13
			// wire CELL8.IMUX_B3                  EBR3.DIA13
			// wire CELL8.IMUX_B4                  EBR3.DIB15
			// wire CELL8.IMUX_B5                  EBR3.DIA15
			// wire CELL8.IMUX_B6                  EBR3.DIB17
			// wire CELL8.IMUX_B7                  EBR3.DIA17
			// wire CELL8.IMUX_C0                  EBR3.ADA12
			// wire CELL8.IMUX_C1                  EBR3.ADB12
			// wire CELL8.IMUX_C4                  EBR3.ADA8
			// wire CELL8.IMUX_C5                  EBR3.ADB8
			// wire CELL8.IMUX_C6                  EBR3.ADA10
			// wire CELL8.IMUX_C7                  EBR3.ADB10
			// wire CELL8.IMUX_D0                  EBR3.DIA10
			// wire CELL8.IMUX_D1                  EBR3.DIB10
			// wire CELL8.IMUX_D2                  EBR3.DIA12
			// wire CELL8.IMUX_D3                  EBR3.DIB12
			// wire CELL8.IMUX_D4                  EBR3.DIA14
			// wire CELL8.IMUX_D5                  EBR3.DIB14
			// wire CELL8.IMUX_D6                  EBR3.DIA16
			// wire CELL8.IMUX_D7                  EBR3.DIB16
			// wire CELL8.IMUX_CLK0                EBR3.CLKB
			// wire CELL8.IMUX_LSR0                EBR3.RSTB
			// wire CELL8.IMUX_LSR1                EBR3.WEB
			// wire CELL8.IMUX_CE0                 EBR3.OCEB
			// wire CELL8.IMUX_CE1                 EBR3.CEB
			// wire CELL8.IMUX_CE2                 EBR3.CSB0
			// wire CELL8.IMUX_CE3                 EBR3.CSB1
			// wire CELL8.OUT_F0                   EBR3.DOA10
			// wire CELL8.OUT_F1                   EBR3.DOA11
			// wire CELL8.OUT_F2                   EBR3.DOA12
			// wire CELL8.OUT_F3                   EBR3.DOA13
			// wire CELL8.OUT_F4                   EBR3.DOA14
			// wire CELL8.OUT_F5                   EBR3.DOA15
			// wire CELL8.OUT_F6                   EBR3.DOA16
			// wire CELL8.OUT_F7                   EBR3.DOA17
			// wire CELL8.OUT_Q0                   EBR3.DOB10
			// wire CELL8.OUT_Q1                   EBR3.DOB11
			// wire CELL8.OUT_Q2                   EBR3.DOB12
			// wire CELL8.OUT_Q3                   EBR3.DOB13
			// wire CELL8.OUT_Q4                   EBR3.DOB14
			// wire CELL8.OUT_Q5                   EBR3.DOB15
			// wire CELL8.OUT_Q6                   EBR3.DOB16
			// wire CELL8.OUT_Q7                   EBR3.DOB17
		}

		tile_class DSP {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;

			bel DSP0 {
				input A0_0 = CELL0.IMUX_D0;
				input A0_1 = CELL2.IMUX_D2;
				input A10_0 = CELL1.IMUX_D2;
				input A10_1 = CELL3.IMUX_D4;
				input A11_0 = CELL1.IMUX_B3;
				input A11_1 = CELL3.IMUX_B5;
				input A12_0 = CELL1.IMUX_D4;
				input A12_1 = CELL3.IMUX_D6;
				input A13_0 = CELL1.IMUX_B5;
				input A13_1 = CELL3.IMUX_B7;
				input A14_0 = CELL1.IMUX_D6;
				input A14_1 = CELL4.IMUX_D0;
				input A15_0 = CELL1.IMUX_B7;
				input A15_1 = CELL4.IMUX_B1;
				input A16_0 = CELL2.IMUX_D0;
				input A16_1 = CELL4.IMUX_D2;
				input A17_0 = CELL2.IMUX_B1;
				input A17_1 = CELL4.IMUX_B3;
				input A1_0 = CELL0.IMUX_B1;
				input A1_1 = CELL2.IMUX_B3;
				input A2_0 = CELL0.IMUX_D2;
				input A2_1 = CELL2.IMUX_D4;
				input A3_0 = CELL0.IMUX_B3;
				input A3_1 = CELL2.IMUX_B5;
				input A4_0 = CELL0.IMUX_D4;
				input A4_1 = CELL2.IMUX_D6;
				input A5_0 = CELL0.IMUX_B5;
				input A5_1 = CELL2.IMUX_B7;
				input A6_0 = CELL0.IMUX_D6;
				input A6_1 = CELL3.IMUX_D0;
				input A7_0 = CELL0.IMUX_B7;
				input A7_1 = CELL3.IMUX_B1;
				input A8_0 = CELL1.IMUX_D0;
				input A8_1 = CELL3.IMUX_D2;
				input A9_0 = CELL1.IMUX_B1;
				input A9_1 = CELL3.IMUX_B3;
				input B0_0 = CELL0.IMUX_D1;
				input B0_1 = CELL2.IMUX_D3;
				input B10_0 = CELL1.IMUX_D3;
				input B10_1 = CELL3.IMUX_D5;
				input B11_0 = CELL1.IMUX_B2;
				input B11_1 = CELL3.IMUX_B4;
				input B12_0 = CELL1.IMUX_D5;
				input B12_1 = CELL3.IMUX_D7;
				input B13_0 = CELL1.IMUX_B4;
				input B13_1 = CELL3.IMUX_B6;
				input B14_0 = CELL1.IMUX_D7;
				input B14_1 = CELL4.IMUX_D1;
				input B15_0 = CELL1.IMUX_B6;
				input B15_1 = CELL4.IMUX_B0;
				input B16_0 = CELL2.IMUX_D1;
				input B16_1 = CELL4.IMUX_D3;
				input B17_0 = CELL2.IMUX_B0;
				input B17_1 = CELL4.IMUX_B2;
				input B1_0 = CELL0.IMUX_B0;
				input B1_1 = CELL2.IMUX_B2;
				input B2_0 = CELL0.IMUX_D3;
				input B2_1 = CELL2.IMUX_D5;
				input B3_0 = CELL0.IMUX_B2;
				input B3_1 = CELL2.IMUX_B4;
				input B4_0 = CELL0.IMUX_D5;
				input B4_1 = CELL2.IMUX_D7;
				input B5_0 = CELL0.IMUX_B4;
				input B5_1 = CELL2.IMUX_B6;
				input B6_0 = CELL0.IMUX_D7;
				input B6_1 = CELL3.IMUX_D1;
				input B7_0 = CELL0.IMUX_B6;
				input B7_1 = CELL3.IMUX_B0;
				input B8_0 = CELL1.IMUX_D1;
				input B8_1 = CELL3.IMUX_D3;
				input B9_0 = CELL1.IMUX_B0;
				input B9_1 = CELL3.IMUX_B2;
				input C0 = CELL0.IMUX_C4;
				input C1 = CELL0.IMUX_A5;
				input C10 = CELL1.IMUX_C6;
				input C11 = CELL1.IMUX_A7;
				input C12 = CELL1.IMUX_C0;
				input C13 = CELL1.IMUX_A1;
				input C14 = CELL1.IMUX_C2;
				input C15 = CELL1.IMUX_A3;
				input C16 = CELL2.IMUX_C4;
				input C17 = CELL2.IMUX_A5;
				input C18 = CELL2.IMUX_C6;
				input C19 = CELL2.IMUX_A7;
				input C2 = CELL0.IMUX_C6;
				input C20 = CELL2.IMUX_C0;
				input C21 = CELL2.IMUX_A1;
				input C22 = CELL2.IMUX_C2;
				input C23 = CELL2.IMUX_A3;
				input C24 = CELL3.IMUX_C4;
				input C25 = CELL3.IMUX_A5;
				input C26 = CELL3.IMUX_C6;
				input C27 = CELL3.IMUX_A7;
				input C28 = CELL3.IMUX_C0;
				input C29 = CELL3.IMUX_A1;
				input C3 = CELL0.IMUX_A7;
				input C30 = CELL3.IMUX_C2;
				input C31 = CELL3.IMUX_A3;
				input C32 = CELL0.IMUX_C5;
				input C33 = CELL0.IMUX_A4;
				input C34 = CELL0.IMUX_C7;
				input C35 = CELL0.IMUX_A6;
				input C36 = CELL0.IMUX_C1;
				input C37 = CELL0.IMUX_A0;
				input C38 = CELL0.IMUX_C3;
				input C39 = CELL0.IMUX_A2;
				input C4 = CELL0.IMUX_C0;
				input C40 = CELL1.IMUX_C5;
				input C41 = CELL1.IMUX_A4;
				input C42 = CELL1.IMUX_C7;
				input C43 = CELL1.IMUX_A6;
				input C44 = CELL1.IMUX_C1;
				input C45 = CELL1.IMUX_A0;
				input C46 = CELL1.IMUX_C3;
				input C47 = CELL1.IMUX_A2;
				input C48 = CELL2.IMUX_C5;
				input C49 = CELL2.IMUX_A4;
				input C5 = CELL0.IMUX_A1;
				input C50 = CELL2.IMUX_C7;
				input C51 = CELL2.IMUX_A6;
				input C52 = CELL2.IMUX_C1;
				input C53 = CELL2.IMUX_A0;
				input C6 = CELL0.IMUX_C2;
				input C7 = CELL0.IMUX_A3;
				input C8 = CELL1.IMUX_C4;
				input C9 = CELL1.IMUX_A5;
				input CE0 = CELL1.IMUX_CE0;
				input CE1 = CELL1.IMUX_CE1;
				input CE2 = CELL2.IMUX_CE0;
				input CE3 = CELL2.IMUX_CE1;
				input CLK0 = CELL1.IMUX_CLK0;
				input CLK1 = CELL1.IMUX_CLK1;
				input CLK2 = CELL2.IMUX_CLK0;
				input CLK3 = CELL2.IMUX_CLK1;
				output EQOM = CELL2.OUT_Q7;
				output EQPAT = CELL2.OUT_Q6;
				output EQPATB = CELL2.OUT_Q5;
				output EQZ = CELL3.OUT_Q1;
				output EQZM = CELL3.OUT_Q0;
				input OP0 = CELL0.IMUX_CE1;
				input OP1 = CELL0.IMUX_CE2;
				input OP10 = CELL3.IMUX_CE3;
				input OP2 = CELL0.IMUX_CE3;
				input OP3 = CELL1.IMUX_CE2;
				input OP4 = CELL1.IMUX_CE3;
				input OP5 = CELL2.IMUX_CE2;
				input OP6 = CELL2.IMUX_CE3;
				input OP7 = CELL3.IMUX_CE0;
				input OP8 = CELL3.IMUX_CE1;
				input OP9 = CELL3.IMUX_CE2;
				input OPPRE_0 = CELL3.IMUX_A4;
				input OPPRE_1 = CELL3.IMUX_A6;
				output OVER = CELL2.OUT_Q4;
				output OVERUNDER = CELL2.OUT_Q2;
				output P0_0 = CELL0.OUT_F0;
				output P0_1 = CELL0.OUT_Q0;
				output P10_0 = CELL1.OUT_F2;
				output P10_1 = CELL1.OUT_Q2;
				output P11_0 = CELL1.OUT_F3;
				output P11_1 = CELL1.OUT_Q3;
				output P12_0 = CELL1.OUT_F4;
				output P12_1 = CELL1.OUT_Q4;
				output P13_0 = CELL1.OUT_F5;
				output P13_1 = CELL1.OUT_Q5;
				output P14_0 = CELL1.OUT_F6;
				output P14_1 = CELL1.OUT_Q6;
				output P15_0 = CELL1.OUT_F7;
				output P15_1 = CELL1.OUT_Q7;
				output P16_0 = CELL2.OUT_F0;
				output P16_1 = CELL2.OUT_Q0;
				output P17_0 = CELL2.OUT_F1;
				output P17_1 = CELL2.OUT_Q1;
				output P18_0 = CELL2.OUT_F2;
				output P18_1 = CELL2.OUT_Q2;
				output P19_0 = CELL2.OUT_F3;
				output P19_1 = CELL2.OUT_Q3;
				output P1_0 = CELL0.OUT_F1;
				output P1_1 = CELL0.OUT_Q1;
				output P20_0 = CELL2.OUT_F4;
				output P20_1 = CELL2.OUT_Q4;
				output P21_0 = CELL2.OUT_F5;
				output P21_1 = CELL2.OUT_Q5;
				output P22_0 = CELL2.OUT_F6;
				output P22_1 = CELL2.OUT_Q6;
				output P23_0 = CELL2.OUT_F7;
				output P23_1 = CELL2.OUT_Q7;
				output P24_0 = CELL3.OUT_F0;
				output P24_1 = CELL3.OUT_Q0;
				output P25_0 = CELL3.OUT_F1;
				output P25_1 = CELL3.OUT_Q1;
				output P26_0 = CELL3.OUT_F2;
				output P26_1 = CELL3.OUT_Q2;
				output P27_0 = CELL3.OUT_F3;
				output P27_1 = CELL3.OUT_Q3;
				output P28_0 = CELL3.OUT_F4;
				output P28_1 = CELL3.OUT_Q4;
				output P29_0 = CELL3.OUT_F5;
				output P29_1 = CELL3.OUT_Q5;
				output P2_0 = CELL0.OUT_F2;
				output P2_1 = CELL0.OUT_Q2;
				output P30_0 = CELL3.OUT_F6;
				output P30_1 = CELL3.OUT_Q6;
				output P31_0 = CELL3.OUT_F7;
				output P31_1 = CELL3.OUT_Q7;
				output P32_0 = CELL4.OUT_F0;
				output P32_1 = CELL4.OUT_Q0;
				output P33_0 = CELL4.OUT_F1;
				output P33_1 = CELL4.OUT_Q1;
				output P34_0 = CELL4.OUT_F2;
				output P34_1 = CELL4.OUT_Q2;
				output P35_0 = CELL4.OUT_F3;
				output P35_1 = CELL4.OUT_Q3;
				output P3_0 = CELL0.OUT_F3;
				output P3_1 = CELL0.OUT_Q3;
				output P4_0 = CELL0.OUT_F4;
				output P4_1 = CELL0.OUT_Q4;
				output P5_0 = CELL0.OUT_F5;
				output P5_1 = CELL0.OUT_Q5;
				output P6_0 = CELL0.OUT_F6;
				output P6_1 = CELL0.OUT_Q6;
				output P7_0 = CELL0.OUT_F7;
				output P7_1 = CELL0.OUT_Q7;
				output P8_0 = CELL1.OUT_F0;
				output P8_1 = CELL1.OUT_Q0;
				output P9_0 = CELL1.OUT_F1;
				output P9_1 = CELL1.OUT_Q1;
				output R0 = CELL0.OUT_F0;
				output R1 = CELL0.OUT_F1;
				output R10 = CELL1.OUT_F2;
				output R11 = CELL1.OUT_F3;
				output R12 = CELL1.OUT_F4;
				output R13 = CELL1.OUT_F5;
				output R14 = CELL1.OUT_F6;
				output R15 = CELL1.OUT_F7;
				output R16 = CELL2.OUT_F0;
				output R17 = CELL2.OUT_F1;
				output R18 = CELL0.OUT_Q0;
				output R19 = CELL0.OUT_Q1;
				output R2 = CELL0.OUT_F2;
				output R20 = CELL0.OUT_Q2;
				output R21 = CELL0.OUT_Q3;
				output R22 = CELL0.OUT_Q4;
				output R23 = CELL0.OUT_Q5;
				output R24 = CELL0.OUT_Q6;
				output R25 = CELL0.OUT_Q7;
				output R26 = CELL1.OUT_Q0;
				output R27 = CELL2.OUT_F2;
				output R28 = CELL2.OUT_F3;
				output R29 = CELL2.OUT_F4;
				output R3 = CELL0.OUT_F3;
				output R30 = CELL2.OUT_F5;
				output R31 = CELL2.OUT_F6;
				output R32 = CELL2.OUT_F7;
				output R33 = CELL3.OUT_F0;
				output R34 = CELL3.OUT_F1;
				output R35 = CELL3.OUT_F2;
				output R36 = CELL3.OUT_F3;
				output R37 = CELL3.OUT_F4;
				output R38 = CELL3.OUT_F5;
				output R39 = CELL3.OUT_F6;
				output R4 = CELL0.OUT_F4;
				output R40 = CELL3.OUT_F7;
				output R41 = CELL4.OUT_F0;
				output R42 = CELL4.OUT_F1;
				output R43 = CELL4.OUT_F2;
				output R44 = CELL4.OUT_F3;
				output R45 = CELL1.OUT_Q1;
				output R46 = CELL1.OUT_Q2;
				output R47 = CELL1.OUT_Q3;
				output R48 = CELL1.OUT_Q4;
				output R49 = CELL1.OUT_Q5;
				output R5 = CELL0.OUT_F5;
				output R50 = CELL1.OUT_Q6;
				output R51 = CELL1.OUT_Q7;
				output R52 = CELL2.OUT_Q0;
				output R53 = CELL2.OUT_Q1;
				output R6 = CELL0.OUT_F6;
				output R7 = CELL0.OUT_F7;
				output R8 = CELL1.OUT_F0;
				output R9 = CELL1.OUT_F1;
				input RST0 = CELL3.IMUX_LSR0;
				input RST1 = CELL3.IMUX_LSR1;
				input RST2 = CELL5.IMUX_LSR0;
				input RST3 = CELL5.IMUX_LSR1;
				input SIGNEDA_0 = CELL1.IMUX_LSR1;
				input SIGNEDA_1 = CELL4.IMUX_CE0;
				input SIGNEDB_0 = CELL0.IMUX_CE0;
				input SIGNEDB_1 = CELL4.IMUX_CE1;
				input SOURCEA_0 = CELL0.IMUX_LSR0;
				input SOURCEA_1 = CELL2.IMUX_LSR0;
				input SOURCEB_0 = CELL0.IMUX_LSR1;
				input SOURCEB_1 = CELL2.IMUX_LSR1;
				output SROA0 = CELL2.OUT_Q2;
				output SROA1 = CELL2.OUT_Q3;
				output SROA10 = CELL3.OUT_Q4;
				output SROA11 = CELL3.OUT_Q5;
				output SROA12 = CELL3.OUT_Q6;
				output SROA13 = CELL3.OUT_Q7;
				output SROA14 = CELL4.OUT_Q0;
				output SROA15 = CELL4.OUT_Q1;
				output SROA16 = CELL4.OUT_Q2;
				output SROA17 = CELL4.OUT_Q3;
				output SROA2 = CELL2.OUT_Q4;
				output SROA3 = CELL2.OUT_Q5;
				output SROA4 = CELL2.OUT_Q6;
				output SROA5 = CELL2.OUT_Q7;
				output SROA6 = CELL3.OUT_Q0;
				output SROA7 = CELL3.OUT_Q1;
				output SROA8 = CELL3.OUT_Q2;
				output SROA9 = CELL3.OUT_Q3;
				output UNDER = CELL2.OUT_Q3;
			}

			bel DSP1 {
				input A0_0 = CELL4.IMUX_D4;
				input A0_1 = CELL6.IMUX_D6;
				input A10_0 = CELL5.IMUX_D6;
				input A10_1 = CELL8.IMUX_D0;
				input A11_0 = CELL5.IMUX_B7;
				input A11_1 = CELL8.IMUX_B1;
				input A12_0 = CELL6.IMUX_D0;
				input A12_1 = CELL8.IMUX_D2;
				input A13_0 = CELL6.IMUX_B1;
				input A13_1 = CELL8.IMUX_B3;
				input A14_0 = CELL6.IMUX_D2;
				input A14_1 = CELL8.IMUX_D4;
				input A15_0 = CELL6.IMUX_B3;
				input A15_1 = CELL8.IMUX_B5;
				input A16_0 = CELL6.IMUX_D4;
				input A16_1 = CELL8.IMUX_D6;
				input A17_0 = CELL6.IMUX_B5;
				input A17_1 = CELL8.IMUX_B7;
				input A1_0 = CELL4.IMUX_B5;
				input A1_1 = CELL6.IMUX_B7;
				input A2_0 = CELL4.IMUX_D6;
				input A2_1 = CELL7.IMUX_D0;
				input A3_0 = CELL4.IMUX_B7;
				input A3_1 = CELL7.IMUX_B1;
				input A4_0 = CELL5.IMUX_D0;
				input A4_1 = CELL7.IMUX_D2;
				input A5_0 = CELL5.IMUX_B1;
				input A5_1 = CELL7.IMUX_B3;
				input A6_0 = CELL5.IMUX_D2;
				input A6_1 = CELL7.IMUX_D4;
				input A7_0 = CELL5.IMUX_B3;
				input A7_1 = CELL7.IMUX_B5;
				input A8_0 = CELL5.IMUX_D4;
				input A8_1 = CELL7.IMUX_D6;
				input A9_0 = CELL5.IMUX_B5;
				input A9_1 = CELL7.IMUX_B7;
				input B0_0 = CELL4.IMUX_D5;
				input B0_1 = CELL6.IMUX_D7;
				input B10_0 = CELL5.IMUX_D7;
				input B10_1 = CELL8.IMUX_D1;
				input B11_0 = CELL5.IMUX_B6;
				input B11_1 = CELL8.IMUX_B0;
				input B12_0 = CELL6.IMUX_D1;
				input B12_1 = CELL8.IMUX_D3;
				input B13_0 = CELL6.IMUX_B0;
				input B13_1 = CELL8.IMUX_B2;
				input B14_0 = CELL6.IMUX_D3;
				input B14_1 = CELL8.IMUX_D5;
				input B15_0 = CELL6.IMUX_B2;
				input B15_1 = CELL8.IMUX_B4;
				input B16_0 = CELL6.IMUX_D5;
				input B16_1 = CELL8.IMUX_D7;
				input B17_0 = CELL6.IMUX_B4;
				input B17_1 = CELL8.IMUX_B6;
				input B1_0 = CELL4.IMUX_B4;
				input B1_1 = CELL6.IMUX_B6;
				input B2_0 = CELL4.IMUX_D7;
				input B2_1 = CELL7.IMUX_D1;
				input B3_0 = CELL4.IMUX_B6;
				input B3_1 = CELL7.IMUX_B0;
				input B4_0 = CELL5.IMUX_D1;
				input B4_1 = CELL7.IMUX_D3;
				input B5_0 = CELL5.IMUX_B0;
				input B5_1 = CELL7.IMUX_B2;
				input B6_0 = CELL5.IMUX_D3;
				input B6_1 = CELL7.IMUX_D5;
				input B7_0 = CELL5.IMUX_B2;
				input B7_1 = CELL7.IMUX_B4;
				input B8_0 = CELL5.IMUX_D5;
				input B8_1 = CELL7.IMUX_D7;
				input B9_0 = CELL5.IMUX_B4;
				input B9_1 = CELL7.IMUX_B6;
				input C0 = CELL5.IMUX_C4;
				input C1 = CELL5.IMUX_A5;
				input C10 = CELL6.IMUX_C6;
				input C11 = CELL6.IMUX_A7;
				input C12 = CELL6.IMUX_C0;
				input C13 = CELL6.IMUX_A1;
				input C14 = CELL6.IMUX_C2;
				input C15 = CELL6.IMUX_A3;
				input C16 = CELL7.IMUX_C4;
				input C17 = CELL7.IMUX_A5;
				input C18 = CELL7.IMUX_C6;
				input C19 = CELL7.IMUX_A7;
				input C2 = CELL5.IMUX_C6;
				input C20 = CELL7.IMUX_C0;
				input C21 = CELL7.IMUX_A1;
				input C22 = CELL7.IMUX_C2;
				input C23 = CELL7.IMUX_A3;
				input C24 = CELL8.IMUX_C4;
				input C25 = CELL8.IMUX_A5;
				input C26 = CELL8.IMUX_C6;
				input C27 = CELL8.IMUX_A7;
				input C28 = CELL8.IMUX_C0;
				input C29 = CELL8.IMUX_A1;
				input C3 = CELL5.IMUX_A7;
				input C30 = CELL8.IMUX_C2;
				input C31 = CELL8.IMUX_A3;
				input C32 = CELL5.IMUX_C5;
				input C33 = CELL5.IMUX_A4;
				input C34 = CELL5.IMUX_C7;
				input C35 = CELL5.IMUX_A6;
				input C36 = CELL5.IMUX_C1;
				input C37 = CELL5.IMUX_A0;
				input C38 = CELL5.IMUX_C3;
				input C39 = CELL5.IMUX_A2;
				input C4 = CELL5.IMUX_C0;
				input C40 = CELL6.IMUX_C5;
				input C41 = CELL6.IMUX_A4;
				input C42 = CELL6.IMUX_C7;
				input C43 = CELL6.IMUX_A6;
				input C44 = CELL6.IMUX_C1;
				input C45 = CELL6.IMUX_A0;
				input C46 = CELL6.IMUX_C3;
				input C47 = CELL6.IMUX_A2;
				input C48 = CELL7.IMUX_C5;
				input C49 = CELL7.IMUX_A4;
				input C5 = CELL5.IMUX_A1;
				input C50 = CELL7.IMUX_C7;
				input C51 = CELL7.IMUX_A6;
				input C52 = CELL7.IMUX_C1;
				input C53 = CELL7.IMUX_A0;
				input C6 = CELL5.IMUX_C2;
				input C7 = CELL5.IMUX_A3;
				input C8 = CELL6.IMUX_C4;
				input C9 = CELL6.IMUX_A5;
				input CE0 = CELL6.IMUX_CE0;
				input CE1 = CELL6.IMUX_CE1;
				input CE2 = CELL7.IMUX_CE0;
				input CE3 = CELL7.IMUX_CE1;
				input CLK0 = CELL6.IMUX_CLK0;
				input CLK1 = CELL6.IMUX_CLK1;
				input CLK2 = CELL7.IMUX_CLK0;
				input CLK3 = CELL7.IMUX_CLK1;
				output EQOM = CELL7.OUT_Q3;
				output EQPAT = CELL7.OUT_Q2;
				output EQPATB = CELL7.OUT_Q1;
				output EQZ = CELL7.OUT_Q5;
				output EQZM = CELL7.OUT_Q4;
				input OP0 = CELL5.IMUX_CE0;
				input OP1 = CELL5.IMUX_CE1;
				input OP10 = CELL8.IMUX_CE2;
				input OP2 = CELL5.IMUX_CE2;
				input OP3 = CELL5.IMUX_CE3;
				input OP4 = CELL6.IMUX_CE2;
				input OP5 = CELL6.IMUX_CE3;
				input OP6 = CELL7.IMUX_CE2;
				input OP7 = CELL7.IMUX_CE3;
				input OP8 = CELL8.IMUX_CE0;
				input OP9 = CELL8.IMUX_CE1;
				input OPPRE_0 = CELL4.IMUX_A4;
				input OPPRE_1 = CELL4.IMUX_A6;
				output OVER = CELL7.OUT_Q0;
				output OVERUNDER = CELL6.OUT_Q6;
				output P0_0 = CELL4.OUT_F4;
				output P0_1 = CELL4.OUT_Q4;
				output P10_0 = CELL5.OUT_F6;
				output P10_1 = CELL5.OUT_Q6;
				output P11_0 = CELL5.OUT_F7;
				output P11_1 = CELL5.OUT_Q7;
				output P12_0 = CELL6.OUT_F0;
				output P12_1 = CELL6.OUT_Q0;
				output P13_0 = CELL6.OUT_F1;
				output P13_1 = CELL6.OUT_Q1;
				output P14_0 = CELL6.OUT_F2;
				output P14_1 = CELL6.OUT_Q2;
				output P15_0 = CELL6.OUT_F3;
				output P15_1 = CELL6.OUT_Q3;
				output P16_0 = CELL6.OUT_F4;
				output P16_1 = CELL6.OUT_Q4;
				output P17_0 = CELL6.OUT_F5;
				output P17_1 = CELL6.OUT_Q5;
				output P18_0 = CELL6.OUT_F6;
				output P18_1 = CELL6.OUT_Q6;
				output P19_0 = CELL6.OUT_F7;
				output P19_1 = CELL6.OUT_Q7;
				output P1_0 = CELL4.OUT_F5;
				output P1_1 = CELL4.OUT_Q5;
				output P20_0 = CELL7.OUT_F0;
				output P20_1 = CELL7.OUT_Q0;
				output P21_0 = CELL7.OUT_F1;
				output P21_1 = CELL7.OUT_Q1;
				output P22_0 = CELL7.OUT_F2;
				output P22_1 = CELL7.OUT_Q2;
				output P23_0 = CELL7.OUT_F3;
				output P23_1 = CELL7.OUT_Q3;
				output P24_0 = CELL7.OUT_F4;
				output P24_1 = CELL7.OUT_Q4;
				output P25_0 = CELL7.OUT_F5;
				output P25_1 = CELL7.OUT_Q5;
				output P26_0 = CELL7.OUT_F6;
				output P26_1 = CELL7.OUT_Q6;
				output P27_0 = CELL7.OUT_F7;
				output P27_1 = CELL7.OUT_Q7;
				output P28_0 = CELL8.OUT_F0;
				output P28_1 = CELL8.OUT_Q0;
				output P29_0 = CELL8.OUT_F1;
				output P29_1 = CELL8.OUT_Q1;
				output P2_0 = CELL4.OUT_F6;
				output P2_1 = CELL4.OUT_Q6;
				output P30_0 = CELL8.OUT_F2;
				output P30_1 = CELL8.OUT_Q2;
				output P31_0 = CELL8.OUT_F3;
				output P31_1 = CELL8.OUT_Q3;
				output P32_0 = CELL8.OUT_F4;
				output P32_1 = CELL8.OUT_Q4;
				output P33_0 = CELL8.OUT_F5;
				output P33_1 = CELL8.OUT_Q5;
				output P34_0 = CELL8.OUT_F6;
				output P34_1 = CELL8.OUT_Q6;
				output P35_0 = CELL8.OUT_F7;
				output P35_1 = CELL8.OUT_Q7;
				output P3_0 = CELL4.OUT_F7;
				output P3_1 = CELL4.OUT_Q7;
				output P4_0 = CELL5.OUT_F0;
				output P4_1 = CELL5.OUT_Q0;
				output P5_0 = CELL5.OUT_F1;
				output P5_1 = CELL5.OUT_Q1;
				output P6_0 = CELL5.OUT_F2;
				output P6_1 = CELL5.OUT_Q2;
				output P7_0 = CELL5.OUT_F3;
				output P7_1 = CELL5.OUT_Q3;
				output P8_0 = CELL5.OUT_F4;
				output P8_1 = CELL5.OUT_Q4;
				output P9_0 = CELL5.OUT_F5;
				output P9_1 = CELL5.OUT_Q5;
				output R0 = CELL4.OUT_F4;
				output R1 = CELL4.OUT_F5;
				output R10 = CELL5.OUT_F6;
				output R11 = CELL5.OUT_F7;
				output R12 = CELL6.OUT_F0;
				output R13 = CELL6.OUT_F1;
				output R14 = CELL6.OUT_F2;
				output R15 = CELL6.OUT_F3;
				output R16 = CELL6.OUT_F4;
				output R17 = CELL6.OUT_F5;
				output R18 = CELL4.OUT_Q4;
				output R19 = CELL4.OUT_Q5;
				output R2 = CELL4.OUT_F6;
				output R20 = CELL4.OUT_Q6;
				output R21 = CELL4.OUT_Q7;
				output R22 = CELL5.OUT_Q0;
				output R23 = CELL5.OUT_Q1;
				output R24 = CELL5.OUT_Q2;
				output R25 = CELL5.OUT_Q3;
				output R26 = CELL5.OUT_Q4;
				output R27 = CELL6.OUT_F6;
				output R28 = CELL6.OUT_F7;
				output R29 = CELL7.OUT_F0;
				output R3 = CELL4.OUT_F7;
				output R30 = CELL7.OUT_F1;
				output R31 = CELL7.OUT_F2;
				output R32 = CELL7.OUT_F3;
				output R33 = CELL7.OUT_F4;
				output R34 = CELL7.OUT_F5;
				output R35 = CELL7.OUT_F6;
				output R36 = CELL7.OUT_F7;
				output R37 = CELL8.OUT_F0;
				output R38 = CELL8.OUT_F1;
				output R39 = CELL8.OUT_F2;
				output R4 = CELL5.OUT_F0;
				output R40 = CELL8.OUT_F3;
				output R41 = CELL8.OUT_F4;
				output R42 = CELL8.OUT_F5;
				output R43 = CELL8.OUT_F6;
				output R44 = CELL8.OUT_F7;
				output R45 = CELL5.OUT_Q5;
				output R46 = CELL5.OUT_Q6;
				output R47 = CELL5.OUT_Q7;
				output R48 = CELL6.OUT_Q0;
				output R49 = CELL6.OUT_Q1;
				output R5 = CELL5.OUT_F1;
				output R50 = CELL6.OUT_Q2;
				output R51 = CELL6.OUT_Q3;
				output R52 = CELL6.OUT_Q4;
				output R53 = CELL6.OUT_Q5;
				output R6 = CELL5.OUT_F2;
				output R7 = CELL5.OUT_F3;
				output R8 = CELL5.OUT_F4;
				output R9 = CELL5.OUT_F5;
				input RST0 = CELL3.IMUX_LSR0;
				input RST1 = CELL3.IMUX_LSR1;
				input RST2 = CELL5.IMUX_LSR0;
				input RST3 = CELL5.IMUX_LSR1;
				input SIGNEDA_0 = CELL4.IMUX_CE2;
				input SIGNEDA_1 = CELL7.IMUX_LSR1;
				input SIGNEDB_0 = CELL4.IMUX_CE3;
				input SIGNEDB_1 = CELL8.IMUX_CE3;
				input SOURCEA_0 = CELL6.IMUX_LSR0;
				input SOURCEA_1 = CELL8.IMUX_LSR1;
				input SOURCEB_0 = CELL6.IMUX_LSR1;
				input SOURCEB_1 = CELL8.IMUX_LSR0;
				output SROA0 = CELL6.OUT_Q6;
				output SROA1 = CELL6.OUT_Q7;
				output SROA10 = CELL8.OUT_Q0;
				output SROA11 = CELL8.OUT_Q1;
				output SROA12 = CELL8.OUT_Q2;
				output SROA13 = CELL8.OUT_Q3;
				output SROA14 = CELL8.OUT_Q4;
				output SROA15 = CELL8.OUT_Q5;
				output SROA16 = CELL8.OUT_Q6;
				output SROA17 = CELL8.OUT_Q7;
				output SROA2 = CELL7.OUT_Q0;
				output SROA3 = CELL7.OUT_Q1;
				output SROA4 = CELL7.OUT_Q2;
				output SROA5 = CELL7.OUT_Q3;
				output SROA6 = CELL7.OUT_Q4;
				output SROA7 = CELL7.OUT_Q5;
				output SROA8 = CELL7.OUT_Q6;
				output SROA9 = CELL7.OUT_Q7;
				output UNDER = CELL6.OUT_Q7;
			}

			// wire CELL0.IMUX_A0                  DSP0.C37
			// wire CELL0.IMUX_A1                  DSP0.C5
			// wire CELL0.IMUX_A2                  DSP0.C39
			// wire CELL0.IMUX_A3                  DSP0.C7
			// wire CELL0.IMUX_A4                  DSP0.C33
			// wire CELL0.IMUX_A5                  DSP0.C1
			// wire CELL0.IMUX_A6                  DSP0.C35
			// wire CELL0.IMUX_A7                  DSP0.C3
			// wire CELL0.IMUX_B0                  DSP0.B1_0
			// wire CELL0.IMUX_B1                  DSP0.A1_0
			// wire CELL0.IMUX_B2                  DSP0.B3_0
			// wire CELL0.IMUX_B3                  DSP0.A3_0
			// wire CELL0.IMUX_B4                  DSP0.B5_0
			// wire CELL0.IMUX_B5                  DSP0.A5_0
			// wire CELL0.IMUX_B6                  DSP0.B7_0
			// wire CELL0.IMUX_B7                  DSP0.A7_0
			// wire CELL0.IMUX_C0                  DSP0.C4
			// wire CELL0.IMUX_C1                  DSP0.C36
			// wire CELL0.IMUX_C2                  DSP0.C6
			// wire CELL0.IMUX_C3                  DSP0.C38
			// wire CELL0.IMUX_C4                  DSP0.C0
			// wire CELL0.IMUX_C5                  DSP0.C32
			// wire CELL0.IMUX_C6                  DSP0.C2
			// wire CELL0.IMUX_C7                  DSP0.C34
			// wire CELL0.IMUX_D0                  DSP0.A0_0
			// wire CELL0.IMUX_D1                  DSP0.B0_0
			// wire CELL0.IMUX_D2                  DSP0.A2_0
			// wire CELL0.IMUX_D3                  DSP0.B2_0
			// wire CELL0.IMUX_D4                  DSP0.A4_0
			// wire CELL0.IMUX_D5                  DSP0.B4_0
			// wire CELL0.IMUX_D6                  DSP0.A6_0
			// wire CELL0.IMUX_D7                  DSP0.B6_0
			// wire CELL0.IMUX_LSR0                DSP0.SOURCEA_0
			// wire CELL0.IMUX_LSR1                DSP0.SOURCEB_0
			// wire CELL0.IMUX_CE0                 DSP0.SIGNEDB_0
			// wire CELL0.IMUX_CE1                 DSP0.OP0
			// wire CELL0.IMUX_CE2                 DSP0.OP1
			// wire CELL0.IMUX_CE3                 DSP0.OP2
			// wire CELL0.OUT_F0                   DSP0.P0_0 DSP0.R0
			// wire CELL0.OUT_F1                   DSP0.P1_0 DSP0.R1
			// wire CELL0.OUT_F2                   DSP0.P2_0 DSP0.R2
			// wire CELL0.OUT_F3                   DSP0.P3_0 DSP0.R3
			// wire CELL0.OUT_F4                   DSP0.P4_0 DSP0.R4
			// wire CELL0.OUT_F5                   DSP0.P5_0 DSP0.R5
			// wire CELL0.OUT_F6                   DSP0.P6_0 DSP0.R6
			// wire CELL0.OUT_F7                   DSP0.P7_0 DSP0.R7
			// wire CELL0.OUT_Q0                   DSP0.P0_1 DSP0.R18
			// wire CELL0.OUT_Q1                   DSP0.P1_1 DSP0.R19
			// wire CELL0.OUT_Q2                   DSP0.P2_1 DSP0.R20
			// wire CELL0.OUT_Q3                   DSP0.P3_1 DSP0.R21
			// wire CELL0.OUT_Q4                   DSP0.P4_1 DSP0.R22
			// wire CELL0.OUT_Q5                   DSP0.P5_1 DSP0.R23
			// wire CELL0.OUT_Q6                   DSP0.P6_1 DSP0.R24
			// wire CELL0.OUT_Q7                   DSP0.P7_1 DSP0.R25
			// wire CELL1.IMUX_A0                  DSP0.C45
			// wire CELL1.IMUX_A1                  DSP0.C13
			// wire CELL1.IMUX_A2                  DSP0.C47
			// wire CELL1.IMUX_A3                  DSP0.C15
			// wire CELL1.IMUX_A4                  DSP0.C41
			// wire CELL1.IMUX_A5                  DSP0.C9
			// wire CELL1.IMUX_A6                  DSP0.C43
			// wire CELL1.IMUX_A7                  DSP0.C11
			// wire CELL1.IMUX_B0                  DSP0.B9_0
			// wire CELL1.IMUX_B1                  DSP0.A9_0
			// wire CELL1.IMUX_B2                  DSP0.B11_0
			// wire CELL1.IMUX_B3                  DSP0.A11_0
			// wire CELL1.IMUX_B4                  DSP0.B13_0
			// wire CELL1.IMUX_B5                  DSP0.A13_0
			// wire CELL1.IMUX_B6                  DSP0.B15_0
			// wire CELL1.IMUX_B7                  DSP0.A15_0
			// wire CELL1.IMUX_C0                  DSP0.C12
			// wire CELL1.IMUX_C1                  DSP0.C44
			// wire CELL1.IMUX_C2                  DSP0.C14
			// wire CELL1.IMUX_C3                  DSP0.C46
			// wire CELL1.IMUX_C4                  DSP0.C8
			// wire CELL1.IMUX_C5                  DSP0.C40
			// wire CELL1.IMUX_C6                  DSP0.C10
			// wire CELL1.IMUX_C7                  DSP0.C42
			// wire CELL1.IMUX_D0                  DSP0.A8_0
			// wire CELL1.IMUX_D1                  DSP0.B8_0
			// wire CELL1.IMUX_D2                  DSP0.A10_0
			// wire CELL1.IMUX_D3                  DSP0.B10_0
			// wire CELL1.IMUX_D4                  DSP0.A12_0
			// wire CELL1.IMUX_D5                  DSP0.B12_0
			// wire CELL1.IMUX_D6                  DSP0.A14_0
			// wire CELL1.IMUX_D7                  DSP0.B14_0
			// wire CELL1.IMUX_CLK0                DSP0.CLK0
			// wire CELL1.IMUX_CLK1                DSP0.CLK1
			// wire CELL1.IMUX_LSR1                DSP0.SIGNEDA_0
			// wire CELL1.IMUX_CE0                 DSP0.CE0
			// wire CELL1.IMUX_CE1                 DSP0.CE1
			// wire CELL1.IMUX_CE2                 DSP0.OP3
			// wire CELL1.IMUX_CE3                 DSP0.OP4
			// wire CELL1.OUT_F0                   DSP0.P8_0 DSP0.R8
			// wire CELL1.OUT_F1                   DSP0.P9_0 DSP0.R9
			// wire CELL1.OUT_F2                   DSP0.P10_0 DSP0.R10
			// wire CELL1.OUT_F3                   DSP0.P11_0 DSP0.R11
			// wire CELL1.OUT_F4                   DSP0.P12_0 DSP0.R12
			// wire CELL1.OUT_F5                   DSP0.P13_0 DSP0.R13
			// wire CELL1.OUT_F6                   DSP0.P14_0 DSP0.R14
			// wire CELL1.OUT_F7                   DSP0.P15_0 DSP0.R15
			// wire CELL1.OUT_Q0                   DSP0.P8_1 DSP0.R26
			// wire CELL1.OUT_Q1                   DSP0.P9_1 DSP0.R45
			// wire CELL1.OUT_Q2                   DSP0.P10_1 DSP0.R46
			// wire CELL1.OUT_Q3                   DSP0.P11_1 DSP0.R47
			// wire CELL1.OUT_Q4                   DSP0.P12_1 DSP0.R48
			// wire CELL1.OUT_Q5                   DSP0.P13_1 DSP0.R49
			// wire CELL1.OUT_Q6                   DSP0.P14_1 DSP0.R50
			// wire CELL1.OUT_Q7                   DSP0.P15_1 DSP0.R51
			// wire CELL2.IMUX_A0                  DSP0.C53
			// wire CELL2.IMUX_A1                  DSP0.C21
			// wire CELL2.IMUX_A3                  DSP0.C23
			// wire CELL2.IMUX_A4                  DSP0.C49
			// wire CELL2.IMUX_A5                  DSP0.C17
			// wire CELL2.IMUX_A6                  DSP0.C51
			// wire CELL2.IMUX_A7                  DSP0.C19
			// wire CELL2.IMUX_B0                  DSP0.B17_0
			// wire CELL2.IMUX_B1                  DSP0.A17_0
			// wire CELL2.IMUX_B2                  DSP0.B1_1
			// wire CELL2.IMUX_B3                  DSP0.A1_1
			// wire CELL2.IMUX_B4                  DSP0.B3_1
			// wire CELL2.IMUX_B5                  DSP0.A3_1
			// wire CELL2.IMUX_B6                  DSP0.B5_1
			// wire CELL2.IMUX_B7                  DSP0.A5_1
			// wire CELL2.IMUX_C0                  DSP0.C20
			// wire CELL2.IMUX_C1                  DSP0.C52
			// wire CELL2.IMUX_C2                  DSP0.C22
			// wire CELL2.IMUX_C4                  DSP0.C16
			// wire CELL2.IMUX_C5                  DSP0.C48
			// wire CELL2.IMUX_C6                  DSP0.C18
			// wire CELL2.IMUX_C7                  DSP0.C50
			// wire CELL2.IMUX_D0                  DSP0.A16_0
			// wire CELL2.IMUX_D1                  DSP0.B16_0
			// wire CELL2.IMUX_D2                  DSP0.A0_1
			// wire CELL2.IMUX_D3                  DSP0.B0_1
			// wire CELL2.IMUX_D4                  DSP0.A2_1
			// wire CELL2.IMUX_D5                  DSP0.B2_1
			// wire CELL2.IMUX_D6                  DSP0.A4_1
			// wire CELL2.IMUX_D7                  DSP0.B4_1
			// wire CELL2.IMUX_CLK0                DSP0.CLK2
			// wire CELL2.IMUX_CLK1                DSP0.CLK3
			// wire CELL2.IMUX_LSR0                DSP0.SOURCEA_1
			// wire CELL2.IMUX_LSR1                DSP0.SOURCEB_1
			// wire CELL2.IMUX_CE0                 DSP0.CE2
			// wire CELL2.IMUX_CE1                 DSP0.CE3
			// wire CELL2.IMUX_CE2                 DSP0.OP5
			// wire CELL2.IMUX_CE3                 DSP0.OP6
			// wire CELL2.OUT_F0                   DSP0.P16_0 DSP0.R16
			// wire CELL2.OUT_F1                   DSP0.P17_0 DSP0.R17
			// wire CELL2.OUT_F2                   DSP0.P18_0 DSP0.R27
			// wire CELL2.OUT_F3                   DSP0.P19_0 DSP0.R28
			// wire CELL2.OUT_F4                   DSP0.P20_0 DSP0.R29
			// wire CELL2.OUT_F5                   DSP0.P21_0 DSP0.R30
			// wire CELL2.OUT_F6                   DSP0.P22_0 DSP0.R31
			// wire CELL2.OUT_F7                   DSP0.P23_0 DSP0.R32
			// wire CELL2.OUT_Q0                   DSP0.P16_1 DSP0.R52
			// wire CELL2.OUT_Q1                   DSP0.P17_1 DSP0.R53
			// wire CELL2.OUT_Q2                   DSP0.OVERUNDER DSP0.P18_1 DSP0.SROA0
			// wire CELL2.OUT_Q3                   DSP0.P19_1 DSP0.SROA1 DSP0.UNDER
			// wire CELL2.OUT_Q4                   DSP0.OVER DSP0.P20_1 DSP0.SROA2
			// wire CELL2.OUT_Q5                   DSP0.EQPATB DSP0.P21_1 DSP0.SROA3
			// wire CELL2.OUT_Q6                   DSP0.EQPAT DSP0.P22_1 DSP0.SROA4
			// wire CELL2.OUT_Q7                   DSP0.EQOM DSP0.P23_1 DSP0.SROA5
			// wire CELL3.IMUX_A1                  DSP0.C29
			// wire CELL3.IMUX_A3                  DSP0.C31
			// wire CELL3.IMUX_A4                  DSP0.OPPRE_0
			// wire CELL3.IMUX_A5                  DSP0.C25
			// wire CELL3.IMUX_A6                  DSP0.OPPRE_1
			// wire CELL3.IMUX_A7                  DSP0.C27
			// wire CELL3.IMUX_B0                  DSP0.B7_1
			// wire CELL3.IMUX_B1                  DSP0.A7_1
			// wire CELL3.IMUX_B2                  DSP0.B9_1
			// wire CELL3.IMUX_B3                  DSP0.A9_1
			// wire CELL3.IMUX_B4                  DSP0.B11_1
			// wire CELL3.IMUX_B5                  DSP0.A11_1
			// wire CELL3.IMUX_B6                  DSP0.B13_1
			// wire CELL3.IMUX_B7                  DSP0.A13_1
			// wire CELL3.IMUX_C0                  DSP0.C28
			// wire CELL3.IMUX_C2                  DSP0.C30
			// wire CELL3.IMUX_C4                  DSP0.C24
			// wire CELL3.IMUX_C6                  DSP0.C26
			// wire CELL3.IMUX_D0                  DSP0.A6_1
			// wire CELL3.IMUX_D1                  DSP0.B6_1
			// wire CELL3.IMUX_D2                  DSP0.A8_1
			// wire CELL3.IMUX_D3                  DSP0.B8_1
			// wire CELL3.IMUX_D4                  DSP0.A10_1
			// wire CELL3.IMUX_D5                  DSP0.B10_1
			// wire CELL3.IMUX_D6                  DSP0.A12_1
			// wire CELL3.IMUX_D7                  DSP0.B12_1
			// wire CELL3.IMUX_LSR0                DSP0.RST0 DSP1.RST0
			// wire CELL3.IMUX_LSR1                DSP0.RST1 DSP1.RST1
			// wire CELL3.IMUX_CE0                 DSP0.OP7
			// wire CELL3.IMUX_CE1                 DSP0.OP8
			// wire CELL3.IMUX_CE2                 DSP0.OP9
			// wire CELL3.IMUX_CE3                 DSP0.OP10
			// wire CELL3.OUT_F0                   DSP0.P24_0 DSP0.R33
			// wire CELL3.OUT_F1                   DSP0.P25_0 DSP0.R34
			// wire CELL3.OUT_F2                   DSP0.P26_0 DSP0.R35
			// wire CELL3.OUT_F3                   DSP0.P27_0 DSP0.R36
			// wire CELL3.OUT_F4                   DSP0.P28_0 DSP0.R37
			// wire CELL3.OUT_F5                   DSP0.P29_0 DSP0.R38
			// wire CELL3.OUT_F6                   DSP0.P30_0 DSP0.R39
			// wire CELL3.OUT_F7                   DSP0.P31_0 DSP0.R40
			// wire CELL3.OUT_Q0                   DSP0.EQZM DSP0.P24_1 DSP0.SROA6
			// wire CELL3.OUT_Q1                   DSP0.EQZ DSP0.P25_1 DSP0.SROA7
			// wire CELL3.OUT_Q2                   DSP0.P26_1 DSP0.SROA8
			// wire CELL3.OUT_Q3                   DSP0.P27_1 DSP0.SROA9
			// wire CELL3.OUT_Q4                   DSP0.P28_1 DSP0.SROA10
			// wire CELL3.OUT_Q5                   DSP0.P29_1 DSP0.SROA11
			// wire CELL3.OUT_Q6                   DSP0.P30_1 DSP0.SROA12
			// wire CELL3.OUT_Q7                   DSP0.P31_1 DSP0.SROA13
			// wire CELL4.IMUX_A4                  DSP1.OPPRE_0
			// wire CELL4.IMUX_A6                  DSP1.OPPRE_1
			// wire CELL4.IMUX_B0                  DSP0.B15_1
			// wire CELL4.IMUX_B1                  DSP0.A15_1
			// wire CELL4.IMUX_B2                  DSP0.B17_1
			// wire CELL4.IMUX_B3                  DSP0.A17_1
			// wire CELL4.IMUX_B4                  DSP1.B1_0
			// wire CELL4.IMUX_B5                  DSP1.A1_0
			// wire CELL4.IMUX_B6                  DSP1.B3_0
			// wire CELL4.IMUX_B7                  DSP1.A3_0
			// wire CELL4.IMUX_D0                  DSP0.A14_1
			// wire CELL4.IMUX_D1                  DSP0.B14_1
			// wire CELL4.IMUX_D2                  DSP0.A16_1
			// wire CELL4.IMUX_D3                  DSP0.B16_1
			// wire CELL4.IMUX_D4                  DSP1.A0_0
			// wire CELL4.IMUX_D5                  DSP1.B0_0
			// wire CELL4.IMUX_D6                  DSP1.A2_0
			// wire CELL4.IMUX_D7                  DSP1.B2_0
			// wire CELL4.IMUX_CE0                 DSP0.SIGNEDA_1
			// wire CELL4.IMUX_CE1                 DSP0.SIGNEDB_1
			// wire CELL4.IMUX_CE2                 DSP1.SIGNEDA_0
			// wire CELL4.IMUX_CE3                 DSP1.SIGNEDB_0
			// wire CELL4.OUT_F0                   DSP0.P32_0 DSP0.R41
			// wire CELL4.OUT_F1                   DSP0.P33_0 DSP0.R42
			// wire CELL4.OUT_F2                   DSP0.P34_0 DSP0.R43
			// wire CELL4.OUT_F3                   DSP0.P35_0 DSP0.R44
			// wire CELL4.OUT_F4                   DSP1.P0_0 DSP1.R0
			// wire CELL4.OUT_F5                   DSP1.P1_0 DSP1.R1
			// wire CELL4.OUT_F6                   DSP1.P2_0 DSP1.R2
			// wire CELL4.OUT_F7                   DSP1.P3_0 DSP1.R3
			// wire CELL4.OUT_Q0                   DSP0.P32_1 DSP0.SROA14
			// wire CELL4.OUT_Q1                   DSP0.P33_1 DSP0.SROA15
			// wire CELL4.OUT_Q2                   DSP0.P34_1 DSP0.SROA16
			// wire CELL4.OUT_Q3                   DSP0.P35_1 DSP0.SROA17
			// wire CELL4.OUT_Q4                   DSP1.P0_1 DSP1.R18
			// wire CELL4.OUT_Q5                   DSP1.P1_1 DSP1.R19
			// wire CELL4.OUT_Q6                   DSP1.P2_1 DSP1.R20
			// wire CELL4.OUT_Q7                   DSP1.P3_1 DSP1.R21
			// wire CELL5.IMUX_A0                  DSP1.C37
			// wire CELL5.IMUX_A1                  DSP1.C5
			// wire CELL5.IMUX_A2                  DSP1.C39
			// wire CELL5.IMUX_A3                  DSP1.C7
			// wire CELL5.IMUX_A4                  DSP1.C33
			// wire CELL5.IMUX_A5                  DSP1.C1
			// wire CELL5.IMUX_A6                  DSP1.C35
			// wire CELL5.IMUX_A7                  DSP1.C3
			// wire CELL5.IMUX_B0                  DSP1.B5_0
			// wire CELL5.IMUX_B1                  DSP1.A5_0
			// wire CELL5.IMUX_B2                  DSP1.B7_0
			// wire CELL5.IMUX_B3                  DSP1.A7_0
			// wire CELL5.IMUX_B4                  DSP1.B9_0
			// wire CELL5.IMUX_B5                  DSP1.A9_0
			// wire CELL5.IMUX_B6                  DSP1.B11_0
			// wire CELL5.IMUX_B7                  DSP1.A11_0
			// wire CELL5.IMUX_C0                  DSP1.C4
			// wire CELL5.IMUX_C1                  DSP1.C36
			// wire CELL5.IMUX_C2                  DSP1.C6
			// wire CELL5.IMUX_C3                  DSP1.C38
			// wire CELL5.IMUX_C4                  DSP1.C0
			// wire CELL5.IMUX_C5                  DSP1.C32
			// wire CELL5.IMUX_C6                  DSP1.C2
			// wire CELL5.IMUX_C7                  DSP1.C34
			// wire CELL5.IMUX_D0                  DSP1.A4_0
			// wire CELL5.IMUX_D1                  DSP1.B4_0
			// wire CELL5.IMUX_D2                  DSP1.A6_0
			// wire CELL5.IMUX_D3                  DSP1.B6_0
			// wire CELL5.IMUX_D4                  DSP1.A8_0
			// wire CELL5.IMUX_D5                  DSP1.B8_0
			// wire CELL5.IMUX_D6                  DSP1.A10_0
			// wire CELL5.IMUX_D7                  DSP1.B10_0
			// wire CELL5.IMUX_LSR0                DSP0.RST2 DSP1.RST2
			// wire CELL5.IMUX_LSR1                DSP0.RST3 DSP1.RST3
			// wire CELL5.IMUX_CE0                 DSP1.OP0
			// wire CELL5.IMUX_CE1                 DSP1.OP1
			// wire CELL5.IMUX_CE2                 DSP1.OP2
			// wire CELL5.IMUX_CE3                 DSP1.OP3
			// wire CELL5.OUT_F0                   DSP1.P4_0 DSP1.R4
			// wire CELL5.OUT_F1                   DSP1.P5_0 DSP1.R5
			// wire CELL5.OUT_F2                   DSP1.P6_0 DSP1.R6
			// wire CELL5.OUT_F3                   DSP1.P7_0 DSP1.R7
			// wire CELL5.OUT_F4                   DSP1.P8_0 DSP1.R8
			// wire CELL5.OUT_F5                   DSP1.P9_0 DSP1.R9
			// wire CELL5.OUT_F6                   DSP1.P10_0 DSP1.R10
			// wire CELL5.OUT_F7                   DSP1.P11_0 DSP1.R11
			// wire CELL5.OUT_Q0                   DSP1.P4_1 DSP1.R22
			// wire CELL5.OUT_Q1                   DSP1.P5_1 DSP1.R23
			// wire CELL5.OUT_Q2                   DSP1.P6_1 DSP1.R24
			// wire CELL5.OUT_Q3                   DSP1.P7_1 DSP1.R25
			// wire CELL5.OUT_Q4                   DSP1.P8_1 DSP1.R26
			// wire CELL5.OUT_Q5                   DSP1.P9_1 DSP1.R45
			// wire CELL5.OUT_Q6                   DSP1.P10_1 DSP1.R46
			// wire CELL5.OUT_Q7                   DSP1.P11_1 DSP1.R47
			// wire CELL6.IMUX_A0                  DSP1.C45
			// wire CELL6.IMUX_A1                  DSP1.C13
			// wire CELL6.IMUX_A2                  DSP1.C47
			// wire CELL6.IMUX_A3                  DSP1.C15
			// wire CELL6.IMUX_A4                  DSP1.C41
			// wire CELL6.IMUX_A5                  DSP1.C9
			// wire CELL6.IMUX_A6                  DSP1.C43
			// wire CELL6.IMUX_A7                  DSP1.C11
			// wire CELL6.IMUX_B0                  DSP1.B13_0
			// wire CELL6.IMUX_B1                  DSP1.A13_0
			// wire CELL6.IMUX_B2                  DSP1.B15_0
			// wire CELL6.IMUX_B3                  DSP1.A15_0
			// wire CELL6.IMUX_B4                  DSP1.B17_0
			// wire CELL6.IMUX_B5                  DSP1.A17_0
			// wire CELL6.IMUX_B6                  DSP1.B1_1
			// wire CELL6.IMUX_B7                  DSP1.A1_1
			// wire CELL6.IMUX_C0                  DSP1.C12
			// wire CELL6.IMUX_C1                  DSP1.C44
			// wire CELL6.IMUX_C2                  DSP1.C14
			// wire CELL6.IMUX_C3                  DSP1.C46
			// wire CELL6.IMUX_C4                  DSP1.C8
			// wire CELL6.IMUX_C5                  DSP1.C40
			// wire CELL6.IMUX_C6                  DSP1.C10
			// wire CELL6.IMUX_C7                  DSP1.C42
			// wire CELL6.IMUX_D0                  DSP1.A12_0
			// wire CELL6.IMUX_D1                  DSP1.B12_0
			// wire CELL6.IMUX_D2                  DSP1.A14_0
			// wire CELL6.IMUX_D3                  DSP1.B14_0
			// wire CELL6.IMUX_D4                  DSP1.A16_0
			// wire CELL6.IMUX_D5                  DSP1.B16_0
			// wire CELL6.IMUX_D6                  DSP1.A0_1
			// wire CELL6.IMUX_D7                  DSP1.B0_1
			// wire CELL6.IMUX_CLK0                DSP1.CLK0
			// wire CELL6.IMUX_CLK1                DSP1.CLK1
			// wire CELL6.IMUX_LSR0                DSP1.SOURCEA_0
			// wire CELL6.IMUX_LSR1                DSP1.SOURCEB_0
			// wire CELL6.IMUX_CE0                 DSP1.CE0
			// wire CELL6.IMUX_CE1                 DSP1.CE1
			// wire CELL6.IMUX_CE2                 DSP1.OP4
			// wire CELL6.IMUX_CE3                 DSP1.OP5
			// wire CELL6.OUT_F0                   DSP1.P12_0 DSP1.R12
			// wire CELL6.OUT_F1                   DSP1.P13_0 DSP1.R13
			// wire CELL6.OUT_F2                   DSP1.P14_0 DSP1.R14
			// wire CELL6.OUT_F3                   DSP1.P15_0 DSP1.R15
			// wire CELL6.OUT_F4                   DSP1.P16_0 DSP1.R16
			// wire CELL6.OUT_F5                   DSP1.P17_0 DSP1.R17
			// wire CELL6.OUT_F6                   DSP1.P18_0 DSP1.R27
			// wire CELL6.OUT_F7                   DSP1.P19_0 DSP1.R28
			// wire CELL6.OUT_Q0                   DSP1.P12_1 DSP1.R48
			// wire CELL6.OUT_Q1                   DSP1.P13_1 DSP1.R49
			// wire CELL6.OUT_Q2                   DSP1.P14_1 DSP1.R50
			// wire CELL6.OUT_Q3                   DSP1.P15_1 DSP1.R51
			// wire CELL6.OUT_Q4                   DSP1.P16_1 DSP1.R52
			// wire CELL6.OUT_Q5                   DSP1.P17_1 DSP1.R53
			// wire CELL6.OUT_Q6                   DSP1.OVERUNDER DSP1.P18_1 DSP1.SROA0
			// wire CELL6.OUT_Q7                   DSP1.P19_1 DSP1.SROA1 DSP1.UNDER
			// wire CELL7.IMUX_A0                  DSP1.C53
			// wire CELL7.IMUX_A1                  DSP1.C21
			// wire CELL7.IMUX_A3                  DSP1.C23
			// wire CELL7.IMUX_A4                  DSP1.C49
			// wire CELL7.IMUX_A5                  DSP1.C17
			// wire CELL7.IMUX_A6                  DSP1.C51
			// wire CELL7.IMUX_A7                  DSP1.C19
			// wire CELL7.IMUX_B0                  DSP1.B3_1
			// wire CELL7.IMUX_B1                  DSP1.A3_1
			// wire CELL7.IMUX_B2                  DSP1.B5_1
			// wire CELL7.IMUX_B3                  DSP1.A5_1
			// wire CELL7.IMUX_B4                  DSP1.B7_1
			// wire CELL7.IMUX_B5                  DSP1.A7_1
			// wire CELL7.IMUX_B6                  DSP1.B9_1
			// wire CELL7.IMUX_B7                  DSP1.A9_1
			// wire CELL7.IMUX_C0                  DSP1.C20
			// wire CELL7.IMUX_C1                  DSP1.C52
			// wire CELL7.IMUX_C2                  DSP1.C22
			// wire CELL7.IMUX_C4                  DSP1.C16
			// wire CELL7.IMUX_C5                  DSP1.C48
			// wire CELL7.IMUX_C6                  DSP1.C18
			// wire CELL7.IMUX_C7                  DSP1.C50
			// wire CELL7.IMUX_D0                  DSP1.A2_1
			// wire CELL7.IMUX_D1                  DSP1.B2_1
			// wire CELL7.IMUX_D2                  DSP1.A4_1
			// wire CELL7.IMUX_D3                  DSP1.B4_1
			// wire CELL7.IMUX_D4                  DSP1.A6_1
			// wire CELL7.IMUX_D5                  DSP1.B6_1
			// wire CELL7.IMUX_D6                  DSP1.A8_1
			// wire CELL7.IMUX_D7                  DSP1.B8_1
			// wire CELL7.IMUX_CLK0                DSP1.CLK2
			// wire CELL7.IMUX_CLK1                DSP1.CLK3
			// wire CELL7.IMUX_LSR1                DSP1.SIGNEDA_1
			// wire CELL7.IMUX_CE0                 DSP1.CE2
			// wire CELL7.IMUX_CE1                 DSP1.CE3
			// wire CELL7.IMUX_CE2                 DSP1.OP6
			// wire CELL7.IMUX_CE3                 DSP1.OP7
			// wire CELL7.OUT_F0                   DSP1.P20_0 DSP1.R29
			// wire CELL7.OUT_F1                   DSP1.P21_0 DSP1.R30
			// wire CELL7.OUT_F2                   DSP1.P22_0 DSP1.R31
			// wire CELL7.OUT_F3                   DSP1.P23_0 DSP1.R32
			// wire CELL7.OUT_F4                   DSP1.P24_0 DSP1.R33
			// wire CELL7.OUT_F5                   DSP1.P25_0 DSP1.R34
			// wire CELL7.OUT_F6                   DSP1.P26_0 DSP1.R35
			// wire CELL7.OUT_F7                   DSP1.P27_0 DSP1.R36
			// wire CELL7.OUT_Q0                   DSP1.OVER DSP1.P20_1 DSP1.SROA2
			// wire CELL7.OUT_Q1                   DSP1.EQPATB DSP1.P21_1 DSP1.SROA3
			// wire CELL7.OUT_Q2                   DSP1.EQPAT DSP1.P22_1 DSP1.SROA4
			// wire CELL7.OUT_Q3                   DSP1.EQOM DSP1.P23_1 DSP1.SROA5
			// wire CELL7.OUT_Q4                   DSP1.EQZM DSP1.P24_1 DSP1.SROA6
			// wire CELL7.OUT_Q5                   DSP1.EQZ DSP1.P25_1 DSP1.SROA7
			// wire CELL7.OUT_Q6                   DSP1.P26_1 DSP1.SROA8
			// wire CELL7.OUT_Q7                   DSP1.P27_1 DSP1.SROA9
			// wire CELL8.IMUX_A1                  DSP1.C29
			// wire CELL8.IMUX_A3                  DSP1.C31
			// wire CELL8.IMUX_A5                  DSP1.C25
			// wire CELL8.IMUX_A7                  DSP1.C27
			// wire CELL8.IMUX_B0                  DSP1.B11_1
			// wire CELL8.IMUX_B1                  DSP1.A11_1
			// wire CELL8.IMUX_B2                  DSP1.B13_1
			// wire CELL8.IMUX_B3                  DSP1.A13_1
			// wire CELL8.IMUX_B4                  DSP1.B15_1
			// wire CELL8.IMUX_B5                  DSP1.A15_1
			// wire CELL8.IMUX_B6                  DSP1.B17_1
			// wire CELL8.IMUX_B7                  DSP1.A17_1
			// wire CELL8.IMUX_C0                  DSP1.C28
			// wire CELL8.IMUX_C2                  DSP1.C30
			// wire CELL8.IMUX_C4                  DSP1.C24
			// wire CELL8.IMUX_C6                  DSP1.C26
			// wire CELL8.IMUX_D0                  DSP1.A10_1
			// wire CELL8.IMUX_D1                  DSP1.B10_1
			// wire CELL8.IMUX_D2                  DSP1.A12_1
			// wire CELL8.IMUX_D3                  DSP1.B12_1
			// wire CELL8.IMUX_D4                  DSP1.A14_1
			// wire CELL8.IMUX_D5                  DSP1.B14_1
			// wire CELL8.IMUX_D6                  DSP1.A16_1
			// wire CELL8.IMUX_D7                  DSP1.B16_1
			// wire CELL8.IMUX_LSR0                DSP1.SOURCEB_1
			// wire CELL8.IMUX_LSR1                DSP1.SOURCEA_1
			// wire CELL8.IMUX_CE0                 DSP1.OP8
			// wire CELL8.IMUX_CE1                 DSP1.OP9
			// wire CELL8.IMUX_CE2                 DSP1.OP10
			// wire CELL8.IMUX_CE3                 DSP1.SIGNEDB_1
			// wire CELL8.OUT_F0                   DSP1.P28_0 DSP1.R37
			// wire CELL8.OUT_F1                   DSP1.P29_0 DSP1.R38
			// wire CELL8.OUT_F2                   DSP1.P30_0 DSP1.R39
			// wire CELL8.OUT_F3                   DSP1.P31_0 DSP1.R40
			// wire CELL8.OUT_F4                   DSP1.P32_0 DSP1.R41
			// wire CELL8.OUT_F5                   DSP1.P33_0 DSP1.R42
			// wire CELL8.OUT_F6                   DSP1.P34_0 DSP1.R43
			// wire CELL8.OUT_F7                   DSP1.P35_0 DSP1.R44
			// wire CELL8.OUT_Q0                   DSP1.P28_1 DSP1.SROA10
			// wire CELL8.OUT_Q1                   DSP1.P29_1 DSP1.SROA11
			// wire CELL8.OUT_Q2                   DSP1.P30_1 DSP1.SROA12
			// wire CELL8.OUT_Q3                   DSP1.P31_1 DSP1.SROA13
			// wire CELL8.OUT_Q4                   DSP1.P32_1 DSP1.SROA14
			// wire CELL8.OUT_Q5                   DSP1.P33_1 DSP1.SROA15
			// wire CELL8.OUT_Q6                   DSP1.P34_1 DSP1.SROA16
			// wire CELL8.OUT_Q7                   DSP1.P35_1 DSP1.SROA17
		}

		tile_class CONFIG {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel START {
				input STARTCLK = CELL0.IMUX_CLK1;
			}

			bel OSC {
				output OSC = CELL2.OUT_Q1;
				input STDBY = CELL1.IMUX_CE1;
			}

			bel JTAG {
				output JCE1 = CELL0.OUT_Q1;
				output JCE2 = CELL0.OUT_Q3;
				output JRSTN = CELL0.OUT_F6;
				output JRTI1 = CELL0.OUT_Q2;
				output JRTI2 = CELL0.OUT_Q4;
				output JSHIFT = CELL0.OUT_F7;
				output JTCK = CELL0.OUT_F4;
				output JTDI = CELL0.OUT_F5;
				input JTDO1 = CELL0.IMUX_A4;
				input JTDO2 = CELL0.IMUX_B4;
				output JUPDATE = CELL0.OUT_Q5;
			}

			bel GSR {
				input CLK = CELL3.IMUX_CLK0;
				input GSR = CELL0.IMUX_A5;
			}

			bel SED {
				output AUTODONE = CELL2.OUT_Q2;
				output SEDCLKOUT = CELL2.OUT_F4;
				output SEDDONE = CELL2.OUT_F5;
				input SEDENABLE = CELL2.IMUX_CE1;
				output SEDERR = CELL2.OUT_F6;
				input SEDEXCLK = CELL2.IMUX_CLK1;
				input SEDFRCERR = CELL2.IMUX_A3;
				output SEDINPROG = CELL2.OUT_F7;
				input SEDSTART = CELL2.IMUX_CE2;
			}

			bel CCLK {
				output PADDI = CELL1.OUT_F5;
				input PADDO = CELL1.IMUX_A4;
				input PADDT = CELL1.IMUX_B4;
			}

			// wire CELL0.IMUX_A4                  JTAG.JTDO1
			// wire CELL0.IMUX_A5                  GSR.GSR
			// wire CELL0.IMUX_B4                  JTAG.JTDO2
			// wire CELL0.IMUX_CLK1                START.STARTCLK
			// wire CELL0.OUT_F4                   JTAG.JTCK
			// wire CELL0.OUT_F5                   JTAG.JTDI
			// wire CELL0.OUT_F6                   JTAG.JRSTN
			// wire CELL0.OUT_F7                   JTAG.JSHIFT
			// wire CELL0.OUT_Q1                   JTAG.JCE1
			// wire CELL0.OUT_Q2                   JTAG.JRTI1
			// wire CELL0.OUT_Q3                   JTAG.JCE2
			// wire CELL0.OUT_Q4                   JTAG.JRTI2
			// wire CELL0.OUT_Q5                   JTAG.JUPDATE
			// wire CELL1.IMUX_A4                  CCLK.PADDO
			// wire CELL1.IMUX_B4                  CCLK.PADDT
			// wire CELL1.IMUX_CE1                 OSC.STDBY
			// wire CELL1.OUT_F5                   CCLK.PADDI
			// wire CELL2.IMUX_A3                  SED.SEDFRCERR
			// wire CELL2.IMUX_CLK1                SED.SEDEXCLK
			// wire CELL2.IMUX_CE1                 SED.SEDENABLE
			// wire CELL2.IMUX_CE2                 SED.SEDSTART
			// wire CELL2.OUT_F4                   SED.SEDCLKOUT
			// wire CELL2.OUT_F5                   SED.SEDDONE
			// wire CELL2.OUT_F6                   SED.SEDERR
			// wire CELL2.OUT_F7                   SED.SEDINPROG
			// wire CELL2.OUT_Q1                   OSC.OSC
			// wire CELL2.OUT_Q2                   SED.AUTODONE
			// wire CELL3.IMUX_CLK0                GSR.CLK
		}

		tile_class DTR {
			cell CELL0;

			bel DTR {
				output DTROUT0 = OUT_F0;
				output DTROUT1 = OUT_F1;
				output DTROUT2 = OUT_F2;
				output DTROUT3 = OUT_F3;
				output DTROUT4 = OUT_F4;
				output DTROUT5 = OUT_F5;
				output DTROUT6 = OUT_F6;
				output DTROUT7 = OUT_F7;
				input STARTPULSE = IMUX_A0;
			}

			// wire IMUX_A0                        DTR.STARTPULSE
			// wire OUT_F0                         DTR.DTROUT0
			// wire OUT_F1                         DTR.DTROUT1
			// wire OUT_F2                         DTR.DTROUT2
			// wire OUT_F3                         DTR.DTROUT3
			// wire OUT_F4                         DTR.DTROUT4
			// wire OUT_F5                         DTR.DTROUT5
			// wire OUT_F6                         DTR.DTROUT6
			// wire OUT_F7                         DTR.DTROUT7
		}

		tile_class DDRDLL {
			cell CELL0;

			bel DDRDLL {
				input CLK = IMUX_CLK0;
				output DCNTL0 = OUT_F0;
				output DCNTL1 = OUT_F1;
				output DCNTL2 = OUT_F2;
				output DCNTL3 = OUT_F3;
				output DCNTL4 = OUT_F4;
				output DCNTL5 = OUT_F5;
				output DCNTL6 = OUT_F6;
				output DCNTL7 = OUT_F7;
				output DIVOSC = OUT_Q1;
				input FREEZE = IMUX_A0;
				output LOCK = OUT_Q0;
				input RST = IMUX_LSR0;
				input UDDCNTLN = IMUX_B0;
			}

			// wire IMUX_A0                        DDRDLL.FREEZE
			// wire IMUX_B0                        DDRDLL.UDDCNTLN
			// wire IMUX_CLK0                      DDRDLL.CLK
			// wire IMUX_LSR0                      DDRDLL.RST
			// wire OUT_F0                         DDRDLL.DCNTL0
			// wire OUT_F1                         DDRDLL.DCNTL1
			// wire OUT_F2                         DDRDLL.DCNTL2
			// wire OUT_F3                         DDRDLL.DCNTL3
			// wire OUT_F4                         DDRDLL.DCNTL4
			// wire OUT_F5                         DDRDLL.DCNTL5
			// wire OUT_F6                         DDRDLL.DCNTL6
			// wire OUT_F7                         DDRDLL.DCNTL7
			// wire OUT_Q0                         DDRDLL.LOCK
			// wire OUT_Q1                         DDRDLL.DIVOSC
		}

		tile_class DQS_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel DQS0 {
				output BURSTDET = CELL4.OUT_Q7;
				output DATAVALID = CELL4.OUT_Q6;
				output DQSR90 = CELL4.OUT_F6;
				output DQSW = CELL4.OUT_F7;
				output DQSW270 = CELL3.OUT_Q6;
				input DYNDELAY0 = CELL4.IMUX_D3;
				input DYNDELAY1 = CELL4.IMUX_A4;
				input DYNDELAY2 = CELL4.IMUX_B4;
				input DYNDELAY3 = CELL4.IMUX_C4;
				input DYNDELAY4 = CELL4.IMUX_D4;
				input DYNDELAY5 = CELL4.IMUX_A5;
				input DYNDELAY6 = CELL4.IMUX_B5;
				input DYNDELAY7 = CELL4.IMUX_C5;
				input PAUSE = CELL4.IMUX_A0;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B6;
				input RDLOADN = CELL3.IMUX_A6;
				input RDMOVE = CELL3.IMUX_C6;
				input READ0 = CELL4.IMUX_B1;
				input READ1 = CELL4.IMUX_C1;
				input READCLKSEL0 = CELL4.IMUX_B0;
				input READCLKSEL1 = CELL4.IMUX_C0;
				input READCLKSEL2 = CELL4.IMUX_D0;
				input RST = CELL4.IMUX_LSR1;
				input SCLK = CELL4.IMUX_CLK1;
				output WRCFLAG = CELL2.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A7;
				input WRLOADN = CELL3.IMUX_D6;
				input WRMOVE = CELL3.IMUX_B7;
			}

			// wire CELL2.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL3.IMUX_A6                  DQS0.RDLOADN
			// wire CELL3.IMUX_A7                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B7                  DQS0.WRMOVE
			// wire CELL3.IMUX_C6                  DQS0.RDMOVE
			// wire CELL3.IMUX_D6                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.IMUX_A0                  DQS0.PAUSE
			// wire CELL4.IMUX_A4                  DQS0.DYNDELAY1
			// wire CELL4.IMUX_A5                  DQS0.DYNDELAY5
			// wire CELL4.IMUX_B0                  DQS0.READCLKSEL0
			// wire CELL4.IMUX_B1                  DQS0.READ0
			// wire CELL4.IMUX_B4                  DQS0.DYNDELAY2
			// wire CELL4.IMUX_B5                  DQS0.DYNDELAY6
			// wire CELL4.IMUX_C0                  DQS0.READCLKSEL1
			// wire CELL4.IMUX_C1                  DQS0.READ1
			// wire CELL4.IMUX_C4                  DQS0.DYNDELAY3
			// wire CELL4.IMUX_C5                  DQS0.DYNDELAY7
			// wire CELL4.IMUX_D0                  DQS0.READCLKSEL2
			// wire CELL4.IMUX_D3                  DQS0.DYNDELAY0
			// wire CELL4.IMUX_D4                  DQS0.DYNDELAY4
			// wire CELL4.IMUX_CLK1                DQS0.SCLK
			// wire CELL4.IMUX_LSR1                DQS0.RST
			// wire CELL4.OUT_F6                   DQS0.DQSR90
			// wire CELL4.OUT_F7                   DQS0.DQSW
			// wire CELL4.OUT_Q6                   DQS0.DATAVALID
			// wire CELL4.OUT_Q7                   DQS0.BURSTDET
		}

		tile_class DQS_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel DQS0 {
				output BURSTDET = CELL4.OUT_Q7;
				output DATAVALID = CELL4.OUT_Q6;
				output DQSR90 = CELL4.OUT_F6;
				output DQSW = CELL4.OUT_F7;
				output DQSW270 = CELL3.OUT_Q6;
				input DYNDELAY0 = CELL4.IMUX_D3;
				input DYNDELAY1 = CELL4.IMUX_A4;
				input DYNDELAY2 = CELL4.IMUX_B4;
				input DYNDELAY3 = CELL4.IMUX_C4;
				input DYNDELAY4 = CELL4.IMUX_D4;
				input DYNDELAY5 = CELL4.IMUX_A5;
				input DYNDELAY6 = CELL4.IMUX_B5;
				input DYNDELAY7 = CELL4.IMUX_C5;
				input PAUSE = CELL4.IMUX_A0;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B6;
				input RDLOADN = CELL3.IMUX_A6;
				input RDMOVE = CELL3.IMUX_C6;
				input READ0 = CELL4.IMUX_B1;
				input READ1 = CELL4.IMUX_C1;
				input READCLKSEL0 = CELL4.IMUX_B0;
				input READCLKSEL1 = CELL4.IMUX_C0;
				input READCLKSEL2 = CELL4.IMUX_D0;
				input RST = CELL4.IMUX_LSR1;
				input SCLK = CELL4.IMUX_CLK1;
				output WRCFLAG = CELL2.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A7;
				input WRLOADN = CELL3.IMUX_D6;
				input WRMOVE = CELL3.IMUX_B7;
			}

			// wire CELL2.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL3.IMUX_A6                  DQS0.RDLOADN
			// wire CELL3.IMUX_A7                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B7                  DQS0.WRMOVE
			// wire CELL3.IMUX_C6                  DQS0.RDMOVE
			// wire CELL3.IMUX_D6                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.IMUX_A0                  DQS0.PAUSE
			// wire CELL4.IMUX_A4                  DQS0.DYNDELAY1
			// wire CELL4.IMUX_A5                  DQS0.DYNDELAY5
			// wire CELL4.IMUX_B0                  DQS0.READCLKSEL0
			// wire CELL4.IMUX_B1                  DQS0.READ0
			// wire CELL4.IMUX_B4                  DQS0.DYNDELAY2
			// wire CELL4.IMUX_B5                  DQS0.DYNDELAY6
			// wire CELL4.IMUX_C0                  DQS0.READCLKSEL1
			// wire CELL4.IMUX_C1                  DQS0.READ1
			// wire CELL4.IMUX_C4                  DQS0.DYNDELAY3
			// wire CELL4.IMUX_C5                  DQS0.DYNDELAY7
			// wire CELL4.IMUX_D0                  DQS0.READCLKSEL2
			// wire CELL4.IMUX_D3                  DQS0.DYNDELAY0
			// wire CELL4.IMUX_D4                  DQS0.DYNDELAY4
			// wire CELL4.IMUX_CLK1                DQS0.SCLK
			// wire CELL4.IMUX_LSR1                DQS0.RST
			// wire CELL4.OUT_F6                   DQS0.DQSR90
			// wire CELL4.OUT_F7                   DQS0.DQSW
			// wire CELL4.OUT_Q6                   DQS0.DATAVALID
			// wire CELL4.OUT_Q7                   DQS0.BURSTDET
		}

		tile_class SERDES {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;

			bel SERDES {
				input CH0_FFC_CDR_EN_BITSLIP = CELL1.IMUX_A1;
				input CH0_FFC_DIV11_MODE_RX = CELL1.IMUX_C0;
				input CH0_FFC_DIV11_MODE_TX = CELL0.IMUX_D2;
				input CH0_FFC_EI_EN = CELL0.IMUX_B5;
				input CH0_FFC_ENABLE_CGALIGN = CELL0.IMUX_C0;
				input CH0_FFC_FB_LOOPBACK = CELL0.IMUX_C2;
				input CH0_FFC_LANE_RX_RST = CELL1.IMUX_A5;
				input CH0_FFC_LANE_TX_RST = CELL0.IMUX_C4;
				input CH0_FFC_LDR_CORE2TX_EN = CELL0.IMUX_A5;
				input CH0_FFC_PCIE_CT = CELL0.IMUX_D4;
				input CH0_FFC_PCIE_DET_EN = CELL0.IMUX_B3;
				input CH0_FFC_PFIFO_CLR = CELL1.IMUX_C4;
				input CH0_FFC_RATE_MODE_RX = CELL0.IMUX_A7;
				input CH0_FFC_RATE_MODE_TX = CELL0.IMUX_D6;
				input CH0_FFC_RRST = CELL1.IMUX_A3;
				input CH0_FFC_RXPWDNB = CELL0.IMUX_A1;
				input CH0_FFC_RX_GEAR_MODE = CELL2.IMUX_A5;
				input CH0_FFC_SB_INV_RX = CELL1.IMUX_C2;
				input CH0_FFC_SB_PFIFO_LP = CELL0.IMUX_A3;
				input CH0_FFC_SIGNAL_DETECT = CELL1.IMUX_A7;
				input CH0_FFC_TXPWDNB = CELL0.IMUX_B1;
				input CH0_FFC_TX_GEAR_MODE = CELL0.IMUX_C6;
				output CH0_FFS_CC_OVERRUN = CELL1.OUT_Q0;
				output CH0_FFS_CC_UNDERRUN = CELL4.OUT_Q4;
				output CH0_FFS_LS_SYNC_STATUS = CELL2.OUT_Q1;
				output CH0_FFS_PCIE_CON = CELL0.OUT_F2;
				output CH0_FFS_PCIE_DONE = CELL0.OUT_F1;
				output CH0_FFS_RLOL = CELL1.OUT_Q1;
				output CH0_FFS_RLOS = CELL2.OUT_Q0;
				output CH0_FFS_RXFBFIFO_ERROR = CELL4.OUT_Q5;
				output CH0_FFS_SKP_ADDED = CELL0.OUT_F7;
				output CH0_FFS_SKP_DELETED = CELL0.OUT_Q4;
				output CH0_FFS_TXFBFIFO_ERROR = CELL0.OUT_F4;
				input CH0_FF_EBRD_CLK = CELL0.IMUX_CLK0;
				input CH0_FF_RXI_CLK = CELL3.IMUX_CLK0;
				output CH0_FF_RX_D_0 = CELL1.OUT_F0;
				output CH0_FF_RX_D_1 = CELL1.OUT_F1;
				output CH0_FF_RX_D_10 = CELL2.OUT_F2;
				output CH0_FF_RX_D_11 = CELL2.OUT_F3;
				output CH0_FF_RX_D_12 = CELL2.OUT_F4;
				output CH0_FF_RX_D_13 = CELL2.OUT_F5;
				output CH0_FF_RX_D_14 = CELL2.OUT_F6;
				output CH0_FF_RX_D_15 = CELL2.OUT_F7;
				output CH0_FF_RX_D_16 = CELL3.OUT_F0;
				output CH0_FF_RX_D_17 = CELL3.OUT_F1;
				output CH0_FF_RX_D_18 = CELL3.OUT_F2;
				output CH0_FF_RX_D_19 = CELL3.OUT_F3;
				output CH0_FF_RX_D_2 = CELL1.OUT_F2;
				output CH0_FF_RX_D_20 = CELL3.OUT_F4;
				output CH0_FF_RX_D_21 = CELL3.OUT_F5;
				output CH0_FF_RX_D_22 = CELL3.OUT_F6;
				output CH0_FF_RX_D_23 = CELL3.OUT_F7;
				output CH0_FF_RX_D_3 = CELL1.OUT_F3;
				output CH0_FF_RX_D_4 = CELL1.OUT_F4;
				output CH0_FF_RX_D_5 = CELL1.OUT_F5;
				output CH0_FF_RX_D_6 = CELL1.OUT_F6;
				output CH0_FF_RX_D_7 = CELL1.OUT_F7;
				output CH0_FF_RX_D_8 = CELL2.OUT_F0;
				output CH0_FF_RX_D_9 = CELL2.OUT_F1;
				output CH0_FF_RX_F_CLK = CELL3.OUT_Q0;
				output CH0_FF_RX_H_CLK = CELL3.OUT_Q1;
				input CH0_FF_TXI_CLK = CELL0.IMUX_CLK1;
				input CH0_FF_TX_D_0 = CELL1.IMUX_D0;
				input CH0_FF_TX_D_1 = CELL1.IMUX_B1;
				input CH0_FF_TX_D_10 = CELL2.IMUX_D2;
				input CH0_FF_TX_D_11 = CELL2.IMUX_B3;
				input CH0_FF_TX_D_12 = CELL2.IMUX_D4;
				input CH0_FF_TX_D_13 = CELL2.IMUX_B5;
				input CH0_FF_TX_D_14 = CELL2.IMUX_D6;
				input CH0_FF_TX_D_15 = CELL2.IMUX_B7;
				input CH0_FF_TX_D_16 = CELL3.IMUX_D0;
				input CH0_FF_TX_D_17 = CELL3.IMUX_B1;
				input CH0_FF_TX_D_18 = CELL3.IMUX_D2;
				input CH0_FF_TX_D_19 = CELL3.IMUX_B3;
				input CH0_FF_TX_D_2 = CELL1.IMUX_D2;
				input CH0_FF_TX_D_20 = CELL3.IMUX_D4;
				input CH0_FF_TX_D_21 = CELL3.IMUX_B5;
				input CH0_FF_TX_D_22 = CELL3.IMUX_D6;
				input CH0_FF_TX_D_23 = CELL3.IMUX_B7;
				input CH0_FF_TX_D_3 = CELL1.IMUX_B3;
				input CH0_FF_TX_D_4 = CELL1.IMUX_D4;
				input CH0_FF_TX_D_5 = CELL1.IMUX_B5;
				input CH0_FF_TX_D_6 = CELL1.IMUX_D6;
				input CH0_FF_TX_D_7 = CELL1.IMUX_B7;
				input CH0_FF_TX_D_8 = CELL2.IMUX_D0;
				input CH0_FF_TX_D_9 = CELL2.IMUX_B1;
				output CH0_FF_TX_F_CLK = CELL0.OUT_Q1;
				output CH0_FF_TX_H_CLK = CELL0.OUT_Q0;
				input CH0_LDR_CORE2TX = CELL0.IMUX_B7;
				output CH0_LDR_RX2CORE = CELL0.OUT_F6;
				input CH0_RX_REFCLK = CELL4.IMUX_CLK0;
				input CH0_SCIEN = CELL2.IMUX_C6;
				input CH0_SCISEL = CELL2.IMUX_A7;
				input CH1_FFC_CDR_EN_BITSLIP = CELL5.IMUX_A3;
				input CH1_FFC_DIV11_MODE_RX = CELL6.IMUX_D0;
				input CH1_FFC_DIV11_MODE_TX = CELL7.IMUX_D6;
				input CH1_FFC_EI_EN = CELL7.IMUX_B3;
				input CH1_FFC_ENABLE_CGALIGN = CELL6.IMUX_B7;
				input CH1_FFC_FB_LOOPBACK = CELL6.IMUX_B5;
				input CH1_FFC_LANE_RX_RST = CELL6.IMUX_D2;
				input CH1_FFC_LANE_TX_RST = CELL7.IMUX_D0;
				input CH1_FFC_LDR_CORE2TX_EN = CELL6.IMUX_A7;
				input CH1_FFC_PCIE_CT = CELL7.IMUX_D4;
				input CH1_FFC_PCIE_DET_EN = CELL7.IMUX_B5;
				input CH1_FFC_PFIFO_CLR = CELL6.IMUX_B3;
				input CH1_FFC_RATE_MODE_RX = CELL6.IMUX_C4;
				input CH1_FFC_RATE_MODE_TX = CELL7.IMUX_D2;
				input CH1_FFC_RRST = CELL6.IMUX_C0;
				input CH1_FFC_RXPWDNB = CELL6.IMUX_D6;
				input CH1_FFC_RX_GEAR_MODE = CELL5.IMUX_A1;
				input CH1_FFC_SB_INV_RX = CELL5.IMUX_C2;
				input CH1_FFC_SB_PFIFO_LP = CELL6.IMUX_D4;
				input CH1_FFC_SIGNAL_DETECT = CELL6.IMUX_B1;
				input CH1_FFC_TXPWDNB = CELL7.IMUX_B7;
				input CH1_FFC_TX_GEAR_MODE = CELL6.IMUX_C6;
				output CH1_FFS_CC_OVERRUN = CELL7.OUT_F6;
				output CH1_FFS_CC_UNDERRUN = CELL7.OUT_F2;
				output CH1_FFS_LS_SYNC_STATUS = CELL7.OUT_F3;
				output CH1_FFS_PCIE_CON = CELL11.OUT_F3;
				output CH1_FFS_PCIE_DONE = CELL11.OUT_F4;
				output CH1_FFS_RLOL = CELL7.OUT_F5;
				output CH1_FFS_RLOS = CELL7.OUT_F4;
				output CH1_FFS_RXFBFIFO_ERROR = CELL7.OUT_F1;
				output CH1_FFS_SKP_ADDED = CELL10.OUT_Q1;
				output CH1_FFS_SKP_DELETED = CELL10.OUT_Q0;
				output CH1_FFS_TXFBFIFO_ERROR = CELL11.OUT_F2;
				input CH1_FF_EBRD_CLK = CELL7.IMUX_CLK0;
				input CH1_FF_RXI_CLK = CELL6.IMUX_CLK0;
				output CH1_FF_RX_D_0 = CELL8.OUT_F0;
				output CH1_FF_RX_D_1 = CELL8.OUT_F1;
				output CH1_FF_RX_D_10 = CELL9.OUT_F2;
				output CH1_FF_RX_D_11 = CELL9.OUT_F3;
				output CH1_FF_RX_D_12 = CELL9.OUT_F4;
				output CH1_FF_RX_D_13 = CELL9.OUT_F5;
				output CH1_FF_RX_D_14 = CELL9.OUT_F6;
				output CH1_FF_RX_D_15 = CELL9.OUT_F7;
				output CH1_FF_RX_D_16 = CELL10.OUT_F0;
				output CH1_FF_RX_D_17 = CELL10.OUT_F1;
				output CH1_FF_RX_D_18 = CELL10.OUT_F2;
				output CH1_FF_RX_D_19 = CELL10.OUT_F3;
				output CH1_FF_RX_D_2 = CELL8.OUT_F2;
				output CH1_FF_RX_D_20 = CELL10.OUT_F4;
				output CH1_FF_RX_D_21 = CELL10.OUT_F5;
				output CH1_FF_RX_D_22 = CELL10.OUT_F6;
				output CH1_FF_RX_D_23 = CELL10.OUT_F7;
				output CH1_FF_RX_D_3 = CELL8.OUT_F3;
				output CH1_FF_RX_D_4 = CELL8.OUT_F4;
				output CH1_FF_RX_D_5 = CELL8.OUT_F5;
				output CH1_FF_RX_D_6 = CELL8.OUT_F6;
				output CH1_FF_RX_D_7 = CELL8.OUT_F7;
				output CH1_FF_RX_D_8 = CELL9.OUT_F0;
				output CH1_FF_RX_D_9 = CELL9.OUT_F1;
				output CH1_FF_RX_F_CLK = CELL6.OUT_Q0;
				output CH1_FF_RX_H_CLK = CELL6.OUT_Q1;
				input CH1_FF_TXI_CLK = CELL7.IMUX_CLK1;
				input CH1_FF_TX_D_0 = CELL8.IMUX_D0;
				input CH1_FF_TX_D_1 = CELL8.IMUX_B1;
				input CH1_FF_TX_D_10 = CELL9.IMUX_D2;
				input CH1_FF_TX_D_11 = CELL9.IMUX_B3;
				input CH1_FF_TX_D_12 = CELL9.IMUX_D4;
				input CH1_FF_TX_D_13 = CELL9.IMUX_B5;
				input CH1_FF_TX_D_14 = CELL9.IMUX_D6;
				input CH1_FF_TX_D_15 = CELL9.IMUX_B7;
				input CH1_FF_TX_D_16 = CELL10.IMUX_D0;
				input CH1_FF_TX_D_17 = CELL10.IMUX_B1;
				input CH1_FF_TX_D_18 = CELL10.IMUX_D2;
				input CH1_FF_TX_D_19 = CELL10.IMUX_B3;
				input CH1_FF_TX_D_2 = CELL8.IMUX_D2;
				input CH1_FF_TX_D_20 = CELL10.IMUX_D4;
				input CH1_FF_TX_D_21 = CELL10.IMUX_B5;
				input CH1_FF_TX_D_22 = CELL10.IMUX_D6;
				input CH1_FF_TX_D_23 = CELL10.IMUX_B7;
				input CH1_FF_TX_D_3 = CELL8.IMUX_B3;
				input CH1_FF_TX_D_4 = CELL8.IMUX_D4;
				input CH1_FF_TX_D_5 = CELL8.IMUX_B5;
				input CH1_FF_TX_D_6 = CELL8.IMUX_D6;
				input CH1_FF_TX_D_7 = CELL8.IMUX_B7;
				input CH1_FF_TX_D_8 = CELL9.IMUX_D0;
				input CH1_FF_TX_D_9 = CELL9.IMUX_B1;
				output CH1_FF_TX_F_CLK = CELL7.OUT_Q0;
				output CH1_FF_TX_H_CLK = CELL7.OUT_Q1;
				input CH1_LDR_CORE2TX = CELL7.IMUX_B1;
				output CH1_LDR_RX2CORE = CELL11.OUT_F0;
				input CH1_RX_REFCLK = CELL6.IMUX_CLK1;
				input CH1_SCIEN = CELL3.IMUX_C2;
				input CH1_SCISEL = CELL3.IMUX_A3;
				input D_CIN0 = CELL5.IMUX_D2;
				input D_CIN1 = CELL5.IMUX_B3;
				input D_CIN10 = CELL5.IMUX_B1;
				input D_CIN11 = CELL5.IMUX_D0;
				input D_CIN2 = CELL5.IMUX_D4;
				input D_CIN3 = CELL5.IMUX_B5;
				input D_CIN4 = CELL5.IMUX_D6;
				input D_CIN5 = CELL5.IMUX_B7;
				input D_CIN6 = CELL5.IMUX_C4;
				input D_CIN7 = CELL5.IMUX_A5;
				input D_CIN8 = CELL5.IMUX_C6;
				input D_CIN9 = CELL5.IMUX_A7;
				output D_COUT0 = CELL5.OUT_F5;
				output D_COUT1 = CELL11.OUT_F6;
				output D_COUT10 = CELL4.OUT_F7;
				output D_COUT11 = CELL5.OUT_F0;
				output D_COUT12 = CELL5.OUT_F1;
				output D_COUT13 = CELL5.OUT_F2;
				output D_COUT14 = CELL5.OUT_F3;
				output D_COUT15 = CELL5.OUT_F4;
				output D_COUT16 = CELL4.OUT_F2;
				output D_COUT17 = CELL4.OUT_Q0;
				output D_COUT18 = CELL4.OUT_Q1;
				output D_COUT19 = CELL4.OUT_F1;
				output D_COUT2 = CELL5.OUT_F6;
				output D_COUT3 = CELL5.OUT_F7;
				output D_COUT4 = CELL5.OUT_Q0;
				output D_COUT5 = CELL5.OUT_Q1;
				output D_COUT6 = CELL4.OUT_F3;
				output D_COUT7 = CELL4.OUT_F4;
				output D_COUT8 = CELL4.OUT_F5;
				output D_COUT9 = CELL4.OUT_F6;
				input D_CYAWSTN = CELL3.IMUX_C0;
				input D_FFC_DUAL_RST = CELL4.IMUX_C2;
				input D_FFC_MACROPDB = CELL11.IMUX_D2;
				input D_FFC_MACRO_RST = CELL11.IMUX_B1;
				input D_FFC_SYNC_TOGGLE = CELL11.IMUX_B5;
				input D_FFC_TRST = CELL11.IMUX_B3;
				output D_FFS_PLOL = CELL11.OUT_Q0;
				input D_REFCLKI = CELL11.IMUX_CLK0;
				input D_SCAN_ENABLE = CELL4.IMUX_A7;
				input D_SCAN_IN_0 = CELL11.IMUX_D0;
				input D_SCAN_IN_1 = CELL6.IMUX_A5;
				input D_SCAN_IN_2 = CELL5.IMUX_C0;
				input D_SCAN_IN_3 = CELL2.IMUX_C4;
				input D_SCAN_IN_4 = CELL1.IMUX_C6;
				input D_SCAN_IN_5 = CELL0.IMUX_D0;
				input D_SCAN_IN_6 = CELL3.IMUX_C6;
				input D_SCAN_IN_7 = CELL3.IMUX_A7;
				input D_SCAN_MODE = CELL4.IMUX_C0;
				output D_SCAN_OUT_0 = CELL11.OUT_F7;
				output D_SCAN_OUT_1 = CELL0.OUT_F0;
				output D_SCAN_OUT_2 = CELL0.OUT_F3;
				output D_SCAN_OUT_3 = CELL11.OUT_F5;
				output D_SCAN_OUT_4 = CELL7.OUT_F7;
				output D_SCAN_OUT_5 = CELL0.OUT_F5;
				output D_SCAN_OUT_6 = CELL5.OUT_Q4;
				output D_SCAN_OUT_7 = CELL11.OUT_F1;
				input D_SCAN_RESET = CELL4.IMUX_A1;
				input D_SCIADDR0 = CELL2.IMUX_C0;
				input D_SCIADDR1 = CELL2.IMUX_A1;
				input D_SCIADDR2 = CELL2.IMUX_C2;
				input D_SCIADDR3 = CELL2.IMUX_A3;
				input D_SCIADDR4 = CELL3.IMUX_C4;
				input D_SCIADDR5 = CELL3.IMUX_A5;
				input D_SCIENAUX = CELL4.IMUX_A5;
				output D_SCIINT = CELL5.OUT_Q5;
				input D_SCIRD = CELL4.IMUX_C6;
				output D_SCIRDATA0 = CELL6.OUT_F0;
				output D_SCIRDATA1 = CELL6.OUT_F1;
				output D_SCIRDATA2 = CELL6.OUT_F2;
				output D_SCIRDATA3 = CELL6.OUT_F3;
				output D_SCIRDATA4 = CELL6.OUT_F4;
				output D_SCIRDATA5 = CELL6.OUT_F5;
				output D_SCIRDATA6 = CELL6.OUT_F6;
				output D_SCIRDATA7 = CELL6.OUT_F7;
				input D_SCISELAUX = CELL4.IMUX_C4;
				input D_SCIWDATA0 = CELL4.IMUX_D0;
				input D_SCIWDATA1 = CELL4.IMUX_B1;
				input D_SCIWDATA2 = CELL4.IMUX_D2;
				input D_SCIWDATA3 = CELL4.IMUX_B3;
				input D_SCIWDATA4 = CELL4.IMUX_D4;
				input D_SCIWDATA5 = CELL4.IMUX_B5;
				input D_SCIWDATA6 = CELL4.IMUX_D6;
				input D_SCIWDATA7 = CELL4.IMUX_B7;
				input D_SCIWSTN = CELL3.IMUX_A1;
			}

			// wire CELL0.IMUX_A1                  SERDES.CH0_FFC_RXPWDNB
			// wire CELL0.IMUX_A3                  SERDES.CH0_FFC_SB_PFIFO_LP
			// wire CELL0.IMUX_A5                  SERDES.CH0_FFC_LDR_CORE2TX_EN
			// wire CELL0.IMUX_A7                  SERDES.CH0_FFC_RATE_MODE_RX
			// wire CELL0.IMUX_B1                  SERDES.CH0_FFC_TXPWDNB
			// wire CELL0.IMUX_B3                  SERDES.CH0_FFC_PCIE_DET_EN
			// wire CELL0.IMUX_B5                  SERDES.CH0_FFC_EI_EN
			// wire CELL0.IMUX_B7                  SERDES.CH0_LDR_CORE2TX
			// wire CELL0.IMUX_C0                  SERDES.CH0_FFC_ENABLE_CGALIGN
			// wire CELL0.IMUX_C2                  SERDES.CH0_FFC_FB_LOOPBACK
			// wire CELL0.IMUX_C4                  SERDES.CH0_FFC_LANE_TX_RST
			// wire CELL0.IMUX_C6                  SERDES.CH0_FFC_TX_GEAR_MODE
			// wire CELL0.IMUX_D0                  SERDES.D_SCAN_IN_5
			// wire CELL0.IMUX_D2                  SERDES.CH0_FFC_DIV11_MODE_TX
			// wire CELL0.IMUX_D4                  SERDES.CH0_FFC_PCIE_CT
			// wire CELL0.IMUX_D6                  SERDES.CH0_FFC_RATE_MODE_TX
			// wire CELL0.IMUX_CLK0                SERDES.CH0_FF_EBRD_CLK
			// wire CELL0.IMUX_CLK1                SERDES.CH0_FF_TXI_CLK
			// wire CELL0.OUT_F0                   SERDES.D_SCAN_OUT_1
			// wire CELL0.OUT_F1                   SERDES.CH0_FFS_PCIE_DONE
			// wire CELL0.OUT_F2                   SERDES.CH0_FFS_PCIE_CON
			// wire CELL0.OUT_F3                   SERDES.D_SCAN_OUT_2
			// wire CELL0.OUT_F4                   SERDES.CH0_FFS_TXFBFIFO_ERROR
			// wire CELL0.OUT_F5                   SERDES.D_SCAN_OUT_5
			// wire CELL0.OUT_F6                   SERDES.CH0_LDR_RX2CORE
			// wire CELL0.OUT_F7                   SERDES.CH0_FFS_SKP_ADDED
			// wire CELL0.OUT_Q0                   SERDES.CH0_FF_TX_H_CLK
			// wire CELL0.OUT_Q1                   SERDES.CH0_FF_TX_F_CLK
			// wire CELL0.OUT_Q4                   SERDES.CH0_FFS_SKP_DELETED
			// wire CELL1.IMUX_A1                  SERDES.CH0_FFC_CDR_EN_BITSLIP
			// wire CELL1.IMUX_A3                  SERDES.CH0_FFC_RRST
			// wire CELL1.IMUX_A5                  SERDES.CH0_FFC_LANE_RX_RST
			// wire CELL1.IMUX_A7                  SERDES.CH0_FFC_SIGNAL_DETECT
			// wire CELL1.IMUX_B1                  SERDES.CH0_FF_TX_D_1
			// wire CELL1.IMUX_B3                  SERDES.CH0_FF_TX_D_3
			// wire CELL1.IMUX_B5                  SERDES.CH0_FF_TX_D_5
			// wire CELL1.IMUX_B7                  SERDES.CH0_FF_TX_D_7
			// wire CELL1.IMUX_C0                  SERDES.CH0_FFC_DIV11_MODE_RX
			// wire CELL1.IMUX_C2                  SERDES.CH0_FFC_SB_INV_RX
			// wire CELL1.IMUX_C4                  SERDES.CH0_FFC_PFIFO_CLR
			// wire CELL1.IMUX_C6                  SERDES.D_SCAN_IN_4
			// wire CELL1.IMUX_D0                  SERDES.CH0_FF_TX_D_0
			// wire CELL1.IMUX_D2                  SERDES.CH0_FF_TX_D_2
			// wire CELL1.IMUX_D4                  SERDES.CH0_FF_TX_D_4
			// wire CELL1.IMUX_D6                  SERDES.CH0_FF_TX_D_6
			// wire CELL1.OUT_F0                   SERDES.CH0_FF_RX_D_0
			// wire CELL1.OUT_F1                   SERDES.CH0_FF_RX_D_1
			// wire CELL1.OUT_F2                   SERDES.CH0_FF_RX_D_2
			// wire CELL1.OUT_F3                   SERDES.CH0_FF_RX_D_3
			// wire CELL1.OUT_F4                   SERDES.CH0_FF_RX_D_4
			// wire CELL1.OUT_F5                   SERDES.CH0_FF_RX_D_5
			// wire CELL1.OUT_F6                   SERDES.CH0_FF_RX_D_6
			// wire CELL1.OUT_F7                   SERDES.CH0_FF_RX_D_7
			// wire CELL1.OUT_Q0                   SERDES.CH0_FFS_CC_OVERRUN
			// wire CELL1.OUT_Q1                   SERDES.CH0_FFS_RLOL
			// wire CELL2.IMUX_A1                  SERDES.D_SCIADDR1
			// wire CELL2.IMUX_A3                  SERDES.D_SCIADDR3
			// wire CELL2.IMUX_A5                  SERDES.CH0_FFC_RX_GEAR_MODE
			// wire CELL2.IMUX_A7                  SERDES.CH0_SCISEL
			// wire CELL2.IMUX_B1                  SERDES.CH0_FF_TX_D_9
			// wire CELL2.IMUX_B3                  SERDES.CH0_FF_TX_D_11
			// wire CELL2.IMUX_B5                  SERDES.CH0_FF_TX_D_13
			// wire CELL2.IMUX_B7                  SERDES.CH0_FF_TX_D_15
			// wire CELL2.IMUX_C0                  SERDES.D_SCIADDR0
			// wire CELL2.IMUX_C2                  SERDES.D_SCIADDR2
			// wire CELL2.IMUX_C4                  SERDES.D_SCAN_IN_3
			// wire CELL2.IMUX_C6                  SERDES.CH0_SCIEN
			// wire CELL2.IMUX_D0                  SERDES.CH0_FF_TX_D_8
			// wire CELL2.IMUX_D2                  SERDES.CH0_FF_TX_D_10
			// wire CELL2.IMUX_D4                  SERDES.CH0_FF_TX_D_12
			// wire CELL2.IMUX_D6                  SERDES.CH0_FF_TX_D_14
			// wire CELL2.OUT_F0                   SERDES.CH0_FF_RX_D_8
			// wire CELL2.OUT_F1                   SERDES.CH0_FF_RX_D_9
			// wire CELL2.OUT_F2                   SERDES.CH0_FF_RX_D_10
			// wire CELL2.OUT_F3                   SERDES.CH0_FF_RX_D_11
			// wire CELL2.OUT_F4                   SERDES.CH0_FF_RX_D_12
			// wire CELL2.OUT_F5                   SERDES.CH0_FF_RX_D_13
			// wire CELL2.OUT_F6                   SERDES.CH0_FF_RX_D_14
			// wire CELL2.OUT_F7                   SERDES.CH0_FF_RX_D_15
			// wire CELL2.OUT_Q0                   SERDES.CH0_FFS_RLOS
			// wire CELL2.OUT_Q1                   SERDES.CH0_FFS_LS_SYNC_STATUS
			// wire CELL3.IMUX_A1                  SERDES.D_SCIWSTN
			// wire CELL3.IMUX_A3                  SERDES.CH1_SCISEL
			// wire CELL3.IMUX_A5                  SERDES.D_SCIADDR5
			// wire CELL3.IMUX_A7                  SERDES.D_SCAN_IN_7
			// wire CELL3.IMUX_B1                  SERDES.CH0_FF_TX_D_17
			// wire CELL3.IMUX_B3                  SERDES.CH0_FF_TX_D_19
			// wire CELL3.IMUX_B5                  SERDES.CH0_FF_TX_D_21
			// wire CELL3.IMUX_B7                  SERDES.CH0_FF_TX_D_23
			// wire CELL3.IMUX_C0                  SERDES.D_CYAWSTN
			// wire CELL3.IMUX_C2                  SERDES.CH1_SCIEN
			// wire CELL3.IMUX_C4                  SERDES.D_SCIADDR4
			// wire CELL3.IMUX_C6                  SERDES.D_SCAN_IN_6
			// wire CELL3.IMUX_D0                  SERDES.CH0_FF_TX_D_16
			// wire CELL3.IMUX_D2                  SERDES.CH0_FF_TX_D_18
			// wire CELL3.IMUX_D4                  SERDES.CH0_FF_TX_D_20
			// wire CELL3.IMUX_D6                  SERDES.CH0_FF_TX_D_22
			// wire CELL3.IMUX_CLK0                SERDES.CH0_FF_RXI_CLK
			// wire CELL3.OUT_F0                   SERDES.CH0_FF_RX_D_16
			// wire CELL3.OUT_F1                   SERDES.CH0_FF_RX_D_17
			// wire CELL3.OUT_F2                   SERDES.CH0_FF_RX_D_18
			// wire CELL3.OUT_F3                   SERDES.CH0_FF_RX_D_19
			// wire CELL3.OUT_F4                   SERDES.CH0_FF_RX_D_20
			// wire CELL3.OUT_F5                   SERDES.CH0_FF_RX_D_21
			// wire CELL3.OUT_F6                   SERDES.CH0_FF_RX_D_22
			// wire CELL3.OUT_F7                   SERDES.CH0_FF_RX_D_23
			// wire CELL3.OUT_Q0                   SERDES.CH0_FF_RX_F_CLK
			// wire CELL3.OUT_Q1                   SERDES.CH0_FF_RX_H_CLK
			// wire CELL4.IMUX_A1                  SERDES.D_SCAN_RESET
			// wire CELL4.IMUX_A5                  SERDES.D_SCIENAUX
			// wire CELL4.IMUX_A7                  SERDES.D_SCAN_ENABLE
			// wire CELL4.IMUX_B1                  SERDES.D_SCIWDATA1
			// wire CELL4.IMUX_B3                  SERDES.D_SCIWDATA3
			// wire CELL4.IMUX_B5                  SERDES.D_SCIWDATA5
			// wire CELL4.IMUX_B7                  SERDES.D_SCIWDATA7
			// wire CELL4.IMUX_C0                  SERDES.D_SCAN_MODE
			// wire CELL4.IMUX_C2                  SERDES.D_FFC_DUAL_RST
			// wire CELL4.IMUX_C4                  SERDES.D_SCISELAUX
			// wire CELL4.IMUX_C6                  SERDES.D_SCIRD
			// wire CELL4.IMUX_D0                  SERDES.D_SCIWDATA0
			// wire CELL4.IMUX_D2                  SERDES.D_SCIWDATA2
			// wire CELL4.IMUX_D4                  SERDES.D_SCIWDATA4
			// wire CELL4.IMUX_D6                  SERDES.D_SCIWDATA6
			// wire CELL4.IMUX_CLK0                SERDES.CH0_RX_REFCLK
			// wire CELL4.OUT_F1                   SERDES.D_COUT19
			// wire CELL4.OUT_F2                   SERDES.D_COUT16
			// wire CELL4.OUT_F3                   SERDES.D_COUT6
			// wire CELL4.OUT_F4                   SERDES.D_COUT7
			// wire CELL4.OUT_F5                   SERDES.D_COUT8
			// wire CELL4.OUT_F6                   SERDES.D_COUT9
			// wire CELL4.OUT_F7                   SERDES.D_COUT10
			// wire CELL4.OUT_Q0                   SERDES.D_COUT17
			// wire CELL4.OUT_Q1                   SERDES.D_COUT18
			// wire CELL4.OUT_Q4                   SERDES.CH0_FFS_CC_UNDERRUN
			// wire CELL4.OUT_Q5                   SERDES.CH0_FFS_RXFBFIFO_ERROR
			// wire CELL5.IMUX_A1                  SERDES.CH1_FFC_RX_GEAR_MODE
			// wire CELL5.IMUX_A3                  SERDES.CH1_FFC_CDR_EN_BITSLIP
			// wire CELL5.IMUX_A5                  SERDES.D_CIN7
			// wire CELL5.IMUX_A7                  SERDES.D_CIN9
			// wire CELL5.IMUX_B1                  SERDES.D_CIN10
			// wire CELL5.IMUX_B3                  SERDES.D_CIN1
			// wire CELL5.IMUX_B5                  SERDES.D_CIN3
			// wire CELL5.IMUX_B7                  SERDES.D_CIN5
			// wire CELL5.IMUX_C0                  SERDES.D_SCAN_IN_2
			// wire CELL5.IMUX_C2                  SERDES.CH1_FFC_SB_INV_RX
			// wire CELL5.IMUX_C4                  SERDES.D_CIN6
			// wire CELL5.IMUX_C6                  SERDES.D_CIN8
			// wire CELL5.IMUX_D0                  SERDES.D_CIN11
			// wire CELL5.IMUX_D2                  SERDES.D_CIN0
			// wire CELL5.IMUX_D4                  SERDES.D_CIN2
			// wire CELL5.IMUX_D6                  SERDES.D_CIN4
			// wire CELL5.OUT_F0                   SERDES.D_COUT11
			// wire CELL5.OUT_F1                   SERDES.D_COUT12
			// wire CELL5.OUT_F2                   SERDES.D_COUT13
			// wire CELL5.OUT_F3                   SERDES.D_COUT14
			// wire CELL5.OUT_F4                   SERDES.D_COUT15
			// wire CELL5.OUT_F5                   SERDES.D_COUT0
			// wire CELL5.OUT_F6                   SERDES.D_COUT2
			// wire CELL5.OUT_F7                   SERDES.D_COUT3
			// wire CELL5.OUT_Q0                   SERDES.D_COUT4
			// wire CELL5.OUT_Q1                   SERDES.D_COUT5
			// wire CELL5.OUT_Q4                   SERDES.D_SCAN_OUT_6
			// wire CELL5.OUT_Q5                   SERDES.D_SCIINT
			// wire CELL6.IMUX_A5                  SERDES.D_SCAN_IN_1
			// wire CELL6.IMUX_A7                  SERDES.CH1_FFC_LDR_CORE2TX_EN
			// wire CELL6.IMUX_B1                  SERDES.CH1_FFC_SIGNAL_DETECT
			// wire CELL6.IMUX_B3                  SERDES.CH1_FFC_PFIFO_CLR
			// wire CELL6.IMUX_B5                  SERDES.CH1_FFC_FB_LOOPBACK
			// wire CELL6.IMUX_B7                  SERDES.CH1_FFC_ENABLE_CGALIGN
			// wire CELL6.IMUX_C0                  SERDES.CH1_FFC_RRST
			// wire CELL6.IMUX_C4                  SERDES.CH1_FFC_RATE_MODE_RX
			// wire CELL6.IMUX_C6                  SERDES.CH1_FFC_TX_GEAR_MODE
			// wire CELL6.IMUX_D0                  SERDES.CH1_FFC_DIV11_MODE_RX
			// wire CELL6.IMUX_D2                  SERDES.CH1_FFC_LANE_RX_RST
			// wire CELL6.IMUX_D4                  SERDES.CH1_FFC_SB_PFIFO_LP
			// wire CELL6.IMUX_D6                  SERDES.CH1_FFC_RXPWDNB
			// wire CELL6.IMUX_CLK0                SERDES.CH1_FF_RXI_CLK
			// wire CELL6.IMUX_CLK1                SERDES.CH1_RX_REFCLK
			// wire CELL6.OUT_F0                   SERDES.D_SCIRDATA0
			// wire CELL6.OUT_F1                   SERDES.D_SCIRDATA1
			// wire CELL6.OUT_F2                   SERDES.D_SCIRDATA2
			// wire CELL6.OUT_F3                   SERDES.D_SCIRDATA3
			// wire CELL6.OUT_F4                   SERDES.D_SCIRDATA4
			// wire CELL6.OUT_F5                   SERDES.D_SCIRDATA5
			// wire CELL6.OUT_F6                   SERDES.D_SCIRDATA6
			// wire CELL6.OUT_F7                   SERDES.D_SCIRDATA7
			// wire CELL6.OUT_Q0                   SERDES.CH1_FF_RX_F_CLK
			// wire CELL6.OUT_Q1                   SERDES.CH1_FF_RX_H_CLK
			// wire CELL7.IMUX_B1                  SERDES.CH1_LDR_CORE2TX
			// wire CELL7.IMUX_B3                  SERDES.CH1_FFC_EI_EN
			// wire CELL7.IMUX_B5                  SERDES.CH1_FFC_PCIE_DET_EN
			// wire CELL7.IMUX_B7                  SERDES.CH1_FFC_TXPWDNB
			// wire CELL7.IMUX_D0                  SERDES.CH1_FFC_LANE_TX_RST
			// wire CELL7.IMUX_D2                  SERDES.CH1_FFC_RATE_MODE_TX
			// wire CELL7.IMUX_D4                  SERDES.CH1_FFC_PCIE_CT
			// wire CELL7.IMUX_D6                  SERDES.CH1_FFC_DIV11_MODE_TX
			// wire CELL7.IMUX_CLK0                SERDES.CH1_FF_EBRD_CLK
			// wire CELL7.IMUX_CLK1                SERDES.CH1_FF_TXI_CLK
			// wire CELL7.OUT_F1                   SERDES.CH1_FFS_RXFBFIFO_ERROR
			// wire CELL7.OUT_F2                   SERDES.CH1_FFS_CC_UNDERRUN
			// wire CELL7.OUT_F3                   SERDES.CH1_FFS_LS_SYNC_STATUS
			// wire CELL7.OUT_F4                   SERDES.CH1_FFS_RLOS
			// wire CELL7.OUT_F5                   SERDES.CH1_FFS_RLOL
			// wire CELL7.OUT_F6                   SERDES.CH1_FFS_CC_OVERRUN
			// wire CELL7.OUT_F7                   SERDES.D_SCAN_OUT_4
			// wire CELL7.OUT_Q0                   SERDES.CH1_FF_TX_F_CLK
			// wire CELL7.OUT_Q1                   SERDES.CH1_FF_TX_H_CLK
			// wire CELL8.IMUX_B1                  SERDES.CH1_FF_TX_D_1
			// wire CELL8.IMUX_B3                  SERDES.CH1_FF_TX_D_3
			// wire CELL8.IMUX_B5                  SERDES.CH1_FF_TX_D_5
			// wire CELL8.IMUX_B7                  SERDES.CH1_FF_TX_D_7
			// wire CELL8.IMUX_D0                  SERDES.CH1_FF_TX_D_0
			// wire CELL8.IMUX_D2                  SERDES.CH1_FF_TX_D_2
			// wire CELL8.IMUX_D4                  SERDES.CH1_FF_TX_D_4
			// wire CELL8.IMUX_D6                  SERDES.CH1_FF_TX_D_6
			// wire CELL8.OUT_F0                   SERDES.CH1_FF_RX_D_0
			// wire CELL8.OUT_F1                   SERDES.CH1_FF_RX_D_1
			// wire CELL8.OUT_F2                   SERDES.CH1_FF_RX_D_2
			// wire CELL8.OUT_F3                   SERDES.CH1_FF_RX_D_3
			// wire CELL8.OUT_F4                   SERDES.CH1_FF_RX_D_4
			// wire CELL8.OUT_F5                   SERDES.CH1_FF_RX_D_5
			// wire CELL8.OUT_F6                   SERDES.CH1_FF_RX_D_6
			// wire CELL8.OUT_F7                   SERDES.CH1_FF_RX_D_7
			// wire CELL9.IMUX_B1                  SERDES.CH1_FF_TX_D_9
			// wire CELL9.IMUX_B3                  SERDES.CH1_FF_TX_D_11
			// wire CELL9.IMUX_B5                  SERDES.CH1_FF_TX_D_13
			// wire CELL9.IMUX_B7                  SERDES.CH1_FF_TX_D_15
			// wire CELL9.IMUX_D0                  SERDES.CH1_FF_TX_D_8
			// wire CELL9.IMUX_D2                  SERDES.CH1_FF_TX_D_10
			// wire CELL9.IMUX_D4                  SERDES.CH1_FF_TX_D_12
			// wire CELL9.IMUX_D6                  SERDES.CH1_FF_TX_D_14
			// wire CELL9.OUT_F0                   SERDES.CH1_FF_RX_D_8
			// wire CELL9.OUT_F1                   SERDES.CH1_FF_RX_D_9
			// wire CELL9.OUT_F2                   SERDES.CH1_FF_RX_D_10
			// wire CELL9.OUT_F3                   SERDES.CH1_FF_RX_D_11
			// wire CELL9.OUT_F4                   SERDES.CH1_FF_RX_D_12
			// wire CELL9.OUT_F5                   SERDES.CH1_FF_RX_D_13
			// wire CELL9.OUT_F6                   SERDES.CH1_FF_RX_D_14
			// wire CELL9.OUT_F7                   SERDES.CH1_FF_RX_D_15
			// wire CELL10.IMUX_B1                 SERDES.CH1_FF_TX_D_17
			// wire CELL10.IMUX_B3                 SERDES.CH1_FF_TX_D_19
			// wire CELL10.IMUX_B5                 SERDES.CH1_FF_TX_D_21
			// wire CELL10.IMUX_B7                 SERDES.CH1_FF_TX_D_23
			// wire CELL10.IMUX_D0                 SERDES.CH1_FF_TX_D_16
			// wire CELL10.IMUX_D2                 SERDES.CH1_FF_TX_D_18
			// wire CELL10.IMUX_D4                 SERDES.CH1_FF_TX_D_20
			// wire CELL10.IMUX_D6                 SERDES.CH1_FF_TX_D_22
			// wire CELL10.OUT_F0                  SERDES.CH1_FF_RX_D_16
			// wire CELL10.OUT_F1                  SERDES.CH1_FF_RX_D_17
			// wire CELL10.OUT_F2                  SERDES.CH1_FF_RX_D_18
			// wire CELL10.OUT_F3                  SERDES.CH1_FF_RX_D_19
			// wire CELL10.OUT_F4                  SERDES.CH1_FF_RX_D_20
			// wire CELL10.OUT_F5                  SERDES.CH1_FF_RX_D_21
			// wire CELL10.OUT_F6                  SERDES.CH1_FF_RX_D_22
			// wire CELL10.OUT_F7                  SERDES.CH1_FF_RX_D_23
			// wire CELL10.OUT_Q0                  SERDES.CH1_FFS_SKP_DELETED
			// wire CELL10.OUT_Q1                  SERDES.CH1_FFS_SKP_ADDED
			// wire CELL11.IMUX_B1                 SERDES.D_FFC_MACRO_RST
			// wire CELL11.IMUX_B3                 SERDES.D_FFC_TRST
			// wire CELL11.IMUX_B5                 SERDES.D_FFC_SYNC_TOGGLE
			// wire CELL11.IMUX_D0                 SERDES.D_SCAN_IN_0
			// wire CELL11.IMUX_D2                 SERDES.D_FFC_MACROPDB
			// wire CELL11.IMUX_CLK0               SERDES.D_REFCLKI
			// wire CELL11.OUT_F0                  SERDES.CH1_LDR_RX2CORE
			// wire CELL11.OUT_F1                  SERDES.D_SCAN_OUT_7
			// wire CELL11.OUT_F2                  SERDES.CH1_FFS_TXFBFIFO_ERROR
			// wire CELL11.OUT_F3                  SERDES.CH1_FFS_PCIE_CON
			// wire CELL11.OUT_F4                  SERDES.CH1_FFS_PCIE_DONE
			// wire CELL11.OUT_F5                  SERDES.D_SCAN_OUT_3
			// wire CELL11.OUT_F6                  SERDES.D_COUT1
			// wire CELL11.OUT_F7                  SERDES.D_SCAN_OUT_0
			// wire CELL11.OUT_Q0                  SERDES.D_FFS_PLOL
		}

		tile_class PLL_SW {
			cell CELL0;
			cell CELL1;

			bel PLL0 {
				input CLKFB = CELL1.IMUX_CLK0;
				output CLKOP = CELL0.OUT_F0;
				output CLKOS = CELL0.OUT_F2;
				output CLKOS2 = CELL0.OUT_F4;
				output CLKOS3 = CELL0.OUT_F6;
				input ENCLKOP = CELL0.IMUX_D2;
				input ENCLKOS = CELL0.IMUX_A3;
				input ENCLKOS2 = CELL0.IMUX_B3;
				input ENCLKOS3 = CELL0.IMUX_C3;
				output INTLOCK = CELL0.OUT_Q4;
				output LOCK = CELL0.OUT_Q2;
				input PHASEDIR = CELL0.IMUX_D4;
				input PHASELOADREG = CELL0.IMUX_D3;
				input PHASESEL0 = CELL0.IMUX_B4;
				input PHASESEL1 = CELL0.IMUX_A4;
				input PHASESTEP = CELL0.IMUX_C4;
				input PLLWAKESYNC = CELL0.IMUX_C2;
				output REFCLK = CELL0.OUT_Q0;
				input RST = CELL0.IMUX_B1;
				input STDBY = CELL0.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input CLK0 = CELL0.IMUX_CLK0;
				input CLK1 = CELL0.IMUX_CLK1;
				input SEL = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL0.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL0.IMUX_B1                  PLL0.RST
			// wire CELL0.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL0.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL0.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL0.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL0.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL0.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL0.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL0.IMUX_D3                  PLL0.PHASELOADREG
			// wire CELL0.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL0.IMUX_CLK0                PLLREFCS0.CLK0
			// wire CELL0.IMUX_CLK1                PLLREFCS0.CLK1
			// wire CELL0.IMUX_LSR0                PLL0.STDBY
			// wire CELL0.OUT_F0                   PLL0.CLKOP
			// wire CELL0.OUT_F2                   PLL0.CLKOS
			// wire CELL0.OUT_F4                   PLL0.CLKOS2
			// wire CELL0.OUT_F6                   PLL0.CLKOS3
			// wire CELL0.OUT_Q0                   PLL0.REFCLK
			// wire CELL0.OUT_Q2                   PLL0.LOCK
			// wire CELL0.OUT_Q4                   PLL0.INTLOCK
			// wire CELL1.IMUX_CLK0                PLL0.CLKFB
		}

		tile_class PLL_SE {
			cell CELL0;
			cell CELL1;

			bel PLL0 {
				input CLKFB = CELL1.IMUX_CLK0;
				output CLKOP = CELL0.OUT_F0;
				output CLKOS = CELL0.OUT_F2;
				output CLKOS2 = CELL0.OUT_F4;
				output CLKOS3 = CELL0.OUT_F6;
				input ENCLKOP = CELL0.IMUX_D2;
				input ENCLKOS = CELL0.IMUX_A3;
				input ENCLKOS2 = CELL0.IMUX_B3;
				input ENCLKOS3 = CELL0.IMUX_C3;
				output INTLOCK = CELL0.OUT_Q4;
				output LOCK = CELL0.OUT_Q2;
				input PHASEDIR = CELL0.IMUX_D4;
				input PHASELOADREG = CELL0.IMUX_D3;
				input PHASESEL0 = CELL0.IMUX_B4;
				input PHASESEL1 = CELL0.IMUX_A4;
				input PHASESTEP = CELL0.IMUX_C4;
				input PLLWAKESYNC = CELL0.IMUX_C2;
				output REFCLK = CELL0.OUT_Q0;
				input RST = CELL0.IMUX_B1;
				input STDBY = CELL0.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input CLK0 = CELL0.IMUX_CLK0;
				input CLK1 = CELL0.IMUX_CLK1;
				input SEL = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL0.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL0.IMUX_B1                  PLL0.RST
			// wire CELL0.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL0.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL0.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL0.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL0.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL0.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL0.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL0.IMUX_D3                  PLL0.PHASELOADREG
			// wire CELL0.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL0.IMUX_CLK0                PLLREFCS0.CLK0
			// wire CELL0.IMUX_CLK1                PLLREFCS0.CLK1
			// wire CELL0.IMUX_LSR0                PLL0.STDBY
			// wire CELL0.OUT_F0                   PLL0.CLKOP
			// wire CELL0.OUT_F2                   PLL0.CLKOS
			// wire CELL0.OUT_F4                   PLL0.CLKOS2
			// wire CELL0.OUT_F6                   PLL0.CLKOS3
			// wire CELL0.OUT_Q0                   PLL0.REFCLK
			// wire CELL0.OUT_Q2                   PLL0.LOCK
			// wire CELL0.OUT_Q4                   PLL0.INTLOCK
			// wire CELL1.IMUX_CLK0                PLL0.CLKFB
		}

		tile_class PLL_NW {
			cell CELL0;
			cell CELL1;

			bel PLL0 {
				input CLKFB = CELL1.IMUX_CLK0;
				output CLKOP = CELL0.OUT_F0;
				output CLKOS = CELL0.OUT_F2;
				output CLKOS2 = CELL0.OUT_F4;
				output CLKOS3 = CELL0.OUT_F6;
				input ENCLKOP = CELL0.IMUX_D2;
				input ENCLKOS = CELL0.IMUX_A3;
				input ENCLKOS2 = CELL0.IMUX_B3;
				input ENCLKOS3 = CELL0.IMUX_C3;
				output INTLOCK = CELL0.OUT_Q4;
				output LOCK = CELL0.OUT_Q2;
				input PHASEDIR = CELL0.IMUX_D4;
				input PHASELOADREG = CELL0.IMUX_D3;
				input PHASESEL0 = CELL0.IMUX_B4;
				input PHASESEL1 = CELL0.IMUX_A4;
				input PHASESTEP = CELL0.IMUX_C4;
				input PLLWAKESYNC = CELL0.IMUX_C2;
				output REFCLK = CELL0.OUT_Q0;
				input RST = CELL0.IMUX_B1;
				input STDBY = CELL0.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input CLK0 = CELL0.IMUX_CLK0;
				input CLK1 = CELL0.IMUX_CLK1;
				input SEL = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL0.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL0.IMUX_B1                  PLL0.RST
			// wire CELL0.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL0.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL0.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL0.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL0.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL0.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL0.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL0.IMUX_D3                  PLL0.PHASELOADREG
			// wire CELL0.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL0.IMUX_CLK0                PLLREFCS0.CLK0
			// wire CELL0.IMUX_CLK1                PLLREFCS0.CLK1
			// wire CELL0.IMUX_LSR0                PLL0.STDBY
			// wire CELL0.OUT_F0                   PLL0.CLKOP
			// wire CELL0.OUT_F2                   PLL0.CLKOS
			// wire CELL0.OUT_F4                   PLL0.CLKOS2
			// wire CELL0.OUT_F6                   PLL0.CLKOS3
			// wire CELL0.OUT_Q0                   PLL0.REFCLK
			// wire CELL0.OUT_Q2                   PLL0.LOCK
			// wire CELL0.OUT_Q4                   PLL0.INTLOCK
			// wire CELL1.IMUX_CLK0                PLL0.CLKFB
		}

		tile_class PLL_NE {
			cell CELL0;
			cell CELL1;

			bel PLL0 {
				input CLKFB = CELL1.IMUX_CLK0;
				output CLKOP = CELL0.OUT_F0;
				output CLKOS = CELL0.OUT_F2;
				output CLKOS2 = CELL0.OUT_F4;
				output CLKOS3 = CELL0.OUT_F6;
				input ENCLKOP = CELL0.IMUX_D2;
				input ENCLKOS = CELL0.IMUX_A3;
				input ENCLKOS2 = CELL0.IMUX_B3;
				input ENCLKOS3 = CELL0.IMUX_C3;
				output INTLOCK = CELL0.OUT_Q4;
				output LOCK = CELL0.OUT_Q2;
				input PHASEDIR = CELL0.IMUX_D4;
				input PHASELOADREG = CELL0.IMUX_D3;
				input PHASESEL0 = CELL0.IMUX_B4;
				input PHASESEL1 = CELL0.IMUX_A4;
				input PHASESTEP = CELL0.IMUX_C4;
				input PLLWAKESYNC = CELL0.IMUX_C2;
				output REFCLK = CELL0.OUT_Q0;
				input RST = CELL0.IMUX_B1;
				input STDBY = CELL0.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input CLK0 = CELL0.IMUX_CLK0;
				input CLK1 = CELL0.IMUX_CLK1;
				input SEL = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL0.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL0.IMUX_B1                  PLL0.RST
			// wire CELL0.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL0.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL0.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL0.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL0.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL0.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL0.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL0.IMUX_D3                  PLL0.PHASELOADREG
			// wire CELL0.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL0.IMUX_CLK0                PLLREFCS0.CLK0
			// wire CELL0.IMUX_CLK1                PLLREFCS0.CLK1
			// wire CELL0.IMUX_LSR0                PLL0.STDBY
			// wire CELL0.OUT_F0                   PLL0.CLKOP
			// wire CELL0.OUT_F2                   PLL0.CLKOS
			// wire CELL0.OUT_F4                   PLL0.CLKOS2
			// wire CELL0.OUT_F6                   PLL0.CLKOS3
			// wire CELL0.OUT_Q0                   PLL0.REFCLK
			// wire CELL0.OUT_Q2                   PLL0.LOCK
			// wire CELL0.OUT_Q4                   PLL0.INTLOCK
			// wire CELL1.IMUX_CLK0                PLL0.CLKFB
		}
	}

	tile_slot BC {
		bel_slot BCPG: legacy;
		bel_slot BCINRD: legacy;
		bel_slot BCLVDSO: legacy;
		bel_slot BCSLEWRATE: legacy;
		bel_slot BCPUSL: legacy;
		bel_slot BREFTEST: legacy;

		tile_class BC0 {
			cell CELL0;

			bel BREFTEST {
				input PVT_SNK_IN0 = IMUX_A2;
				input PVT_SNK_IN1 = IMUX_B2;
				input PVT_SNK_IN2 = IMUX_C2;
				input PVT_SNK_IN3 = IMUX_D2;
				input PVT_SNK_IN4 = IMUX_C3;
				input PVT_SNK_IN5 = IMUX_D3;
				output PVT_SNK_OUT0 = OUT_Q0;
				output PVT_SNK_OUT1 = OUT_Q1;
				output PVT_SNK_OUT2 = OUT_Q2;
				output PVT_SNK_OUT3 = OUT_Q3;
				output PVT_SNK_OUT4 = OUT_Q4;
				output PVT_SNK_OUT5 = OUT_Q5;
				input PVT_SRC_IN0 = IMUX_C0;
				input PVT_SRC_IN1 = IMUX_D0;
				input PVT_SRC_IN2 = IMUX_A1;
				input PVT_SRC_IN3 = IMUX_B1;
				input PVT_SRC_IN4 = IMUX_C1;
				input PVT_SRC_IN5 = IMUX_D1;
				output PVT_SRC_OUT0 = OUT_F0;
				output PVT_SRC_OUT1 = OUT_F1;
				output PVT_SRC_OUT2 = OUT_F2;
				output PVT_SRC_OUT3 = OUT_F3;
				output PVT_SRC_OUT4 = OUT_F4;
				output PVT_SRC_OUT5 = OUT_F5;
			}

			// wire IMUX_A1                        BREFTEST.PVT_SRC_IN2
			// wire IMUX_A2                        BREFTEST.PVT_SNK_IN0
			// wire IMUX_B1                        BREFTEST.PVT_SRC_IN3
			// wire IMUX_B2                        BREFTEST.PVT_SNK_IN1
			// wire IMUX_C0                        BREFTEST.PVT_SRC_IN0
			// wire IMUX_C1                        BREFTEST.PVT_SRC_IN4
			// wire IMUX_C2                        BREFTEST.PVT_SNK_IN2
			// wire IMUX_C3                        BREFTEST.PVT_SNK_IN4
			// wire IMUX_D0                        BREFTEST.PVT_SRC_IN1
			// wire IMUX_D1                        BREFTEST.PVT_SRC_IN5
			// wire IMUX_D2                        BREFTEST.PVT_SNK_IN3
			// wire IMUX_D3                        BREFTEST.PVT_SNK_IN5
			// wire OUT_F0                         BREFTEST.PVT_SRC_OUT0
			// wire OUT_F1                         BREFTEST.PVT_SRC_OUT1
			// wire OUT_F2                         BREFTEST.PVT_SRC_OUT2
			// wire OUT_F3                         BREFTEST.PVT_SRC_OUT3
			// wire OUT_F4                         BREFTEST.PVT_SRC_OUT4
			// wire OUT_F5                         BREFTEST.PVT_SRC_OUT5
			// wire OUT_Q0                         BREFTEST.PVT_SNK_OUT0
			// wire OUT_Q1                         BREFTEST.PVT_SNK_OUT1
			// wire OUT_Q2                         BREFTEST.PVT_SNK_OUT2
			// wire OUT_Q3                         BREFTEST.PVT_SNK_OUT3
			// wire OUT_Q4                         BREFTEST.PVT_SNK_OUT4
			// wire OUT_Q5                         BREFTEST.PVT_SNK_OUT5
		}

		tile_class BC1 {
			cell CELL0;

			bel BREFTEST {
				input PVT_SNK_IN0 = IMUX_A2;
				input PVT_SNK_IN1 = IMUX_B2;
				input PVT_SNK_IN2 = IMUX_C2;
				input PVT_SNK_IN3 = IMUX_D2;
				input PVT_SNK_IN4 = IMUX_C3;
				input PVT_SNK_IN5 = IMUX_D3;
				output PVT_SNK_OUT0 = OUT_Q0;
				output PVT_SNK_OUT1 = OUT_Q1;
				output PVT_SNK_OUT2 = OUT_Q2;
				output PVT_SNK_OUT3 = OUT_Q3;
				output PVT_SNK_OUT4 = OUT_Q4;
				output PVT_SNK_OUT5 = OUT_Q5;
				input PVT_SRC_IN0 = IMUX_C0;
				input PVT_SRC_IN1 = IMUX_D0;
				input PVT_SRC_IN2 = IMUX_A1;
				input PVT_SRC_IN3 = IMUX_B1;
				input PVT_SRC_IN4 = IMUX_C1;
				input PVT_SRC_IN5 = IMUX_D1;
				output PVT_SRC_OUT0 = OUT_F0;
				output PVT_SRC_OUT1 = OUT_F1;
				output PVT_SRC_OUT2 = OUT_F2;
				output PVT_SRC_OUT3 = OUT_F3;
				output PVT_SRC_OUT4 = OUT_F4;
				output PVT_SRC_OUT5 = OUT_F5;
			}

			// wire IMUX_A1                        BREFTEST.PVT_SRC_IN2
			// wire IMUX_A2                        BREFTEST.PVT_SNK_IN0
			// wire IMUX_B1                        BREFTEST.PVT_SRC_IN3
			// wire IMUX_B2                        BREFTEST.PVT_SNK_IN1
			// wire IMUX_C0                        BREFTEST.PVT_SRC_IN0
			// wire IMUX_C1                        BREFTEST.PVT_SRC_IN4
			// wire IMUX_C2                        BREFTEST.PVT_SNK_IN2
			// wire IMUX_C3                        BREFTEST.PVT_SNK_IN4
			// wire IMUX_D0                        BREFTEST.PVT_SRC_IN1
			// wire IMUX_D1                        BREFTEST.PVT_SRC_IN5
			// wire IMUX_D2                        BREFTEST.PVT_SNK_IN3
			// wire IMUX_D3                        BREFTEST.PVT_SNK_IN5
			// wire OUT_F0                         BREFTEST.PVT_SRC_OUT0
			// wire OUT_F1                         BREFTEST.PVT_SRC_OUT1
			// wire OUT_F2                         BREFTEST.PVT_SRC_OUT2
			// wire OUT_F3                         BREFTEST.PVT_SRC_OUT3
			// wire OUT_F4                         BREFTEST.PVT_SRC_OUT4
			// wire OUT_F5                         BREFTEST.PVT_SRC_OUT5
			// wire OUT_Q0                         BREFTEST.PVT_SNK_OUT0
			// wire OUT_Q1                         BREFTEST.PVT_SNK_OUT1
			// wire OUT_Q2                         BREFTEST.PVT_SNK_OUT2
			// wire OUT_Q3                         BREFTEST.PVT_SNK_OUT3
			// wire OUT_Q4                         BREFTEST.PVT_SNK_OUT4
			// wire OUT_Q5                         BREFTEST.PVT_SNK_OUT5
		}

		tile_class BC2 {
			cell CELL0;

			bel BCINRD {
				input INRDENI = IMUX_B4;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_A4;
			}

			bel BREFTEST {
				input PVT_SNK_IN0 = IMUX_A2;
				input PVT_SNK_IN1 = IMUX_B2;
				input PVT_SNK_IN2 = IMUX_C2;
				input PVT_SNK_IN3 = IMUX_D2;
				input PVT_SNK_IN4 = IMUX_C3;
				input PVT_SNK_IN5 = IMUX_D3;
				output PVT_SNK_OUT0 = OUT_Q0;
				output PVT_SNK_OUT1 = OUT_Q1;
				output PVT_SNK_OUT2 = OUT_Q2;
				output PVT_SNK_OUT3 = OUT_Q3;
				output PVT_SNK_OUT4 = OUT_Q4;
				output PVT_SNK_OUT5 = OUT_Q5;
				input PVT_SRC_IN0 = IMUX_C0;
				input PVT_SRC_IN1 = IMUX_D0;
				input PVT_SRC_IN2 = IMUX_A1;
				input PVT_SRC_IN3 = IMUX_B1;
				input PVT_SRC_IN4 = IMUX_C1;
				input PVT_SRC_IN5 = IMUX_D1;
				output PVT_SRC_OUT0 = OUT_F0;
				output PVT_SRC_OUT1 = OUT_F1;
				output PVT_SRC_OUT2 = OUT_F2;
				output PVT_SRC_OUT3 = OUT_F3;
				output PVT_SRC_OUT4 = OUT_F4;
				output PVT_SRC_OUT5 = OUT_F5;
			}

			// wire IMUX_A1                        BREFTEST.PVT_SRC_IN2
			// wire IMUX_A2                        BREFTEST.PVT_SNK_IN0
			// wire IMUX_A4                        BCLVDSO.LVDSENI
			// wire IMUX_B1                        BREFTEST.PVT_SRC_IN3
			// wire IMUX_B2                        BREFTEST.PVT_SNK_IN1
			// wire IMUX_B4                        BCINRD.INRDENI
			// wire IMUX_C0                        BREFTEST.PVT_SRC_IN0
			// wire IMUX_C1                        BREFTEST.PVT_SRC_IN4
			// wire IMUX_C2                        BREFTEST.PVT_SNK_IN2
			// wire IMUX_C3                        BREFTEST.PVT_SNK_IN4
			// wire IMUX_D0                        BREFTEST.PVT_SRC_IN1
			// wire IMUX_D1                        BREFTEST.PVT_SRC_IN5
			// wire IMUX_D2                        BREFTEST.PVT_SNK_IN3
			// wire IMUX_D3                        BREFTEST.PVT_SNK_IN5
			// wire OUT_F0                         BREFTEST.PVT_SRC_OUT0
			// wire OUT_F1                         BREFTEST.PVT_SRC_OUT1
			// wire OUT_F2                         BREFTEST.PVT_SRC_OUT2
			// wire OUT_F3                         BREFTEST.PVT_SRC_OUT3
			// wire OUT_F4                         BREFTEST.PVT_SRC_OUT4
			// wire OUT_F5                         BREFTEST.PVT_SRC_OUT5
			// wire OUT_Q0                         BREFTEST.PVT_SNK_OUT0
			// wire OUT_Q1                         BREFTEST.PVT_SNK_OUT1
			// wire OUT_Q2                         BREFTEST.PVT_SNK_OUT2
			// wire OUT_Q3                         BREFTEST.PVT_SNK_OUT3
			// wire OUT_Q4                         BREFTEST.PVT_SNK_OUT4
			// wire OUT_Q5                         BREFTEST.PVT_SNK_OUT5
		}

		tile_class BC3 {
			cell CELL0;

			bel BCINRD {
				input INRDENI = IMUX_B4;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_A4;
			}

			bel BREFTEST {
				input PVT_SNK_IN0 = IMUX_A2;
				input PVT_SNK_IN1 = IMUX_B2;
				input PVT_SNK_IN2 = IMUX_C2;
				input PVT_SNK_IN3 = IMUX_D2;
				input PVT_SNK_IN4 = IMUX_C3;
				input PVT_SNK_IN5 = IMUX_D3;
				output PVT_SNK_OUT0 = OUT_Q0;
				output PVT_SNK_OUT1 = OUT_Q1;
				output PVT_SNK_OUT2 = OUT_Q2;
				output PVT_SNK_OUT3 = OUT_Q3;
				output PVT_SNK_OUT4 = OUT_Q4;
				output PVT_SNK_OUT5 = OUT_Q5;
				input PVT_SRC_IN0 = IMUX_C0;
				input PVT_SRC_IN1 = IMUX_D0;
				input PVT_SRC_IN2 = IMUX_A1;
				input PVT_SRC_IN3 = IMUX_B1;
				input PVT_SRC_IN4 = IMUX_C1;
				input PVT_SRC_IN5 = IMUX_D1;
				output PVT_SRC_OUT0 = OUT_F0;
				output PVT_SRC_OUT1 = OUT_F1;
				output PVT_SRC_OUT2 = OUT_F2;
				output PVT_SRC_OUT3 = OUT_F3;
				output PVT_SRC_OUT4 = OUT_F4;
				output PVT_SRC_OUT5 = OUT_F5;
			}

			// wire IMUX_A1                        BREFTEST.PVT_SRC_IN2
			// wire IMUX_A2                        BREFTEST.PVT_SNK_IN0
			// wire IMUX_A4                        BCLVDSO.LVDSENI
			// wire IMUX_B1                        BREFTEST.PVT_SRC_IN3
			// wire IMUX_B2                        BREFTEST.PVT_SNK_IN1
			// wire IMUX_B4                        BCINRD.INRDENI
			// wire IMUX_C0                        BREFTEST.PVT_SRC_IN0
			// wire IMUX_C1                        BREFTEST.PVT_SRC_IN4
			// wire IMUX_C2                        BREFTEST.PVT_SNK_IN2
			// wire IMUX_C3                        BREFTEST.PVT_SNK_IN4
			// wire IMUX_D0                        BREFTEST.PVT_SRC_IN1
			// wire IMUX_D1                        BREFTEST.PVT_SRC_IN5
			// wire IMUX_D2                        BREFTEST.PVT_SNK_IN3
			// wire IMUX_D3                        BREFTEST.PVT_SNK_IN5
			// wire OUT_F0                         BREFTEST.PVT_SRC_OUT0
			// wire OUT_F1                         BREFTEST.PVT_SRC_OUT1
			// wire OUT_F2                         BREFTEST.PVT_SRC_OUT2
			// wire OUT_F3                         BREFTEST.PVT_SRC_OUT3
			// wire OUT_F4                         BREFTEST.PVT_SRC_OUT4
			// wire OUT_F5                         BREFTEST.PVT_SRC_OUT5
			// wire OUT_Q0                         BREFTEST.PVT_SNK_OUT0
			// wire OUT_Q1                         BREFTEST.PVT_SNK_OUT1
			// wire OUT_Q2                         BREFTEST.PVT_SNK_OUT2
			// wire OUT_Q3                         BREFTEST.PVT_SNK_OUT3
			// wire OUT_Q4                         BREFTEST.PVT_SNK_OUT4
			// wire OUT_Q5                         BREFTEST.PVT_SNK_OUT5
		}

		tile_class BC4 {
			cell CELL0;

			bel BREFTEST {
				input PVT_SNK_IN0 = IMUX_A2;
				input PVT_SNK_IN1 = IMUX_B2;
				input PVT_SNK_IN2 = IMUX_C2;
				input PVT_SNK_IN3 = IMUX_D2;
				input PVT_SNK_IN4 = IMUX_C3;
				input PVT_SNK_IN5 = IMUX_D3;
				output PVT_SNK_OUT0 = OUT_Q0;
				output PVT_SNK_OUT1 = OUT_Q1;
				output PVT_SNK_OUT2 = OUT_Q2;
				output PVT_SNK_OUT3 = OUT_Q3;
				output PVT_SNK_OUT4 = OUT_Q4;
				output PVT_SNK_OUT5 = OUT_Q5;
				input PVT_SRC_IN0 = IMUX_C0;
				input PVT_SRC_IN1 = IMUX_D0;
				input PVT_SRC_IN2 = IMUX_A1;
				input PVT_SRC_IN3 = IMUX_B1;
				input PVT_SRC_IN4 = IMUX_C1;
				input PVT_SRC_IN5 = IMUX_D1;
				output PVT_SRC_OUT0 = OUT_F0;
				output PVT_SRC_OUT1 = OUT_F1;
				output PVT_SRC_OUT2 = OUT_F2;
				output PVT_SRC_OUT3 = OUT_F3;
				output PVT_SRC_OUT4 = OUT_F4;
				output PVT_SRC_OUT5 = OUT_F5;
			}

			// wire IMUX_A1                        BREFTEST.PVT_SRC_IN2
			// wire IMUX_A2                        BREFTEST.PVT_SNK_IN0
			// wire IMUX_B1                        BREFTEST.PVT_SRC_IN3
			// wire IMUX_B2                        BREFTEST.PVT_SNK_IN1
			// wire IMUX_C0                        BREFTEST.PVT_SRC_IN0
			// wire IMUX_C1                        BREFTEST.PVT_SRC_IN4
			// wire IMUX_C2                        BREFTEST.PVT_SNK_IN2
			// wire IMUX_C3                        BREFTEST.PVT_SNK_IN4
			// wire IMUX_D0                        BREFTEST.PVT_SRC_IN1
			// wire IMUX_D1                        BREFTEST.PVT_SRC_IN5
			// wire IMUX_D2                        BREFTEST.PVT_SNK_IN3
			// wire IMUX_D3                        BREFTEST.PVT_SNK_IN5
			// wire OUT_F0                         BREFTEST.PVT_SRC_OUT0
			// wire OUT_F1                         BREFTEST.PVT_SRC_OUT1
			// wire OUT_F2                         BREFTEST.PVT_SRC_OUT2
			// wire OUT_F3                         BREFTEST.PVT_SRC_OUT3
			// wire OUT_F4                         BREFTEST.PVT_SRC_OUT4
			// wire OUT_F5                         BREFTEST.PVT_SRC_OUT5
			// wire OUT_Q0                         BREFTEST.PVT_SNK_OUT0
			// wire OUT_Q1                         BREFTEST.PVT_SNK_OUT1
			// wire OUT_Q2                         BREFTEST.PVT_SNK_OUT2
			// wire OUT_Q3                         BREFTEST.PVT_SNK_OUT3
			// wire OUT_Q4                         BREFTEST.PVT_SNK_OUT4
			// wire OUT_Q5                         BREFTEST.PVT_SNK_OUT5
		}

		tile_class BC8 {
			cell CELL0;

			bel BREFTEST {
				input PVT_SNK_IN0 = IMUX_A2;
				input PVT_SNK_IN1 = IMUX_B2;
				input PVT_SNK_IN2 = IMUX_C2;
				input PVT_SNK_IN3 = IMUX_D2;
				input PVT_SNK_IN4 = IMUX_C3;
				input PVT_SNK_IN5 = IMUX_D3;
				output PVT_SNK_OUT0 = OUT_Q0;
				output PVT_SNK_OUT1 = OUT_Q1;
				output PVT_SNK_OUT2 = OUT_Q2;
				output PVT_SNK_OUT3 = OUT_Q3;
				output PVT_SNK_OUT4 = OUT_Q4;
				output PVT_SNK_OUT5 = OUT_Q5;
				input PVT_SRC_IN0 = IMUX_C0;
				input PVT_SRC_IN1 = IMUX_D0;
				input PVT_SRC_IN2 = IMUX_A1;
				input PVT_SRC_IN3 = IMUX_B1;
				input PVT_SRC_IN4 = IMUX_C1;
				input PVT_SRC_IN5 = IMUX_D1;
				output PVT_SRC_OUT0 = OUT_F0;
				output PVT_SRC_OUT1 = OUT_F1;
				output PVT_SRC_OUT2 = OUT_F2;
				output PVT_SRC_OUT3 = OUT_F3;
				output PVT_SRC_OUT4 = OUT_F4;
				output PVT_SRC_OUT5 = OUT_F5;
			}

			// wire IMUX_A1                        BREFTEST.PVT_SRC_IN2
			// wire IMUX_A2                        BREFTEST.PVT_SNK_IN0
			// wire IMUX_B1                        BREFTEST.PVT_SRC_IN3
			// wire IMUX_B2                        BREFTEST.PVT_SNK_IN1
			// wire IMUX_C0                        BREFTEST.PVT_SRC_IN0
			// wire IMUX_C1                        BREFTEST.PVT_SRC_IN4
			// wire IMUX_C2                        BREFTEST.PVT_SNK_IN2
			// wire IMUX_C3                        BREFTEST.PVT_SNK_IN4
			// wire IMUX_D0                        BREFTEST.PVT_SRC_IN1
			// wire IMUX_D1                        BREFTEST.PVT_SRC_IN5
			// wire IMUX_D2                        BREFTEST.PVT_SNK_IN3
			// wire IMUX_D3                        BREFTEST.PVT_SNK_IN5
			// wire OUT_F0                         BREFTEST.PVT_SRC_OUT0
			// wire OUT_F1                         BREFTEST.PVT_SRC_OUT1
			// wire OUT_F2                         BREFTEST.PVT_SRC_OUT2
			// wire OUT_F3                         BREFTEST.PVT_SRC_OUT3
			// wire OUT_F4                         BREFTEST.PVT_SRC_OUT4
			// wire OUT_F5                         BREFTEST.PVT_SRC_OUT5
			// wire OUT_Q0                         BREFTEST.PVT_SNK_OUT0
			// wire OUT_Q1                         BREFTEST.PVT_SNK_OUT1
			// wire OUT_Q2                         BREFTEST.PVT_SNK_OUT2
			// wire OUT_Q3                         BREFTEST.PVT_SNK_OUT3
			// wire OUT_Q4                         BREFTEST.PVT_SNK_OUT4
			// wire OUT_Q5                         BREFTEST.PVT_SNK_OUT5
		}

		tile_class BC6 {
			cell CELL0;

			bel BCINRD {
				input INRDENI = IMUX_B4;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_A4;
			}

			bel BREFTEST {
				input PVT_SNK_IN0 = IMUX_A2;
				input PVT_SNK_IN1 = IMUX_B2;
				input PVT_SNK_IN2 = IMUX_C2;
				input PVT_SNK_IN3 = IMUX_D2;
				input PVT_SNK_IN4 = IMUX_C3;
				input PVT_SNK_IN5 = IMUX_D3;
				output PVT_SNK_OUT0 = OUT_Q0;
				output PVT_SNK_OUT1 = OUT_Q1;
				output PVT_SNK_OUT2 = OUT_Q2;
				output PVT_SNK_OUT3 = OUT_Q3;
				output PVT_SNK_OUT4 = OUT_Q4;
				output PVT_SNK_OUT5 = OUT_Q5;
				input PVT_SRC_IN0 = IMUX_C0;
				input PVT_SRC_IN1 = IMUX_D0;
				input PVT_SRC_IN2 = IMUX_A1;
				input PVT_SRC_IN3 = IMUX_B1;
				input PVT_SRC_IN4 = IMUX_C1;
				input PVT_SRC_IN5 = IMUX_D1;
				output PVT_SRC_OUT0 = OUT_F0;
				output PVT_SRC_OUT1 = OUT_F1;
				output PVT_SRC_OUT2 = OUT_F2;
				output PVT_SRC_OUT3 = OUT_F3;
				output PVT_SRC_OUT4 = OUT_F4;
				output PVT_SRC_OUT5 = OUT_F5;
			}

			// wire IMUX_A1                        BREFTEST.PVT_SRC_IN2
			// wire IMUX_A2                        BREFTEST.PVT_SNK_IN0
			// wire IMUX_A4                        BCLVDSO.LVDSENI
			// wire IMUX_B1                        BREFTEST.PVT_SRC_IN3
			// wire IMUX_B2                        BREFTEST.PVT_SNK_IN1
			// wire IMUX_B4                        BCINRD.INRDENI
			// wire IMUX_C0                        BREFTEST.PVT_SRC_IN0
			// wire IMUX_C1                        BREFTEST.PVT_SRC_IN4
			// wire IMUX_C2                        BREFTEST.PVT_SNK_IN2
			// wire IMUX_C3                        BREFTEST.PVT_SNK_IN4
			// wire IMUX_D0                        BREFTEST.PVT_SRC_IN1
			// wire IMUX_D1                        BREFTEST.PVT_SRC_IN5
			// wire IMUX_D2                        BREFTEST.PVT_SNK_IN3
			// wire IMUX_D3                        BREFTEST.PVT_SNK_IN5
			// wire OUT_F0                         BREFTEST.PVT_SRC_OUT0
			// wire OUT_F1                         BREFTEST.PVT_SRC_OUT1
			// wire OUT_F2                         BREFTEST.PVT_SRC_OUT2
			// wire OUT_F3                         BREFTEST.PVT_SRC_OUT3
			// wire OUT_F4                         BREFTEST.PVT_SRC_OUT4
			// wire OUT_F5                         BREFTEST.PVT_SRC_OUT5
			// wire OUT_Q0                         BREFTEST.PVT_SNK_OUT0
			// wire OUT_Q1                         BREFTEST.PVT_SNK_OUT1
			// wire OUT_Q2                         BREFTEST.PVT_SNK_OUT2
			// wire OUT_Q3                         BREFTEST.PVT_SNK_OUT3
			// wire OUT_Q4                         BREFTEST.PVT_SNK_OUT4
			// wire OUT_Q5                         BREFTEST.PVT_SNK_OUT5
		}

		tile_class BC7 {
			cell CELL0;

			bel BCINRD {
				input INRDENI = IMUX_B4;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_A4;
			}

			bel BREFTEST {
				input PVT_SNK_IN0 = IMUX_A2;
				input PVT_SNK_IN1 = IMUX_B2;
				input PVT_SNK_IN2 = IMUX_C2;
				input PVT_SNK_IN3 = IMUX_D2;
				input PVT_SNK_IN4 = IMUX_C3;
				input PVT_SNK_IN5 = IMUX_D3;
				output PVT_SNK_OUT0 = OUT_Q0;
				output PVT_SNK_OUT1 = OUT_Q1;
				output PVT_SNK_OUT2 = OUT_Q2;
				output PVT_SNK_OUT3 = OUT_Q3;
				output PVT_SNK_OUT4 = OUT_Q4;
				output PVT_SNK_OUT5 = OUT_Q5;
				input PVT_SRC_IN0 = IMUX_C0;
				input PVT_SRC_IN1 = IMUX_D0;
				input PVT_SRC_IN2 = IMUX_A1;
				input PVT_SRC_IN3 = IMUX_B1;
				input PVT_SRC_IN4 = IMUX_C1;
				input PVT_SRC_IN5 = IMUX_D1;
				output PVT_SRC_OUT0 = OUT_F0;
				output PVT_SRC_OUT1 = OUT_F1;
				output PVT_SRC_OUT2 = OUT_F2;
				output PVT_SRC_OUT3 = OUT_F3;
				output PVT_SRC_OUT4 = OUT_F4;
				output PVT_SRC_OUT5 = OUT_F5;
			}

			// wire IMUX_A1                        BREFTEST.PVT_SRC_IN2
			// wire IMUX_A2                        BREFTEST.PVT_SNK_IN0
			// wire IMUX_A4                        BCLVDSO.LVDSENI
			// wire IMUX_B1                        BREFTEST.PVT_SRC_IN3
			// wire IMUX_B2                        BREFTEST.PVT_SNK_IN1
			// wire IMUX_B4                        BCINRD.INRDENI
			// wire IMUX_C0                        BREFTEST.PVT_SRC_IN0
			// wire IMUX_C1                        BREFTEST.PVT_SRC_IN4
			// wire IMUX_C2                        BREFTEST.PVT_SNK_IN2
			// wire IMUX_C3                        BREFTEST.PVT_SNK_IN4
			// wire IMUX_D0                        BREFTEST.PVT_SRC_IN1
			// wire IMUX_D1                        BREFTEST.PVT_SRC_IN5
			// wire IMUX_D2                        BREFTEST.PVT_SNK_IN3
			// wire IMUX_D3                        BREFTEST.PVT_SNK_IN5
			// wire OUT_F0                         BREFTEST.PVT_SRC_OUT0
			// wire OUT_F1                         BREFTEST.PVT_SRC_OUT1
			// wire OUT_F2                         BREFTEST.PVT_SRC_OUT2
			// wire OUT_F3                         BREFTEST.PVT_SRC_OUT3
			// wire OUT_F4                         BREFTEST.PVT_SRC_OUT4
			// wire OUT_F5                         BREFTEST.PVT_SRC_OUT5
			// wire OUT_Q0                         BREFTEST.PVT_SNK_OUT0
			// wire OUT_Q1                         BREFTEST.PVT_SNK_OUT1
			// wire OUT_Q2                         BREFTEST.PVT_SNK_OUT2
			// wire OUT_Q3                         BREFTEST.PVT_SNK_OUT3
			// wire OUT_Q4                         BREFTEST.PVT_SNK_OUT4
			// wire OUT_Q5                         BREFTEST.PVT_SNK_OUT5
		}
	}

	tile_slot CLK {
		bel_slot DLLDEL0: legacy;
		bel_slot DLLDEL1: legacy;
		bel_slot DLLDEL2: legacy;
		bel_slot DLLDEL3: legacy;
		bel_slot DLLDEL4: legacy;
		bel_slot DLLDEL5: legacy;
		bel_slot DLLDEL6: legacy;
		bel_slot DLLDEL7: legacy;
		bel_slot CLKDIV0: legacy;
		bel_slot CLKDIV1: legacy;
		bel_slot CLKDIV2: legacy;
		bel_slot CLKDIV3: legacy;
		bel_slot PCSCLKDIV0: legacy;
		bel_slot PCSCLKDIV1: legacy;
		bel_slot PCSCLKDIV2: legacy;
		bel_slot PCSCLKDIV3: legacy;
		bel_slot DCC_SW0: legacy;
		bel_slot DCC_SW1: legacy;
		bel_slot DCC_SW2: legacy;
		bel_slot DCC_SW3: legacy;
		bel_slot DCC_SW4: legacy;
		bel_slot DCC_SW5: legacy;
		bel_slot DCC_SE0: legacy;
		bel_slot DCC_SE1: legacy;
		bel_slot DCC_SE2: legacy;
		bel_slot DCC_SE3: legacy;
		bel_slot DCC_SE4: legacy;
		bel_slot DCC_SE5: legacy;
		bel_slot DCC_NW0: legacy;
		bel_slot DCC_NW1: legacy;
		bel_slot DCC_NW2: legacy;
		bel_slot DCC_NW3: legacy;
		bel_slot DCC_NW4: legacy;
		bel_slot DCC_NW5: legacy;
		bel_slot DCC_NE0: legacy;
		bel_slot DCC_NE1: legacy;
		bel_slot DCC_NE2: legacy;
		bel_slot DCC_NE3: legacy;
		bel_slot DCC_NE4: legacy;
		bel_slot DCC_NE5: legacy;
		bel_slot DCS_SW0: legacy;
		bel_slot DCS_SW1: legacy;
		bel_slot DCS_SE0: legacy;
		bel_slot DCS_SE1: legacy;
		bel_slot DCS_NW0: legacy;
		bel_slot DCS_NW1: legacy;
		bel_slot DCS_NE0: legacy;
		bel_slot DCS_NE1: legacy;
		bel_slot DCC0: legacy;
		bel_slot DCC1: legacy;
		bel_slot DCC2: legacy;
		bel_slot DCC3: legacy;
		bel_slot DCC4: legacy;
		bel_slot DCC5: legacy;
		bel_slot DCC6: legacy;
		bel_slot DCC7: legacy;
		bel_slot DCC8: legacy;
		bel_slot DCC9: legacy;
		bel_slot DCC10: legacy;
		bel_slot DCC11: legacy;
		bel_slot DCC12: legacy;
		bel_slot DCC13: legacy;
		bel_slot DCC14: legacy;
		bel_slot DCC15: legacy;
		bel_slot DCM0: legacy;
		bel_slot DCM1: legacy;
		bel_slot DCS0: legacy;
		bel_slot DCS1: legacy;
		bel_slot ECLKBRIDGECS0: legacy;
		bel_slot ECLKBRIDGECS1: legacy;
		bel_slot BRGECLKSYNC0: legacy;
		bel_slot BRGECLKSYNC1: legacy;
		bel_slot CLKFBBUF0: legacy;
		bel_slot CLKFBBUF1: legacy;
		bel_slot CLK_ROOT: legacy;
		bel_slot CLK_EDGE: legacy;
		bel_slot CLKTEST: legacy;
		bel_slot ECLK_ROOT: legacy;
		bel_slot ECLKSYNC0: legacy;
		bel_slot ECLKSYNC1: legacy;
		bel_slot ECLKSYNC2: legacy;
		bel_slot ECLKSYNC3: legacy;
		bel_slot ECLKSYNC4: legacy;
		bel_slot ECLKSYNC5: legacy;
		bel_slot ECLKSYNC6: legacy;
		bel_slot ECLKSYNC7: legacy;
		bel_slot ECLKSYNC8: legacy;
		bel_slot ECLKSYNC9: legacy;
		bel_slot ECLKSYNC10: legacy;
		bel_slot ECLKSYNC11: legacy;
		bel_slot ECLKSYNC12: legacy;
		bel_slot ECLKSYNC13: legacy;
		bel_slot ECLKSYNC14: legacy;
		bel_slot ECLKSYNC15: legacy;
		bel_slot CLKTEST_ECLK: legacy;

		tile_class CLK_W_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;

			bel DLLDEL0 {
				output CFLAG = CELL1.OUT_Q7;
				input DIRECTION = CELL1.IMUX_D6;
				input LOADN = CELL1.IMUX_B6;
				input MOVE = CELL1.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL0.OUT_Q7;
				input DIRECTION = CELL0.IMUX_D6;
				input LOADN = CELL0.IMUX_B6;
				input MOVE = CELL0.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL4.IMUX_A3;
				output CDIVX = CELL4.OUT_F2;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL4.IMUX_B3;
				output CDIVX = CELL4.OUT_F3;
				input RST = CELL4.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL5.IMUX_C1;
			}

			bel DCC1 {
				input CE = CELL5.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL5.IMUX_C2;
			}

			bel DCC3 {
				input CE = CELL5.IMUX_A3;
			}

			bel DCC4 {
				input CE = CELL5.IMUX_D1;
			}

			bel DCC5 {
				input CE = CELL5.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL5.IMUX_A4;
			}

			bel DCC7 {
				input CE = CELL5.IMUX_B2;
			}

			bel DCC8 {
				input CE = CELL5.IMUX_A1;
			}

			bel DCC9 {
				input CE = CELL5.IMUX_A0;
			}

			bel DCC10 {
				input CE = CELL5.IMUX_D2;
			}

			bel DCC11 {
				input CE = CELL5.IMUX_C3;
			}

			bel DCC12 {
				input CE = CELL5.IMUX_A2;
			}

			bel DCC13 {
				input CE = CELL5.IMUX_C0;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL6.IMUX_D7;
				input INT_IN_1 = CELL7.IMUX_D7;
				input INT_IN_2 = CELL8.IMUX_D7;
				input INT_IN_3 = CELL9.IMUX_D7;
				input INT_IN_4 = CELL10.IMUX_CLK1;
				input INT_IN_6 = CELL11.IMUX_CLK1;
			}

			bel CLKTEST {
				input TESTIN0 = CELL5.IMUX_C4;
				input TESTIN1 = CELL5.IMUX_A5;
				input TESTIN2 = CELL5.IMUX_C5;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL5.OUT_F0;
				input ECLKI_N = CELL3.IMUX_CLK0;
				input ECLKI_S = CELL0.IMUX_CLK0;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL5.OUT_F1;
				input ECLKI_N = CELL3.IMUX_CLK1;
				input ECLKI_S = CELL0.IMUX_CLK1;
				input STOP = CELL4.IMUX_D0;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI_N = CELL3.IMUX_CLK0;
				input ECLKI_S = CELL0.IMUX_CLK0;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI_N = CELL3.IMUX_CLK1;
				input ECLKI_S = CELL0.IMUX_CLK1;
				input STOP = CELL4.IMUX_B0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_B4;
				input TESTIN2 = CELL4.IMUX_C4;
				input TESTIN3 = CELL4.IMUX_A5;
				input TESTIN4 = CELL4.IMUX_B5;
				input TESTIN5 = CELL4.IMUX_C5;
			}

			// wire CELL0.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL0.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL0.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL0.IMUX_CLK0                ECLKSYNC0.ECLKI_S ECLKSYNC2.ECLKI_S
			// wire CELL0.IMUX_CLK1                ECLKSYNC1.ECLKI_S ECLKSYNC3.ECLKI_S
			// wire CELL0.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL1.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL1.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL1.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL1.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL2.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL2.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL3.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL3.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL3.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL3.IMUX_CLK0                ECLKSYNC0.ECLKI_N ECLKSYNC2.ECLKI_N
			// wire CELL3.IMUX_CLK1                ECLKSYNC1.ECLKI_N ECLKSYNC3.ECLKI_N
			// wire CELL3.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_A3                  CLKDIV0.ALIGNWD
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_B3                  CLKDIV1.ALIGNWD
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C0                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_C4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_D0                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.OUT_F0                   ECLKSYNC2.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC3.ECLK
			// wire CELL4.OUT_F2                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F3                   CLKDIV1.CDIVX
			// wire CELL5.IMUX_A0                  DCC9.CE
			// wire CELL5.IMUX_A1                  DCC8.CE
			// wire CELL5.IMUX_A2                  DCC12.CE
			// wire CELL5.IMUX_A3                  DCC3.CE
			// wire CELL5.IMUX_A4                  DCC6.CE
			// wire CELL5.IMUX_A5                  CLKTEST.TESTIN1
			// wire CELL5.IMUX_B0                  DCC1.CE
			// wire CELL5.IMUX_B1                  DCC5.CE
			// wire CELL5.IMUX_B2                  DCC7.CE
			// wire CELL5.IMUX_C0                  DCC13.CE
			// wire CELL5.IMUX_C1                  DCC0.CE
			// wire CELL5.IMUX_C2                  DCC2.CE
			// wire CELL5.IMUX_C3                  DCC11.CE
			// wire CELL5.IMUX_C4                  CLKTEST.TESTIN0
			// wire CELL5.IMUX_C5                  CLKTEST.TESTIN2
			// wire CELL5.IMUX_D1                  DCC4.CE
			// wire CELL5.IMUX_D2                  DCC10.CE
			// wire CELL5.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL5.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL6.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL7.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL8.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL9.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL10.IMUX_CLK1               CLK_EDGE.INT_IN_4
			// wire CELL11.IMUX_CLK1               CLK_EDGE.INT_IN_6
		}

		tile_class CLK_W_L {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;

			bel DLLDEL0 {
				output CFLAG = CELL1.OUT_Q7;
				input DIRECTION = CELL1.IMUX_D6;
				input LOADN = CELL1.IMUX_B6;
				input MOVE = CELL1.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL0.OUT_Q7;
				input DIRECTION = CELL0.IMUX_D6;
				input LOADN = CELL0.IMUX_B6;
				input MOVE = CELL0.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL4.IMUX_A3;
				output CDIVX = CELL4.OUT_F2;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL4.IMUX_B3;
				output CDIVX = CELL4.OUT_F3;
				input RST = CELL4.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL5.IMUX_C1;
			}

			bel DCC1 {
				input CE = CELL5.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL5.IMUX_C2;
			}

			bel DCC3 {
				input CE = CELL5.IMUX_A3;
			}

			bel DCC4 {
				input CE = CELL5.IMUX_D1;
			}

			bel DCC5 {
				input CE = CELL5.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL5.IMUX_A4;
			}

			bel DCC7 {
				input CE = CELL5.IMUX_B2;
			}

			bel DCC8 {
				input CE = CELL5.IMUX_A1;
			}

			bel DCC9 {
				input CE = CELL5.IMUX_A0;
			}

			bel DCC10 {
				input CE = CELL5.IMUX_D2;
			}

			bel DCC11 {
				input CE = CELL5.IMUX_C3;
			}

			bel DCC12 {
				input CE = CELL5.IMUX_A2;
			}

			bel DCC13 {
				input CE = CELL5.IMUX_C0;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL6.IMUX_D7;
				input INT_IN_1 = CELL7.IMUX_D7;
				input INT_IN_2 = CELL8.IMUX_D7;
				input INT_IN_3 = CELL9.IMUX_D7;
				input INT_IN_4 = CELL10.IMUX_CLK1;
				input INT_IN_5 = CELL11.IMUX_CLK1;
				input INT_IN_6 = CELL12.IMUX_CLK1;
				input INT_IN_7 = CELL13.IMUX_CLK1;
			}

			bel CLKTEST {
				input TESTIN0 = CELL5.IMUX_C4;
				input TESTIN1 = CELL5.IMUX_A5;
				input TESTIN2 = CELL5.IMUX_C5;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL5.OUT_F0;
				input ECLKI_N = CELL3.IMUX_CLK0;
				input ECLKI_S = CELL0.IMUX_CLK0;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL5.OUT_F1;
				input ECLKI_N = CELL3.IMUX_CLK1;
				input ECLKI_S = CELL0.IMUX_CLK1;
				input STOP = CELL4.IMUX_D0;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI_N = CELL3.IMUX_CLK0;
				input ECLKI_S = CELL0.IMUX_CLK0;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI_N = CELL3.IMUX_CLK1;
				input ECLKI_S = CELL0.IMUX_CLK1;
				input STOP = CELL4.IMUX_B0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_B4;
				input TESTIN2 = CELL4.IMUX_C4;
				input TESTIN3 = CELL4.IMUX_A5;
				input TESTIN4 = CELL4.IMUX_B5;
				input TESTIN5 = CELL4.IMUX_C5;
			}

			// wire CELL0.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL0.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL0.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL0.IMUX_CLK0                ECLKSYNC0.ECLKI_S ECLKSYNC2.ECLKI_S
			// wire CELL0.IMUX_CLK1                ECLKSYNC1.ECLKI_S ECLKSYNC3.ECLKI_S
			// wire CELL0.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL1.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL1.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL1.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL1.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL2.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL2.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL3.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL3.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL3.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL3.IMUX_CLK0                ECLKSYNC0.ECLKI_N ECLKSYNC2.ECLKI_N
			// wire CELL3.IMUX_CLK1                ECLKSYNC1.ECLKI_N ECLKSYNC3.ECLKI_N
			// wire CELL3.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_A3                  CLKDIV0.ALIGNWD
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_B3                  CLKDIV1.ALIGNWD
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C0                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_C4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_D0                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.OUT_F0                   ECLKSYNC2.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC3.ECLK
			// wire CELL4.OUT_F2                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F3                   CLKDIV1.CDIVX
			// wire CELL5.IMUX_A0                  DCC9.CE
			// wire CELL5.IMUX_A1                  DCC8.CE
			// wire CELL5.IMUX_A2                  DCC12.CE
			// wire CELL5.IMUX_A3                  DCC3.CE
			// wire CELL5.IMUX_A4                  DCC6.CE
			// wire CELL5.IMUX_A5                  CLKTEST.TESTIN1
			// wire CELL5.IMUX_B0                  DCC1.CE
			// wire CELL5.IMUX_B1                  DCC5.CE
			// wire CELL5.IMUX_B2                  DCC7.CE
			// wire CELL5.IMUX_C0                  DCC13.CE
			// wire CELL5.IMUX_C1                  DCC0.CE
			// wire CELL5.IMUX_C2                  DCC2.CE
			// wire CELL5.IMUX_C3                  DCC11.CE
			// wire CELL5.IMUX_C4                  CLKTEST.TESTIN0
			// wire CELL5.IMUX_C5                  CLKTEST.TESTIN2
			// wire CELL5.IMUX_D1                  DCC4.CE
			// wire CELL5.IMUX_D2                  DCC10.CE
			// wire CELL5.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL5.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL6.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL7.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL8.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL9.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL10.IMUX_CLK1               CLK_EDGE.INT_IN_4
			// wire CELL11.IMUX_CLK1               CLK_EDGE.INT_IN_5
			// wire CELL12.IMUX_CLK1               CLK_EDGE.INT_IN_6
			// wire CELL13.IMUX_CLK1               CLK_EDGE.INT_IN_7
		}

		tile_class CLK_E_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;

			bel DLLDEL0 {
				output CFLAG = CELL1.OUT_Q7;
				input DIRECTION = CELL1.IMUX_D6;
				input LOADN = CELL1.IMUX_B6;
				input MOVE = CELL1.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL0.OUT_Q7;
				input DIRECTION = CELL0.IMUX_D6;
				input LOADN = CELL0.IMUX_B6;
				input MOVE = CELL0.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL4.IMUX_A3;
				output CDIVX = CELL4.OUT_F2;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL4.IMUX_B3;
				output CDIVX = CELL4.OUT_F3;
				input RST = CELL4.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL5.IMUX_C1;
			}

			bel DCC1 {
				input CE = CELL5.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL5.IMUX_C2;
			}

			bel DCC3 {
				input CE = CELL5.IMUX_A3;
			}

			bel DCC4 {
				input CE = CELL5.IMUX_D1;
			}

			bel DCC5 {
				input CE = CELL5.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL5.IMUX_A4;
			}

			bel DCC7 {
				input CE = CELL5.IMUX_B2;
			}

			bel DCC8 {
				input CE = CELL5.IMUX_A1;
			}

			bel DCC9 {
				input CE = CELL5.IMUX_A0;
			}

			bel DCC10 {
				input CE = CELL5.IMUX_D2;
			}

			bel DCC11 {
				input CE = CELL5.IMUX_C3;
			}

			bel DCC12 {
				input CE = CELL5.IMUX_A2;
			}

			bel DCC13 {
				input CE = CELL5.IMUX_C0;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL6.IMUX_D7;
				input INT_IN_1 = CELL7.IMUX_D7;
				input INT_IN_2 = CELL8.IMUX_D7;
				input INT_IN_3 = CELL9.IMUX_D7;
				input INT_IN_4 = CELL10.IMUX_CLK1;
				input INT_IN_6 = CELL11.IMUX_CLK1;
			}

			bel CLKTEST {
				input TESTIN0 = CELL5.IMUX_C4;
				input TESTIN1 = CELL5.IMUX_A5;
				input TESTIN2 = CELL5.IMUX_C5;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL5.OUT_F0;
				input ECLKI_N = CELL3.IMUX_CLK0;
				input ECLKI_S = CELL0.IMUX_CLK0;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL5.OUT_F1;
				input ECLKI_N = CELL3.IMUX_CLK1;
				input ECLKI_S = CELL0.IMUX_CLK1;
				input STOP = CELL4.IMUX_D0;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI_N = CELL3.IMUX_CLK0;
				input ECLKI_S = CELL0.IMUX_CLK0;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI_N = CELL3.IMUX_CLK1;
				input ECLKI_S = CELL0.IMUX_CLK1;
				input STOP = CELL4.IMUX_B0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_B4;
				input TESTIN2 = CELL4.IMUX_C4;
				input TESTIN3 = CELL4.IMUX_A5;
				input TESTIN4 = CELL4.IMUX_B5;
				input TESTIN5 = CELL4.IMUX_C5;
			}

			// wire CELL0.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL0.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL0.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL0.IMUX_CLK0                ECLKSYNC0.ECLKI_S ECLKSYNC2.ECLKI_S
			// wire CELL0.IMUX_CLK1                ECLKSYNC1.ECLKI_S ECLKSYNC3.ECLKI_S
			// wire CELL0.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL1.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL1.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL1.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL1.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL2.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL2.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL3.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL3.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL3.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL3.IMUX_CLK0                ECLKSYNC0.ECLKI_N ECLKSYNC2.ECLKI_N
			// wire CELL3.IMUX_CLK1                ECLKSYNC1.ECLKI_N ECLKSYNC3.ECLKI_N
			// wire CELL3.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_A3                  CLKDIV0.ALIGNWD
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_B3                  CLKDIV1.ALIGNWD
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C0                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_C4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_D0                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.OUT_F0                   ECLKSYNC2.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC3.ECLK
			// wire CELL4.OUT_F2                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F3                   CLKDIV1.CDIVX
			// wire CELL5.IMUX_A0                  DCC9.CE
			// wire CELL5.IMUX_A1                  DCC8.CE
			// wire CELL5.IMUX_A2                  DCC12.CE
			// wire CELL5.IMUX_A3                  DCC3.CE
			// wire CELL5.IMUX_A4                  DCC6.CE
			// wire CELL5.IMUX_A5                  CLKTEST.TESTIN1
			// wire CELL5.IMUX_B0                  DCC1.CE
			// wire CELL5.IMUX_B1                  DCC5.CE
			// wire CELL5.IMUX_B2                  DCC7.CE
			// wire CELL5.IMUX_C0                  DCC13.CE
			// wire CELL5.IMUX_C1                  DCC0.CE
			// wire CELL5.IMUX_C2                  DCC2.CE
			// wire CELL5.IMUX_C3                  DCC11.CE
			// wire CELL5.IMUX_C4                  CLKTEST.TESTIN0
			// wire CELL5.IMUX_C5                  CLKTEST.TESTIN2
			// wire CELL5.IMUX_D1                  DCC4.CE
			// wire CELL5.IMUX_D2                  DCC10.CE
			// wire CELL5.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL5.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL6.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL7.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL8.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL9.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL10.IMUX_CLK1               CLK_EDGE.INT_IN_4
			// wire CELL11.IMUX_CLK1               CLK_EDGE.INT_IN_6
		}

		tile_class CLK_E_L {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;

			bel DLLDEL0 {
				output CFLAG = CELL1.OUT_Q7;
				input DIRECTION = CELL1.IMUX_D6;
				input LOADN = CELL1.IMUX_B6;
				input MOVE = CELL1.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL0.OUT_Q7;
				input DIRECTION = CELL0.IMUX_D6;
				input LOADN = CELL0.IMUX_B6;
				input MOVE = CELL0.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL4.IMUX_A3;
				output CDIVX = CELL4.OUT_F2;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL4.IMUX_B3;
				output CDIVX = CELL4.OUT_F3;
				input RST = CELL4.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL5.IMUX_C1;
			}

			bel DCC1 {
				input CE = CELL5.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL5.IMUX_C2;
			}

			bel DCC3 {
				input CE = CELL5.IMUX_A3;
			}

			bel DCC4 {
				input CE = CELL5.IMUX_D1;
			}

			bel DCC5 {
				input CE = CELL5.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL5.IMUX_A4;
			}

			bel DCC7 {
				input CE = CELL5.IMUX_B2;
			}

			bel DCC8 {
				input CE = CELL5.IMUX_A1;
			}

			bel DCC9 {
				input CE = CELL5.IMUX_A0;
			}

			bel DCC10 {
				input CE = CELL5.IMUX_D2;
			}

			bel DCC11 {
				input CE = CELL5.IMUX_C3;
			}

			bel DCC12 {
				input CE = CELL5.IMUX_A2;
			}

			bel DCC13 {
				input CE = CELL5.IMUX_C0;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL6.IMUX_D7;
				input INT_IN_1 = CELL7.IMUX_D7;
				input INT_IN_2 = CELL8.IMUX_D7;
				input INT_IN_3 = CELL9.IMUX_D7;
				input INT_IN_4 = CELL10.IMUX_CLK1;
				input INT_IN_5 = CELL11.IMUX_CLK1;
				input INT_IN_6 = CELL12.IMUX_CLK1;
				input INT_IN_7 = CELL13.IMUX_CLK1;
			}

			bel CLKTEST {
				input TESTIN0 = CELL5.IMUX_C4;
				input TESTIN1 = CELL5.IMUX_A5;
				input TESTIN2 = CELL5.IMUX_C5;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL5.OUT_F0;
				input ECLKI_N = CELL3.IMUX_CLK0;
				input ECLKI_S = CELL0.IMUX_CLK0;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL5.OUT_F1;
				input ECLKI_N = CELL3.IMUX_CLK1;
				input ECLKI_S = CELL0.IMUX_CLK1;
				input STOP = CELL4.IMUX_D0;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI_N = CELL3.IMUX_CLK0;
				input ECLKI_S = CELL0.IMUX_CLK0;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI_N = CELL3.IMUX_CLK1;
				input ECLKI_S = CELL0.IMUX_CLK1;
				input STOP = CELL4.IMUX_B0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_B4;
				input TESTIN2 = CELL4.IMUX_C4;
				input TESTIN3 = CELL4.IMUX_A5;
				input TESTIN4 = CELL4.IMUX_B5;
				input TESTIN5 = CELL4.IMUX_C5;
			}

			// wire CELL0.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL0.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL0.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL0.IMUX_CLK0                ECLKSYNC0.ECLKI_S ECLKSYNC2.ECLKI_S
			// wire CELL0.IMUX_CLK1                ECLKSYNC1.ECLKI_S ECLKSYNC3.ECLKI_S
			// wire CELL0.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL1.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL1.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL1.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL1.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL2.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL2.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL3.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL3.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL3.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL3.IMUX_CLK0                ECLKSYNC0.ECLKI_N ECLKSYNC2.ECLKI_N
			// wire CELL3.IMUX_CLK1                ECLKSYNC1.ECLKI_N ECLKSYNC3.ECLKI_N
			// wire CELL3.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_A3                  CLKDIV0.ALIGNWD
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_B3                  CLKDIV1.ALIGNWD
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C0                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_C4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_D0                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.OUT_F0                   ECLKSYNC2.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC3.ECLK
			// wire CELL4.OUT_F2                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F3                   CLKDIV1.CDIVX
			// wire CELL5.IMUX_A0                  DCC9.CE
			// wire CELL5.IMUX_A1                  DCC8.CE
			// wire CELL5.IMUX_A2                  DCC12.CE
			// wire CELL5.IMUX_A3                  DCC3.CE
			// wire CELL5.IMUX_A4                  DCC6.CE
			// wire CELL5.IMUX_A5                  CLKTEST.TESTIN1
			// wire CELL5.IMUX_B0                  DCC1.CE
			// wire CELL5.IMUX_B1                  DCC5.CE
			// wire CELL5.IMUX_B2                  DCC7.CE
			// wire CELL5.IMUX_C0                  DCC13.CE
			// wire CELL5.IMUX_C1                  DCC0.CE
			// wire CELL5.IMUX_C2                  DCC2.CE
			// wire CELL5.IMUX_C3                  DCC11.CE
			// wire CELL5.IMUX_C4                  CLKTEST.TESTIN0
			// wire CELL5.IMUX_C5                  CLKTEST.TESTIN2
			// wire CELL5.IMUX_D1                  DCC4.CE
			// wire CELL5.IMUX_D2                  DCC10.CE
			// wire CELL5.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL5.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL6.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL7.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL8.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL9.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL10.IMUX_CLK1               CLK_EDGE.INT_IN_4
			// wire CELL11.IMUX_CLK1               CLK_EDGE.INT_IN_5
			// wire CELL12.IMUX_CLK1               CLK_EDGE.INT_IN_6
			// wire CELL13.IMUX_CLK1               CLK_EDGE.INT_IN_7
		}

		tile_class CLK_N_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;

			bel DLLDEL0 {
				output CFLAG = CELL0.OUT_Q7;
				input DIRECTION = CELL0.IMUX_D6;
				input LOADN = CELL0.IMUX_B6;
				input MOVE = CELL0.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL1.OUT_Q7;
				input DIRECTION = CELL1.IMUX_D6;
				input LOADN = CELL1.IMUX_B6;
				input MOVE = CELL1.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DCC0 {
				input CE = CELL1.IMUX_A0;
			}

			bel DCC1 {
				input CE = CELL1.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL1.IMUX_C0;
			}

			bel DCC3 {
				input CE = CELL1.IMUX_D0;
			}

			bel DCC4 {
				input CE = CELL1.IMUX_A1;
			}

			bel DCC5 {
				input CE = CELL1.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL1.IMUX_C1;
			}

			bel DCC7 {
				input CE = CELL1.IMUX_D1;
			}

			bel DCC8 {
				input CE = CELL1.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL1.IMUX_B2;
			}

			bel DCC10 {
				input CE = CELL1.IMUX_C2;
			}

			bel DCC11 {
				input CE = CELL1.IMUX_D2;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL4.IMUX_D7;
				input INT_IN_1 = CELL5.IMUX_D7;
				input INT_IN_2 = CELL6.IMUX_D7;
				input INT_IN_3 = CELL7.IMUX_D7;
				input INT_IN_4 = CELL8.IMUX_CLK1;
				input INT_IN_6 = CELL9.IMUX_CLK1;
			}

			bel CLKTEST {
				input TESTIN0 = CELL1.IMUX_A5;
				input TESTIN1 = CELL1.IMUX_B5;
				input TESTIN2 = CELL1.IMUX_C5;
			}

			// wire CELL0.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL0.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL0.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL0.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL1.IMUX_A0                  DCC0.CE
			// wire CELL1.IMUX_A1                  DCC4.CE
			// wire CELL1.IMUX_A2                  DCC8.CE
			// wire CELL1.IMUX_A5                  CLKTEST.TESTIN0
			// wire CELL1.IMUX_B0                  DCC1.CE
			// wire CELL1.IMUX_B1                  DCC5.CE
			// wire CELL1.IMUX_B2                  DCC9.CE
			// wire CELL1.IMUX_B5                  CLKTEST.TESTIN1
			// wire CELL1.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL1.IMUX_C0                  DCC2.CE
			// wire CELL1.IMUX_C1                  DCC6.CE
			// wire CELL1.IMUX_C2                  DCC10.CE
			// wire CELL1.IMUX_C5                  CLKTEST.TESTIN2
			// wire CELL1.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL1.IMUX_D0                  DCC3.CE
			// wire CELL1.IMUX_D1                  DCC7.CE
			// wire CELL1.IMUX_D2                  DCC11.CE
			// wire CELL1.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL1.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL2.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL2.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL3.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL3.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL3.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL3.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL6.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL7.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL8.IMUX_CLK1                CLK_EDGE.INT_IN_4
			// wire CELL9.IMUX_CLK1                CLK_EDGE.INT_IN_6
		}

		tile_class CLK_N_L {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;

			bel DLLDEL0 {
				output CFLAG = CELL0.OUT_Q7;
				input DIRECTION = CELL0.IMUX_D6;
				input LOADN = CELL0.IMUX_B6;
				input MOVE = CELL0.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL1.OUT_Q7;
				input DIRECTION = CELL1.IMUX_D6;
				input LOADN = CELL1.IMUX_B6;
				input MOVE = CELL1.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DCC0 {
				input CE = CELL1.IMUX_A0;
			}

			bel DCC1 {
				input CE = CELL1.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL1.IMUX_C0;
			}

			bel DCC3 {
				input CE = CELL1.IMUX_D0;
			}

			bel DCC4 {
				input CE = CELL1.IMUX_A1;
			}

			bel DCC5 {
				input CE = CELL1.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL1.IMUX_C1;
			}

			bel DCC7 {
				input CE = CELL1.IMUX_D1;
			}

			bel DCC8 {
				input CE = CELL1.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL1.IMUX_B2;
			}

			bel DCC10 {
				input CE = CELL1.IMUX_C2;
			}

			bel DCC11 {
				input CE = CELL1.IMUX_D2;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL4.IMUX_D7;
				input INT_IN_1 = CELL5.IMUX_D7;
				input INT_IN_2 = CELL6.IMUX_D7;
				input INT_IN_3 = CELL7.IMUX_D7;
				input INT_IN_4 = CELL8.IMUX_CLK1;
				input INT_IN_5 = CELL9.IMUX_CLK1;
				input INT_IN_6 = CELL10.IMUX_CLK1;
				input INT_IN_7 = CELL11.IMUX_CLK1;
			}

			bel CLKTEST {
				input TESTIN0 = CELL1.IMUX_A5;
				input TESTIN1 = CELL1.IMUX_B5;
				input TESTIN2 = CELL1.IMUX_C5;
			}

			// wire CELL0.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL0.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL0.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL0.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL1.IMUX_A0                  DCC0.CE
			// wire CELL1.IMUX_A1                  DCC4.CE
			// wire CELL1.IMUX_A2                  DCC8.CE
			// wire CELL1.IMUX_A5                  CLKTEST.TESTIN0
			// wire CELL1.IMUX_B0                  DCC1.CE
			// wire CELL1.IMUX_B1                  DCC5.CE
			// wire CELL1.IMUX_B2                  DCC9.CE
			// wire CELL1.IMUX_B5                  CLKTEST.TESTIN1
			// wire CELL1.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL1.IMUX_C0                  DCC2.CE
			// wire CELL1.IMUX_C1                  DCC6.CE
			// wire CELL1.IMUX_C2                  DCC10.CE
			// wire CELL1.IMUX_C5                  CLKTEST.TESTIN2
			// wire CELL1.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL1.IMUX_D0                  DCC3.CE
			// wire CELL1.IMUX_D1                  DCC7.CE
			// wire CELL1.IMUX_D2                  DCC11.CE
			// wire CELL1.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL1.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL2.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL2.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL3.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL3.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL3.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL3.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL6.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL7.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL8.IMUX_CLK1                CLK_EDGE.INT_IN_4
			// wire CELL9.IMUX_CLK1                CLK_EDGE.INT_IN_5
			// wire CELL10.IMUX_CLK1               CLK_EDGE.INT_IN_6
			// wire CELL11.IMUX_CLK1               CLK_EDGE.INT_IN_7
		}

		tile_class CLK_S_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel PCSCLKDIV0 {
				input CLKI = CELL0.IMUX_CLK0;
				input RST = CELL0.IMUX_LSR0;
				input SEL0 = CELL0.IMUX_A4;
				input SEL1 = CELL0.IMUX_A5;
				input SEL2 = CELL0.IMUX_A6;
			}

			bel PCSCLKDIV1 {
				input CLKI = CELL1.IMUX_CLK1;
				input RST = CELL1.IMUX_LSR1;
				input SEL0 = CELL1.IMUX_B4;
				input SEL1 = CELL1.IMUX_B5;
				input SEL2 = CELL1.IMUX_B6;
			}

			bel DCC0 {
				input CE = CELL0.IMUX_B0;
			}

			bel DCC1 {
				input CE = CELL0.IMUX_B1;
			}

			bel DCC2 {
				input CE = CELL0.IMUX_B2;
			}

			bel DCC3 {
				input CE = CELL0.IMUX_B3;
			}

			bel DCC4 {
				input CE = CELL0.IMUX_B4;
			}

			bel DCC5 {
				input CE = CELL0.IMUX_B5;
			}

			bel DCC6 {
				input CE = CELL0.IMUX_B6;
			}

			bel DCC7 {
				input CE = CELL0.IMUX_B7;
			}

			bel DCC8 {
				input CE = CELL1.IMUX_A0;
			}

			bel DCC9 {
				input CE = CELL1.IMUX_A1;
			}

			bel DCC10 {
				input CE = CELL1.IMUX_A2;
			}

			bel DCC11 {
				input CE = CELL1.IMUX_A3;
			}

			bel DCC12 {
				input CE = CELL1.IMUX_A4;
			}

			bel DCC13 {
				input CE = CELL1.IMUX_A5;
			}

			bel DCC14 {
				input CE = CELL1.IMUX_A6;
			}

			bel DCC15 {
				input CE = CELL1.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL2.IMUX_D7;
				input INT_IN_1 = CELL3.IMUX_D7;
				input INT_IN_2 = CELL4.IMUX_D7;
				input INT_IN_3 = CELL5.IMUX_D7;
				input INT_IN_4 = CELL6.IMUX_CLK1;
				input INT_IN_6 = CELL7.IMUX_CLK1;
			}

			bel CLKTEST {
				input TESTIN0 = CELL0.IMUX_A0;
				input TESTIN1 = CELL0.IMUX_A1;
				input TESTIN2 = CELL0.IMUX_A2;
				input TESTIN3 = CELL0.IMUX_A3;
			}

			// wire CELL0.IMUX_A0                  CLKTEST.TESTIN0
			// wire CELL0.IMUX_A1                  CLKTEST.TESTIN1
			// wire CELL0.IMUX_A2                  CLKTEST.TESTIN2
			// wire CELL0.IMUX_A3                  CLKTEST.TESTIN3
			// wire CELL0.IMUX_A4                  PCSCLKDIV0.SEL0
			// wire CELL0.IMUX_A5                  PCSCLKDIV0.SEL1
			// wire CELL0.IMUX_A6                  PCSCLKDIV0.SEL2
			// wire CELL0.IMUX_B0                  DCC0.CE
			// wire CELL0.IMUX_B1                  DCC1.CE
			// wire CELL0.IMUX_B2                  DCC2.CE
			// wire CELL0.IMUX_B3                  DCC3.CE
			// wire CELL0.IMUX_B4                  DCC4.CE
			// wire CELL0.IMUX_B5                  DCC5.CE
			// wire CELL0.IMUX_B6                  DCC6.CE
			// wire CELL0.IMUX_B7                  DCC7.CE
			// wire CELL0.IMUX_CLK0                PCSCLKDIV0.CLKI
			// wire CELL0.IMUX_LSR0                PCSCLKDIV0.RST
			// wire CELL1.IMUX_A0                  DCC8.CE
			// wire CELL1.IMUX_A1                  DCC9.CE
			// wire CELL1.IMUX_A2                  DCC10.CE
			// wire CELL1.IMUX_A3                  DCC11.CE
			// wire CELL1.IMUX_A4                  DCC12.CE
			// wire CELL1.IMUX_A5                  DCC13.CE
			// wire CELL1.IMUX_A6                  DCC14.CE
			// wire CELL1.IMUX_A7                  DCC15.CE
			// wire CELL1.IMUX_B4                  PCSCLKDIV1.SEL0
			// wire CELL1.IMUX_B5                  PCSCLKDIV1.SEL1
			// wire CELL1.IMUX_B6                  PCSCLKDIV1.SEL2
			// wire CELL1.IMUX_CLK1                PCSCLKDIV1.CLKI
			// wire CELL1.IMUX_LSR1                PCSCLKDIV1.RST
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL6.IMUX_CLK1                CLK_EDGE.INT_IN_4
			// wire CELL7.IMUX_CLK1                CLK_EDGE.INT_IN_6
		}

		tile_class CLK_S_L {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;

			bel PCSCLKDIV0 {
				input CLKI = CELL0.IMUX_CLK0;
				input RST = CELL0.IMUX_LSR0;
				input SEL0 = CELL0.IMUX_A4;
				input SEL1 = CELL0.IMUX_A5;
				input SEL2 = CELL0.IMUX_A6;
			}

			bel PCSCLKDIV1 {
				input CLKI = CELL1.IMUX_CLK1;
				input RST = CELL1.IMUX_LSR1;
				input SEL0 = CELL1.IMUX_B4;
				input SEL1 = CELL1.IMUX_B5;
				input SEL2 = CELL1.IMUX_B6;
			}

			bel DCC0 {
				input CE = CELL0.IMUX_B0;
			}

			bel DCC1 {
				input CE = CELL0.IMUX_B1;
			}

			bel DCC2 {
				input CE = CELL0.IMUX_B2;
			}

			bel DCC3 {
				input CE = CELL0.IMUX_B3;
			}

			bel DCC4 {
				input CE = CELL0.IMUX_B4;
			}

			bel DCC5 {
				input CE = CELL0.IMUX_B5;
			}

			bel DCC6 {
				input CE = CELL0.IMUX_B6;
			}

			bel DCC7 {
				input CE = CELL0.IMUX_B7;
			}

			bel DCC8 {
				input CE = CELL1.IMUX_A0;
			}

			bel DCC9 {
				input CE = CELL1.IMUX_A1;
			}

			bel DCC10 {
				input CE = CELL1.IMUX_A2;
			}

			bel DCC11 {
				input CE = CELL1.IMUX_A3;
			}

			bel DCC12 {
				input CE = CELL1.IMUX_A4;
			}

			bel DCC13 {
				input CE = CELL1.IMUX_A5;
			}

			bel DCC14 {
				input CE = CELL1.IMUX_A6;
			}

			bel DCC15 {
				input CE = CELL1.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL2.IMUX_D7;
				input INT_IN_1 = CELL3.IMUX_D7;
				input INT_IN_2 = CELL4.IMUX_D7;
				input INT_IN_3 = CELL5.IMUX_D7;
				input INT_IN_4 = CELL6.IMUX_CLK1;
				input INT_IN_5 = CELL7.IMUX_CLK1;
				input INT_IN_6 = CELL8.IMUX_CLK1;
				input INT_IN_7 = CELL9.IMUX_CLK1;
			}

			bel CLKTEST {
				input TESTIN0 = CELL0.IMUX_A0;
				input TESTIN1 = CELL0.IMUX_A1;
				input TESTIN2 = CELL0.IMUX_A2;
				input TESTIN3 = CELL0.IMUX_A3;
			}

			// wire CELL0.IMUX_A0                  CLKTEST.TESTIN0
			// wire CELL0.IMUX_A1                  CLKTEST.TESTIN1
			// wire CELL0.IMUX_A2                  CLKTEST.TESTIN2
			// wire CELL0.IMUX_A3                  CLKTEST.TESTIN3
			// wire CELL0.IMUX_A4                  PCSCLKDIV0.SEL0
			// wire CELL0.IMUX_A5                  PCSCLKDIV0.SEL1
			// wire CELL0.IMUX_A6                  PCSCLKDIV0.SEL2
			// wire CELL0.IMUX_B0                  DCC0.CE
			// wire CELL0.IMUX_B1                  DCC1.CE
			// wire CELL0.IMUX_B2                  DCC2.CE
			// wire CELL0.IMUX_B3                  DCC3.CE
			// wire CELL0.IMUX_B4                  DCC4.CE
			// wire CELL0.IMUX_B5                  DCC5.CE
			// wire CELL0.IMUX_B6                  DCC6.CE
			// wire CELL0.IMUX_B7                  DCC7.CE
			// wire CELL0.IMUX_CLK0                PCSCLKDIV0.CLKI
			// wire CELL0.IMUX_LSR0                PCSCLKDIV0.RST
			// wire CELL1.IMUX_A0                  DCC8.CE
			// wire CELL1.IMUX_A1                  DCC9.CE
			// wire CELL1.IMUX_A2                  DCC10.CE
			// wire CELL1.IMUX_A3                  DCC11.CE
			// wire CELL1.IMUX_A4                  DCC12.CE
			// wire CELL1.IMUX_A5                  DCC13.CE
			// wire CELL1.IMUX_A6                  DCC14.CE
			// wire CELL1.IMUX_A7                  DCC15.CE
			// wire CELL1.IMUX_B4                  PCSCLKDIV1.SEL0
			// wire CELL1.IMUX_B5                  PCSCLKDIV1.SEL1
			// wire CELL1.IMUX_B6                  PCSCLKDIV1.SEL2
			// wire CELL1.IMUX_CLK1                PCSCLKDIV1.CLKI
			// wire CELL1.IMUX_LSR1                PCSCLKDIV1.RST
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL6.IMUX_CLK1                CLK_EDGE.INT_IN_4
			// wire CELL7.IMUX_CLK1                CLK_EDGE.INT_IN_5
			// wire CELL8.IMUX_CLK1                CLK_EDGE.INT_IN_6
			// wire CELL9.IMUX_CLK1                CLK_EDGE.INT_IN_7
		}

		tile_class CLK_ROOT_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel DCC_SW0 {
				input CE = CELL0.IMUX_A0;
				input CLKI = CELL0.IMUX_D7;
			}

			bel DCC_SE0 {
				input CE = CELL1.IMUX_A0;
				input CLKI = CELL1.IMUX_D7;
			}

			bel DCC_NW0 {
				input CE = CELL2.IMUX_A0;
				input CLKI = CELL2.IMUX_D7;
			}

			bel DCC_NE0 {
				input CE = CELL3.IMUX_A0;
				input CLKI = CELL3.IMUX_D7;
			}

			bel DCS0 {
				input MODESEL = CELL2.IMUX_C0;
				input SEL0 = CELL2.IMUX_A3;
				input SEL1 = CELL2.IMUX_A4;
			}

			bel DCS1 {
				input MODESEL = CELL0.IMUX_C0;
				input SEL0 = CELL0.IMUX_A3;
				input SEL1 = CELL0.IMUX_A4;
			}

			bel CLK_ROOT {
				output PCLK0_NE = CELL3.PCLK0;
				output PCLK0_NW = CELL2.PCLK0;
				output PCLK0_SE = CELL1.PCLK0;
				output PCLK0_SW = CELL0.PCLK0;
				output PCLK10_NE = CELL3.PCLK10;
				output PCLK10_NW = CELL2.PCLK10;
				output PCLK10_SE = CELL1.PCLK10;
				output PCLK10_SW = CELL0.PCLK10;
				output PCLK11_NE = CELL3.PCLK11;
				output PCLK11_NW = CELL2.PCLK11;
				output PCLK11_SE = CELL1.PCLK11;
				output PCLK11_SW = CELL0.PCLK11;
				output PCLK12_NE = CELL3.PCLK12;
				output PCLK12_NW = CELL2.PCLK12;
				output PCLK12_SE = CELL1.PCLK12;
				output PCLK12_SW = CELL0.PCLK12;
				output PCLK13_NE = CELL3.PCLK13;
				output PCLK13_NW = CELL2.PCLK13;
				output PCLK13_SE = CELL1.PCLK13;
				output PCLK13_SW = CELL0.PCLK13;
				output PCLK14_NE = CELL3.PCLK14;
				output PCLK14_NW = CELL2.PCLK14;
				output PCLK14_SE = CELL1.PCLK14;
				output PCLK14_SW = CELL0.PCLK14;
				output PCLK15_NE = CELL3.PCLK15;
				output PCLK15_NW = CELL2.PCLK15;
				output PCLK15_SE = CELL1.PCLK15;
				output PCLK15_SW = CELL0.PCLK15;
				output PCLK1_NE = CELL3.PCLK1;
				output PCLK1_NW = CELL2.PCLK1;
				output PCLK1_SE = CELL1.PCLK1;
				output PCLK1_SW = CELL0.PCLK1;
				output PCLK2_NE = CELL3.PCLK2;
				output PCLK2_NW = CELL2.PCLK2;
				output PCLK2_SE = CELL1.PCLK2;
				output PCLK2_SW = CELL0.PCLK2;
				output PCLK3_NE = CELL3.PCLK3;
				output PCLK3_NW = CELL2.PCLK3;
				output PCLK3_SE = CELL1.PCLK3;
				output PCLK3_SW = CELL0.PCLK3;
				output PCLK4_NE = CELL3.PCLK4;
				output PCLK4_NW = CELL2.PCLK4;
				output PCLK4_SE = CELL1.PCLK4;
				output PCLK4_SW = CELL0.PCLK4;
				output PCLK5_NE = CELL3.PCLK5;
				output PCLK5_NW = CELL2.PCLK5;
				output PCLK5_SE = CELL1.PCLK5;
				output PCLK5_SW = CELL0.PCLK5;
				output PCLK6_NE = CELL3.PCLK6;
				output PCLK6_NW = CELL2.PCLK6;
				output PCLK6_SE = CELL1.PCLK6;
				output PCLK6_SW = CELL0.PCLK6;
				output PCLK7_NE = CELL3.PCLK7;
				output PCLK7_NW = CELL2.PCLK7;
				output PCLK7_SE = CELL1.PCLK7;
				output PCLK7_SW = CELL0.PCLK7;
				output PCLK8_NE = CELL3.PCLK8;
				output PCLK8_NW = CELL2.PCLK8;
				output PCLK8_SE = CELL1.PCLK8;
				output PCLK8_SW = CELL0.PCLK8;
				output PCLK9_NE = CELL3.PCLK9;
				output PCLK9_NW = CELL2.PCLK9;
				output PCLK9_SE = CELL1.PCLK9;
				output PCLK9_SW = CELL0.PCLK9;
			}

			bel CLKTEST {
				input TESTIN0 = CELL2.IMUX_A1;
				input TESTIN1 = CELL2.IMUX_A2;
				input TESTIN10 = CELL3.IMUX_B2;
				input TESTIN11 = CELL3.IMUX_B3;
				input TESTIN12 = CELL0.IMUX_A1;
				input TESTIN13 = CELL0.IMUX_A2;
				input TESTIN14 = CELL0.IMUX_B0;
				input TESTIN15 = CELL0.IMUX_B1;
				input TESTIN16 = CELL0.IMUX_B2;
				input TESTIN17 = CELL0.IMUX_B3;
				input TESTIN18 = CELL1.IMUX_A1;
				input TESTIN19 = CELL1.IMUX_A2;
				input TESTIN2 = CELL2.IMUX_B0;
				input TESTIN20 = CELL1.IMUX_B0;
				input TESTIN21 = CELL1.IMUX_B1;
				input TESTIN22 = CELL1.IMUX_B2;
				input TESTIN23 = CELL1.IMUX_B3;
				input TESTIN3 = CELL2.IMUX_B1;
				input TESTIN4 = CELL2.IMUX_B2;
				input TESTIN5 = CELL2.IMUX_B3;
				input TESTIN6 = CELL3.IMUX_A1;
				input TESTIN7 = CELL3.IMUX_A2;
				input TESTIN8 = CELL3.IMUX_B0;
				input TESTIN9 = CELL3.IMUX_B1;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0_SW
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1_SW
			// wire CELL0.PCLK2                    CLK_ROOT.PCLK2_SW
			// wire CELL0.PCLK3                    CLK_ROOT.PCLK3_SW
			// wire CELL0.PCLK4                    CLK_ROOT.PCLK4_SW
			// wire CELL0.PCLK5                    CLK_ROOT.PCLK5_SW
			// wire CELL0.PCLK6                    CLK_ROOT.PCLK6_SW
			// wire CELL0.PCLK7                    CLK_ROOT.PCLK7_SW
			// wire CELL0.PCLK8                    CLK_ROOT.PCLK8_SW
			// wire CELL0.PCLK9                    CLK_ROOT.PCLK9_SW
			// wire CELL0.PCLK10                   CLK_ROOT.PCLK10_SW
			// wire CELL0.PCLK11                   CLK_ROOT.PCLK11_SW
			// wire CELL0.PCLK12                   CLK_ROOT.PCLK12_SW
			// wire CELL0.PCLK13                   CLK_ROOT.PCLK13_SW
			// wire CELL0.PCLK14                   CLK_ROOT.PCLK14_SW
			// wire CELL0.PCLK15                   CLK_ROOT.PCLK15_SW
			// wire CELL0.IMUX_A0                  DCC_SW0.CE
			// wire CELL0.IMUX_A1                  CLKTEST.TESTIN12
			// wire CELL0.IMUX_A2                  CLKTEST.TESTIN13
			// wire CELL0.IMUX_A3                  DCS1.SEL0
			// wire CELL0.IMUX_A4                  DCS1.SEL1
			// wire CELL0.IMUX_B0                  CLKTEST.TESTIN14
			// wire CELL0.IMUX_B1                  CLKTEST.TESTIN15
			// wire CELL0.IMUX_B2                  CLKTEST.TESTIN16
			// wire CELL0.IMUX_B3                  CLKTEST.TESTIN17
			// wire CELL0.IMUX_C0                  DCS1.MODESEL
			// wire CELL0.IMUX_D7                  DCC_SW0.CLKI
			// wire CELL1.PCLK0                    CLK_ROOT.PCLK0_SE
			// wire CELL1.PCLK1                    CLK_ROOT.PCLK1_SE
			// wire CELL1.PCLK2                    CLK_ROOT.PCLK2_SE
			// wire CELL1.PCLK3                    CLK_ROOT.PCLK3_SE
			// wire CELL1.PCLK4                    CLK_ROOT.PCLK4_SE
			// wire CELL1.PCLK5                    CLK_ROOT.PCLK5_SE
			// wire CELL1.PCLK6                    CLK_ROOT.PCLK6_SE
			// wire CELL1.PCLK7                    CLK_ROOT.PCLK7_SE
			// wire CELL1.PCLK8                    CLK_ROOT.PCLK8_SE
			// wire CELL1.PCLK9                    CLK_ROOT.PCLK9_SE
			// wire CELL1.PCLK10                   CLK_ROOT.PCLK10_SE
			// wire CELL1.PCLK11                   CLK_ROOT.PCLK11_SE
			// wire CELL1.PCLK12                   CLK_ROOT.PCLK12_SE
			// wire CELL1.PCLK13                   CLK_ROOT.PCLK13_SE
			// wire CELL1.PCLK14                   CLK_ROOT.PCLK14_SE
			// wire CELL1.PCLK15                   CLK_ROOT.PCLK15_SE
			// wire CELL1.IMUX_A0                  DCC_SE0.CE
			// wire CELL1.IMUX_A1                  CLKTEST.TESTIN18
			// wire CELL1.IMUX_A2                  CLKTEST.TESTIN19
			// wire CELL1.IMUX_B0                  CLKTEST.TESTIN20
			// wire CELL1.IMUX_B1                  CLKTEST.TESTIN21
			// wire CELL1.IMUX_B2                  CLKTEST.TESTIN22
			// wire CELL1.IMUX_B3                  CLKTEST.TESTIN23
			// wire CELL1.IMUX_D7                  DCC_SE0.CLKI
			// wire CELL2.PCLK0                    CLK_ROOT.PCLK0_NW
			// wire CELL2.PCLK1                    CLK_ROOT.PCLK1_NW
			// wire CELL2.PCLK2                    CLK_ROOT.PCLK2_NW
			// wire CELL2.PCLK3                    CLK_ROOT.PCLK3_NW
			// wire CELL2.PCLK4                    CLK_ROOT.PCLK4_NW
			// wire CELL2.PCLK5                    CLK_ROOT.PCLK5_NW
			// wire CELL2.PCLK6                    CLK_ROOT.PCLK6_NW
			// wire CELL2.PCLK7                    CLK_ROOT.PCLK7_NW
			// wire CELL2.PCLK8                    CLK_ROOT.PCLK8_NW
			// wire CELL2.PCLK9                    CLK_ROOT.PCLK9_NW
			// wire CELL2.PCLK10                   CLK_ROOT.PCLK10_NW
			// wire CELL2.PCLK11                   CLK_ROOT.PCLK11_NW
			// wire CELL2.PCLK12                   CLK_ROOT.PCLK12_NW
			// wire CELL2.PCLK13                   CLK_ROOT.PCLK13_NW
			// wire CELL2.PCLK14                   CLK_ROOT.PCLK14_NW
			// wire CELL2.PCLK15                   CLK_ROOT.PCLK15_NW
			// wire CELL2.IMUX_A0                  DCC_NW0.CE
			// wire CELL2.IMUX_A1                  CLKTEST.TESTIN0
			// wire CELL2.IMUX_A2                  CLKTEST.TESTIN1
			// wire CELL2.IMUX_A3                  DCS0.SEL0
			// wire CELL2.IMUX_A4                  DCS0.SEL1
			// wire CELL2.IMUX_B0                  CLKTEST.TESTIN2
			// wire CELL2.IMUX_B1                  CLKTEST.TESTIN3
			// wire CELL2.IMUX_B2                  CLKTEST.TESTIN4
			// wire CELL2.IMUX_B3                  CLKTEST.TESTIN5
			// wire CELL2.IMUX_C0                  DCS0.MODESEL
			// wire CELL2.IMUX_D7                  DCC_NW0.CLKI
			// wire CELL3.PCLK0                    CLK_ROOT.PCLK0_NE
			// wire CELL3.PCLK1                    CLK_ROOT.PCLK1_NE
			// wire CELL3.PCLK2                    CLK_ROOT.PCLK2_NE
			// wire CELL3.PCLK3                    CLK_ROOT.PCLK3_NE
			// wire CELL3.PCLK4                    CLK_ROOT.PCLK4_NE
			// wire CELL3.PCLK5                    CLK_ROOT.PCLK5_NE
			// wire CELL3.PCLK6                    CLK_ROOT.PCLK6_NE
			// wire CELL3.PCLK7                    CLK_ROOT.PCLK7_NE
			// wire CELL3.PCLK8                    CLK_ROOT.PCLK8_NE
			// wire CELL3.PCLK9                    CLK_ROOT.PCLK9_NE
			// wire CELL3.PCLK10                   CLK_ROOT.PCLK10_NE
			// wire CELL3.PCLK11                   CLK_ROOT.PCLK11_NE
			// wire CELL3.PCLK12                   CLK_ROOT.PCLK12_NE
			// wire CELL3.PCLK13                   CLK_ROOT.PCLK13_NE
			// wire CELL3.PCLK14                   CLK_ROOT.PCLK14_NE
			// wire CELL3.PCLK15                   CLK_ROOT.PCLK15_NE
			// wire CELL3.IMUX_A0                  DCC_NE0.CE
			// wire CELL3.IMUX_A1                  CLKTEST.TESTIN6
			// wire CELL3.IMUX_A2                  CLKTEST.TESTIN7
			// wire CELL3.IMUX_B0                  CLKTEST.TESTIN8
			// wire CELL3.IMUX_B1                  CLKTEST.TESTIN9
			// wire CELL3.IMUX_B2                  CLKTEST.TESTIN10
			// wire CELL3.IMUX_B3                  CLKTEST.TESTIN11
			// wire CELL3.IMUX_D7                  DCC_NE0.CLKI
		}

		tile_class CLK_ROOT_L {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel DCC_SW0 {
				input CE = CELL2.IMUX_A0;
				input CLKI = CELL2.IMUX_D7;
			}

			bel DCC_SE0 {
				input CE = CELL3.IMUX_A0;
				input CLKI = CELL3.IMUX_D7;
			}

			bel DCC_NW0 {
				input CE = CELL4.IMUX_A0;
				input CLKI = CELL4.IMUX_D7;
			}

			bel DCC_NE0 {
				input CE = CELL5.IMUX_A0;
				input CLKI = CELL5.IMUX_D7;
			}

			bel DCS0 {
				input MODESEL = CELL4.IMUX_C0;
				input SEL0 = CELL4.IMUX_A3;
				input SEL1 = CELL4.IMUX_A4;
			}

			bel DCS1 {
				input MODESEL = CELL2.IMUX_C0;
				input SEL0 = CELL2.IMUX_A3;
				input SEL1 = CELL2.IMUX_A4;
			}

			bel CLK_ROOT {
				output PCLK0_NE = CELL3.PCLK0;
				output PCLK0_NW = CELL2.PCLK0;
				output PCLK0_SE = CELL1.PCLK0;
				output PCLK0_SW = CELL0.PCLK0;
				output PCLK10_NE = CELL3.PCLK10;
				output PCLK10_NW = CELL2.PCLK10;
				output PCLK10_SE = CELL1.PCLK10;
				output PCLK10_SW = CELL0.PCLK10;
				output PCLK11_NE = CELL3.PCLK11;
				output PCLK11_NW = CELL2.PCLK11;
				output PCLK11_SE = CELL1.PCLK11;
				output PCLK11_SW = CELL0.PCLK11;
				output PCLK12_NE = CELL3.PCLK12;
				output PCLK12_NW = CELL2.PCLK12;
				output PCLK12_SE = CELL1.PCLK12;
				output PCLK12_SW = CELL0.PCLK12;
				output PCLK13_NE = CELL3.PCLK13;
				output PCLK13_NW = CELL2.PCLK13;
				output PCLK13_SE = CELL1.PCLK13;
				output PCLK13_SW = CELL0.PCLK13;
				output PCLK14_NE = CELL3.PCLK14;
				output PCLK14_NW = CELL2.PCLK14;
				output PCLK14_SE = CELL1.PCLK14;
				output PCLK14_SW = CELL0.PCLK14;
				output PCLK15_NE = CELL3.PCLK15;
				output PCLK15_NW = CELL2.PCLK15;
				output PCLK15_SE = CELL1.PCLK15;
				output PCLK15_SW = CELL0.PCLK15;
				output PCLK1_NE = CELL3.PCLK1;
				output PCLK1_NW = CELL2.PCLK1;
				output PCLK1_SE = CELL1.PCLK1;
				output PCLK1_SW = CELL0.PCLK1;
				output PCLK2_NE = CELL3.PCLK2;
				output PCLK2_NW = CELL2.PCLK2;
				output PCLK2_SE = CELL1.PCLK2;
				output PCLK2_SW = CELL0.PCLK2;
				output PCLK3_NE = CELL3.PCLK3;
				output PCLK3_NW = CELL2.PCLK3;
				output PCLK3_SE = CELL1.PCLK3;
				output PCLK3_SW = CELL0.PCLK3;
				output PCLK4_NE = CELL3.PCLK4;
				output PCLK4_NW = CELL2.PCLK4;
				output PCLK4_SE = CELL1.PCLK4;
				output PCLK4_SW = CELL0.PCLK4;
				output PCLK5_NE = CELL3.PCLK5;
				output PCLK5_NW = CELL2.PCLK5;
				output PCLK5_SE = CELL1.PCLK5;
				output PCLK5_SW = CELL0.PCLK5;
				output PCLK6_NE = CELL3.PCLK6;
				output PCLK6_NW = CELL2.PCLK6;
				output PCLK6_SE = CELL1.PCLK6;
				output PCLK6_SW = CELL0.PCLK6;
				output PCLK7_NE = CELL3.PCLK7;
				output PCLK7_NW = CELL2.PCLK7;
				output PCLK7_SE = CELL1.PCLK7;
				output PCLK7_SW = CELL0.PCLK7;
				output PCLK8_NE = CELL3.PCLK8;
				output PCLK8_NW = CELL2.PCLK8;
				output PCLK8_SE = CELL1.PCLK8;
				output PCLK8_SW = CELL0.PCLK8;
				output PCLK9_NE = CELL3.PCLK9;
				output PCLK9_NW = CELL2.PCLK9;
				output PCLK9_SE = CELL1.PCLK9;
				output PCLK9_SW = CELL0.PCLK9;
			}

			bel CLKTEST {
				input TESTIN0 = CELL4.IMUX_A1;
				input TESTIN1 = CELL4.IMUX_A2;
				input TESTIN10 = CELL5.IMUX_B2;
				input TESTIN11 = CELL5.IMUX_B3;
				input TESTIN12 = CELL2.IMUX_A1;
				input TESTIN13 = CELL2.IMUX_A2;
				input TESTIN14 = CELL2.IMUX_B0;
				input TESTIN15 = CELL2.IMUX_B1;
				input TESTIN16 = CELL2.IMUX_B2;
				input TESTIN17 = CELL2.IMUX_B3;
				input TESTIN18 = CELL3.IMUX_A1;
				input TESTIN19 = CELL3.IMUX_A2;
				input TESTIN2 = CELL4.IMUX_B0;
				input TESTIN20 = CELL3.IMUX_B0;
				input TESTIN21 = CELL3.IMUX_B1;
				input TESTIN22 = CELL3.IMUX_B2;
				input TESTIN23 = CELL3.IMUX_B3;
				input TESTIN3 = CELL4.IMUX_B1;
				input TESTIN4 = CELL4.IMUX_B2;
				input TESTIN5 = CELL4.IMUX_B3;
				input TESTIN6 = CELL5.IMUX_A1;
				input TESTIN7 = CELL5.IMUX_A2;
				input TESTIN8 = CELL5.IMUX_B0;
				input TESTIN9 = CELL5.IMUX_B1;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0_SW
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1_SW
			// wire CELL0.PCLK2                    CLK_ROOT.PCLK2_SW
			// wire CELL0.PCLK3                    CLK_ROOT.PCLK3_SW
			// wire CELL0.PCLK4                    CLK_ROOT.PCLK4_SW
			// wire CELL0.PCLK5                    CLK_ROOT.PCLK5_SW
			// wire CELL0.PCLK6                    CLK_ROOT.PCLK6_SW
			// wire CELL0.PCLK7                    CLK_ROOT.PCLK7_SW
			// wire CELL0.PCLK8                    CLK_ROOT.PCLK8_SW
			// wire CELL0.PCLK9                    CLK_ROOT.PCLK9_SW
			// wire CELL0.PCLK10                   CLK_ROOT.PCLK10_SW
			// wire CELL0.PCLK11                   CLK_ROOT.PCLK11_SW
			// wire CELL0.PCLK12                   CLK_ROOT.PCLK12_SW
			// wire CELL0.PCLK13                   CLK_ROOT.PCLK13_SW
			// wire CELL0.PCLK14                   CLK_ROOT.PCLK14_SW
			// wire CELL0.PCLK15                   CLK_ROOT.PCLK15_SW
			// wire CELL1.PCLK0                    CLK_ROOT.PCLK0_SE
			// wire CELL1.PCLK1                    CLK_ROOT.PCLK1_SE
			// wire CELL1.PCLK2                    CLK_ROOT.PCLK2_SE
			// wire CELL1.PCLK3                    CLK_ROOT.PCLK3_SE
			// wire CELL1.PCLK4                    CLK_ROOT.PCLK4_SE
			// wire CELL1.PCLK5                    CLK_ROOT.PCLK5_SE
			// wire CELL1.PCLK6                    CLK_ROOT.PCLK6_SE
			// wire CELL1.PCLK7                    CLK_ROOT.PCLK7_SE
			// wire CELL1.PCLK8                    CLK_ROOT.PCLK8_SE
			// wire CELL1.PCLK9                    CLK_ROOT.PCLK9_SE
			// wire CELL1.PCLK10                   CLK_ROOT.PCLK10_SE
			// wire CELL1.PCLK11                   CLK_ROOT.PCLK11_SE
			// wire CELL1.PCLK12                   CLK_ROOT.PCLK12_SE
			// wire CELL1.PCLK13                   CLK_ROOT.PCLK13_SE
			// wire CELL1.PCLK14                   CLK_ROOT.PCLK14_SE
			// wire CELL1.PCLK15                   CLK_ROOT.PCLK15_SE
			// wire CELL2.PCLK0                    CLK_ROOT.PCLK0_NW
			// wire CELL2.PCLK1                    CLK_ROOT.PCLK1_NW
			// wire CELL2.PCLK2                    CLK_ROOT.PCLK2_NW
			// wire CELL2.PCLK3                    CLK_ROOT.PCLK3_NW
			// wire CELL2.PCLK4                    CLK_ROOT.PCLK4_NW
			// wire CELL2.PCLK5                    CLK_ROOT.PCLK5_NW
			// wire CELL2.PCLK6                    CLK_ROOT.PCLK6_NW
			// wire CELL2.PCLK7                    CLK_ROOT.PCLK7_NW
			// wire CELL2.PCLK8                    CLK_ROOT.PCLK8_NW
			// wire CELL2.PCLK9                    CLK_ROOT.PCLK9_NW
			// wire CELL2.PCLK10                   CLK_ROOT.PCLK10_NW
			// wire CELL2.PCLK11                   CLK_ROOT.PCLK11_NW
			// wire CELL2.PCLK12                   CLK_ROOT.PCLK12_NW
			// wire CELL2.PCLK13                   CLK_ROOT.PCLK13_NW
			// wire CELL2.PCLK14                   CLK_ROOT.PCLK14_NW
			// wire CELL2.PCLK15                   CLK_ROOT.PCLK15_NW
			// wire CELL2.IMUX_A0                  DCC_SW0.CE
			// wire CELL2.IMUX_A1                  CLKTEST.TESTIN12
			// wire CELL2.IMUX_A2                  CLKTEST.TESTIN13
			// wire CELL2.IMUX_A3                  DCS1.SEL0
			// wire CELL2.IMUX_A4                  DCS1.SEL1
			// wire CELL2.IMUX_B0                  CLKTEST.TESTIN14
			// wire CELL2.IMUX_B1                  CLKTEST.TESTIN15
			// wire CELL2.IMUX_B2                  CLKTEST.TESTIN16
			// wire CELL2.IMUX_B3                  CLKTEST.TESTIN17
			// wire CELL2.IMUX_C0                  DCS1.MODESEL
			// wire CELL2.IMUX_D7                  DCC_SW0.CLKI
			// wire CELL3.PCLK0                    CLK_ROOT.PCLK0_NE
			// wire CELL3.PCLK1                    CLK_ROOT.PCLK1_NE
			// wire CELL3.PCLK2                    CLK_ROOT.PCLK2_NE
			// wire CELL3.PCLK3                    CLK_ROOT.PCLK3_NE
			// wire CELL3.PCLK4                    CLK_ROOT.PCLK4_NE
			// wire CELL3.PCLK5                    CLK_ROOT.PCLK5_NE
			// wire CELL3.PCLK6                    CLK_ROOT.PCLK6_NE
			// wire CELL3.PCLK7                    CLK_ROOT.PCLK7_NE
			// wire CELL3.PCLK8                    CLK_ROOT.PCLK8_NE
			// wire CELL3.PCLK9                    CLK_ROOT.PCLK9_NE
			// wire CELL3.PCLK10                   CLK_ROOT.PCLK10_NE
			// wire CELL3.PCLK11                   CLK_ROOT.PCLK11_NE
			// wire CELL3.PCLK12                   CLK_ROOT.PCLK12_NE
			// wire CELL3.PCLK13                   CLK_ROOT.PCLK13_NE
			// wire CELL3.PCLK14                   CLK_ROOT.PCLK14_NE
			// wire CELL3.PCLK15                   CLK_ROOT.PCLK15_NE
			// wire CELL3.IMUX_A0                  DCC_SE0.CE
			// wire CELL3.IMUX_A1                  CLKTEST.TESTIN18
			// wire CELL3.IMUX_A2                  CLKTEST.TESTIN19
			// wire CELL3.IMUX_B0                  CLKTEST.TESTIN20
			// wire CELL3.IMUX_B1                  CLKTEST.TESTIN21
			// wire CELL3.IMUX_B2                  CLKTEST.TESTIN22
			// wire CELL3.IMUX_B3                  CLKTEST.TESTIN23
			// wire CELL3.IMUX_D7                  DCC_SE0.CLKI
			// wire CELL4.IMUX_A0                  DCC_NW0.CE
			// wire CELL4.IMUX_A1                  CLKTEST.TESTIN0
			// wire CELL4.IMUX_A2                  CLKTEST.TESTIN1
			// wire CELL4.IMUX_A3                  DCS0.SEL0
			// wire CELL4.IMUX_A4                  DCS0.SEL1
			// wire CELL4.IMUX_B0                  CLKTEST.TESTIN2
			// wire CELL4.IMUX_B1                  CLKTEST.TESTIN3
			// wire CELL4.IMUX_B2                  CLKTEST.TESTIN4
			// wire CELL4.IMUX_B3                  CLKTEST.TESTIN5
			// wire CELL4.IMUX_C0                  DCS0.MODESEL
			// wire CELL4.IMUX_D7                  DCC_NW0.CLKI
			// wire CELL5.IMUX_A0                  DCC_NE0.CE
			// wire CELL5.IMUX_A1                  CLKTEST.TESTIN6
			// wire CELL5.IMUX_A2                  CLKTEST.TESTIN7
			// wire CELL5.IMUX_B0                  CLKTEST.TESTIN8
			// wire CELL5.IMUX_B1                  CLKTEST.TESTIN9
			// wire CELL5.IMUX_B2                  CLKTEST.TESTIN10
			// wire CELL5.IMUX_B3                  CLKTEST.TESTIN11
			// wire CELL5.IMUX_D7                  DCC_NE0.CLKI
		}
	}

	tile_slot SCLK_SOURCE {
		bel_slot SCLK_SOURCE: legacy;
	}

	tile_slot PCLK_SOURCE {
		bel_slot PCLK_SOURCE_W: legacy;
		bel_slot PCLK_SOURCE_E: legacy;
		bel_slot PCLK_DCC0: legacy;
		bel_slot PCLK_DCC1: legacy;
	}

	tile_slot ECLK_TAP {
		bel_slot ECLK_TAP: legacy;
	}

	tile_slot HSDCLK_SPLITTER {
		bel_slot HSDCLK_ROOT: legacy;
		bel_slot HSDCLK_SPLITTER: legacy;
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass X1_E0_1 = X1_E0_0;
			pass X1_E1_1 = X1_E1_0;
			pass X2_E0_1 = X2_E0_0;
			pass X2_E0_2 = X2_E0_1;
			pass X2_E1_1 = X2_E1_0;
			pass X2_E1_2 = X2_E1_1;
			pass X2_E2_1 = X2_E2_0;
			pass X2_E2_2 = X2_E2_1;
			pass X2_E3_1 = X2_E3_0;
			pass X2_E3_2 = X2_E3_1;
			pass X2_E4_1 = X2_E4_0;
			pass X2_E4_2 = X2_E4_1;
			pass X2_E5_1 = X2_E5_0;
			pass X2_E5_2 = X2_E5_1;
			pass X2_E6_1 = X2_E6_0;
			pass X2_E6_2 = X2_E6_1;
			pass X2_E7_1 = X2_E7_0;
			pass X2_E7_2 = X2_E7_1;
			pass X6_E0_1 = X6_E0_0;
			pass X6_E0_2 = X6_E0_1;
			pass X6_E0_3 = X6_E0_2;
			pass X6_E0_4 = X6_E0_3;
			pass X6_E0_5 = X6_E0_4;
			pass X6_E0_6 = X6_E0_5;
			pass X6_E1_1 = X6_E1_0;
			pass X6_E1_2 = X6_E1_1;
			pass X6_E1_3 = X6_E1_2;
			pass X6_E1_4 = X6_E1_3;
			pass X6_E1_5 = X6_E1_4;
			pass X6_E1_6 = X6_E1_5;
			pass X6_E2_1 = X6_E2_0;
			pass X6_E2_2 = X6_E2_1;
			pass X6_E2_3 = X6_E2_2;
			pass X6_E2_4 = X6_E2_3;
			pass X6_E2_5 = X6_E2_4;
			pass X6_E2_6 = X6_E2_5;
			pass X6_E3_1 = X6_E3_0;
			pass X6_E3_2 = X6_E3_1;
			pass X6_E3_3 = X6_E3_2;
			pass X6_E3_4 = X6_E3_3;
			pass X6_E3_5 = X6_E3_4;
			pass X6_E3_6 = X6_E3_5;
		}

		connector_class TERM_W {
			reflect X1_E0_1 = X1_W0_0;
			reflect X1_E1_1 = X1_W1_0;
			reflect X2_E0_1 = X2_W0_0;
			reflect X2_E0_2 = X2_W0_1;
			reflect X2_E1_1 = X2_W1_0;
			reflect X2_E1_2 = X2_W1_1;
			reflect X2_E2_1 = X2_W2_0;
			reflect X2_E2_2 = X2_W2_1;
			reflect X2_E3_1 = X2_W3_0;
			reflect X2_E3_2 = X2_W3_1;
			reflect X2_E4_1 = X2_W4_0;
			reflect X2_E4_2 = X2_W4_1;
			reflect X2_E5_1 = X2_W5_0;
			reflect X2_E5_2 = X2_W5_1;
			reflect X2_E6_1 = X2_W6_0;
			reflect X2_E6_2 = X2_W6_1;
			reflect X2_E7_1 = X2_W7_0;
			reflect X2_E7_2 = X2_W7_1;
			reflect X6_E0_1 = X6_W0_0;
			reflect X6_E0_2 = X6_W0_1;
			reflect X6_E0_3 = X6_W0_2;
			reflect X6_E0_4 = X6_W0_3;
			reflect X6_E0_5 = X6_W0_4;
			reflect X6_E0_6 = X6_W0_5;
			reflect X6_E1_1 = X6_W1_0;
			reflect X6_E1_2 = X6_W1_1;
			reflect X6_E1_3 = X6_W1_2;
			reflect X6_E1_4 = X6_W1_3;
			reflect X6_E1_5 = X6_W1_4;
			reflect X6_E1_6 = X6_W1_5;
			reflect X6_E2_1 = X6_W2_0;
			reflect X6_E2_2 = X6_W2_1;
			reflect X6_E2_3 = X6_W2_2;
			reflect X6_E2_4 = X6_W2_3;
			reflect X6_E2_5 = X6_W2_4;
			reflect X6_E2_6 = X6_W2_5;
			reflect X6_E3_1 = X6_W3_0;
			reflect X6_E3_2 = X6_W3_1;
			reflect X6_E3_3 = X6_W3_2;
			reflect X6_E3_4 = X6_W3_3;
			reflect X6_E3_5 = X6_W3_4;
			reflect X6_E3_6 = X6_W3_5;
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass X1_W0_1 = X1_W0_0;
			pass X1_W1_1 = X1_W1_0;
			pass X2_W0_1 = X2_W0_0;
			pass X2_W0_2 = X2_W0_1;
			pass X2_W1_1 = X2_W1_0;
			pass X2_W1_2 = X2_W1_1;
			pass X2_W2_1 = X2_W2_0;
			pass X2_W2_2 = X2_W2_1;
			pass X2_W3_1 = X2_W3_0;
			pass X2_W3_2 = X2_W3_1;
			pass X2_W4_1 = X2_W4_0;
			pass X2_W4_2 = X2_W4_1;
			pass X2_W5_1 = X2_W5_0;
			pass X2_W5_2 = X2_W5_1;
			pass X2_W6_1 = X2_W6_0;
			pass X2_W6_2 = X2_W6_1;
			pass X2_W7_1 = X2_W7_0;
			pass X2_W7_2 = X2_W7_1;
			pass X6_W0_1 = X6_W0_0;
			pass X6_W0_2 = X6_W0_1;
			pass X6_W0_3 = X6_W0_2;
			pass X6_W0_4 = X6_W0_3;
			pass X6_W0_5 = X6_W0_4;
			pass X6_W0_6 = X6_W0_5;
			pass X6_W1_1 = X6_W1_0;
			pass X6_W1_2 = X6_W1_1;
			pass X6_W1_3 = X6_W1_2;
			pass X6_W1_4 = X6_W1_3;
			pass X6_W1_5 = X6_W1_4;
			pass X6_W1_6 = X6_W1_5;
			pass X6_W2_1 = X6_W2_0;
			pass X6_W2_2 = X6_W2_1;
			pass X6_W2_3 = X6_W2_2;
			pass X6_W2_4 = X6_W2_3;
			pass X6_W2_5 = X6_W2_4;
			pass X6_W2_6 = X6_W2_5;
			pass X6_W3_1 = X6_W3_0;
			pass X6_W3_2 = X6_W3_1;
			pass X6_W3_3 = X6_W3_2;
			pass X6_W3_4 = X6_W3_3;
			pass X6_W3_5 = X6_W3_4;
			pass X6_W3_6 = X6_W3_5;
			pass OUT_F3_W = OUT_F3;
		}

		connector_class TERM_E {
			reflect X1_W0_1 = X1_E0_0;
			reflect X1_W1_1 = X1_E1_0;
			reflect X2_W0_1 = X2_E0_0;
			reflect X2_W0_2 = X2_E0_1;
			reflect X2_W1_1 = X2_E1_0;
			reflect X2_W1_2 = X2_E1_1;
			reflect X2_W2_1 = X2_E2_0;
			reflect X2_W2_2 = X2_E2_1;
			reflect X2_W3_1 = X2_E3_0;
			reflect X2_W3_2 = X2_E3_1;
			reflect X2_W4_1 = X2_E4_0;
			reflect X2_W4_2 = X2_E4_1;
			reflect X2_W5_1 = X2_E5_0;
			reflect X2_W5_2 = X2_E5_1;
			reflect X2_W6_1 = X2_E6_0;
			reflect X2_W6_2 = X2_E6_1;
			reflect X2_W7_1 = X2_E7_0;
			reflect X2_W7_2 = X2_E7_1;
			reflect X6_W0_1 = X6_E0_0;
			reflect X6_W0_2 = X6_E0_1;
			reflect X6_W0_3 = X6_E0_2;
			reflect X6_W0_4 = X6_E0_3;
			reflect X6_W0_5 = X6_E0_4;
			reflect X6_W0_6 = X6_E0_5;
			reflect X6_W1_1 = X6_E1_0;
			reflect X6_W1_2 = X6_E1_1;
			reflect X6_W1_3 = X6_E1_2;
			reflect X6_W1_4 = X6_E1_3;
			reflect X6_W1_5 = X6_E1_4;
			reflect X6_W1_6 = X6_E1_5;
			reflect X6_W2_1 = X6_E2_0;
			reflect X6_W2_2 = X6_E2_1;
			reflect X6_W2_3 = X6_E2_2;
			reflect X6_W2_4 = X6_E2_3;
			reflect X6_W2_5 = X6_E2_4;
			reflect X6_W2_6 = X6_E2_5;
			reflect X6_W3_1 = X6_E3_0;
			reflect X6_W3_2 = X6_E3_1;
			reflect X6_W3_3 = X6_E3_2;
			reflect X6_W3_4 = X6_E3_3;
			reflect X6_W3_5 = X6_E3_4;
			reflect X6_W3_6 = X6_E3_5;
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass X1_N0_1 = X1_N0_0;
			pass X1_N1_1 = X1_N1_0;
			pass X2_N0_1 = X2_N0_0;
			pass X2_N0_2 = X2_N0_1;
			pass X2_N1_1 = X2_N1_0;
			pass X2_N1_2 = X2_N1_1;
			pass X2_N2_1 = X2_N2_0;
			pass X2_N2_2 = X2_N2_1;
			pass X2_N3_1 = X2_N3_0;
			pass X2_N3_2 = X2_N3_1;
			pass X2_N4_1 = X2_N4_0;
			pass X2_N4_2 = X2_N4_1;
			pass X2_N5_1 = X2_N5_0;
			pass X2_N5_2 = X2_N5_1;
			pass X2_N6_1 = X2_N6_0;
			pass X2_N6_2 = X2_N6_1;
			pass X2_N7_1 = X2_N7_0;
			pass X2_N7_2 = X2_N7_1;
			pass X6_N0_1 = X6_N0_0;
			pass X6_N0_2 = X6_N0_1;
			pass X6_N0_3 = X6_N0_2;
			pass X6_N0_4 = X6_N0_3;
			pass X6_N0_5 = X6_N0_4;
			pass X6_N0_6 = X6_N0_5;
			pass X6_N1_1 = X6_N1_0;
			pass X6_N1_2 = X6_N1_1;
			pass X6_N1_3 = X6_N1_2;
			pass X6_N1_4 = X6_N1_3;
			pass X6_N1_5 = X6_N1_4;
			pass X6_N1_6 = X6_N1_5;
			pass X6_N2_1 = X6_N2_0;
			pass X6_N2_2 = X6_N2_1;
			pass X6_N2_3 = X6_N2_2;
			pass X6_N2_4 = X6_N2_3;
			pass X6_N2_5 = X6_N2_4;
			pass X6_N2_6 = X6_N2_5;
			pass X6_N3_1 = X6_N3_0;
			pass X6_N3_2 = X6_N3_1;
			pass X6_N3_3 = X6_N3_2;
			pass X6_N3_4 = X6_N3_3;
			pass X6_N3_5 = X6_N3_4;
			pass X6_N3_6 = X6_N3_5;
		}

		connector_class TERM_S {
			reflect X1_N0_1 = X1_S0_0;
			reflect X1_N1_1 = X1_S1_0;
			reflect X2_N0_1 = X2_S0_0;
			reflect X2_N0_2 = X2_S0_1;
			reflect X2_N1_1 = X2_S1_0;
			reflect X2_N1_2 = X2_S1_1;
			reflect X2_N2_1 = X2_S2_0;
			reflect X2_N2_2 = X2_S2_1;
			reflect X2_N3_1 = X2_S3_0;
			reflect X2_N3_2 = X2_S3_1;
			reflect X2_N4_1 = X2_S4_0;
			reflect X2_N4_2 = X2_S4_1;
			reflect X2_N5_1 = X2_S5_0;
			reflect X2_N5_2 = X2_S5_1;
			reflect X2_N6_1 = X2_S6_0;
			reflect X2_N6_2 = X2_S6_1;
			reflect X2_N7_1 = X2_S7_0;
			reflect X2_N7_2 = X2_S7_1;
			reflect X6_N0_1 = X6_S0_0;
			reflect X6_N0_2 = X6_S0_1;
			reflect X6_N0_3 = X6_S0_2;
			reflect X6_N0_4 = X6_S0_3;
			reflect X6_N0_5 = X6_S0_4;
			reflect X6_N0_6 = X6_S0_5;
			reflect X6_N1_1 = X6_S1_0;
			reflect X6_N1_2 = X6_S1_1;
			reflect X6_N1_3 = X6_S1_2;
			reflect X6_N1_4 = X6_S1_3;
			reflect X6_N1_5 = X6_S1_4;
			reflect X6_N1_6 = X6_S1_5;
			reflect X6_N2_1 = X6_S2_0;
			reflect X6_N2_2 = X6_S2_1;
			reflect X6_N2_3 = X6_S2_2;
			reflect X6_N2_4 = X6_S2_3;
			reflect X6_N2_5 = X6_S2_4;
			reflect X6_N2_6 = X6_S2_5;
			reflect X6_N3_1 = X6_S3_0;
			reflect X6_N3_2 = X6_S3_1;
			reflect X6_N3_3 = X6_S3_2;
			reflect X6_N3_4 = X6_S3_3;
			reflect X6_N3_5 = X6_S3_4;
			reflect X6_N3_6 = X6_S3_5;
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass X1_S0_1 = X1_S0_0;
			pass X1_S1_1 = X1_S1_0;
			pass X2_S0_1 = X2_S0_0;
			pass X2_S0_2 = X2_S0_1;
			pass X2_S1_1 = X2_S1_0;
			pass X2_S1_2 = X2_S1_1;
			pass X2_S2_1 = X2_S2_0;
			pass X2_S2_2 = X2_S2_1;
			pass X2_S3_1 = X2_S3_0;
			pass X2_S3_2 = X2_S3_1;
			pass X2_S4_1 = X2_S4_0;
			pass X2_S4_2 = X2_S4_1;
			pass X2_S5_1 = X2_S5_0;
			pass X2_S5_2 = X2_S5_1;
			pass X2_S6_1 = X2_S6_0;
			pass X2_S6_2 = X2_S6_1;
			pass X2_S7_1 = X2_S7_0;
			pass X2_S7_2 = X2_S7_1;
			pass X6_S0_1 = X6_S0_0;
			pass X6_S0_2 = X6_S0_1;
			pass X6_S0_3 = X6_S0_2;
			pass X6_S0_4 = X6_S0_3;
			pass X6_S0_5 = X6_S0_4;
			pass X6_S0_6 = X6_S0_5;
			pass X6_S1_1 = X6_S1_0;
			pass X6_S1_2 = X6_S1_1;
			pass X6_S1_3 = X6_S1_2;
			pass X6_S1_4 = X6_S1_3;
			pass X6_S1_5 = X6_S1_4;
			pass X6_S1_6 = X6_S1_5;
			pass X6_S2_1 = X6_S2_0;
			pass X6_S2_2 = X6_S2_1;
			pass X6_S2_3 = X6_S2_2;
			pass X6_S2_4 = X6_S2_3;
			pass X6_S2_5 = X6_S2_4;
			pass X6_S2_6 = X6_S2_5;
			pass X6_S3_1 = X6_S3_0;
			pass X6_S3_2 = X6_S3_1;
			pass X6_S3_3 = X6_S3_2;
			pass X6_S3_4 = X6_S3_3;
			pass X6_S3_5 = X6_S3_4;
			pass X6_S3_6 = X6_S3_5;
		}

		connector_class TERM_N {
			reflect X1_S0_1 = X1_N0_0;
			reflect X1_S1_1 = X1_N1_0;
			reflect X2_S0_1 = X2_N0_0;
			reflect X2_S0_2 = X2_N0_1;
			reflect X2_S1_1 = X2_N1_0;
			reflect X2_S1_2 = X2_N1_1;
			reflect X2_S2_1 = X2_N2_0;
			reflect X2_S2_2 = X2_N2_1;
			reflect X2_S3_1 = X2_N3_0;
			reflect X2_S3_2 = X2_N3_1;
			reflect X2_S4_1 = X2_N4_0;
			reflect X2_S4_2 = X2_N4_1;
			reflect X2_S5_1 = X2_N5_0;
			reflect X2_S5_2 = X2_N5_1;
			reflect X2_S6_1 = X2_N6_0;
			reflect X2_S6_2 = X2_N6_1;
			reflect X2_S7_1 = X2_N7_0;
			reflect X2_S7_2 = X2_N7_1;
			reflect X6_S0_1 = X6_N0_0;
			reflect X6_S0_2 = X6_N0_1;
			reflect X6_S0_3 = X6_N0_2;
			reflect X6_S0_4 = X6_N0_3;
			reflect X6_S0_5 = X6_N0_4;
			reflect X6_S0_6 = X6_N0_5;
			reflect X6_S1_1 = X6_N1_0;
			reflect X6_S1_2 = X6_N1_1;
			reflect X6_S1_3 = X6_N1_2;
			reflect X6_S1_4 = X6_N1_3;
			reflect X6_S1_5 = X6_N1_4;
			reflect X6_S1_6 = X6_N1_5;
			reflect X6_S2_1 = X6_N2_0;
			reflect X6_S2_2 = X6_N2_1;
			reflect X6_S2_3 = X6_N2_2;
			reflect X6_S2_4 = X6_N2_3;
			reflect X6_S2_5 = X6_N2_4;
			reflect X6_S2_6 = X6_N2_5;
			reflect X6_S3_1 = X6_N3_0;
			reflect X6_S3_2 = X6_N3_1;
			reflect X6_S3_3 = X6_N3_2;
			reflect X6_S3_4 = X6_N3_3;
			reflect X6_S3_5 = X6_N3_4;
			reflect X6_S3_6 = X6_N3_5;
		}
	}

	connector_slot SW {
		opposite SE;

		connector_class PASS_SW {
		}
	}

	connector_slot SE {
		opposite SW;

		connector_class PASS_SE {
		}
	}

	connector_slot EBR_W {
		opposite EBR_E;
	}

	connector_slot EBR_E {
		opposite EBR_W;
	}

	connector_slot IO_W {
		opposite IO_E;
	}

	connector_slot IO_E {
		opposite IO_W;
	}
}

