$date
	Sun Oct 23 03:08:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#827590
b110 &
b110 %
1$
b110 !
1"
#827591
0"
#827594
b11 &
b11 %
#827598
b1010 &
b1010 %
#827602
b101 &
b101 %
#827606
b10000 &
b10000 %
#827610
b1000 &
b1000 %
#827614
b100 &
b100 %
#827618
b10 &
b10 %
#827622
b1 &
1#
b1 %
#827626
b0 &
b0 %
0#
0$
#1841301
b101 !
1"
#1841302
b101 &
b101 %
1$
#1841303
0"
#1841306
b10000 &
b10000 %
#1841310
b1000 &
b1000 %
#1841314
b100 &
b100 %
#1841318
b10 &
b10 %
#1841322
b1 &
b1 %
1#
#1841326
b0 &
0#
b0 %
0$
#2787094
b101 &
b101 %
1$
1"
#2787095
0"
#2787098
b10000 &
b10000 %
#2787102
b1000 &
b1000 %
#2787106
b100 &
b100 %
#2787110
b10 &
b10 %
#2787114
b1 &
b1 %
1#
#2787118
b0 &
0#
b0 %
0$
#4500012
