timestamp 1586832301
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use via_dev$91 via_dev$91_0 1 0 -683 0 1 -161
use via_dev$92 via_dev$92_0 1 0 -438 0 1 1597
use via_dev$92 via_dev$92_1 1 0 -438 0 1 -1057
use via_dev$91 via_dev$91_1 1 0 -683 0 1 -608
use via_dev$91 via_dev$91_2 1 0 -499 0 1 -858
use swmatrix_Tgate$1 swmatrix_Tgate$1_9 1 0 -346 0 1 -514
use swmatrix_Tgate$1 swmatrix_Tgate$1_8 1 0 5986 0 1 -514
use swmatrix_Tgate$1 swmatrix_Tgate$1_4 1 0 12226 0 1 -514
use swmatrix_Tgate$1 swmatrix_Tgate$1_7 1 0 18466 0 1 -514
use swmatrix_Tgate$1 swmatrix_Tgate$1_5 1 0 24706 0 1 -514
use swmatrix_Tgate$1 swmatrix_Tgate$1_6 1 0 30946 0 1 -514
use swmatrix_Tgate$1 swmatrix_Tgate$1_3 1 0 43426 0 1 -514
use swmatrix_Tgate$1 swmatrix_Tgate$1_2 1 0 55906 0 1 -514
use swmatrix_Tgate$1 swmatrix_Tgate$1_1 1 0 49666 0 1 -514
use swmatrix_Tgate$1 swmatrix_Tgate$1_0 1 0 37186 0 1 -514
use ShiftReg_row_10_2$1 ShiftReg_row_10_2$1_0 1 0 1938 0 1 1964
port "BUS[10]" 11 58732 -136 58732 -136 m4
port "BUS[9]" 10 52492 -136 52492 -136 m4
port "BUS[8]" 9 46252 -136 46252 -136 m4
port "BUS[7]" 8 40012 -136 40012 -136 m4
port "BUS[6]" 7 33772 -136 33772 -136 m4
port "BUS[5]" 6 27532 -136 27532 -136 m4
port "BUS[4]" 5 21292 -136 21292 -136 m4
port "BUS[3]" 4 15052 -136 15052 -136 m4
port "BUS[2]" 3 8812 -136 8812 -136 m4
port "BUS[1]" 2 2480 -136 2480 -136 m4
port "d_out" 12 62147 1845 62147 1845 m4
port "pin" 1 -321 619 -321 619 m3
node "BUS[10]" 0 52.0626 58732 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[9]" 0 52.0626 52492 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[8]" 0 52.0626 46252 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[7]" 0 52.0626 40012 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[6]" 0 52.0626 33772 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[5]" 0 52.0626 27532 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[4]" 0 52.0626 21292 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[3]" 0 52.0626 15052 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[2]" 0 52.0626 8812 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[1]" 0 52.0626 2480 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "m4_n438_n1057#" 2 754.959 -438 -1057 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 275400 5708 0 0
node "d_out" 0 32.1968 62147 1845 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1800 236 0 0
node "m3_n499_n858#" 0 62.8574 -499 -858 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19300 586 0 0 0 0
node "m3_n683_n608#" 0 65.0716 -683 -608 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36544 932 0 0 0 0
node "pin" 0 31.1599 -321 619 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8220 394 0 0 0 0
node "m3_n683_n161#" 2 378.146 -683 -161 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263500 5470 0 0 0 0
node "m3_n891_n424#" 4 805.742 -891 -424 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 393100 8062 0 0 0 0
node "m2_n683_n579#" 0 131.356 -683 -579 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47400 1148 0 0 0 0 0 0
node "m2_n499_n858#" 59 21092.3 -499 -858 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6557000 131340 0 0 0 0 0 0
node "m1_n338_1250#" 45 29975.7 -338 1250 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8649380 131182 0 0 0 0 0 0 0 0
node "m1_n598_n268#" 41 30504.9 -598 -268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9330260 131336 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m3_n683_n608#" "m3_n499_n858#" 51.4514
cap "m3_n499_n858#" "m2_n499_n858#" 32.2459
cap "pin" "m2_n499_n858#" 0.809233
cap "BUS[3]" "m1_n338_1250#" 0.516335
cap "m3_n891_n424#" "m2_n683_n579#" 65.8935
cap "m1_n598_n268#" "BUS[10]" 1.00151
cap "m1_n598_n268#" "m3_n891_n424#" 91.8041
cap "m3_n891_n424#" "m4_n438_n1057#" 97.0867
cap "m3_n683_n161#" "m1_n338_1250#" 13.3677
cap "m1_n598_n268#" "m3_n499_n858#" 0.496017
cap "m3_n499_n858#" "m4_n438_n1057#" 43.0961
cap "BUS[5]" "m2_n499_n858#" 3.99082
cap "m1_n598_n268#" "pin" 7.63171
cap "m4_n438_n1057#" "pin" 16.3982
cap "BUS[2]" "m2_n499_n858#" 3.99082
cap "m3_n891_n424#" "m3_n499_n858#" 1.7913
cap "m1_n598_n268#" "BUS[5]" 1.00151
cap "BUS[4]" "m1_n338_1250#" 0.516335
cap "m3_n891_n424#" "pin" 4.27039
cap "BUS[1]" "m1_n338_1250#" 0.516335
cap "BUS[9]" "m1_n338_1250#" 0.516335
cap "m1_n598_n268#" "BUS[2]" 1.00151
cap "BUS[3]" "m2_n499_n858#" 3.99082
cap "m1_n338_1250#" "m2_n499_n858#" 519.702
cap "BUS[8]" "m1_n338_1250#" 0.516335
cap "m3_n683_n161#" "m2_n499_n858#" 25.5461
cap "BUS[7]" "m1_n338_1250#" 0.516335
cap "BUS[6]" "m1_n338_1250#" 0.516335
cap "m1_n598_n268#" "BUS[3]" 1.00151
cap "m3_n683_n161#" "m2_n683_n579#" 37.2978
cap "m1_n598_n268#" "m1_n338_1250#" 2283.78
cap "m4_n438_n1057#" "m1_n338_1250#" 15.1133
cap "m1_n598_n268#" "m3_n683_n161#" 166.367
cap "m3_n683_n161#" "m4_n438_n1057#" 139.725
cap "BUS[4]" "m2_n499_n858#" 3.99082
cap "BUS[1]" "m2_n499_n858#" 3.99082
cap "m1_n338_1250#" "d_out" 0.286353
cap "BUS[9]" "m2_n499_n858#" 3.99082
cap "BUS[10]" "m1_n338_1250#" 0.516335
cap "m3_n891_n424#" "m1_n338_1250#" 0.932556
cap "m3_n683_n161#" "m3_n891_n424#" 975.061
cap "pin" "m1_n338_1250#" 1.11251
cap "m3_n683_n608#" "m2_n499_n858#" 45.704
cap "m1_n598_n268#" "BUS[4]" 1.00151
cap "m3_n683_n161#" "pin" 31.0059
cap "BUS[1]" "m1_n598_n268#" 1.00151
cap "BUS[8]" "m2_n499_n858#" 3.99082
cap "BUS[7]" "m2_n499_n858#" 3.99082
cap "m1_n598_n268#" "BUS[9]" 1.00151
cap "m3_n683_n608#" "m2_n683_n579#" 23.4446
cap "BUS[5]" "m1_n338_1250#" 0.516335
cap "m2_n683_n579#" "m2_n499_n858#" 165.32
cap "BUS[6]" "m2_n499_n858#" 3.99082
cap "m1_n598_n268#" "m3_n683_n608#" 1.47273
cap "m1_n598_n268#" "m2_n499_n858#" 11601.9
cap "m3_n683_n608#" "m4_n438_n1057#" 46.3764
cap "m4_n438_n1057#" "m2_n499_n858#" 55.2321
cap "m1_n598_n268#" "BUS[8]" 1.00151
cap "m1_n598_n268#" "BUS[7]" 1.00151
cap "BUS[2]" "m1_n338_1250#" 0.516335
cap "m1_n598_n268#" "m2_n683_n579#" 27.668
cap "m4_n438_n1057#" "m2_n683_n579#" 5.02676
cap "m1_n598_n268#" "BUS[6]" 1.00151
cap "d_out" "m2_n499_n858#" 4.34611
cap "m3_n891_n424#" "m3_n683_n608#" 140.48
cap "BUS[10]" "m2_n499_n858#" 3.99082
cap "m3_n891_n424#" "m2_n499_n858#" 66.0746
cap "m1_n598_n268#" "m4_n438_n1057#" 71.8491
cap "swmatrix_Tgate$1_9/VSS" "via_dev$91_2/m2_0_0#" -0.888251
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/VDD" -14.5075
cap "ShiftReg_row_10_2$1_0/EN" "m3_n891_n424#" 0.328857
cap "via_dev$91_1/m2_0_0#" "via_dev$91_2/m2_0_0#" 22.3429
cap "swmatrix_Tgate$1_9/VDD" "via_dev$91_1/m2_0_0#" 9.6075
cap "swmatrix_Tgate$1_9/T1" "m3_n891_n424#" 2.02844
cap "swmatrix_Tgate$1_9/gated_control" "via_dev$91_2/m2_0_0#" 212.278
cap "swmatrix_Tgate$1_9/VSS" "m3_n891_n424#" -0.0308881
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/gated_control" -34.3054
cap "via_dev$91_1/m2_0_0#" "m3_n891_n424#" 1.64017
cap "swmatrix_Tgate$1_9/VDD" "via_dev$91_2/m2_0_0#" 56.3291
cap "ShiftReg_row_10_2$1_0/EN" "via_dev$91_1/m2_0_0#" 0.648017
cap "swmatrix_Tgate$1_9/gated_control" "m3_n891_n424#" 0.0617791
cap "swmatrix_Tgate$1_9/gated_control" "ShiftReg_row_10_2$1_0/EN" 1.95199
cap "via_dev$91_2/m2_0_0#" "m3_n891_n424#" -0.604193
cap "swmatrix_Tgate$1_9/VDD" "m3_n891_n424#" 4.10515
cap "ShiftReg_row_10_2$1_0/EN" "via_dev$91_2/m2_0_0#" 51.0299
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/EN" 4.93108
cap "swmatrix_Tgate$1_9/T1" "via_dev$91_2/m2_0_0#" 1.10456
cap "swmatrix_Tgate$1_9/gated_control" "via_dev$91_1/m2_0_0#" 0.827728
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/T1" -0.453951
cap "swmatrix_Tgate$1_9/VSS" "via_dev$91_2/m2_0_0#" -1.9377
cap "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" "via_dev$91_2/m2_0_0#" 1.01309
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "via_dev$91_2/m2_0_0#" 90.767
cap "swmatrix_Tgate$1_9/gated_control" "m3_n891_n424#" 0.00714271
cap "swmatrix_Tgate$1_9/gated_control" "ShiftReg_row_10_2$1_0/EN" 0.010024
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/gated_control" -10.9821
cap "swmatrix_Tgate$1_9/T1" "via_dev$91_2/m2_0_0#" 2.14913
cap "swmatrix_Tgate$1_9/gated_control" "via_dev$91_1/m2_0_0#" 0.0074653
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/VDD" -23.8707
cap "swmatrix_Tgate$1_9/T2" "via_dev$91_2/m2_0_0#" 1.95489
cap "swmatrix_Tgate$1_9/VDD" "via_dev$91_2/m2_0_0#" 0.386395
cap "swmatrix_Tgate$1_9/gated_control" "via_dev$91_2/m2_0_0#" 111.291
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m2_n499_n858#" 0.0694044
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gated_control" 0.443707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.044777
cap "swmatrix_Tgate$1_9/T2" "m2_n499_n858#" 80.1061
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "m2_n499_n858#" 132.619
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/T2" -0.516335
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n858#" 0.000783254
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_Tgate$1_9/T2" -27.3142
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -4.58485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" "m2_n499_n858#" 8.83771
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.058887
cap "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" "m2_n499_n858#" 37.6054
cap "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" "m2_n499_n858#" 12.532
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.0447177
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n858#" 0.0828375
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "m2_n499_n858#" -0.0181376
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "m2_n499_n858#" 1.7053e-13
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0828375
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gated_control" 0.485862
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "m2_n499_n858#" 9.67737
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.0738821
cap "swmatrix_Tgate$1_9/T2" "m2_n499_n858#" 37.144
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.044777
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n858#" 0.0133153
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m2_n499_n858#" 0.0626603
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "m2_n499_n858#" 0.134228
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0516947
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0187981
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "m2_n499_n858#" 106.731
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.0783598
cap "swmatrix_Tgate$1_9/VDD" "m2_n499_n858#" 11.1575
cap "swmatrix_Tgate$1_9/T1" "m2_n499_n858#" 57.2079
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" "m2_n499_n858#" 0.0747571
cap "swmatrix_Tgate$1_9/VSS" "m2_n499_n858#" 2.84495
cap "swmatrix_Tgate$1_9/T1" "m2_n499_n858#" 20.8794
cap "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" "m2_n499_n858#" 19.1865
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "m2_n499_n858#" 0.0997724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" "m2_n499_n858#" 0.0828692
cap "swmatrix_Tgate$1_9/VDD" "m2_n499_n858#" 54.2506
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "m2_n499_n858#" 17.4141
cap "swmatrix_Tgate$1_8/gated_control" "m2_n499_n858#" 0.600899
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" "m2_n499_n858#" 0.131772
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "m2_n499_n858#" 0.0407274
cap "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" "m2_n499_n858#" 9.08068
cap "swmatrix_Tgate$1_9/T1" "swmatrix_Tgate$1_9/VDD" 5.4249
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/VDD" -10.0257
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "m2_n499_n858#" 0.0991154
cap "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" "swmatrix_Tgate$1_9/VDD" 0.126016
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 0.0757688
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gated_control" 0.652415
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 35.7658
cap "swmatrix_Tgate$1_8/gated_control" "m2_n499_n858#" 301.777
cap "m2_n499_n858#" "swmatrix_Tgate$1_9/VDD" 45.8701
cap "swmatrix_Tgate$1_8/T2" "m2_n499_n858#" 1.19674
cap "swmatrix_Tgate$1_9/pfet$24_0/a_2428_n136#" "swmatrix_Tgate$1_8/gated_control" 0.0635354
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/VDD" -23.8707
cap "swmatrix_Tgate$1_9/T1" "m2_n499_n858#" 1.48156
cap "m2_n499_n858#" "swmatrix_Tgate$1_9/VSS" -2.73928
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_9/VDD" -45.6234
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 128.77
cap "swmatrix_Tgate$1_8/pfet$24_0/w_n230_n138#" "m2_n499_n858#" 7.91032
cap "swmatrix_Tgate$1_8/VSS" "m2_n499_n858#" -0.944661
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate$1_9/T1" "m2_n499_n858#" 14.9948
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/T2" -27.3142
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "m2_n499_n858#" 3.38708
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate$1_8/T2" "m2_n499_n858#" 58.7012
cap "swmatrix_Tgate$1_8/gated_control" "m2_n499_n858#" 21.413
cap "swmatrix_Tgate$1_8/VDD" "m2_n499_n858#" 5.68434e-14
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -4.58485
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/T2" -0.516335
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "swmatrix_Tgate$1_8/nfet$39_0/vss" "m2_n499_n858#" 0.346978
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0470159
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gated_control" 0.514443
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.00712936
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" "m2_n499_n858#" 110.491
cap "swmatrix_Tgate$1_8/VDD" "m2_n499_n858#" 10.948
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0469952
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0783598
cap "swmatrix_Tgate$1_8/nfet$39_0/vss" "swmatrix_Tgate$1_8/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "m2_n499_n858#" 10.2466
cap "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" "m2_n499_n858#" 49.6278
cap "swmatrix_Tgate$1_8/T2" "m2_n499_n858#" 40.7295
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.0140986
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0694044
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.0730087
cap "swmatrix_Tgate$1_8/T2" "m2_n499_n858#" 27.6581
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" 0.0638072
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0266306
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gated_control" 0.608043
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" 0.119693
cap "swmatrix_Tgate$1_8/T1" "swmatrix_Tgate$1_8/VDD" 1.30278
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/VDD" -20.5459
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.054691
cap "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" "swmatrix_Tgate$1_8/VDD" 0.162304
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" 0.0390067
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/VDD" 45.411
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" "m2_n499_n858#" 12.1149
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.0691802
cap "swmatrix_Tgate$1_8/T1" "m2_n499_n858#" 47.6292
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.089554
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/VSS" 0.89387
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0514936
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" 74.2769
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/pfet$24_0/a_1628_n136#" 0.0897668
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/VDD" -14.9192
cap "swmatrix_Tgate$1_8/T1" "m2_n499_n858#" 4.99381
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" "m2_n499_n858#" 0.0120791
cap "swmatrix_Tgate$1_8/VDD" "m2_n499_n858#" 60.3884
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/VDD" -36.1852
cap "swmatrix_Tgate$1_8/VSS" "m2_n499_n858#" 0.258902
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" "m2_n499_n858#" 8.87073
cap "swmatrix_Tgate$1_4/gated_control" "m2_n499_n858#" 221.882
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "m2_n499_n858#" 0.0991154
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gated_control" 0.223712
cap "swmatrix_Tgate$1_8/T1" "swmatrix_Tgate$1_8/VDD" 3.50748
cap "swmatrix_Tgate$1_4/T2" "m2_n499_n858#" 1.95489
cap "m2_n499_n858#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 92.8709
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/VDD" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/VDD" 0.165598
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/VSS" -1.9377
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/T1" 2.14913
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/VDD" -9.39894
cap "m2_n499_n858#" "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" 1.74044
cap "m2_n499_n858#" "swmatrix_Tgate$1_4/gated_control" 101.739
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_Tgate$1_4/T2" -27.3142
cap "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" "m2_n499_n858#" 39.7915
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "m2_n499_n858#" 132.248
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "m2_n499_n858#" -0.0318634
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "m2_n499_n858#" 1.7053e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m2_n499_n858#" 0.0783598
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -4.58485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gated_control" 0.455853
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -23.8707
cap "swmatrix_Tgate$1_4/T2" "m2_n499_n858#" 80.137
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/T2" -0.516335
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" "m2_n499_n858#" 9.07965
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "m2_n499_n858#" 12.0956
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "m2_n499_n858#" 108.893
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0470159
cap "swmatrix_Tgate$1_4/VDD" "m2_n499_n858#" 10.9614
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "swmatrix_Tgate$1_4/T1" "m2_n499_n858#" 55.208
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" "m2_n499_n858#" 0.0313439
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gated_control" 0.493722
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "m2_n499_n858#" 9.83391
cap "swmatrix_Tgate$1_4/T2" "m2_n499_n858#" 37.1639
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" "m2_n499_n858#" 0.0390067
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "m2_n499_n858#" 0.211586
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "m2_n499_n858#" 0.0730087
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_4/T1" 4.81025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "m2_n499_n858#" 15.7057
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" "m2_n499_n858#" 0.0324633
cap "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" "m2_n499_n858#" 9.02981
cap "swmatrix_Tgate$1_4/T1" "m2_n499_n858#" 20.8118
cap "swmatrix_Tgate$1_4/VDD" "m2_n499_n858#" 74.4078
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_4/VSS" -11.5943
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" "m2_n499_n858#" 0.131772
cap "swmatrix_Tgate$1_4/VSS" "m2_n499_n858#" 2.31307
cap "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" "swmatrix_Tgate$1_4/VDD" 0.162304
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" "m2_n499_n858#" 15.2923
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "m2_n499_n858#" 0.0991154
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gated_control" 0.566674
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 0.0691802
cap "swmatrix_Tgate$1_7/gated_control" "m2_n499_n858#" 4.47941
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 44.7824
cap "swmatrix_Tgate$1_7/gated_control" "m2_n499_n858#" 304.33
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_4/VDD" -45.5841
cap "swmatrix_Tgate$1_4/pfet$24_0/a_2428_n136#" "swmatrix_Tgate$1_7/gated_control" 0.0897668
cap "swmatrix_Tgate$1_7/T2" "m2_n499_n858#" 1.30326
cap "swmatrix_Tgate$1_4/VSS" "m2_n499_n858#" -2.73928
cap "swmatrix_Tgate$1_4/T1" "m2_n499_n858#" 1.04583
cap "swmatrix_Tgate$1_4/VDD" "m2_n499_n858#" 25.618
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_4/VSS" -23.8707
cap "swmatrix_Tgate$1_7/VDD" "m2_n499_n858#" 5.68434e-14
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/T2" -0.516335
cap "swmatrix_Tgate$1_7/gated_control" "m2_n499_n858#" 15.0384
cap "swmatrix_Tgate$1_7/VSS" "m2_n499_n858#" -0.559117
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "m2_n499_n858#" 4.52559
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 130.428
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_7/VDD" -4.58485
cap "swmatrix_Tgate$1_4/T1" "m2_n499_n858#" 17.498
cap "swmatrix_Tgate$1_7/pfet$24_0/w_n230_n138#" "m2_n499_n858#" 8.8137
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate$1_7/T2" "m2_n499_n858#" 62.253
cap "swmatrix_Tgate$1_7/VDD" "swmatrix_Tgate$1_7/T2" -27.3142
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gated_control" 0.493722
cap "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" "m2_n499_n858#" 55.208
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.00391627
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m2_n499_n858#" 0.0783598
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "m2_n499_n858#" 9.83391
cap "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" "m2_n499_n858#" 108.893
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate$1_7/nfet$39_0/vss" "m2_n499_n858#" 0.17197
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "swmatrix_Tgate$1_7/T2" "m2_n499_n858#" 37.1639
cap "swmatrix_Tgate$1_7/nfet$39_0/vss" "swmatrix_Tgate$1_7/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.0470159
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "swmatrix_Tgate$1_7/VDD" "m2_n499_n858#" 10.9614
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" "m2_n499_n858#" 0.0638072
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_7/VDD" 2.10449
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0227144
cap "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" "swmatrix_Tgate$1_7/VDD" 0.162304
cap "swmatrix_Tgate$1_7/T1" "m2_n499_n858#" 40.0491
cap "swmatrix_Tgate$1_7/VDD" "m2_n499_n858#" 44.4942
cap "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" "m2_n499_n858#" 65.201
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" "m2_n499_n858#" 0.131772
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" "m2_n499_n858#" 0.0390067
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "m2_n499_n858#" 0.0991154
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gated_control" 0.702013
cap "swmatrix_Tgate$1_7/VDD" "swmatrix_Tgate$1_7/VSS" -18.4998
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 0.0691802
cap "swmatrix_Tgate$1_7/VSS" "m2_n499_n858#" 1.17871
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate$1_7/T2" "m2_n499_n858#" 27.5655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "m2_n499_n858#" 0.0730087
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" "m2_n499_n858#" 13.0979
cap "swmatrix_Tgate$1_5/gated_control" "m2_n499_n858#" 262.818
cap "swmatrix_Tgate$1_7/VSS" "m2_n499_n858#" -0.236474
cap "swmatrix_Tgate$1_7/VDD" "m2_n499_n858#" 60.554
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_7/VDD" 2.70577
cap "swmatrix_Tgate$1_7/pfet$24_0/a_1788_n136#" "swmatrix_Tgate$1_5/gated_control" 0.0897668
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" "m2_n499_n858#" 7.16192
cap "swmatrix_Tgate$1_5/gated_control" "swmatrix_Tgate$1_7/VDD" -43.0624
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/VDD" -16.9653
cap "swmatrix_Tgate$1_7/T1" "m2_n499_n858#" 4.19602
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gated_control" 0.0933025
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 104.281
cap "swmatrix_Tgate$1_7/T1" "m2_n499_n858#" 2.39301
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/VSS" -23.8707
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/gated_control" -2.52167
cap "swmatrix_Tgate$1_5/VSS" "m2_n499_n858#" -1.9377
cap "swmatrix_Tgate$1_5/T2" "m2_n499_n858#" 1.95489
cap "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" "m2_n499_n858#" 4.41733
cap "swmatrix_Tgate$1_5/gated_control" "m2_n499_n858#" 60.8024
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -0.515796
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m2_n499_n858#" 0.0783598
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" "m2_n499_n858#" 9.80545
cap "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" "m2_n499_n858#" 47.9256
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "m1_n598_n268#" "m2_n499_n858#" 1.7053e-13
cap "swmatrix_Tgate$1_5/T2" "m1_n598_n268#" -27.3142
cap "swmatrix_Tgate$1_5/T2" "m2_n499_n858#" 80.2296
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0399459
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n858#" 0.0649267
cap "m2_n499_n858#" "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" 10.3355
cap "m1_n598_n268#" "swmatrix_Tgate$1_5/nfet$39_0/vss" -23.8707
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gated_control" 0.492293
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "m1_n598_n268#" -4.06905
cap "swmatrix_Tgate$1_5/T2" "swmatrix_Tgate$1_5/nfet$39_0/vss" -0.516335
cap "swmatrix_Tgate$1_5/nfet$39_0/vss" "m2_n499_n858#" 0.178672
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "m2_n499_n858#" 129.913
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "m2_n499_n858#" 106.825
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0469952
cap "swmatrix_Tgate$1_5/VSS" "swmatrix_Tgate$1_5/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "m2_n499_n858#" "swmatrix_Tgate$1_5/VSS" 0.166176
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "m2_n499_n858#" 9.67746
cap "swmatrix_Tgate$1_5/T1" "m2_n499_n858#" 47.6279
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" "m2_n499_n858#" 0.0638072
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "m2_n499_n858#" "swmatrix_Tgate$1_5/VDD" 11.1605
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0227144
cap "swmatrix_Tgate$1_5/T2" "m2_n499_n858#" 46.0241
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "m2_n499_n858#" 0.0128
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" "m2_n499_n858#" 0.0390067
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0470159
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gated_control" 0.485862
cap "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" "swmatrix_Tgate$1_6/gated_control" 0.0897668
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "m2_n499_n858#" 0.0730087
cap "swmatrix_Tgate$1_6/gated_control" "m2_n499_n858#" 44.4896
cap "swmatrix_Tgate$1_5/VSS" "swmatrix_Tgate$1_5/VDD" -11.5943
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gated_control" 0.538094
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/T1" 4.81025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" "m2_n499_n858#" 0.131772
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "m2_n499_n858#" 15.1364
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "m2_n499_n858#" 0.041891
cap "swmatrix_Tgate$1_5/VSS" "m2_n499_n858#" 2.14794
cap "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" "swmatrix_Tgate$1_5/VDD" 0.162304
cap "swmatrix_Tgate$1_5/T1" "m2_n499_n858#" 20.0323
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "m2_n499_n858#" 0.0991154
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 0.0691802
cap "swmatrix_Tgate$1_5/VDD" "m2_n499_n858#" 78.8029
cap "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" "m2_n499_n858#" 8.28425
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_5/VDD" -6.38365
cap "swmatrix_Tgate$1_5/pfet$24_0/a_1374_0#" "m2_n499_n858#" 0.0769735
cap "swmatrix_Tgate$1_6/T2" "m2_n499_n858#" 1.34712
cap "swmatrix_Tgate$1_5/T1" "m2_n499_n858#" 1.38471
cap "swmatrix_Tgate$1_5/VSS" "swmatrix_Tgate$1_5/VDD" -23.8707
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_5/VDD" -39.2005
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 53.799
cap "swmatrix_Tgate$1_5/VDD" "m2_n499_n858#" 20.1072
cap "swmatrix_Tgate$1_5/VSS" "m2_n499_n858#" -2.73928
cap "swmatrix_Tgate$1_6/gated_control" "m2_n499_n858#" 270.752
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/pfet$24_0/w_n230_n138#" 9.73052
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 130.487
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0649267
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0570907
cap "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" "m2_n499_n858#" 25.5188
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/VDD" -23.8707
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/T2" -0.516335
cap "swmatrix_Tgate$1_6/T2" "swmatrix_Tgate$1_6/VDD" -27.3142
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0250456
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "m2_n499_n858#" 5.2514
cap "swmatrix_Tgate$1_6/VSS" "m2_n499_n858#" -0.348582
cap "swmatrix_Tgate$1_6/T2" "m2_n499_n858#" 62.3018
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/VDD" 1.13687e-13
cap "swmatrix_Tgate$1_6/gated_control" "m2_n499_n858#" 8.64301
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_6/VDD" -4.58485
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0266306
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0470159
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/VDD" 11.1605
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0626603
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0324633
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" 47.6279
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0469952
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0649267
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0783598
cap "swmatrix_Tgate$1_6/nfet$39_0/vss" "swmatrix_Tgate$1_6/VDD" -23.8707
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gated_control" 0.485862
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/T2" 46.0441
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.0140986
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0514936
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0694044
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.00712936
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/nfet$39_0/vss" 0.12656
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "m2_n499_n858#" 9.67737
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 106.825
cap "swmatrix_Tgate$1_6/VSS" "m2_n499_n858#" 1.50896
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" "m2_n499_n858#" 0.131772
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "swmatrix_Tgate$1_6/VDD" "m2_n499_n858#" 43.3783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "m2_n499_n858#" 14.2374
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/T1" 2.9062
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" 0.162304
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "m2_n499_n858#" 0.0991154
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 0.0691802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate$1_6/T1" "m2_n499_n858#" 40.0491
cap "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" "m2_n499_n858#" 58.1929
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/VDD" -16.4537
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" "m2_n499_n858#" 0.0390067
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "m2_n499_n858#" 0.0730087
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gated_control" 0.766735
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" "m2_n499_n858#" 0.0638072
cap "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" "m2_n499_n858#" 18.5926
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 5.71051
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/VDD" -19.0113
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "m2_n499_n858#" 5.45311
cap "swmatrix_Tgate$1_6/VSS" "m2_n499_n858#" -0.731851
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/T1" 1.90406
cap "swmatrix_Tgate$1_0/nfet$39_0/a_94_0#" "m2_n499_n858#" 0.0438597
cap "swmatrix_Tgate$1_6/pfet$24_0/a_1948_n136#" "swmatrix_Tgate$1_0/gated_control" 0.0897668
cap "swmatrix_Tgate$1_6/T1" "m2_n499_n858#" 3.47968
cap "swmatrix_Tgate$1_6/VDD" "m2_n499_n858#" 60.554
cap "swmatrix_Tgate$1_0/gated_control" "swmatrix_Tgate$1_6/VDD" -45.5841
cap "swmatrix_Tgate$1_0/gated_control" "m2_n499_n858#" 282.267
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "m2_n499_n858#" 0.69734
cap "swmatrix_Tgate$1_0/T2" "m2_n499_n858#" 2.00006
cap "m2_n499_n858#" "swmatrix_Tgate$1_0/gated_control" 41.3883
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_0/VDD" -4.58485
cap "m2_n499_n858#" "swmatrix_Tgate$1_0/pfet$24_0/w_n230_n138#" 4.7082
cap "m2_n499_n858#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 128.667
cap "swmatrix_Tgate$1_0/VSS" "swmatrix_Tgate$1_0/VDD" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/T1" 3.40706
cap "swmatrix_Tgate$1_0/VSS" "m2_n499_n858#" -1.73542
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.0140986
cap "m2_n499_n858#" "swmatrix_Tgate$1_0/nfet$39_0/vss" 0.141518
cap "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" "m2_n499_n858#" 47.6279
cap "swmatrix_Tgate$1_0/VDD" "swmatrix_Tgate$1_0/nfet$39_0/vss" -23.8707
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0694044
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.089554
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0626603
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "m2_n499_n858#" 9.67737
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gated_control" 0.485862
cap "swmatrix_Tgate$1_0/T2" "m2_n499_n858#" 89.1134
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0123137
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0250456
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.00712936
cap "swmatrix_Tgate$1_0/T2" "swmatrix_Tgate$1_0/VDD" -27.3142
cap "swmatrix_Tgate$1_0/T2" "swmatrix_Tgate$1_0/nfet$39_0/vss" -0.516335
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "m2_n499_n858#" 106.825
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0783598
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0649267
cap "m2_n499_n858#" "swmatrix_Tgate$1_0/VDD" 11.1605
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gated_control" 0.528018
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" "m2_n499_n858#" 10.518
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/VSS" 0.409736
cap "swmatrix_Tgate$1_3/T1" "m2_n499_n858#" 52.917
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" "m2_n499_n858#" 0.0638072
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_3/VDD" 0.162304
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 0.0691802
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0347022
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/VDD" 11.6886
cap "swmatrix_Tgate$1_0/T2" "m2_n499_n858#" 37.1283
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "m2_n499_n858#" 108.102
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" "m2_n499_n858#" 0.0390067
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0649267
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0469952
cap "swmatrix_Tgate$1_3/T1" "m2_n499_n858#" 13.9453
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/T1" 4.81025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "m2_n499_n858#" 0.0730087
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gated_control" 0.467358
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "m2_n499_n858#" 0.0991154
cap "swmatrix_Tgate$1_0/pfet$24_0/a_1308_n136#" "swmatrix_Tgate$1_3/gated_control" 0.0897668
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" "m2_n499_n858#" 0.131772
cap "swmatrix_Tgate$1_3/VSS" "m2_n499_n858#" 1.73925
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" "m2_n499_n858#" 13.7266
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/VSS" -11.5943
cap "swmatrix_Tgate$1_3/gated_control" "m2_n499_n858#" 85.4262
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/gated_control" -13.2609
cap "swmatrix_Tgate$1_3/VDD" "m2_n499_n858#" 82.283
cap "swmatrix_Tgate$1_3/gated_control" "swmatrix_Tgate$1_3/VDD" -32.3232
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/VDD" -23.8707
cap "swmatrix_Tgate$1_3/T1" "m2_n499_n858#" 1.38471
cap "swmatrix_Tgate$1_3/VDD" "m2_n499_n858#" 14.983
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 62.8156
cap "swmatrix_Tgate$1_3/gated_control" "m2_n499_n858#" 235.66
cap "swmatrix_Tgate$1_3/VSS" "m2_n499_n858#" -2.73928
cap "swmatrix_Tgate$1_3/T2" "m2_n499_n858#" 1.95489
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/VSS" -23.8707
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" 0.292232
cap "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" "m2_n499_n858#" 26.3166
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate$1_3/VSS" "m2_n499_n858#" -0.183457
cap "swmatrix_Tgate$1_3/T2" "swmatrix_Tgate$1_3/VSS" -0.516335
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" "m2_n499_n858#" 5.82065
cap "swmatrix_Tgate$1_3/VDD" "m2_n499_n858#" 1.13687e-13
cap "swmatrix_Tgate$1_3/gated_control" "m2_n499_n858#" 2.53496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/T2" -27.3142
cap "swmatrix_Tgate$1_3/pfet$24_0/w_n230_n138#" "m2_n499_n858#" 10.8464
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_3/VDD" -4.58485
cap "swmatrix_Tgate$1_3/T2" "m2_n499_n858#" 70.6668
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 128.478
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "swmatrix_Tgate$1_3/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "swmatrix_Tgate$1_3/T1" "m2_n499_n858#" 53.4762
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "m2_n499_n858#" 110.491
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.0470159
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" "m2_n499_n858#" 0.0390067
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "m2_n499_n858#" 0.246276
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" 0.506583
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "swmatrix_Tgate$1_3/T2" "m2_n499_n858#" 37.2736
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "m2_n499_n858#" 10.0901
cap "swmatrix_Tgate$1_3/VDD" "m2_n499_n858#" 10.8753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m2_n499_n858#" 0.0783598
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "m2_n499_n858#" 14.9643
cap "swmatrix_Tgate$1_3/T1" "m2_n499_n858#" 34.2008
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" "m2_n499_n858#" 0.131772
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/T1" 3.7079
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" "m2_n499_n858#" 18.3903
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "m2_n499_n858#" 0.0991154
cap "swmatrix_Tgate$1_3/VDD" "m2_n499_n858#" 42.5476
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 0.0691802
cap "swmatrix_Tgate$1_3/VSS" "m2_n499_n858#" 1.76137
cap "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" "m2_n499_n858#" 47.5191
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" 0.717434
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" "swmatrix_Tgate$1_3/VDD" 0.162304
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/VSS" -14.4077
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "m2_n499_n858#" 0.0730087
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" "m2_n499_n858#" 0.0638072
cap "swmatrix_Tgate$1_3/T1" "m2_n499_n858#" 2.68188
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/VDD" 60.554
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/VSS" -1.2691
cap "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 14.7271
cap "swmatrix_Tgate$1_1/gated_control" "m2_n499_n858#" 288.112
cap "swmatrix_Tgate$1_3/T1" "swmatrix_Tgate$1_3/VDD" 1.10235
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "m2_n499_n858#" 3.7443
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/VDD" -21.0574
cap "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate$1_1/gated_control" "swmatrix_Tgate$1_3/pfet$24_0/a_2108_n136#" 0.0897668
cap "swmatrix_Tgate$1_1/gated_control" "swmatrix_Tgate$1_3/VDD" -45.5841
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 126.658
cap "swmatrix_Tgate$1_1/VDD" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -4.58485
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/T1" 4.20485
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/pfet$24_0/w_n230_n138#" 5.82405
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/T2" 10.3651
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/VSS" -1.55975
cap "swmatrix_Tgate$1_1/VSS" "swmatrix_Tgate$1_1/VDD" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/gated_control" 35.5725
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "m2_n499_n858#" 1.2666
cap "swmatrix_Tgate$1_1/T2" "swmatrix_Tgate$1_1/nfet$39_0/vss" -0.516335
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "m2_n499_n858#" 10.0901
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gated_control" 0.506583
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0626603
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0694044
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0250456
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "swmatrix_Tgate$1_1/VDD" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/nfet$39_0/vss" 0.250693
cap "swmatrix_Tgate$1_1/T2" "swmatrix_Tgate$1_1/VDD" -27.3142
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/T2" 80.3429
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0470159
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0649267
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0297636
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.00712936
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/VDD" 10.8753
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 110.491
cap "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" "m2_n499_n858#" 53.4762
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.089554
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.0140986
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0783598
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" 0.0638072
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.054691
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0266306
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 0.162304
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/VDD" 17.7943
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0649267
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" "m2_n499_n858#" 10.4047
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.0691802
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" 0.0390067
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/VSS" -23.8707
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0172316
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/T2" 36.9259
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 97.4278
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.0683541
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.089554
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0514936
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/VSS" 0.376711
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/T1" 53.3609
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gated_control" 0.522302
cap "swmatrix_Tgate$1_2/gated_control" "swmatrix_Tgate$1_2/VDD" -20.1382
cap "swmatrix_Tgate$1_2/T1" "m2_n499_n858#" 6.85533
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "m2_n499_n858#" 0.00465455
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gated_control" 0.423773
cap "swmatrix_Tgate$1_2/VSS" "m2_n499_n858#" 1.48744
cap "swmatrix_Tgate$1_2/gated_control" "m2_n499_n858#" 126.363
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" "m2_n499_n858#" 0.131772
cap "swmatrix_Tgate$1_2/VDD" "m2_n499_n858#" 80.4708
cap "swmatrix_Tgate$1_2/gated_control" "swmatrix_Tgate$1_1/pfet$24_0/a_1468_n136#" 0.0897668
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" "m2_n499_n858#" 12.858
cap "swmatrix_Tgate$1_2/T1" "swmatrix_Tgate$1_2/VDD" 4.81025
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/VDD" -11.5943
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "m2_n499_n858#" 0.0991154
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 71.8322
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/gated_control" -25.4459
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/T2" 1.95489
cap "swmatrix_Tgate$1_2/VSS" "m2_n499_n858#" -2.73928
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/T1" 1.92983
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/VDD" 9.8589
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/gated_control" 197.258
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/VDD" -23.8707
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/T2" -0.516335
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 130.136
cap "swmatrix_Tgate$1_2/T2" "m2_n499_n858#" 70.8692
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate$1_2/pfet$24_0/w_n230_n138#" "m2_n499_n858#" 11.6771
cap "swmatrix_Tgate$1_2/VSS" "m2_n499_n858#" 0.101385
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" "m2_n499_n858#" 6.80262
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gated_control" 0.341533
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_2/VDD" -4.58485
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/T2" -27.3142
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/VDD" -23.8707
cap "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" "m2_n499_n858#" 32.4176
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate$1_2/VDD" "m2_n499_n858#" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0626603
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/nfet$39_0/vss" 0.291686
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" "m2_n499_n858#" 10.2466
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0470159
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m2_n499_n858#" 0.0783598
cap "swmatrix_Tgate$1_2/nfet$39_0/vss" "swmatrix_Tgate$1_2/VDD" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/VDD" 10.948
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gated_control" 0.514443
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0469952
cap "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" "m2_n499_n858#" 110.491
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.0140986
cap "swmatrix_Tgate$1_2/T2" "m2_n499_n858#" 39.133
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "m2_n499_n858#" 51.3596
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.089554
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" "m2_n499_n858#" 0.0390067
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" 15.5346
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" 30.469
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/I" 0.131772
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" 16.3286
cap "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" "swmatrix_Tgate$1_2/VSS" 0.0249991
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A2" 0.0638072
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gated_control" 0.660274
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/VSS" 1.92649
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.0691802
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 0.0991154
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.054691
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/VDD" 41.6516
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" 4.50961
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.0730087
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 36.8461
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/VDD" -10.5271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" "m2_n499_n858#" 0.640804
cap "swmatrix_Tgate$1_2/pfet$24_0/a_2174_0#" "m2_n499_n858#" 0.837684
cap "swmatrix_Tgate$1_2/pfet$24_0/a_2108_n136#" "m2_n499_n858#" 0.144821
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/VDD" 2.01779
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/VDD" 0.588602
cap "swmatrix_Tgate$1_2/VSS" "m2_n499_n858#" 0.0977179
cap "swmatrix_Tgate$1_2/pfet$24_0/a_2174_0#" "swmatrix_Tgate$1_2/VDD" 0.300641
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/PHI_1" 1.15778
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/T1" 10.065
cap "ShiftReg_row_10_2$1_0/D_in" "swmatrix_Tgate$1_9/T1" 2.90526
cap "swmatrix_Tgate$1_9/gated_control" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.80077
cap "ShiftReg_row_10_2$1_0/EN" "swmatrix_Tgate$1_9/gated_control" 93.8066
cap "swmatrix_Tgate$1_9/nfet$39_0/a_94_0#" "ShiftReg_row_10_2$1_0/EN" 7.17544
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.118022
cap "ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_Tgate$1_9/gated_control" 6.65197
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_9/VSS" 0.376159
cap "ShiftReg_row_10_2$1_0/EN" "swmatrix_Tgate$1_9/VSS" 26.7604
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/T1" -6.74997
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/PHI_2" 18.2787
cap "ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_Tgate$1_9/VSS" 3.37377
cap "via_dev$91_2/m2_0_0#" "swmatrix_Tgate$1_9/T1" 5.38223
cap "swmatrix_Tgate$1_9/gated_control" "swmatrix_Tgate$1_9/T1" 60.7732
cap "ShiftReg_row_10_2$1_0/EN" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 13.4573
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/gated_control" 45.5195
cap "swmatrix_Tgate$1_9/nfet$39_0/a_94_0#" "ShiftReg_row_10_2$1_0/PHI_2" 2.75493
cap "ShiftReg_row_10_2$1_0/D_in" "swmatrix_Tgate$1_9/gated_control" 1.75293
cap "ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.848196
cap "swmatrix_Tgate$1_9/T1" "swmatrix_Tgate$1_9/VSS" 0.341432
cap "ShiftReg_row_10_2$1_0/EN" "ShiftReg_row_10_2$1_0/PHI_1" 0.00960535
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/VSS" 21.7362
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.03556
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/gated_control" 62.3905
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/VSS" 220.462
cap "ShiftReg_row_10_2$1_0/EN" "swmatrix_Tgate$1_9/T1" 28.2905
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 5.70874
cap "via_dev$91_2/m2_0_0#" "swmatrix_Tgate$1_9/gated_control" 4.52492
cap "ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_Tgate$1_9/T1" 2.12462
cap "ShiftReg_row_10_2$1_0/PHI_2" "ShiftReg_row_10_2$1_0/PHI_1" 0.00643917
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/gated_control" 0.601376
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 11.7308
cap "swmatrix_Tgate$1_9/gated_control" "swmatrix_Tgate$1_9/VSS" 89.9282
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/EN" 19.0739
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/T2" 5.44609
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.071782
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.142832
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/T2" 7.17793
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/T1" -10.9948
cap "swmatrix_Tgate$1_9/gated_control" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.04931
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/gated_control" 0.658718
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/gated_control" 1.09937
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate$1_9/T2" 0.184432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0511875
cap "ShiftReg_row_10_2$1_0/D_in" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.100666
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/gated_control" 0.40943
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/gated_control" 0.12295
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 3.28147
cap "ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_Tgate$1_9/T2" 2.44368
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/EN" 15.1576
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/T2" 8.9803
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "via_dev$91_2/m2_0_0#" 90.767
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.185119
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0937237
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_9/T1" 0.28698
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/T1" 0.395731
cap "swmatrix_Tgate$1_9/gated_control" "swmatrix_Tgate$1_9/T1" 137.107
cap "ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_Tgate$1_9/gated_control" 0.106122
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_9/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.165134
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/gated_control" 0.771624
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/T1" 8.62024
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/EN" 13.3477
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_9/T2" 0.352428
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/T2" 3.85666
cap "swmatrix_Tgate$1_9/T1" "via_dev$91_2/m2_0_0#" 9.57449
cap "swmatrix_Tgate$1_9/gated_control" "swmatrix_Tgate$1_9/T2" 114.732
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/T2" 0.985803
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/T1" 9.94644
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/T1" 0.488137
cap "ShiftReg_row_10_2$1_0/D_in" "swmatrix_Tgate$1_9/T2" 2.26949
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -26.3917
cap "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" "swmatrix_Tgate$1_9/gated_control" 1.48342
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/gated_control" 0.552093
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/T2" 25.6392
cap "ShiftReg_row_10_2$1_0/D_in" "swmatrix_Tgate$1_9/gated_control" 0.651895
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/EN" 26.3966
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/gated_control" 54.1092
cap "swmatrix_Tgate$1_9/T2" "via_dev$91_2/m2_0_0#" 4.11776
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/T2" 6.92927
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/T2" 3.28784
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_9/T2" 0.276284
cap "swmatrix_Tgate$1_9/gated_control" "ShiftReg_row_10_2$1_0/EN" 0.397677
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.0803467
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/T2" 4.89096
cap "m2_n499_n858#" "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" 15.0836
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/PHI_1" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.157597
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.00384233
cap "swmatrix_Tgate$1_9/T2" "m2_n499_n858#" 11.1311
cap "swmatrix_Tgate$1_9/T2" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" -0.845185
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.339585
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 6.68619
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0299699
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 1.09838
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.179131
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gated_control" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 16.1731
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/PHI_1" 2.76026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_9/T2" 0.00406459
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -3.03679
cap "swmatrix_Tgate$1_9/T2" "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" -3.21496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 2.84175
cap "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.07084
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" 8.87659
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 2.90539
cap "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.17064
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.42238
cap "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gated_control" 12.8945
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/T2" 48.058
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.88115
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/T2" 11.9135
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 1.17024
cap "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.46741
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" 1.57072
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gated_control" "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" 129.713
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/T2" 2.98318
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gated_control" 225.395
cap "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -13.9839
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/nfet$39_0/vss" 2.50778
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gated_control" 41.8813
cap "m2_n499_n858#" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 10.4442
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" 12.5888
cap "swmatrix_Tgate$1_9/T2" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -5.96681
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" 29.3523
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_9/T2" 17.6037
cap "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0292021
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 7.83034
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_9/T2" 0.505774
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 5.52577
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/T1" 15.736
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/T1" 0.11929
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_9/T2" 0.180589
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_9/T2" 13.3412
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/T2" 2.80393
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.79695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_9/T2" 17.272
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 2.31923
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" 3.03563
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_9/T2" 148.14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.790245
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_9/T2" 0.191036
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 10.0756
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/T1" 10.9793
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 1.07261
cap "m2_n499_n858#" "swmatrix_Tgate$1_9/T1" 18.7564
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 16.7579
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.0610521
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_9/T2" 0.542518
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/T2" -6.49793
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_9/T1" 0.0934289
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_9/T2" 3.66376
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 4.36819
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 1.13687e-13
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 0.099069
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.792804
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_9/T1" 0.0420109
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/T1" 0.305867
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/T2" 30.6518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_9/T1" 136.695
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/T2" 4.12891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_9/T1" 0.107803
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.362269
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.50778
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.360886
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/T1" -14.3945
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_9/T2" 6.82319
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_9/T1" 0.28321
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 1.00937
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "swmatrix_Tgate$1_9/T2" 33.9011
cap "swmatrix_Tgate$1_9/T2" "m2_n499_n858#" 11.5951
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/nfet$39_0/vss" -23.8707
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.54495
cap "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 5.48353
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" 2.04697
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_8/gated_control" 8.96072
cap "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" "swmatrix_Tgate$1_9/VSS" 13.5919
cap "swmatrix_Tgate$1_9/T1" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.631402
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" 0.427459
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_9/VSS" 27.7015
cap "m2_n499_n858#" "swmatrix_Tgate$1_9/T1" 11.4109
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "swmatrix_Tgate$1_9/T1" 0.155654
cap "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" 0.0128134
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_9/T1" 15.3107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_9/VSS" 2.50778
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 4.25099
cap "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 26.9822
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" 3.2345
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/VSS" 15.6289
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 5.19784
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_9/T1" 1.12482
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" -0.733706
cap "swmatrix_Tgate$1_9/T1" "swmatrix_Tgate$1_9/VSS" 25.4353
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 14.2317
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/Q[1]" 2.73026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" "swmatrix_Tgate$1_9/T1" 6.34703
cap "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" "swmatrix_Tgate$1_8/gated_control" 1.59889
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/gated_control" 0.549455
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.0803467
cap "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" 0.297058
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 85.3048
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/T1" 4.18501
cap "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 0.0354001
cap "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" "swmatrix_Tgate$1_9/VSS" 1.40303
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" 0.433816
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.180047
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/T1" -1.85112
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 1.93783
cap "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 0.0418886
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_9/VSS" 43.7217
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" 1.83744
cap "m2_n499_n858#" "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" 2.12053
cap "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 3.64774
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" 4.06626
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/VSS" 2.50778
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 2.09436
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" 0.814266
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_9/pfet$24_0/a_2334_0#" 0.832617
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_8/T2" 11.95
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/T1" -8.04572
cap "swmatrix_Tgate$1_8/T2" "m2_n499_n858#" 1.44323
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/T1" 0.28698
cap "swmatrix_Tgate$1_8/T2" "swmatrix_Tgate$1_8/gated_control" 58.0923
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_8/gated_control" 0.451251
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_8/T2" 12.336
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.278232
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_8/gated_control" 0.587328
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/T1" 6.28383
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135636
cap "swmatrix_Tgate$1_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" 3.7843
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0691619
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.698735
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_8/gated_control" 2.82703
cap "m2_n499_n858#" "swmatrix_Tgate$1_9/T1" 9.57449
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_9/T1" 133.637
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/D" "swmatrix_Tgate$1_8/gated_control" 0.580147
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.166151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/D" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.131907
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/T1" 5.9347
cap "swmatrix_Tgate$1_9/pfet$24_0/a_2428_n136#" "swmatrix_Tgate$1_8/gated_control" 1.69917
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_9/T1" 0.590309
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_8/gated_control" 7.66908
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" 3.82607
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.035891
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.231908
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_9/VDD" -18.8676
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_9/VDD" -7.23598
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 0.0511212
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_8/T2" 0.856481
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0287128
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_8/gated_control" 22.238
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_8/T2" 3.11188
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 4.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 8.19233
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/gated_control" 3.97547
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 35.7658
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_8/gated_control" 3.24174
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_8/gated_control" 102.705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_9/T1" 0.155976
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.154346
cap "swmatrix_Tgate$1_8/T2" "swmatrix_Tgate$1_9/VDD" -1.65191
cap "swmatrix_Tgate$1_9/VSS" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.74008
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 1.23245
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/T2" 2.50326
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_9/VDD" 1.12746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/D" "swmatrix_Tgate$1_9/T1" 0.248745
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_8/T2" 18.2127
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_9/T1" -13.5732
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_8/gated_control" 0.733858
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 0.050787
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_8/pfet$24_0/w_n230_n138#" 9.44615
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_8/T2" 198.924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/gated_control" 0.878043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_8/gated_control" 0.513444
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_8/T2" 6.29088
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 65.4454
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/T1" 12.5782
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_9/T1" 8.80338
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.291907
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_8/T2" 2.76026
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 0.0330918
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_8/T2" 1.06539
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_8/gated_control" 0.0376443
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/VDD" 0.0803467
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.137518
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/T2" -5.587
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 1.47413
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_8/T2" -1.02783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.477479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.10796
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 2.02928
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/T2" 43.0748
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/VSS" 2.50778
cap "m2_n499_n858#" "swmatrix_Tgate$1_9/T1" 11.4109
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_8/T2" 24.046
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 6.84951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_8/gated_control" 0.135852
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/gated_control" 51.5583
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.30081
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0855077
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/T1" 0.553889
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 0.0204415
cap "swmatrix_Tgate$1_9/T1" "swmatrix_Tgate$1_8/T2" -3.21496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0159506
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/T1" 0.276153
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -19.0291
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/T2" 7.3039
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/VDD" -23.8707
cap "swmatrix_Tgate$1_8/gated_control" "swmatrix_Tgate$1_9/T1" 139.592
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_8/T2" 0.264286
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 11.5426
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 4.46253
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0789196
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" "swmatrix_Tgate$1_8/pfet$24_0/w_n230_n138#" 2.36221
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_8/T2" 6.3867
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 6.42744
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/T1" 0.340887
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/T2" 7.59471
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/pfet$24_0/w_n230_n138#" 4.17064
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/T2" 4.48872
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 0.107376
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.85498
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/T2" -6.5562
cap "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.21524
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" -14.2174
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_8/T2" 0.330406
cap "swmatrix_Tgate$1_8/nfet$39_0/vss" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 6.25369
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 18.2026
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/nfet$39_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.929583
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 9.65017
cap "swmatrix_Tgate$1_8/nfet$39_0/vss" "swmatrix_Tgate$1_8/T2" 35.4482
cap "swmatrix_Tgate$1_8/T2" "m2_n499_n858#" 12.1823
cap "swmatrix_Tgate$1_8/nfet$39_0/vss" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 9.20934
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 1.44181
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.142423
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 17.1725
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.0851715
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_8/T2" 155.67
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 127.65
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.436319
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_8/T2" 6.54981
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_8/T2" 6.40687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 0.328524
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.75198
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.358673
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_8/T2" 17.1477
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_8/T2" 4.9312
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" 3.03563
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.503485
cap "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.98642
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_8/nfet$39_0/vss" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_8/T2" 0.352428
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 0.287473
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/T2" 32.1314
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 13.0216
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/T2" 3.75403
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_8/nfet$39_0/vss" 0.204789
cap "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 12.135
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/T1" 13.3799
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/T2" 12.9959
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/T2" 6.13492
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" 1.73898
cap "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0732432
cap "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" "swmatrix_Tgate$1_8/VDD" 1.02956
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.74043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/VDD" 3.67604
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" 3.90107
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/T1" 4.16005
cap "swmatrix_Tgate$1_8/T1" "m2_n499_n858#" 16.6675
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 2.50778
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" 1.66028
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" 2.88575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/T2" 21.154
cap "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" 0.0757672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_8/T1" 0.286993
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/VDD" 0.814517
cap "swmatrix_Tgate$1_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 135.673
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/T2" 3.3308
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_8/T2" 10.862
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/T1" -11.2514
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_8/VDD" 2.1583
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/T2" 1.8897
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 19.5888
cap "swmatrix_Tgate$1_8/T2" "m2_n499_n858#" 8.03499
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/T1" 15.0024
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 2.2779
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" 1.04839
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_8/T2" 0.0524689
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" 0.109258
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/T1" 0.311244
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/T1" 0.958567
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 102.562
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.50235
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/VDD" 2.74629
cap "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.896298
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/T2" -4.1165
cap "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" "swmatrix_Tgate$1_4/gated_control" 0.249648
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/VDD" 3.0337
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/VDD" 2.72638
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "swmatrix_Tgate$1_8/T2" 0.249155
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/T2" 29.8909
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" 0.119871
cap "swmatrix_Tgate$1_8/T1" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.701581
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/Q[2]" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_4/gated_control" 1.87575
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/T1" 4.1535
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.32778
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_8/VSS" 0.480441
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/T1" 9.57449
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/T1" 0.885617
cap "swmatrix_Tgate$1_8/T1" "swmatrix_Tgate$1_8/VSS" 17.3087
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_8/T1" 1.12482
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate$1_8/VSS" 3.7843
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_8/T1" 0.555753
cap "swmatrix_Tgate$1_8/pfet$24_0/a_1628_n136#" "swmatrix_Tgate$1_8/VSS" 0.0544867
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_4/gated_control" 0.0476723
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135636
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/pfet$24_0/a_1694_0#" 3.76753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_2" "swmatrix_Tgate$1_4/gated_control" 0.0343853
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate$1_8/T1" 0.155976
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/VSS" -5.91689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_8/VSS" 0.22988
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_4/gated_control" 2.09436
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 3.45464
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_8/T1" 0.0165043
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/T1" -1.10943
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_4/gated_control" 0.0461836
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/gated_control" 24.1125
cap "m2_n499_n858#" "swmatrix_Tgate$1_4/gated_control" 4.52492
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_4/gated_control" 0.329513
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/VSS" 125.056
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate$1_8/VDD" 1.12746
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_4/gated_control" 2.83575
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/T1" 86.705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_8/VDD" 0.00736512
cap "swmatrix_Tgate$1_8/pfet$24_0/a_1628_n136#" "swmatrix_Tgate$1_4/gated_control" 4.84545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate$1_4/gated_control" 0.573776
cap "swmatrix_Tgate$1_8/pfet$24_0/a_1694_0#" "swmatrix_Tgate$1_8/VSS" 2.6316
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_4/gated_control" 18.6424
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_8/VSS" 4.96593
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0654845
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_2" "swmatrix_Tgate$1_8/T1" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_8/T1" 15.0798
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.137518
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/T1" -13.3679
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 15.1576
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_8/VSS" 3.20639
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "swmatrix_Tgate$1_4/gated_control" 2.54844
cap "swmatrix_Tgate$1_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate$1_4/gated_control" 0.199201
cap "swmatrix_Tgate$1_4/gated_control" "swmatrix_Tgate$1_8/VSS" 53.7833
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_4/T2" 0.523815
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0408429
cap "m2_n499_n858#" "swmatrix_Tgate$1_8/T1" 9.57449
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.100666
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/T2" 8.79
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_4/T2" 3.2978
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_4/gated_control" 1.04931
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_4/gated_control" 0.651063
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.131907
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate$1_4/gated_control" 0.533964
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_4/T2" -4.83026
cap "swmatrix_Tgate$1_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.553889
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_4/gated_control" 0.635181
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135379
cap "swmatrix_Tgate$1_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 12.5677
cap "swmatrix_Tgate$1_8/T1" "swmatrix_Tgate$1_8/VSS" 8.58985
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_4/gated_control" 0.951271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/VSS" 1.27479
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.12008
cap "m2_n499_n858#" "swmatrix_Tgate$1_4/T2" 4.22006
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_2" "swmatrix_Tgate$1_4/T2" 3.60376
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0957093
cap "swmatrix_Tgate$1_8/T1" "swmatrix_Tgate$1_4/gated_control" 137.107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.359326
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate$1_4/T2" 2.5044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.153831
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate$1_8/T1" 0.248745
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/gated_control" 0.878043
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 6.3867
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/VSS" -23.8707
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 24.0632
cap "swmatrix_Tgate$1_4/T2" "swmatrix_Tgate$1_8/VSS" 26.4426
cap "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -27.0034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_4/T2" 4.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_8/T1" 0.0789196
cap "swmatrix_Tgate$1_4/T2" "swmatrix_Tgate$1_4/gated_control" 116.053
cap "m2_n499_n858#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 92.8709
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_8/T1" 0.47461
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.154346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_2" "swmatrix_Tgate$1_4/gated_control" 0.0675229
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_4/T2" 13.2935
cap "swmatrix_Tgate$1_8/pfet$24_0/w_n230_n138#" "swmatrix_Tgate$1_8/T1" 0.923505
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0691619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate$1_4/gated_control" 0.0511962
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_4/T2" 3.11188
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/T2" 4.51413
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_Tgate$1_4/T2" -5.96681
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.71402
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/T2" 5.2839
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gated_control" 16.3187
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.0399599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 0.146865
cap "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gated_control" 131.02
cap "swmatrix_Tgate$1_4/T2" "m2_n499_n858#" 11.1311
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" 0.0885231
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 9.5429
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" 2.46741
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 1.13687e-13
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/T2" 48.4499
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -2.42506
cap "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" 13.0216
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 0.742239
cap "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" -14.0121
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_4/T2" 0.184432
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gated_control" 12.1264
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" 0.0623062
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 1.17076
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_4/T2" 6.99045
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.05057
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" 2.76026
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "m2_n499_n858#" 8.34035
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" 0.556127
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.0395038
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.07656
cap "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" "m2_n499_n858#" 15.3361
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_4/T2" 18.3473
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 5.93905
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_4/T2" -1.02783
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" 9.52027
cap "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_4/T2" -3.21496
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 1.57932
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gated_control" 41.8813
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.23299
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gated_control" 225.395
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" 0.14053
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" 0.0204415
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/T2" 1.30797
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 2.11789
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" 29.3523
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 0.0996017
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_4/T2" 3.03563
cap "swmatrix_Tgate$1_4/T1" "m2_n499_n858#" 18.5039
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.352428
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 30.6518
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 17.5886
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/T2" 1.89274
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "swmatrix_Tgate$1_4/T2" 18.1316
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_4/VDD" 1.13687e-13
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.63647
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/Q[3]" 0.992357
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 5.76346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 3.38924
cap "swmatrix_Tgate$1_4/T2" "m2_n499_n858#" 11.5951
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 135.387
cap "swmatrix_Tgate$1_4/T1" "swmatrix_Tgate$1_4/VDD" -14.3663
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 0.0806491
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_4/T2" 7.08483
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/Q[3]" 0.290239
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.495811
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/T1" 10.5403
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 1.02063
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.831613
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_4/T2" 4.36819
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_4/VDD" 9.97735
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_4/T1" 1.06594
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_4/T2" 0.542518
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/Q[3]" 0.242501
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 41.8813
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 148.14
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/VDD" -23.8707
cap "swmatrix_Tgate$1_4/T2" "swmatrix_Tgate$1_4/VDD" -6.49793
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 15.3033
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/Q[3]" 5.47445
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/Q[3]" 0.585149
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_4/VDD" 2.72638
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.287473
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/T2" 35.4873
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/T1" 0.266217
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 0.861238
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_4/T2" 10.6236
cap "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.771057
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 14.0329
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" 4.71692
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" 0.307553
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate$1_4/T1" 4.17451
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/gated_control" 2.09436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" 0.0252673
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" 0.667925
cap "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.249155
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 2.50778
cap "swmatrix_Tgate$1_4/T1" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.701581
cap "swmatrix_Tgate$1_7/gated_control" "m2_n499_n858#" 4.42796
cap "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_2" 0.0108758
cap "swmatrix_Tgate$1_4/VSS" "swmatrix_Tgate$1_4/T1" 25.7943
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.303497
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 3.67604
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_4/T1" 1.59486
cap "swmatrix_Tgate$1_4/VSS" "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" 1.02251
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/Q[3]" 1.92263
cap "swmatrix_Tgate$1_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 10.6158
cap "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.119871
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_4/T1" 21.7843
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/Q[3]" 2.7912
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" 1.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" 25.6607
cap "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" "swmatrix_Tgate$1_7/gated_control" 2.2877
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 2.50778
cap "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" "m2_n499_n858#" 2.01822
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.74043
cap "swmatrix_Tgate$1_4/VSS" "swmatrix_Tgate$1_4/VDD" 20.7001
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 2.16567
cap "swmatrix_Tgate$1_4/VSS" "swmatrix_Tgate$1_7/gated_control" 75.023
cap "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 5.21416
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" 0.276097
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_7/gated_control" 9.78379
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" 7.52142
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" 0.0910689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_4/T1" 74.4037
cap "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_2" 0.131046
cap "swmatrix_Tgate$1_4/T1" "m2_n499_n858#" 11.4109
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" 2.63648
cap "swmatrix_Tgate$1_4/VSS" "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" 13.0018
cap "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.0524689
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 5.25665
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_4/T1" 1.12482
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 24.1117
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" -0.616609
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_7/T2" 5.37965
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.166151
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -9.56642
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_7/gated_control" 0.698735
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_7/gated_control" 9.67316
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_2" 1.60687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/T1" 7.65842
cap "swmatrix_Tgate$1_4/VSS" "swmatrix_Tgate$1_4/T1" 5.4622
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_7/gated_control" 2.82703
cap "swmatrix_Tgate$1_4/T1" "m2_n499_n858#" 9.57449
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_7/T2" 1.11668
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0287128
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/gated_control" 0.0724675
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_7/T2" 65.3339
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_7/T2" 4.02956
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_7/T2" -2.15375
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_7/gated_control" 0.037409
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/Q" 0.248745
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 9.63592
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_7/T2" 3.11188
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/gated_control" 13.6792
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" 3.7843
cap "swmatrix_Tgate$1_4/VSS" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.03802
cap "swmatrix_Tgate$1_4/VSS" "swmatrix_Tgate$1_7/gated_control" 75.6802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/T2" 2.99796
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_7/T2" 0.523815
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_4/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_4/T1" 0.155976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_7/T2" 0.542518
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 44.7824
cap "swmatrix_Tgate$1_4/T1" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.555753
cap "swmatrix_Tgate$1_7/gated_control" "m2_n499_n858#" 0.0969627
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_4/T1" 142.853
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_7/T2" 0.669473
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_4/pfet$24_0/a_2654_0#" 0.940307
cap "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_4/T1" -12.4444
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_7/gated_control" 0.899063
cap "swmatrix_Tgate$1_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_2" 0.0976097
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/Q" 0.131907
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/T2" 13.433
cap "swmatrix_Tgate$1_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/Q" 0.580147
cap "swmatrix_Tgate$1_4/VSS" "swmatrix_Tgate$1_7/T2" 14.0068
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0789196
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/T1" 0.28698
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_7/T2" 0.154346
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_4/pfet$24_0/a_2428_n136#" 2.8074
cap "swmatrix_Tgate$1_7/T2" "m2_n499_n858#" 1.88167
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_7/gated_control" 0.624972
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135636
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate$1_7/T2" 0.0691619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_4/T1" 0.0734929
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 3.34167
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" 1.12746
cap "swmatrix_Tgate$1_4/T1" "m2_n499_n858#" 11.6634
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.477479
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/VDD" 18.8267
cap "swmatrix_Tgate$1_4/T1" "swmatrix_Tgate$1_7/VDD" -13.6015
cap "swmatrix_Tgate$1_7/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.71402
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/T2" 44.8288
cap "swmatrix_Tgate$1_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0937988
cap "swmatrix_Tgate$1_7/pfet$24_0/w_n230_n138#" "swmatrix_Tgate$1_7/gated_control" 10.2534
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 10.1752
cap "swmatrix_Tgate$1_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/VDD" 0.0656313
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/gated_control" 50.8713
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_7/T2" 6.99045
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_4/T1" 0.480396
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.370822
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_7/T2" 204.877
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_7/gated_control" 0.00429851
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/VDD" -23.8707
cap "swmatrix_Tgate$1_7/T2" "m2_n499_n858#" 7.89114
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0890633
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/T1" 0.276153
cap "swmatrix_Tgate$1_7/T2" "swmatrix_Tgate$1_7/VDD" -5.64528
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_7/VDD" 0.0399599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate$1_4/T1" 11.6364
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 5.01436
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/VDD" 1.69775
cap "swmatrix_Tgate$1_7/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.17064
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_7/T2" 5.71722
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/VSS" 2.50778
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_7/T2" -1.02783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.52161
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_7/gated_control" 0.696449
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/T1" 0.340887
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 8.77209
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/T2" 7.1
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 56.4288
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/gated_control" 0.805576
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate$1_7/T2" 2.76026
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_7/VDD" -16.4074
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate$1_7/T2" 25.2706
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_4/T1" 8.22709
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/VDD" 0.0803467
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate$1_7/gated_control" 0.0166548
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_7/T2" 6.99102
cap "swmatrix_Tgate$1_4/T1" "swmatrix_Tgate$1_7/T2" -3.21496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_4/T1" 0.0204415
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.137518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_7/T2" 1.55901
cap "swmatrix_Tgate$1_7/gated_control" "swmatrix_Tgate$1_4/T1" 135.317
cap "swmatrix_Tgate$1_7/VDD" "swmatrix_Tgate$1_7/T2" -6.49793
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 0.367208
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_7/T2" 0.330406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/T2" 148.14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 1.91331
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.78006
cap "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_7/T2" 5.84968
cap "swmatrix_Tgate$1_7/T2" "swmatrix_Tgate$1_7/nfet$39_0/vss" 33.4475
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 0.0949475
cap "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 0.852026
cap "m2_n499_n858#" "swmatrix_Tgate$1_7/T2" 11.5951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/T2" 30.6518
cap "swmatrix_Tgate$1_7/VDD" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" -14.3663
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 0.0768805
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_7/T2" 0.352428
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 135.387
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_7/T2" 6.36137
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.498206
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.40687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_7/T2" 4.36819
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 16.1582
cap "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" "swmatrix_Tgate$1_7/nfet$39_0/vss" 10.6527
cap "swmatrix_Tgate$1_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 9.97735
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 0.775575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate$1_7/T2" 3.03563
cap "m2_n499_n858#" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 18.5039
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 15.3033
cap "swmatrix_Tgate$1_7/VDD" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 0.287473
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 0.21524
cap "swmatrix_Tgate$1_7/VDD" "swmatrix_Tgate$1_7/nfet$39_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 17.5886
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/nfet$39_0/vss" 41.8813
cap "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.328524
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/T2" 5.18055
cap "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.03109
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 0.859571
cap "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_7/nfet$39_0/vss" 5.83797
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate$1_7/T1" 0.311244
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/T1" 0.567738
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/VDD" 18.4544
cap "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" "swmatrix_Tgate$1_7/VDD" 1.02956
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_7/VDD" 2.74043
cap "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0732432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/T2" 96.8987
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/VDD" 3.67604
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_7/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/T1" 129.263
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/T2" 19.9261
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.701581
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" 1.66028
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" 2.35814
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/T2" 1.90428
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/VDD" 4.79235
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/T1" 10.6654
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 9.68384
cap "swmatrix_Tgate$1_5/gated_control" "swmatrix_Tgate$1_7/VDD" 0.814517
cap "swmatrix_Tgate$1_7/T2" "swmatrix_Tgate$1_7/VSS" 28.4669
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate$1_7/T2" 1.47879
cap "swmatrix_Tgate$1_5/gated_control" "swmatrix_Tgate$1_7/T2" 1.8897
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_7/VDD" 2.16567
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_7/VSS" 15.479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" 10.7265
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_7/T2" 0.0524689
cap "swmatrix_Tgate$1_7/T2" "m2_n499_n858#" 7.59654
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_5/gated_control" 4.16005
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate$1_7/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" 1.0414
cap "swmatrix_Tgate$1_7/T1" "m2_n499_n858#" 15.0836
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.249155
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_7/T1" 0.303497
cap "swmatrix_Tgate$1_7/T2" "swmatrix_Tgate$1_7/VDD" -3.61465
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.12793
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" 0.085663
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/VSS" 41.8813
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_7/VDD" -9.42511
cap "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.896298
cap "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" "swmatrix_Tgate$1_7/VSS" 3.46701
cap "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" "swmatrix_Tgate$1_5/gated_control" 0.249648
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" 0.0757672
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate$1_7/VDD" 3.0337
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/VDD" 2.72638
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" 0.119871
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate$1_7/T2" 12.9959
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/T2" 3.84358
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_5/gated_control" 0.0476723
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_5/gated_control" 103.058
cap "m2_n499_n858#" "swmatrix_Tgate$1_5/gated_control" 4.52492
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate$1_7/T1" 0.155976
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_7/VDD" -1.83509
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0654845
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.555753
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/T1" 16.7576
cap "swmatrix_Tgate$1_7/pfet$24_0/a_1788_n136#" "swmatrix_Tgate$1_5/gated_control" 4.84545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/gated_control" 1.87575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_5/gated_control" 2.09436
cap "swmatrix_Tgate$1_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 0.329513
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/T1" 3.28133
cap "swmatrix_Tgate$1_7/pfet$24_0/a_2014_0#" "swmatrix_Tgate$1_5/gated_control" 3.76753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_2" "swmatrix_Tgate$1_5/gated_control" 0.0343853
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/pfet$24_0/a_1788_n136#" 0.0544867
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/VSS" 1.3761
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate$1_5/gated_control" 0.0461836
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/pfet$24_0/a_2014_0#" 2.6316
cap "m2_n499_n858#" "swmatrix_Tgate$1_7/T1" 9.57449
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate$1_5/gated_control" 0.573776
cap "swmatrix_Tgate$1_5/gated_control" "swmatrix_Tgate$1_7/VDD" 18.6424
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate$1_7/VDD" 1.12746
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_5/gated_control" 2.90945
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135636
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_7/VDD" 3.45464
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_5/gated_control" 128.908
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_7/T1" 4.17873
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate$1_7/VSS" 3.7843
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 1.12482
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/VDD" -7.96295
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/gated_control" 24.1125
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.749399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_2" "swmatrix_Tgate$1_7/T1" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 3.39242
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate$1_7/T1" 4.29484
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/T2" -5.33211
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/D" "swmatrix_Tgate$1_7/T1" 0.107413
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.506191
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/gated_control" 0.951271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate$1_5/T2" 2.76459
cap "swmatrix_Tgate$1_5/gated_control" "swmatrix_Tgate$1_5/VSS" 53.5211
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0803467
cap "swmatrix_Tgate$1_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 0.635181
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135379
cap "m2_n499_n858#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 101.211
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_5/T2" 0.154346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate$1_5/T2" 25.291
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_5/VSS" 3.26796
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_2" "swmatrix_Tgate$1_5/T2" 3.97817
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_7/T1" 0.553889
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_5/T2" 4.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.153831
cap "swmatrix_Tgate$1_5/gated_control" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.0743
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/T1" 0.563134
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -29.4285
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate$1_5/gated_control" 0.0511962
cap "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.17064
cap "m2_n499_n858#" "swmatrix_Tgate$1_7/T1" 9.57449
cap "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_5/VSS" 8.14512
cap "swmatrix_Tgate$1_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" 0.199201
cap "swmatrix_Tgate$1_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_2" 0.0675229
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/T2" 6.3867
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 15.5185
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_7/T1" 0.0789196
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_5/gated_control" 0.651063
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_5/T2" 0.542518
cap "swmatrix_Tgate$1_5/gated_control" "swmatrix_Tgate$1_7/T1" 135.488
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.100666
cap "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" "swmatrix_Tgate$1_5/gated_control" 5.7694
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/D" "swmatrix_Tgate$1_5/gated_control" 0.533964
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_5/T2" 10.098
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/D" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.131907
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_7/T1" -13.3679
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/T2" 3.11188
cap "swmatrix_Tgate$1_5/T2" "swmatrix_Tgate$1_5/VSS" 28.6121
cap "m2_n499_n858#" "swmatrix_Tgate$1_5/T2" 4.65851
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_5/T2" 15.1096
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_5/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate$1_5/T2" 0.0691619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate$1_7/T1" 11.7849
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_5/T2" 0.523815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/gated_control" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_5/T2" 3.99793
cap "swmatrix_Tgate$1_5/gated_control" "swmatrix_Tgate$1_5/T2" 121.717
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.137518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_5/gated_control" 0.878043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" 0.556127
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 29.3523
cap "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gated_control" 10.0399
cap "swmatrix_Tgate$1_5/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gated_control" 41.8813
cap "swmatrix_Tgate$1_5/nfet$39_0/vss" "swmatrix_Tgate$1_5/T2" 47.7044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_5/T2" 5.5015
cap "swmatrix_Tgate$1_5/nfet$39_0/vss" "m1_n598_n268#" -23.8707
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gated_control" 225.395
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.0810679
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" 0.0204415
cap "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" "m2_n499_n858#" 16.92
cap "swmatrix_Tgate$1_5/T2" "m1_n598_n268#" -5.96681
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" 0.14053
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 2.11789
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_5/T2" 5.81646
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_5/T2" 8.84276
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.0823
cap "swmatrix_Tgate$1_5/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" 2.71402
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" 1.13687e-13
cap "swmatrix_Tgate$1_5/nfet$39_0/vss" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 6.08766
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" 0.0790552
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_5/T2" 6.99045
cap "swmatrix_Tgate$1_5/T2" "m2_n499_n858#" 11.1311
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_5/T2" -1.02783
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gated_control" 17.6286
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m1_n598_n268#" 0.0399599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 1.44504
cap "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 14.1231
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 1.07656
cap "swmatrix_Tgate$1_5/nfet$39_0/vss" "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" 10.0396
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/T2" 0.703462
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" 0.328524
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" 2.76026
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 17.7375
cap "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gated_control" 133.597
cap "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_5/T2" -3.21496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 1.57932
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_5/T2" 0.184432
cap "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" "m1_n598_n268#" -14.1892
cap "swmatrix_Tgate$1_5/VSS" "swmatrix_Tgate$1_5/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.45966
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_5/T2" 0.905367
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_5/VDD" 9.24794
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_5/T2" 7.08483
cap "swmatrix_Tgate$1_5/T2" "swmatrix_Tgate$1_5/VDD" -6.61269
cap "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 41.8813
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.10391
cap "swmatrix_Tgate$1_5/VSS" "swmatrix_Tgate$1_5/T2" 44.4335
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_5/T2" 168.108
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/VDD" 3.0337
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.287473
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_5/T2" 1.8897
cap "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/Q[5]" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/T1" 12.5888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 3.30817
cap "swmatrix_Tgate$1_5/T2" "m2_n499_n858#" 13.1749
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/T2" 12.9959
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_5/T2" 4.12482
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.249155
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.00285669
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.0806491
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "swmatrix_Tgate$1_5/T2" 17.2014
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/T1" 0.986888
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.352428
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/T2" 34.6381
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.861238
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_5/VDD" 1.13687e-13
cap "swmatrix_Tgate$1_5/VSS" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 5.45012
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.557328
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_5/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 16.794
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/VDD" 2.72638
cap "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.50778
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 1.60184
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/T2" 9.92018
cap "swmatrix_Tgate$1_5/T1" "swmatrix_Tgate$1_5/VDD" -14.1892
cap "swmatrix_Tgate$1_5/VSS" "swmatrix_Tgate$1_5/T1" 8.76553
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.0996017
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_5/T2" 0.0524689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_5/T1" 121.71
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" 2.8665
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 1.02063
cap "swmatrix_Tgate$1_5/T1" "m2_n499_n858#" 16.92
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/T1" 0.311244
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/gated_control" 13.7666
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_6/gated_control" 18.1406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 0.117015
cap "swmatrix_Tgate$1_5/pfet$24_0/a_1374_0#" "swmatrix_Tgate$1_5/VSS" 2.6316
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_2" "swmatrix_Tgate$1_5/T1" 6.34703
cap "swmatrix_Tgate$1_5/T1" "swmatrix_Tgate$1_5/VSS" 25.8206
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 3.67604
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_5/VSS" 0.409966
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/T1" 4.1535
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/gated_control" 4.52492
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_2" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 0.0108758
cap "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" "swmatrix_Tgate$1_5/VSS" 0.856719
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_5/T1" 0.0168974
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 0.0584422
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_6/gated_control" 2.09436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 0.0252673
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_5/T1" 1.12482
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 13.6279
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 0.307553
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 2.16567
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_5/T1" 0.701581
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_5/VSS" 84.9547
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/VSS" 20.7001
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/VSS" 2.50778
cap "swmatrix_Tgate$1_5/pfet$24_0/a_1374_0#" "swmatrix_Tgate$1_6/gated_control" 3.76753
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_5/T1" 42.4524
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_6/gated_control" 0.0591458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_6/gated_control" 0.273212
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/T1" 1.59486
cap "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" "swmatrix_Tgate$1_6/gated_control" 4.85748
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" 0.122142
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/T1" 5.25665
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 0.766777
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 1.02956
cap "m2_n499_n858#" "swmatrix_Tgate$1_5/T1" 11.4109
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_5/VSS" 20.5219
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_5/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_5/pfet$24_0/a_1374_0#" 0.0282871
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_5/T1" 70.7701
cap "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.74043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 2.02251
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_5/T1" 0.303497
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_6/T2" 1.37688
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0287128
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/Q" "swmatrix_Tgate$1_6/gated_control" 0.580147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_6/gated_control" 0.565826
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.523815
cap "swmatrix_Tgate$1_5/T1" "swmatrix_Tgate$1_5/VDD" -12.4444
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/T2" 14.6608
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/gated_control" 10.5437
cap "swmatrix_Tgate$1_5/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_5/VSS" 2.3329
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_6/T2" 2.98824
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_6/T2" 0.154346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_6/gated_control" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_6/T2" 0.542518
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_5/T1" 137.363
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/T2" 3.49267
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/Q" "swmatrix_Tgate$1_5/T1" 0.248745
cap "swmatrix_Tgate$1_5/VSS" "swmatrix_Tgate$1_5/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/gated_control" 0.0813615
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_5/T1" 0.139079
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0789196
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_2" 1.98129
cap "swmatrix_Tgate$1_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_2" 0.101908
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/T1" 9.42575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_6/T2" 3.11188
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_6/gated_control" 2.55381
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 7.04827
cap "swmatrix_Tgate$1_6/T2" "swmatrix_Tgate$1_5/VSS" 15.4635
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_5/VDD" -12.1881
cap "swmatrix_Tgate$1_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 0.964695
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_5/VSS" 69.9591
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate$1_6/T2" 0.0691619
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 53.799
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/T1" 0.327892
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_5/VSS" 3.37434
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.166151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_5/T1" 0.28698
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 3.43536
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/Q" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.131907
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135636
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0957093
cap "swmatrix_Tgate$1_6/T2" "swmatrix_Tgate$1_5/VDD" -2.6556
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_5/VDD" 1.31634
cap "swmatrix_Tgate$1_5/T1" "swmatrix_Tgate$1_5/VSS" 6.59762
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 10.9893
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate$1_5/VDD" 1.00532
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/T2" 2.32012
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_5/pfet$24_0/a_2588_n136#" 0.237619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.107609
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_6/T2" 4.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_6/gated_control" 0.698735
cap "swmatrix_Tgate$1_5/T1" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.555753
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_6/T2" 71.1947
cap "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_6/gated_control" 137.45
cap "swmatrix_Tgate$1_6/pfet$24_0/w_n230_n138#" "swmatrix_Tgate$1_6/gated_control" 11.3878
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_6/T2" 7.69115
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 2.76026
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 47.4122
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" 0.0204415
cap "swmatrix_Tgate$1_6/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.71402
cap "swmatrix_Tgate$1_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.50778
cap "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.556127
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/T2" 44.8717
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -13.7857
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.6053
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0299092
cap "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" 12.5835
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" 13.2473
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/gated_control" 50.2505
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/gated_control" 0.796682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/VDD" "swmatrix_Tgate$1_6/T2" 18.5734
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" 0.225997
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" -13.7786
cap "swmatrix_Tgate$1_6/T2" "swmatrix_Tgate$1_6/gated_control" 204.679
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_6/VSS" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_6/T2" 6.99045
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.74299
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" 25.2706
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/T2" 7.89114
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.370822
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.0937988
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0803467
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 5.15312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.477479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_6/T2" 3.39846
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/T2" -5.64528
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate$1_6/gated_control" 0.00140614
cap "swmatrix_Tgate$1_6/T2" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -1.02783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/VDD" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.69775
cap "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.276153
cap "swmatrix_Tgate$1_6/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.17064
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" 8.94147
cap "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_6/T2" -3.21496
cap "swmatrix_Tgate$1_6/gated_control" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 10.0869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_6/VDD" 0.0399599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.52161
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.641991
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 8.82179
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 0.852026
cap "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" "m2_n499_n858#" 16.92
cap "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "swmatrix_Tgate$1_6/T2" 16.8686
cap "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0949475
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_6/T2" 4.36819
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" 0.498206
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.40687
cap "swmatrix_Tgate$1_6/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" 12.5888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_6/T2" 0.330406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 1.36038
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 9.24794
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_6/T2" 0.184432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" 121.71
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/T2" 4.17739
cap "swmatrix_Tgate$1_6/T2" "m2_n499_n858#" 13.2151
cap "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.861238
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/nfet$39_0/vss" -23.8707
cap "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.15687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 0.859571
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 7.08483
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/T2" 6.99291
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_6/T2" 5.14954
cap "swmatrix_Tgate$1_6/nfet$39_0/vss" "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" 8.77659
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" -14.1892
cap "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.398462
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/T2" 34.7335
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 16.794
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_6/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" 0.287473
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_6/T2" 168.628
cap "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" 0.0768805
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_1" 3.03563
cap "swmatrix_Tgate$1_6/nfet$39_0/vss" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 5.63054
cap "swmatrix_Tgate$1_6/nfet$39_0/vss" "swmatrix_Tgate$1_6/T2" 37.3195
cap "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.328524
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 1.13687e-13
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/T2" -6.65869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_6/T2" 0.352428
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" 2.23237
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 1.75352
cap "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" "swmatrix_Tgate$1_6/VSS" 23.0952
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 7.55823
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/T1" -7.77594
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_6/VSS" 2.50778
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 3.67604
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/VDD" 3.0337
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" 0.0757672
cap "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.01014
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" 1.66028
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 0.0524689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_6/T1" 129.808
cap "swmatrix_Tgate$1_0/gated_control" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 1.8897
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/VSS" 6.83841
cap "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.249155
cap "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" 0.0732432
cap "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" "swmatrix_Tgate$1_6/VSS" 3.2408
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.74043
cap "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.896298
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_6/VSS" 39.6676
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" -2.95204
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 2.16567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/T1" 0.567738
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/T1" 15.0836
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_0/gated_control" 0.814517
cap "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.119871
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 70.7472
cap "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" "swmatrix_Tgate$1_0/gated_control" 0.249648
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/T1" 10.8358
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/T1" 0.430008
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/VSS" 2.50778
cap "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" "swmatrix_Tgate$1_6/VDD" 1.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_6/VDD" 18.0494
cap "swmatrix_Tgate$1_6/T1" "swmatrix_Tgate$1_6/VSS" 18.6379
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 3.63074
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_6/T1" 0.334656
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate$1_6/T1" 1.81344
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 5.53813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" 10.1125
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 1.21859
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_6/T1" 0.701581
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 14.6165
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_6/T1" 0.303497
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 12.9959
cap "swmatrix_Tgate$1_0/gated_control" "swmatrix_Tgate$1_6/T1" 4.16005
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/VDD" 2.72638
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_6/T1" 0.555753
cap "swmatrix_Tgate$1_0/nfet$39_0/a_94_0#" "swmatrix_Tgate$1_0/gated_control" 0.197331
cap "m2_n499_n858#" "swmatrix_Tgate$1_6/T1" 9.57449
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate$1_0/gated_control" 0.0511212
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_6/VDD" 1.79423
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_6/VSS" 1.12556
cap "swmatrix_Tgate$1_6/pfet$24_0/a_1948_n136#" "swmatrix_Tgate$1_0/gated_control" 4.84545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0654845
cap "swmatrix_Tgate$1_0/gated_control" "swmatrix_Tgate$1_6/T1" 116.693
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_0/gated_control" 2.09436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135636
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_6/T1" 0.79016
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_0/gated_control" 18.6424
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.131907
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_0/gated_control" 133.219
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate$1_6/T1" 4.53359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_0/gated_control" 0.0593272
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 5.21494
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_0/gated_control" 0.587328
cap "swmatrix_Tgate$1_6/pfet$24_0/a_1948_n136#" "swmatrix_Tgate$1_6/VSS" 0.0544867
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_0/gated_control" 0.580147
cap "swmatrix_Tgate$1_0/gated_control" "swmatrix_Tgate$1_6/pfet$24_0/a_2014_0#" 3.76753
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 5.71051
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/T1" -3.48425
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0299092
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/T1" 14.1044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/gated_control" 24.1517
cap "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_6/VSS" -10.009
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_0/gated_control" 3.03562
cap "m2_n499_n858#" "swmatrix_Tgate$1_0/gated_control" 4.52492
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_6/T1" 0.155976
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/T1" 4.28348
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_6/VDD" 1.12746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_6/VSS" 3.7843
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/T1" 3.85715
cap "swmatrix_Tgate$1_6/VSS" "swmatrix_Tgate$1_6/pfet$24_0/a_2014_0#" 2.6316
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_0/gated_control" 1.95247
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_0/gated_control" 0.451251
cap "swmatrix_Tgate$1_6/T1" "swmatrix_Tgate$1_0/gated_control" 137.373
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_0/T2" 6.3867
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_0/T2" 4.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate$1_0/gated_control" 0.050787
cap "swmatrix_Tgate$1_0/T2" "swmatrix_Tgate$1_0/VSS" 30.3655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.506191
cap "swmatrix_Tgate$1_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" 12.573
cap "swmatrix_Tgate$1_0/VDD" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -27.768
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_0/gated_control" 0.639408
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/VDD" 0.0803467
cap "swmatrix_Tgate$1_0/T2" "m2_n499_n858#" 5.09696
cap "swmatrix_Tgate$1_0/gated_control" "swmatrix_Tgate$1_0/pfet$24_0/w_n230_n138#" 6.96639
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_0/gated_control" 0.733858
cap "swmatrix_Tgate$1_0/gated_control" "swmatrix_Tgate$1_0/VSS" 52.7997
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_6/T1" 0.0789196
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/T1" 0.563134
cap "swmatrix_Tgate$1_0/T2" "swmatrix_Tgate$1_0/gated_control" 127.183
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate$1_0/T2" 0.0691619
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.11188
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.202589
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0363034
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" 3.02479
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 17.3527
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.00598183
cap "swmatrix_Tgate$1_6/T1" "swmatrix_Tgate$1_0/VDD" -13.3679
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" 26.5189
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.100666
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/pfet$24_0/w_n230_n138#" 4.17064
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_0/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.137518
cap "swmatrix_Tgate$1_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.874557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/VSS" 2.50778
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_0/VSS" 3.49012
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_0/gated_control" 0.0376443
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_0/T2" 0.523815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_0/gated_control" 0.513444
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/T2" 10.098
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "swmatrix_Tgate$1_0/gated_control" 0.160017
cap "swmatrix_Tgate$1_0/VDD" "swmatrix_Tgate$1_0/VSS" -23.8707
cap "swmatrix_Tgate$1_0/T2" "swmatrix_Tgate$1_0/VDD" -5.83395
cap "m2_n499_n858#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 95.5007
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_6/T1" 0.553889
cap "swmatrix_Tgate$1_6/T1" "swmatrix_Tgate$1_0/VSS" 8.78678
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/gated_control" 0.878043
cap "swmatrix_Tgate$1_0/gated_control" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.39664
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" 4.35259
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_0/T2" 4.69807
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0293955
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.342702
cap "swmatrix_Tgate$1_6/T1" "m2_n499_n858#" 9.57449
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_0/T2" 0.154346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 14.3561
cap "swmatrix_Tgate$1_0/nfet$39_0/vss" "swmatrix_Tgate$1_0/T2" 51.3227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_0/T2" 2.76026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_0/T2" 0.184432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gated_control" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 121.71
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 12.5888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_0/T2" 2.01855
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_0/T2" 0.330406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 1.54302
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_0/T2" 6.40687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_0/VDD" 2.75398
cap "swmatrix_Tgate$1_0/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gated_control" 41.8813
cap "swmatrix_Tgate$1_0/VDD" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" -14.1892
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.0278
cap "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.556127
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_0/T2" 16.5301
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_0/T2" 0.0328816
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gated_control" "swmatrix_Tgate$1_0/T2" 245.883
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/T2" 33.434
cap "swmatrix_Tgate$1_0/nfet$39_0/vss" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 5.71413
cap "m2_n499_n858#" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 16.92
cap "swmatrix_Tgate$1_0/VDD" "swmatrix_Tgate$1_0/nfet$39_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.111135
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.118995
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 0.0204415
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_0/T2" -1.02783
cap "swmatrix_Tgate$1_0/VDD" "swmatrix_Tgate$1_0/T2" -6.12757
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 7.53759
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_0/nfet$39_0/vss" 2.23406
cap "swmatrix_Tgate$1_0/nfet$39_0/vss" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 8.89228
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 1.77518
cap "m2_n499_n858#" "swmatrix_Tgate$1_0/T2" 12.751
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gated_control" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 16.794
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.44055
cap "swmatrix_Tgate$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gated_control" 9.24794
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 0.0790552
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_0/T2" 6.99045
cap "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_0/T2" -3.21496
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 8.14263
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 0.328524
cap "swmatrix_Tgate$1_0/VDD" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 1.13687e-13
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.60187
cap "swmatrix_Tgate$1_3/T1" "m2_n499_n858#" 17.4021
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 1.20812
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.110478
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.27024
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/T2" 29.3285
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/Q[7]" 3.0337
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 3.7504
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_0/T2" 0.509636
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/VSS" 41.8813
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.60509
cap "swmatrix_Tgate$1_3/T1" "swmatrix_Tgate$1_3/VSS" 9.32396
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 9.98789
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.287473
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/T1" -14.2431
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.861238
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/VSS" 1.75545
cap "swmatrix_Tgate$1_0/T2" "m2_n499_n858#" 11.1165
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_0/T2" 7.08483
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 2.40074
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_3/VSS" 6.02756
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.72638
cap "swmatrix_Tgate$1_0/T2" "swmatrix_Tgate$1_3/VSS" 39.0617
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_3/T1" 0.311244
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 1.02956
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.119871
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.352428
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_0/T2" -5.95008
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.237573
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.0524689
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 132.013
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_3/gated_control" 0.0120753
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 1.32818
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 1.66028
cap "swmatrix_Tgate$1_0/T2" "swmatrix_Tgate$1_3/gated_control" 1.8897
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 16.1657
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T1" 13.8893
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_0/T2" 12.9959
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.400498
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_1" 0.105916
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 18.2026
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.986888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_0/T2" 0.382784
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.249155
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_1" 2.60631
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 141.985
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_3/VSS" 2.50778
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_3/VDD" 2.74043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate$1_3/VDD" 1.12746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_3/gated_control" 0.273212
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_0/pfet$24_0/a_1374_0#" 2.6316
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate$1_3/VSS" 3.7843
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_3/T1" 0.303497
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_3/T1" 0.701581
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate$1_3/T1" 0.155976
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_3/T1" 4.1535
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/gated_control" 16.9173
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_3/T1" 1.12482
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/gated_control" 18.1406
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/gated_control" 94.0851
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_2" "swmatrix_Tgate$1_3/T1" 6.34703
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/gated_control" 4.52492
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135636
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/VDD" 1.2753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/gated_control" 2.09436
cap "swmatrix_Tgate$1_3/gated_control" "swmatrix_Tgate$1_3/T1" 53.3535
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/VSS" 0.752334
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/VSS" 20.7001
cap "swmatrix_Tgate$1_3/gated_control" "swmatrix_Tgate$1_0/pfet$24_0/a_1308_n136#" 4.60783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T1" 3.95614
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/VDD" 12.4829
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/T1" 1.64875
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/VSS" 16.932
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/T1" 25.2885
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/T1" 10.9288
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_0/pfet$24_0/a_1308_n136#" 0.0544867
cap "swmatrix_Tgate$1_3/gated_control" "swmatrix_Tgate$1_0/pfet$24_0/a_1374_0#" 3.76753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/T1" 56.8335
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate$1_3/gated_control" 0.545962
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_3/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_3/VDD" 2.16567
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T1" 9.42575
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.523815
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 8.43152
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_3/T2" 3.11188
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_3/VDD" -14.8098
cap "swmatrix_Tgate$1_3/T1" "swmatrix_Tgate$1_3/VDD" -12.4444
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/T2" 21.696
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 62.8156
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/D" "swmatrix_Tgate$1_3/gated_control" 0.580147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_3/gated_control" 2.55381
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 3.37725
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/T1" 9.57449
cap "swmatrix_Tgate$1_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 0.964695
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/gated_control" 64.6733
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0790459
cap "swmatrix_Tgate$1_3/T2" "swmatrix_Tgate$1_3/gated_control" 97.1749
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/T1" 0.28698
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/gated_control" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T2" 19.9704
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.154346
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/VDD" -23.8707
cap "swmatrix_Tgate$1_3/T2" "swmatrix_Tgate$1_3/VDD" -3.15745
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/gated_control" 7.39441
cap "swmatrix_Tgate$1_3/T2" "m2_n499_n858#" 2.75857
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0691619
cap "swmatrix_Tgate$1_3/gated_control" "swmatrix_Tgate$1_3/VDD" 1.31634
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_3/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/T2" 5.20907
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.166151
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_3/T1" 0.555753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_2" "swmatrix_Tgate$1_3/T2" 2.3557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/gated_control" 0.409982
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_2" "swmatrix_Tgate$1_3/gated_control" 0.101908
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate$1_3/T2" 1.63707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/D" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.131907
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0789196
cap "swmatrix_Tgate$1_3/gated_control" "swmatrix_Tgate$1_0/pfet$24_0/a_2748_n136#" 0.237619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/D" "swmatrix_Tgate$1_3/T1" 0.248745
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/T1" 6.57134
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.49504
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate$1_3/gated_control" 0.0790105
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.107609
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 4.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/T1" 0.327892
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_3/gated_control" 3.48533
cap "swmatrix_Tgate$1_3/gated_control" "swmatrix_Tgate$1_3/T1" 130.095
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_3/gated_control" 0.698735
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 11.7111
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/T2" 4.88889
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -11.164
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.370822
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/T2" 3.00945
cap "swmatrix_Tgate$1_3/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" 11.7929
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" 49.6359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.906319
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/VDD" "swmatrix_Tgate$1_3/T2" 18.4118
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/T2" 9.5111
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" 8.94147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" 137.45
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" 12.5835
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/pfet$24_0/w_n230_n138#" 4.17064
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_3/T2" 8.39129
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/T2" -5.80604
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/gated_control" 0.359826
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_3/VDD" 0.0399599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_3/T2" 4.54454
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" "swmatrix_Tgate$1_3/gated_control" 1.18826
cap "swmatrix_Tgate$1_3/T2" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -1.02783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.52161
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" 0.276153
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" 0.225997
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/gated_control" 0.468061
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/VDD" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" 13.2473
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_3/T2" 1.88579
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.0937988
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 5.19657
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_3/T2" 6.99045
cap "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_3/VDD" -13.7786
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 10.6509
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 8.10422
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" 0.556127
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/VDD" 0.0803467
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 2.76026
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/T2" 44.011
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_3/pfet$24_0/w_n230_n138#" 2.71402
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.427146
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0299092
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" "swmatrix_Tgate$1_3/T2" 204.851
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate$1_3/T2" 25.2706
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/VDD" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.69775
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 38.3957
cap "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_3/T2" -3.21496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" 0.0204415
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "swmatrix_Tgate$1_3/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_3/T1" 0.273828
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T1" 14.5952
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" 1.5712
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/T2" 7.09694
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0949475
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 0.852026
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "swmatrix_Tgate$1_3/T1" 10.0952
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_3/T2" 4.36819
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/T1" -14.3201
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 18.2026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "swmatrix_Tgate$1_3/T2" 16.9458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/T2" 148.168
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_3/T2" 0.352428
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_3/T2" 0.542518
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/T2" 11.5951
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 9.92534
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_3/T2" 4.52108
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/T1" 0.498206
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" 0.861238
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_3/T2" 7.08483
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/Q[8]" 0.113988
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" 0.0768805
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.488635
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/T1" 133.804
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_3/T1" 0.287473
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_3/T2" 0.330406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_3/T2" 3.03563
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_3/T2" 2.87045
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/T1" 18.0907
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T2" 30.6518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_3/T1" 0.328524
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" 6.10897
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.09605
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.859571
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_3/T2" 0.184432
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.37583
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "swmatrix_Tgate$1_3/T2" 33.3718
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_3/T2" 4.4494
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/T2" -6.49793
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 0.119871
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 3.5267
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 1.54629
cap "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_3/VDD" 2.74043
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" -2.45019
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/VDD" 3.67604
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/VSS" 36.0778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 1.3791
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 0.0524689
cap "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_3/T1" 0.701581
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T1" 9.10576
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 10.1254
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 0.0757672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 0.915746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/VDD" 16.9669
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/VSS" 8.88447
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_3/T1" 0.830861
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_1/gated_control" 0.814517
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_3/VSS" 2.50778
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/T1" 13.913
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/T1" 114.081
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/T1" 21.7924
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_3/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/VDD" 2.72638
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 0.958392
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 13.3887
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 0.896298
cap "swmatrix_Tgate$1_1/gated_control" "swmatrix_Tgate$1_3/T1" 4.16005
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 8.09003
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 2.55679
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/T1" 0.567738
cap "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.249155
cap "swmatrix_Tgate$1_1/gated_control" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 0.249648
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_3/VDD" 2.16567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 6.2593
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/T1" -5.99589
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_3/VDD" 3.0337
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 1.81804
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate$1_3/T1" 4.75414
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 5.09968
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 65.0554
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 21.6712
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/VSS" 2.50778
cap "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 1.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" 0.0732432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_3/T1" 0.303497
cap "swmatrix_Tgate$1_1/gated_control" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 1.8897
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_3/T1" 0.34877
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 5.25842
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/pfet$24_0/a_2108_n136#" 0.0544867
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/VDD" -12.0551
cap "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" "swmatrix_Tgate$1_1/gated_control" 25.9415
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135636
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 0.42018
cap "swmatrix_Tgate$1_3/T1" "swmatrix_Tgate$1_3/VDD" -5.13342
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_3/T1" 0.293954
cap "swmatrix_Tgate$1_3/pfet$24_0/a_2108_n136#" "swmatrix_Tgate$1_1/gated_control" 4.84545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate$1_3/T1" 1.59288
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/T1" 9.63116
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/gated_control" 1.95247
cap "swmatrix_Tgate$1_1/gated_control" "swmatrix_Tgate$1_3/VDD" 18.6424
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 2.49256
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate$1_1/gated_control" 0.0511212
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_1/gated_control" 0.451251
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_1/gated_control" 137.063
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T1" 3.58087
cap "swmatrix_Tgate$1_3/T1" "swmatrix_Tgate$1_1/gated_control" 120.327
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 0.249355
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_3/T1" 4.09089
cap "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_3/VDD" -0.827456
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/gated_control" 24.1522
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/T1" 9.57449
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_1/gated_control" 2.09436
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.27453
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 0.0691619
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_1/gated_control" 0.580147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035891
cap "swmatrix_Tgate$1_3/T1" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.555753
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/pfet$24_0/a_2014_0#" 2.6316
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/gated_control" 4.52492
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_3/VDD" 1.12746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 5.93674
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_3/VSS" 3.7843
cap "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_1/gated_control" 3.08559
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/gated_control" 0.395583
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 1.0205
cap "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" "swmatrix_Tgate$1_3/VDD" -0.480935
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.131907
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 0.865794
cap "swmatrix_Tgate$1_1/gated_control" "swmatrix_Tgate$1_3/pfet$24_0/a_2014_0#" 3.76753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_3/T1" 0.155976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 0.358816
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 14.7271
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 5.3124
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_1/gated_control" 0.587328
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.126231
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 0.154346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_1/gated_control" 0.513444
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate$1_1/gated_control" 0.159548
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0446812
cap "swmatrix_Tgate$1_1/VSS" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 3.64616
cap "swmatrix_Tgate$1_1/T2" "swmatrix_Tgate$1_1/gated_control" 127.59
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_1/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/T2" 1.53699
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" 3.03563
cap "swmatrix_Tgate$1_1/VSS" "swmatrix_Tgate$1_1/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/gated_control" 0.878043
cap "swmatrix_Tgate$1_1/gated_control" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.96065
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_1/T2" 18.9116
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0399193
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_1/T2" 0.523815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate$1_1/T2" 26.57
cap "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" 0.036179
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_1/gated_control" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/pfet$24_0/w_n230_n138#" 4.17064
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/gated_control" 0.874557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 13.6565
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.528005
cap "swmatrix_Tgate$1_1/VSS" "swmatrix_Tgate$1_3/T1" 8.78678
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/T2" 10.098
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_1/T2" 6.3867
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/T2" 2.09138
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.506191
cap "swmatrix_Tgate$1_1/gated_control" "swmatrix_Tgate$1_3/T1" 137.373
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.137518
cap "swmatrix_Tgate$1_1/VDD" "swmatrix_Tgate$1_1/T2" -6.01563
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/T2" 6.7352
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/VDD" 0.0803467
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_1/T2" 5.39821
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 86.4841
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_3/T1" 0.0789196
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate$1_3/T1" 12.573
cap "swmatrix_Tgate$1_1/VDD" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -25.1464
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.218296
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate$1_1/gated_control" 0.050787
cap "swmatrix_Tgate$1_1/VSS" "swmatrix_Tgate$1_1/gated_control" 52.5453
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/T1" 0.563134
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/T1" 0.553889
cap "swmatrix_Tgate$1_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" 0.0376443
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/gated_control" 0.303152
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate$1_1/T2" 4.36819
cap "m2_n499_n858#" "swmatrix_Tgate$1_3/T1" 9.57449
cap "swmatrix_Tgate$1_1/VDD" "swmatrix_Tgate$1_3/T1" -13.3679
cap "swmatrix_Tgate$1_1/VSS" "swmatrix_Tgate$1_1/T2" 31.9873
cap "swmatrix_Tgate$1_1/pfet$24_0/w_n230_n138#" "swmatrix_Tgate$1_1/gated_control" 7.37143
cap "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.556127
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" 0.0204415
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_1/T2" 2.74314
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gated_control" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" 133.804
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 1.81835
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 1.55884
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.00237
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_1/T2" 0.224043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" 14.5952
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_1/T2" 0.184432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gated_control" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 18.2026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_1/T2" 6.40687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_1/T2" 7.44249
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 0.474993
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" 0.0790552
cap "m2_n499_n858#" "swmatrix_Tgate$1_1/T2" 11.1311
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "swmatrix_Tgate$1_1/VDD" -23.8707
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "swmatrix_Tgate$1_1/T2" 45.8125
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 0.153288
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" 0.183264
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_1/T2" 2.76026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_1/T2" 0.499128
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" 0.328524
cap "swmatrix_Tgate$1_1/VDD" "swmatrix_Tgate$1_1/T2" -5.96681
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_1/nfet$39_0/vss" 2.23406
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" 10.2109
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 1.0121
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gated_control" 41.8813
cap "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" "m2_n499_n858#" 18.0907
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_1/T2" 15.8168
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 7.92037
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_1/T2" 6.99045
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_1/VDD" 2.75398
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 6.05458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gated_control" "swmatrix_Tgate$1_1/VDD" 9.92534
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gated_control" "swmatrix_Tgate$1_1/T2" 225.424
cap "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" "swmatrix_Tgate$1_1/T2" -3.21496
cap "swmatrix_Tgate$1_1/VDD" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" -14.3201
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 0.123948
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/T2" 29.3523
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_1/T2" -1.02783
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.861238
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 1.15147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_2/T1" 0.12345
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_1/T2" 12.9959
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/VDD" 3.0337
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.23595
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_2/VSS" 5.38209
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0862752
cap "swmatrix_Tgate$1_2/gated_control" "swmatrix_Tgate$1_1/T2" 1.8897
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_1/T2" -5.44823
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 16.1801
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_2/T1" 0.104209
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/VSS" 2.50778
cap "swmatrix_Tgate$1_2/T1" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.701581
cap "swmatrix_Tgate$1_1/T2" "m2_n499_n858#" 10.678
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/T2" 28.1007
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/VDD" 3.67604
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/T1" 0.311244
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 7.08483
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 0.119871
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_1/T2" 7.8805
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/VDD" 2.72638
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/VSS" -23.8707
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_1/T2" 37.6377
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 3.37599
cap "swmatrix_Tgate$1_2/gated_control" "swmatrix_Tgate$1_2/T1" 4.16005
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/T1" -14.2636
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "swmatrix_Tgate$1_1/T2" 0.249155
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" 0.0863194
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 1.09972
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_2/VDD" 11.7654
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_1/T2" 136.293
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_1/T2" 0.0433903
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/VSS" 2.50778
cap "swmatrix_Tgate$1_2/T1" "m2_n499_n858#" 17.5857
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/T1" 14.9535
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 1.66028
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/T1" 0.986888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_1/T2" 0.0524689
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/T1" 12.3957
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_2/VSS" 41.8813
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_2/gated_control" 0.249648
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "swmatrix_Tgate$1_2/VDD" 1.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_1/T2" 2.34611
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "swmatrix_Tgate$1_1/T2" 14.4543
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_2/T1" 132.604
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_1/T2" 0.128384
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_2/VDD" 9.62301
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/T1" 0.155976
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/gated_control" 103.816
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_2/T1" 0.180047
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_2/T1" 1.12482
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/VDD" 20.7001
cap "swmatrix_Tgate$1_1/pfet$24_0/a_1468_n136#" "swmatrix_Tgate$1_2/gated_control" 4.84545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/gated_control" 0.568368
cap "swmatrix_Tgate$1_2/T1" "m2_n499_n858#" 9.57449
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/T1" 4.1535
cap "swmatrix_Tgate$1_2/T1" "swmatrix_Tgate$1_2/gated_control" 61.2692
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_2/gated_control" 0.265441
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.135636
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/VDD" 1.12746
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_1/pfet$24_0/a_1374_0#" 2.6316
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_2/VDD" 2.16567
cap "swmatrix_Tgate$1_2/T1" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.555753
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/T1" 1.80017
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/gated_control" 4.52492
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_2/VSS" 13.3422
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/gated_control" 0.0372034
cap "swmatrix_Tgate$1_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_2/gated_control" 0.311299
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/T1" 0.885617
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_2/gated_control" 2.67461
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/gated_control" 19.457
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_2/T1" 40.5155
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_1/pfet$24_0/a_1468_n136#" 0.0544867
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 6.19506
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" "swmatrix_Tgate$1_2/gated_control" 0.0276993
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/VSS" 3.7843
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_2/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/gated_control" 20.1285
cap "swmatrix_Tgate$1_2/gated_control" "swmatrix_Tgate$1_1/pfet$24_0/a_1374_0#" 3.76753
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/T1" 20.9244
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_2/gated_control" 2.09436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/T2" 6.77104
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/gated_control" 0.733858
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/gated_control" 58.8924
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/T2" 23.1199
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/T2" 5.27991
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_2/T2" 0.523815
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_2/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/T1" 0.383087
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "m2_n499_n858#" 71.8322
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/gated_control" 0.0566045
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_2/gated_control" 0.90316
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_2/gated_control" 0.699253
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/T2" 1.89727
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.131907
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/T1" 0.431922
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_2/T1" 0.0789196
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/T1" 7.73198
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 13.0464
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_2/T2" 9.84388
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -20.8861
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_2/T2" 0.154346
cap "swmatrix_Tgate$1_2/T2" "m2_n499_n858#" 3.19702
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.166151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate$1_2/gated_control" 0.542944
cap "swmatrix_Tgate$1_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.51573
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/gated_control" 4.18321
cap "swmatrix_Tgate$1_2/T2" "swmatrix_Tgate$1_2/gated_control" 102.838
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.11188
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.207482
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/T2" 21.1982
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" "swmatrix_Tgate$1_2/gated_control" 0.0742089
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/T1" 9.57449
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/T2" -3.65929
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_2/gated_control" 0.698735
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" "swmatrix_Tgate$1_2/T2" 2.73012
cap "swmatrix_Tgate$1_2/gated_control" "swmatrix_Tgate$1_2/T1" 134.103
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.107609
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate$1_2/T1" 0.248745
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_2/T2" 4.02956
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.77064
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate$1_2/T2" 0.0691619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/T1" 11.2323
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/gated_control" 0.878043
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/T1" -12.4444
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_2/T2" 9.09143
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -8.54233
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_2/VDD" 0.0399599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_2/pfet$24_0/w_n230_n138#" 2.71402
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gated_control" "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" 137.094
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" 25.2706
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/VDD" 0.0803467
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/pfet$24_0/w_n230_n138#" 4.17064
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 29.3791
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" 0.121967
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_2/T2" 18.9749
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_2/T2" 2.25321
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" 12.7833
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.14517
cap "swmatrix_Tgate$1_2/T2" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" -1.02783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_2/T2" 6.99045
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 2.76026
cap "swmatrix_Tgate$1_2/T2" "swmatrix_Tgate$1_2/VSS" 44.3146
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/T2" 3.32693
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/T2" -5.80604
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gated_control" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 12.581
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gated_control" "swmatrix_Tgate$1_2/VSS" 49.6359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0299092
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" 0.0204415
cap "swmatrix_Tgate$1_2/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gated_control" 12.8753
cap "swmatrix_Tgate$1_2/T2" "m2_n499_n858#" 9.5111
cap "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" "swmatrix_Tgate$1_2/VSS" 9.27847
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" 0.180047
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" -13.9094
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.440834
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 6.88599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_2/T2" 4.54454
cap "m2_n499_n858#" "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" 14.418
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0363397
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 2.07723
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gated_control" 204.879
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/T2" 1.10679
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" 0.556127
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.57373
cap "swmatrix_Tgate$1_2/T2" "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" -3.21496
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.136008
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_Tgate$1_2/VSS" 5.60498
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.298709
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_2/VSS" 2.23406
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.0428194
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 4.15366
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 7.08483
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.06594
cap "swmatrix_Tgate$1_2/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 41.8813
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 31.213
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.705899
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 151.207
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.861238
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/Q[10]" 15.2567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.37156
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 18.2026
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.113988
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 9.8352
cap "swmatrix_Tgate$1_2/T2" "swmatrix_Tgate$1_2/nfet$39_0/vss" 33.611
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.37583
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.328524
cap "swmatrix_Tgate$1_2/nfet$39_0/vss" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 5.92568
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "swmatrix_Tgate$1_2/nfet$39_0/vss" "swmatrix_Tgate$1_2/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.857204
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 13.7297
cap "swmatrix_Tgate$1_2/T2" "swmatrix_Tgate$1_2/VDD" -6.52003
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.352428
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 130.869
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/Q[10]" 17.876
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 1.13687e-13
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 3.74927
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" 3.03563
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 15.986
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "swmatrix_Tgate$1_2/nfet$39_0/vss" 9.32884
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.789559
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.0346716
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.472546
cap "swmatrix_Tgate$1_2/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.44509
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "swmatrix_Tgate$1_2/VDD" -14.2636
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 10.4892
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.287473
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 3.38784
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.36819
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/VDD" 2.62011
cap "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.249155
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" -1.92624
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" 0.698195
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/VSS" 29.5113
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" 17.4593
cap "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/Q[10]" 16.0035
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/Q[10]" 3.12227
cap "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.13445
cap "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.0524689
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" -4.55868
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 2.16567
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.106275
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/Q[10]" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 0.0757672
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 2.1244
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 1.5536
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" 1.00468
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" 5.24372
cap "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 11.5996
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" 24.8332
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "ShiftReg_row_10_2$1_0/Q[10]" 0.0609623
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 2.50778
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 3.67604
cap "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" "ShiftReg_row_10_2$1_0/Q[10]" 18.1319
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0626945
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 0.00139808
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 0.119871
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 15.9746
cap "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 56.3248
cap "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 0.303497
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 0.0732432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 0.896298
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 0.915746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" 1.12482
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" 6.34703
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 33.4019
cap "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 8.24119
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/Q[10]" 1.38755
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 6.06752
cap "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 101.288
cap "swmatrix_Tgate$1_2/pfet$24_0/a_2174_0#" "swmatrix_Tgate$1_2/VSS" 15.8722
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate$1_2/VDD" 20.7435
cap "ShiftReg_row_10_2$1_0/Q[10]" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 2.61643
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/pfet$24_0/a_2174_0#" 0.103609
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate$1_2/pfet$24_0/a_2334_0#" 4.81939
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/VSS" 34.3011
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate$1_2/pfet$24_0/a_2108_n136#" 6.07265
cap "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_2/pfet$24_0/a_2174_0#" 0.188754
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/pfet$24_0/a_2334_0#" 2.43396
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate$1_2/VSS" 25.7251
cap "swmatrix_Tgate$1_2/pfet$24_0/a_2108_n136#" "swmatrix_Tgate$1_2/VSS" 0.0466385
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate$1_2/pfet$24_0/a_2174_0#" 51.6115
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "ShiftReg_row_10_2$1_0/PHI_2" 0.0593442
cap "ShiftReg_row_10_2$1_0/PHI_2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.66458
cap "ShiftReg_row_10_2$1_0/EN" "swmatrix_Tgate$1_9/VSS" 47.492
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/VDD" 9.82701
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/VDD" 6.01017
cap "ShiftReg_row_10_2$1_0/PHI_2" "ShiftReg_row_10_2$1_0/D_in" 21.3684
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "ShiftReg_row_10_2$1_0/EN" 0.152049
cap "ShiftReg_row_10_2$1_0/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.799134
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/D_in" 2.90526
cap "ShiftReg_row_10_2$1_0/EN" "swmatrix_Tgate$1_9/VDD" 42.8411
cap "ShiftReg_row_10_2$1_0/EN" "ShiftReg_row_10_2$1_0/D_in" 0.498666
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0526335
cap "ShiftReg_row_10_2$1_0/EN" "m2_n499_n858#" 2.85283
cap "ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_Tgate$1_9/VSS" -0.491129
cap "swmatrix_Tgate$1_9/gated_control" "ShiftReg_row_10_2$1_0/D_in" 1.59898
cap "ShiftReg_row_10_2$1_0/EN" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 3.34022
cap "ShiftReg_row_10_2$1_0/PHI_1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.239047
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/PHI_1" 7.11746
cap "ShiftReg_row_10_2$1_0/PHI_1" "ShiftReg_row_10_2$1_0/D_in" 0.147782
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/PHI_2" 4.05225
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/T1" -1.47035
cap "swmatrix_Tgate$1_9/VDD" "swmatrix_Tgate$1_9/VSS" 74.1208
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/T1" 0.163942
cap "ShiftReg_row_10_2$1_0/D_in" "swmatrix_Tgate$1_9/VSS" 2.95693
cap "ShiftReg_row_10_2$1_0/EN" "ShiftReg_row_10_2$1_0/PHI_2" 40.9187
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/EN" 2.06432
cap "ShiftReg_row_10_2$1_0/EN" "swmatrix_Tgate$1_9/T1" 0.554025
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/D_in" 5.86398
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/gated_control" 0.0699217
cap "ShiftReg_row_10_2$1_0/PHI_2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.00536191
cap "swmatrix_Tgate$1_9/gated_control" "ShiftReg_row_10_2$1_0/EN" 25.2736
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "ShiftReg_row_10_2$1_0/EN" 0.0491514
cap "ShiftReg_row_10_2$1_0/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.313652
cap "ShiftReg_row_10_2$1_0/PHI_2" "ShiftReg_row_10_2$1_0/PHI_1" -28.9109
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/PHI_1" 0.866565
cap "ShiftReg_row_10_2$1_0/EN" "ShiftReg_row_10_2$1_0/PHI_1" 2.50861
cap "ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_Tgate$1_9/VSS" 4.42102
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/VSS" 3.76223
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "ShiftReg_row_10_2$1_0/EN" 8.88178e-16
cap "ShiftReg_row_10_2$1_0/PHI_2" "ShiftReg_row_10_2$1_0/D_in" 0.158399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/gated_control" 0.567303
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/EN" 1.77636e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/gated_control" 0.187045
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/VDD" 0.0406229
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/VDD" 0.065875
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/T2" 0.205025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/T1" 0.0572089
cap "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.474165
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/D_in" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/T2" 0.6192
cap "ShiftReg_row_10_2$1_0/PHI_1" "ShiftReg_row_10_2$1_0/D_in" 0.0589167
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/VSS" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/VSS" 3.85459
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/gated_control" 0.653538
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0196904
cap "swmatrix_Tgate$1_9/gated_control" "ShiftReg_row_10_2$1_0/D_in" 0.669163
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.102387
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/T1" 0.204993
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/EN" 20.2077
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/VDD" 0.0428187
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/D_in" 0.348034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/T2" 1.6849
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/D_in" 1.30033
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/VSS" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/gated_control" 1.13091
cap "swmatrix_Tgate$1_9/VSS" "ShiftReg_row_10_2$1_0/D_in" 2.07089
cap "swmatrix_Tgate$1_9/gated_control" "ShiftReg_row_10_2$1_0/EN" 15.4806
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0202605
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/D_in" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/VDD" 0.0384271
cap "ShiftReg_row_10_2$1_0/EN" "swmatrix_Tgate$1_9/VDD" 0.71926
cap "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/EN" 2.09271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/T2" 1.80196
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/EN" 20.7632
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/EN" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/VSS" 2.788
cap "swmatrix_Tgate$1_9/VSS" "ShiftReg_row_10_2$1_0/EN" 47.6645
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/T1" 0.959486
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/T1" 1.26117
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0285729
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/EN" 15.1576
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 77.7934
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" "swmatrix_Tgate$1_9/nfet$39_0/vss" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/T2" 18.569
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_9/T2" 0.216393
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" 25.8931
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" 3.55271e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" 3.67728
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" 0.14285
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_9/T2" 2.11148
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_9/T2" 3.38907
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" 69.6485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate$1_9/T2" 0.0845091
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_9/T2" 0.464736
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" -1.42109e-14
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.19688
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate$1_9/T2" 0.116373
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/nfet$39_0/vss" 0.254643
cap "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" 16.1694
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_9/T2" 0.471802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.0329375
cap "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" 19.9368
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.67516
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_9/T2" 1.89238
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/nfet$39_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/PHI_1" "swmatrix_Tgate$1_9/T2" 86.4655
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" 8.83771
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.0276542
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_9/T2" 0.213007
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.728545
cap "swmatrix_Tgate$1_9/T2" "swmatrix_Tgate$1_9/nfet$39_0/vss" 15.6721
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/T2" 8.86575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.0448606
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.157143
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/nfet$39_0/vss" 2.32929
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/T2" 95.2923
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/D" 0.219047
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_9/T2" 5.58304
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" 0.717326
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 0.802996
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" 0.0578795
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_9/T2" 6.16437
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/pfet$24_0/w_n230_n138#" 2.47604
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_9/T2" 88.2568
cap "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/EN" 0.209365
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_9/nfet$39_0/a_n84_0#" 0.0200821
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.89182
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.691848
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.30606
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" 24.5206
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 7.10543e-15
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.93501
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.89748
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_9/VDD" 2.70302
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_9/VDD" 3.65877
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.31247
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_9/nfet$39_0/vss" 2.18503
cap "swmatrix_Tgate$1_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.203313
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/T1" 22.9293
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.52203
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.57985
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.827403
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.815019
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.36399
cap "swmatrix_Tgate$1_9/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/T2" 27.4176
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.789582
cap "swmatrix_Tgate$1_9/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.81258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "m2_n499_n858#" 9.67737
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0354387
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.806623
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/VDD" 12.2464
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/nfet$39_0/vss" 41.1227
cap "swmatrix_Tgate$1_9/VSS" "ShiftReg_row_10_2$1_0/Q[1]" 15.94
cap "swmatrix_Tgate$1_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 2.48869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/pfet$24_0/a_1054_0#" 5.50332
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 2.84217e-14
cap "swmatrix_Tgate$1_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 42.3714
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_8/gated_control" 1.56393
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/T1" 9.74211
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/T1" 8.77506
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "m2_n499_n858#" 17.4141
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/VDD" 11.2995
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" 1.38844
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/VDD" 21.8451
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/pfet$24_0/a_988_n136#" 5.3294
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.39906
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.84217e-14
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 10.8766
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0353205
cap "swmatrix_Tgate$1_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/D" 0.0406229
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/D" 0.63199
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate$1_9/VSS" 53.7483
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.1825
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.19034
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 2.20046
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.13687e-13
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/D" 0.035699
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 10.1985
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_9/VSS" 6.24014
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/D" 0.567672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 7.10543e-15
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0185503
cap "swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.393687
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 9.71003
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.669163
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.624667
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 31.0101
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/D" "swmatrix_Tgate$1_9/VSS" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/T2" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/T2" 3.86567
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_8/T2" 93.7085
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate$1_8/T2" 86.4655
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.757502
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 9.00139
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_8/T2" 1.39485
cap "swmatrix_Tgate$1_8/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 12.3686
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 20.7465
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.101881
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 7.74032
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.10923
cap "swmatrix_Tgate$1_8/VSS" "swmatrix_Tgate$1_8/T2" 14.1444
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_8/T2" 0.231107
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 5.31633
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/PHI_2" "swmatrix_Tgate$1_8/T2" 97.4266
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 0.0802399
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 15.6292
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 62.6713
cap "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 20.1666
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_8/T2" 0.500685
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 47.3695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_8/T2" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_8/T2" 0.437815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_8/T2" 6.73208
cap "swmatrix_Tgate$1_8/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0729484
cap "swmatrix_Tgate$1_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.817822
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate$1_8/T2" 75.2951
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/EN" 3.38708
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_8/T2" 0.197682
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "swmatrix_Tgate$1_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.797271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/VDD" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/nfet$39_0/vss" 2.18503
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 29.2433
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 1.96813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.264364
cap "swmatrix_Tgate$1_8/T2" "swmatrix_Tgate$1_8/nfet$39_0/vss" 0.202595
cap "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/T2" 1.44689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 10.2466
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 0.820643
cap "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 26.6173
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_8/VDD" 6.62728
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_8/nfet$39_0/vss" 4.85132
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 0.105455
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/VDD" 0.373213
cap "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/nfet$39_0/vss" 0.257497
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 0.354541
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.36399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_8/nfet$39_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/pfet$24_0/a_28_n136#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_8/VDD" 2.50898
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_8/nfet$39_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_8/T2" 2.81811
cap "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 19.7961
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 11.7768
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" -1.13687e-13
cap "swmatrix_Tgate$1_8/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_8/T2" 0.0823002
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.18779
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_8/nfet$39_0/a_254_0#" 0.114924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_8/T2" 0.217688
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 12.1149
cap "swmatrix_Tgate$1_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.13889
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.05497
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" 17.748
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/T1" 4.47422
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.97041
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -7.10543e-15
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/Q[2]" 7.20016
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/T2" 3.95557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/T1" 19.395
cap "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.09911
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/VDD" 11.4554
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/T2" 19.4235
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.2136
cap "swmatrix_Tgate$1_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.34132
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/pfet$24_0/a_348_n136#" 1.8082
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/VDD" 25.8603
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/VSS" 8.73982
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.367337
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate$1_8/T1" 5.09262
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.59896
cap "swmatrix_Tgate$1_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0462082
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/VDD" 4.33863
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/VSS" 54.6552
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_8/T1" 2.09653
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.00640138
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 8.87073
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 3.84548
cap "swmatrix_Tgate$1_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.20934
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_2" 2.48869
cap "swmatrix_Tgate$1_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/gated_control" 24.8337
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_4/T2" 0.252532
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -1.77636e-15
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.19034
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.928779
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_4/gated_control" 0.669163
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" 0.0729484
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0185503
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 3.59517
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 20.9408
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate$1_8/VSS" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate$1_8/T1" 0.63199
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0340354
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.02635
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_4/gated_control" 0.757502
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 0.308254
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "swmatrix_Tgate$1_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.973155
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_8/T1" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0179802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/gated_control" 0.797271
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0289191
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.101881
cap "swmatrix_Tgate$1_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 15.4806
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 15.1576
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_4/T2" 1.39906
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_8/T1" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 3.55271e-15
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.64118
cap "swmatrix_Tgate$1_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.578459
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.10923
cap "swmatrix_Tgate$1_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.817822
cap "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 47.6203
cap "swmatrix_Tgate$1_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/EN" 20.2077
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate$1_8/VDD" 0.0406229
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate$1_4/gated_control" 0.567672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035699
cap "swmatrix_Tgate$1_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 1.10115
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" "m2_n499_n858#" 9.07965
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.33544
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" 41.1227
cap "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" 0.215097
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" 0.643926
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_4/T2" 3.86567
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.25979
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.00713646
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_4/T2" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" 0.81258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_4/T2" 97.4266
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_4/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_4/T2" 0.437815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_4/T2" 1.45217
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.39485
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" 68.5221
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/nfet$39_0/vss" 2.38395
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/T2" 8.07261
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.0234984
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/T2" 6.87013
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "swmatrix_Tgate$1_4/T2" 14.347
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_4/T2" 0.197682
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" 15.0288
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_4/nfet$39_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.0285458
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.04891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gated_control" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_4/T2" 5.0638
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" 25.6609
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_4/T2" 3.07641
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/PHI_1" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/T2" 16.5941
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.707803
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_4/T2" 75.6496
cap "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/via_dev$83_0/m1_0_0#" 20.869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/nfet$39_0/a_n84_0#" 0.156565
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_4/T2" 0.212147
cap "swmatrix_Tgate$1_4/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.98108
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_4/T2" 94.8962
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_4/T2" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_4/VDD" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/VDD" 1.45293
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_4/nfet$39_0/vss" 2.18503
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.44677
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/VDD" 3.6227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/nfet$39_0/vss" 0.8111
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0207423
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_4/T2" 1.44689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_4/T2" 0.0796309
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.866979
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/nfet$39_0/vss" 2.46738
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_4/T2" 1.85325
cap "ShiftReg_row_10_2$1_0/Q[3]" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 1.13687e-13
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.641626
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 12.1214
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 9.83391
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.176716
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 25.7151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" -1.77636e-15
cap "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.1227
cap "swmatrix_Tgate$1_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 27.4176
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_4/VDD" 5.34362
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_4/nfet$39_0/vss" 3.31247
cap "swmatrix_Tgate$1_4/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.36347
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_4/T2" 1.22119
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 21.9971
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" 3.86277
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate$1_4/VSS" 15.94
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate$1_4/pfet$24_0/a_988_n136#" 1.8082
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 21.5719
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/Q[3]" 11.4554
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/gated_control" 8.8563
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" 5.33414
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate$1_4/pfet$24_0/a_1054_0#" 3.95557
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/PHI_2" 2.48869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 15.7057
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/T1" 8.4406
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate$1_4/T1" 9.56684
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/VSS" 40.5523
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.393687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/T2" 12.3431
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.00713646
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 55.5674
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_4/T1" 0.624667
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.290791
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0353205
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_7/T2" 1.39906
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.00185268
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_7/gated_control" 2.1825
cap "swmatrix_Tgate$1_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0432322
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/Q" 0.0406229
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate$1_4/T1" 0.63199
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035699
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate$1_7/gated_control" 0.567672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_7/T2" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_7/T2" 0.0712448
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 1.13687e-13
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.24014
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 2.20046
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.338486
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_4/T1" 12.2778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 11.1536
cap "swmatrix_Tgate$1_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/gated_control" 26.2979
cap "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/Q" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 7.10543e-15
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0185503
cap "swmatrix_Tgate$1_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.669163
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_4/T1" 0.817822
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_7/T2" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/gated_control" 0.797271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_7/T2" 93.7085
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.619105
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "swmatrix_Tgate$1_7/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" 13.3453
cap "swmatrix_Tgate$1_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.71427
cap "swmatrix_Tgate$1_4/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" 19.8527
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_7/T2" 1.39485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_7/T2" 0.212147
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 86.4655
cap "swmatrix_Tgate$1_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" 5.16021
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/VDD" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/T2" 9.00139
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.101881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_7/T2" 97.4266
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 5.24508
cap "swmatrix_Tgate$1_7/VSS" "swmatrix_Tgate$1_7/T2" 14.347
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_7/T2" 0.437815
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0161276
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" 63.7917
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/VSS" 4.10923
cap "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" 21.6805
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_7/T2" 6.73208
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.500685
cap "swmatrix_Tgate$1_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 1.84655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_7/T2" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_7/T2" 15.6292
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -7.10543e-15
cap "swmatrix_Tgate$1_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" 47.3695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/VDD" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "m2_n499_n858#" 4.52559
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/T2" 3.86567
cap "swmatrix_Tgate$1_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0268989
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/T2" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate$1_7/VDD" 0.107211
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.197682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_7/pfet$24_0/w_n230_n138#" 0.0729484
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_7/T2" 0.217688
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.81811
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.284003
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.42109e-14
cap "swmatrix_Tgate$1_7/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 0.820643
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 1.05382
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.18779
cap "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 25.7151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_7/VDD" 2.50898
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_7/VDD" 6.62728
cap "swmatrix_Tgate$1_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.11899
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/T2" 1.44689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" 0.114924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_7/VDD" 2.36399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_7/nfet$39_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_7/nfet$39_0/vss" 4.85132
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/nfet$39_0/vss" 2.26368
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 27.4176
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/VDD" 2.87705
cap "swmatrix_Tgate$1_7/nfet$39_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 21.9971
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_7/nfet$39_0/vss" 2.07089
cap "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.96813
cap "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.823366
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 9.83391
cap "swmatrix_Tgate$1_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 12.1214
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_7/nfet$39_0/vss" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" -1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" -1.13687e-13
cap "swmatrix_Tgate$1_7/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/Q[4]" 4.78378
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 18.6623
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" 0.540103
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate$1_7/VDD" 11.4554
cap "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" "ShiftReg_row_10_2$1_0/Q[4]" 1.8082
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 16.3433
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/VDD" 24.5526
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 13.0979
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/VSS" 1.04878
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/T2" 0.937189
cap "swmatrix_Tgate$1_7/pfet$24_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 15.6927
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 3.55271e-15
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate$1_7/VSS" 8.64449
cap "swmatrix_Tgate$1_7/T2" "ShiftReg_row_10_2$1_0/Q[4]" 3.95557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" -1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/T1" 0.392958
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_7/VDD" 2.22463
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_7/VSS" 41.2318
cap "swmatrix_Tgate$1_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 4.60638
cap "swmatrix_Tgate$1_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 24.8337
cap "swmatrix_Tgate$1_7/VDD" "ShiftReg_row_10_2$1_0/Q[4]" 0.013724
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 4.4824
cap "swmatrix_Tgate$1_5/gated_control" "ShiftReg_row_10_2$1_0/Q[4]" 0.0113325
cap "swmatrix_Tgate$1_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_2" 2.48869
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/Q[4]" 5.12344
cap "swmatrix_Tgate$1_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.71694
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.16192
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.00640138
cap "swmatrix_Tgate$1_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 54.8263
cap "swmatrix_Tgate$1_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.367337
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 4.91012
cap "swmatrix_Tgate$1_7/VSS" "ShiftReg_row_10_2$1_0/Q[4]" 7.74992
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/gated_control" 1.20934
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_2" 6.34703
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0921099
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/Q[4]" 0.00356284
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/gated_control" 0.757502
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" -1.77636e-15
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/D" 0.0268989
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_7/T1" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/D" "swmatrix_Tgate$1_5/gated_control" 0.55634
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/T2" 1.19034
cap "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" 8.00259
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.101881
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/D" 0.291608
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_5/gated_control" 0.669163
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" 21.702
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/VSS" 2.5232
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/T2" 0.252532
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_5/gated_control" 0.797271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate$1_5/VSS" 47.4311
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.817822
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0289191
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.39906
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" 15.5185
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/VSS" 2.18503
cap "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0729484
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/D" "swmatrix_Tgate$1_5/VSS" 1.67533
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.02635
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/gated_control" 0.973155
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_5/VSS" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0179802
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.06536
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_7/T1" 0.532557
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/D" 0.0321361
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate$1_5/gated_control" 15.4806
cap "swmatrix_Tgate$1_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/EN" 19.642
cap "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/VDD" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_5/VSS" 4.10923
cap "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.33544
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.37544
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/nfet$39_0/vss" 41.1227
cap "m1_n598_n268#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.0285458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gated_control" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.84217e-14
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 68.5221
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.13687e-13
cap "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.787404
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/T2" 1.39485
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 97.4266
cap "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 11.9524
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_5/T2" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_5/T2" 7.93603
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/PHI_1" 86.4655
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate$1_5/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.66225
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_5/nfet$39_0/vss" 2.07089
cap "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.022951
cap "m1_n598_n268#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.232291
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 26.2907
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 16.6913
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_5/T2" 6.94976
cap "swmatrix_Tgate$1_5/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_5/T2" 0.212147
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.86567
cap "swmatrix_Tgate$1_5/T2" "swmatrix_Tgate$1_5/nfet$39_0/vss" 14.347
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.500685
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.197682
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 94.8962
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 5.0638
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 9.80545
cap "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.43171
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_5/pfet$24_0/w_n230_n138#" 2.47604
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "swmatrix_Tgate$1_5/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 22.1005
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "m1_n598_n268#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0234984
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_5/T2" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m1_n598_n268#" 0.0329375
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 1.36347
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/Q[5]" 0.0954855
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 31.9463
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_5/T1" 0.033239
cap "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_5/VSS" 2.18908
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 9.67746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/T1" 1.44677
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 11.2929
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.44689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/VSS" 3.31247
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_5/T2" 1.75601
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/Q[5]" 0.0284251
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 24.5721
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/VSS" 0.939812
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.06581e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/T2" 1.22119
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" -8.88178e-16
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 1.13687e-13
cap "swmatrix_Tgate$1_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.17207
cap "swmatrix_Tgate$1_5/T2" "ShiftReg_row_10_2$1_0/Q[5]" 3.92852
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 18.7221
cap "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_5/pfet$24_0/a_28_n136#" 0.592694
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/VSS" 41.1347
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" "ShiftReg_row_10_2$1_0/Q[5]" 4.44089e-16
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_5/VDD" 5.34362
cap "ShiftReg_row_10_2$1_0/Q[5]" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" -2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "ShiftReg_row_10_2$1_0/Q[5]" -7.10543e-15
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/VDD" 21.0522
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/gated_control" 12.007
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/VSS" 43.4479
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/T1" 9.53841
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 1.8082
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/pfet$24_0/a_1374_0#" 0.0270516
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/T1" 8.32917
cap "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/PHI_2" 2.48869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 15.1364
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/VDD" 11.3599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/pfet$24_0/a_1148_n136#" 2.95051
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate$1_5/VSS" 15.0002
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/pfet$24_0/a_1374_0#" 0.0442366
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_5/VDD" 0.0362312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_5/VDD" 2.20046
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.909895
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/Q" 0.035699
cap "swmatrix_Tgate$1_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/Q" 0.567672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/VDD" 0.393687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_5/VDD" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_6/T2" 1.39906
cap "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/Q" 2.12977
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/T2" 13.3854
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 12.507
cap "swmatrix_Tgate$1_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.669163
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/Q" 0.63199
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" 1.13687e-13
cap "swmatrix_Tgate$1_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 25.7272
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_6/T2" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0353205
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.84217e-14
cap "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_6/gated_control" 2.1825
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_6/T2" 0.252532
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0179802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 52.6597
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/Q" "swmatrix_Tgate$1_5/VDD" 0.0406229
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "swmatrix_Tgate$1_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.757502
cap "swmatrix_Tgate$1_5/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 14.7358
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/VSS" 6.24014
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_5/T1" 0.624667
cap "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "swmatrix_Tgate$1_6/T2" "swmatrix_Tgate$1_6/VSS" 14.347
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" 20.7811
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/T2" 3.86567
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 97.4266
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_6/T2" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_6/T2" 1.39485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_6/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/T2" 9.00139
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" 0.521088
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_6/T2" 0.437815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_6/T2" 1.45217
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" -7.10543e-15
cap "swmatrix_Tgate$1_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.797271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate$1_6/T2" 63.5106
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_6/T2" 6.73208
cap "swmatrix_Tgate$1_6/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0729484
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "m2_n499_n858#" 5.2514
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_6/T2" 0.212147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/T2" 16.142
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_6/T2" 0.197682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate$1_6/T2" 86.4655
cap "swmatrix_Tgate$1_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" 2.58011
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/VDD" "swmatrix_Tgate$1_6/T2" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_6/T2" 5.0638
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/VSS" 4.10923
cap "swmatrix_Tgate$1_6/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" 14.6763
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" 0.124406
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.101881
cap "swmatrix_Tgate$1_6/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.77096
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0213622
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate$1_6/VSS" 47.3695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_6/T2" 0.167827
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 93.7085
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_6/T2" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/nfet$39_0/a_n84_0#" 0.817822
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/EN" 22.3825
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/VSS" 1.5128
cap "swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.570566
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 0.728545
cap "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.217688
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 0.81258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_6/T2" 1.18779
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/nfet$39_0/vss" 3.33852
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/nfet$39_0/vss" 2.7816
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 11.2926
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_6/nfet$39_0/vss" 2.07089
cap "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 18.722
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_6/nfet$39_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 0.739881
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.44689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" -1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_6/nfet$39_0/vss" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 24.5721
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 32.0077
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.83496
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.40801
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" 0.299555
cap "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.0803
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.50898
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 9.67737
cap "swmatrix_Tgate$1_6/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.1227
cap "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.798192
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.36399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_6/nfet$39_0/a_574_0#" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 1.39756
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/pfet$24_0/a_28_n136#" 0.949144
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_6/T2" 2.30536
cap "swmatrix_Tgate$1_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.05241
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/T1" 5.09335
cap "swmatrix_Tgate$1_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.530866
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/VDD" 11.4554
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" 1.8082
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 14.2374
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.55271e-15
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 3.95557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/T1" 16.5667
cap "swmatrix_Tgate$1_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" 0.711055
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/VDD" 24.0736
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/VSS" 10.0888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" 14.7804
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/T1" 0.366471
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 13.311
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.935611
cap "swmatrix_Tgate$1_6/pfet$24_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.414325
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/VSS" 41.2501
cap "swmatrix_Tgate$1_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" 1.81344
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_6/pfet$24_0/a_734_0#" 0.168783
cap "swmatrix_Tgate$1_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 27.4138
cap "swmatrix_Tgate$1_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.74602
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/VSS" 7.98093
cap "swmatrix_Tgate$1_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.28606
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_0/gated_control" 0.567672
cap "swmatrix_Tgate$1_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 6.7012
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 6.73264
cap "swmatrix_Tgate$1_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" 4.53359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 5.45311
cap "swmatrix_Tgate$1_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0921099
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_6/VDD" 4.56587
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/T1" 5.10548
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.00640138
cap "swmatrix_Tgate$1_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 54.8696
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035699
cap "swmatrix_Tgate$1_0/nfet$39_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.281136
cap "swmatrix_Tgate$1_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.367337
cap "swmatrix_Tgate$1_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_2" 1.77764
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate$1_6/VDD" 0.0406229
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" 22.182
cap "swmatrix_Tgate$1_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.896441
cap "swmatrix_Tgate$1_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.532557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.101881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/T2" 1.06536
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" 47.3695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "m2_n499_n858#" 0.69734
cap "swmatrix_Tgate$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" 0.01652
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.252532
cap "swmatrix_Tgate$1_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.669163
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/VSS" 4.10923
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0289191
cap "swmatrix_Tgate$1_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "swmatrix_Tgate$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "swmatrix_Tgate$1_0/pfet$24_0/w_n230_n138#" 9.39762
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.19034
cap "swmatrix_Tgate$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "swmatrix_Tgate$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/pfet$24_0/w_n230_n138#" 0.0729484
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -7.10543e-15
cap "swmatrix_Tgate$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.49412
cap "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0185503
cap "swmatrix_Tgate$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.02635
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "swmatrix_Tgate$1_0/gated_control" 12.9005
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.39906
cap "swmatrix_Tgate$1_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" 20.5783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_0/gated_control" 0.797271
cap "swmatrix_Tgate$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_6/T1" 0.817822
cap "swmatrix_Tgate$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "swmatrix_Tgate$1_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.757502
cap "swmatrix_Tgate$1_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/EN" "swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 16.3269
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gated_control" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/VDD" 11.2926
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_0/nfet$39_0/vss" 4.31634
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 5.0638
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_0/T2" 6.94976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_0/nfet$39_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_0/T2" 1.45217
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_0/T2" 3.86567
cap "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 18.722
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_0/nfet$39_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_0/VDD" 6.38366
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_0/T2" 3.07641
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 24.5721
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_0/VDD" 2.36399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_0/T2" 0.167827
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 73.1123
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 0.819208
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.39485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate$1_0/T2" 0.437815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_0/VDD" 2.50898
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.42109e-14
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 7.93603
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/nfet$39_0/vss" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_0/nfet$39_0/a_n84_0#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 1.56763
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 9.67737
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_0/T2" 18.3948
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.81258
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.197682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_0/T2" 97.4266
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/PHI_1" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_0/T2" 94.8962
cap "swmatrix_Tgate$1_0/T2" "swmatrix_Tgate$1_0/nfet$39_0/vss" 14.347
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 1.8082
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0525225
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_3/T1" 1.9354
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 12.2728
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_3/VSS" 2.38568
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.36347
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.44689
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.44677
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.31247
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.243618
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 1.06581e-14
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_0/T2" 3.95557
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 26.6103
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.22119
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 21.5724
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.1529
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_3/VDD" 0.86342
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 10.518
cap "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.400504
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.84217e-14
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.34362
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.00143444
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.534981
cap "ShiftReg_row_10_2$1_0/Q[7]" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_0/pfet$24_0/a_28_n136#" 0.739881
cap "swmatrix_Tgate$1_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 26.6392
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_3/VDD" 10.592
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_3/T1" 7.63144
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/VDD" 19.5528
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate$1_3/VSS" 13.5543
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T1" 5.36753
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/PHI_2" 2.48869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 13.7266
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/gated_control" 15.1578
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/VSS" 45.9821
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.393687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_3/VDD" 0.0362312
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/D" 0.63199
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.24014
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 3.55271e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/T1" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_3/VSS" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T1" 14.8472
cap "swmatrix_Tgate$1_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.328123
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_3/T2" 1.39906
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.13687e-13
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0153566
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/D" 0.035699
cap "swmatrix_Tgate$1_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.1825
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0179802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_3/gated_control" 0.669163
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 13.2288
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/D" 0.0406229
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0340354
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/D" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/VDD" 2.20046
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.624667
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_3/T1" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/VSS" 50.1073
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.00428549
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/T2" 0.252532
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T2" 18.4036
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.84217e-14
cap "swmatrix_Tgate$1_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/D" 0.567672
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.671675
cap "swmatrix_Tgate$1_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.757502
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0353205
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/gated_control" 23.6362
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.408744
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_3/T2" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_3/T2" 6.74645
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" "m2_n499_n858#" 5.82065
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/VDD" 0.0274479
cap "swmatrix_Tgate$1_3/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.54583
cap "swmatrix_Tgate$1_3/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" 15.1823
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_3/T2" 0.197682
cap "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.802465
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.83671
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" 22.573
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_3/T2" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_3/T2" 93.7085
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gated_control" 3.55271e-15
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.43756
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/T2" 8.59265
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_3/VDD" 0.0234984
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_3/T2" 1.39485
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" 0.137891
cap "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.541099
cap "swmatrix_Tgate$1_3/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" 20.7811
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/VDD" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_3/T2" 1.45217
cap "swmatrix_Tgate$1_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.469148
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_3/T2" 97.4266
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/T2" 3.86567
cap "swmatrix_Tgate$1_3/VSS" "swmatrix_Tgate$1_3/T2" 14.347
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.14323
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" 47.3695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_3/T2" 16.378
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" 63.8436
cap "swmatrix_Tgate$1_3/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0729484
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_3/T2" 0.500685
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/T2" 5.0638
cap "swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.097595
cap "swmatrix_Tgate$1_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/EN" 1.52042
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.70809
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.30715
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.36347
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_3/nfet$39_0/vss" 2.07089
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.21708
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" 0.739881
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 21.3391
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.44689
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.798192
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -5.68434e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" -1.77636e-15
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.42691
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" 1.13142
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.05796
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.29952
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_3/VDD" 2.36399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" 0.81258
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.06939
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_3/T2" 1.18779
cap "swmatrix_Tgate$1_3/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 3.55271e-15
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 10.0901
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 12.0719
cap "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 26.6072
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_3/pfet$24_0/a_28_n136#" 0.728545
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.50898
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 27.4617
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.279544
cap "swmatrix_Tgate$1_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.203313
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_3/T1" 0.022951
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/Q[8]" 11.4554
cap "m2_n499_n858#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 14.9643
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/T1" 0.0198585
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/Q[8]" 11.5331
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" 1.86412
cap "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 12.5057
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 22.8154
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" 0.00411667
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.2683
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/VDD" 0.0364742
cap "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" "ShiftReg_row_10_2$1_0/Q[8]" 1.8082
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/Q[8]" 5.40292
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_3/VSS" 0.012948
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" 4.75414
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 3.55271e-15
cap "swmatrix_Tgate$1_3/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/Q[8]" 3.95557
cap "swmatrix_Tgate$1_3/pfet$24_0/a_668_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 11.8331
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 14.173
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 7.45443
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/Q[8]" 0.0406229
cap "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0360846
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 1.35913
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.367337
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/nfet$39_0/a_94_0#" 5.26765
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "swmatrix_Tgate$1_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 4.52536
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_1/gated_control" 0.567672
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_3/T1" 4.79591
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 3.7443
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/Q[8]" 6.5366
cap "swmatrix_Tgate$1_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.28606
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0921099
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_3/T1" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/gated_control" 0.366011
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/gated_control" 28.4735
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_3/T1" 6.47781
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035699
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.77276
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" 1.59288
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.67397
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 54.8514
cap "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_2" 0.624575
cap "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.00640138
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/VDD" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_3/T1" 0.909895
cap "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" 16.5174
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate$1_1/VSS" 47.3695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/gated_control" 0.896441
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/gated_control" 0.303152
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_3/T1" 0.817822
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate$1_1/T2" 22.5468
cap "swmatrix_Tgate$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" 0.0300057
cap "swmatrix_Tgate$1_1/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0729484
cap "swmatrix_Tgate$1_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" 20.5783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_1/gated_control" 0.757502
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0289191
cap "swmatrix_Tgate$1_1/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" 9.90358
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/VSS" 2.46738
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/VSS" 0.396921
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/gated_control" 0.797271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/T2" 1.15425
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_1/T2" 0.0399381
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/VDD" 0.02635
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" "m2_n499_n858#" 1.2666
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_3/T1" 0.532557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "swmatrix_Tgate$1_1/T2" 0.337265
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0179802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" -1.77636e-15
cap "swmatrix_Tgate$1_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/EN" 11.8408
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_1/VSS" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.101881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/VSS" 4.10923
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_1/T2" 0.252532
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_1/VDD" 0.0340354
cap "swmatrix_Tgate$1_1/VSS" "swmatrix_Tgate$1_1/T2" 0.277039
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/T2" 1.06536
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_1/T2" 6.94976
cap "swmatrix_Tgate$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.36399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate$1_1/T2" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_1/T2" 1.39485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_1/T2" 5.0638
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" 21.3391
cap "swmatrix_Tgate$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.62728
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/PHI_1" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate$1_1/T2" 0.212147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 26.6072
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_1/T2" 97.4266
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gated_control" 7.10543e-15
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 94.8962
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_1/T2" 75.3123
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_1/T2" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_1/T2" 0.231107
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.85132
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.4474
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_1/T2" 7.93603
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_1/T2" 3.86567
cap "swmatrix_Tgate$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 12.0719
cap "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 10.0901
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_1/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.13687e-13
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "swmatrix_Tgate$1_1/nfet$39_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.820643
cap "swmatrix_Tgate$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.50898
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.96813
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/T2" 68.5663
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "swmatrix_Tgate$1_1/T2" 14.0699
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_1/T2" 0.197682
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate$1_1/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/T1" 3.75189
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/T1" 21.693
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/Q[9]" 3.26072
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 10.4047
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" 1.36347
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 15.1356
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/Q[9]" 1.8082
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 23.663
cap "swmatrix_Tgate$1_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.44689
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_1/T2" 1.22119
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/VSS" 3.31247
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "swmatrix_Tgate$1_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_1/T2" 3.95557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_1/T2" 25.8339
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.1711
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/VSS" 3.83006
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.87705
cap "swmatrix_Tgate$1_1/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/T1" 1.44677
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/VDD" 5.34362
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 5.68434e-14
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/T1" 5.81494
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/VDD" 15.3912
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" 2.48869
cap "swmatrix_Tgate$1_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/gated_control" 18.9832
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/VSS" 48.5163
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "m2_n499_n858#" 12.858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/T1" 2.51849
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/VDD" 8.19465
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 1.5177
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate$1_2/VSS" 12.1099
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/gated_control" 0.797271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_2/T2" 1.39906
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.035699
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0179802
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 13.0464
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0353205
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_2/VSS" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0392979
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/T2" 0.252532
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 19.1648
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_2/T2" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_2/T1" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/VSS" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate$1_2/VSS" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 5.68434e-14
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 47.5549
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_2/gated_control" 0.669163
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_2/VSS" 6.24014
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/T2" 0.732552
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/VSS" 2.36727
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/T1" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0185503
cap "swmatrix_Tgate$1_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 18.5065
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate$1_2/T1" 0.63199
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 2.20046
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/D" 0.0406229
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_2/T1" 0.624667
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/gated_control" 0.757502
cap "swmatrix_Tgate$1_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 21.3312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate$1_2/gated_control" 0.567672
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.393687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_2/gated_control" 2.1825
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate$1_2/T1" 0.491846
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_2/T2" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate$1_2/T2" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_2/T2" 6.74645
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate$1_2/T2" 5.0638
cap "swmatrix_Tgate$1_2/VSS" "swmatrix_Tgate$1_2/T2" 14.347
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0625826
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate$1_2/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" "m2_n499_n858#" 6.80262
cap "swmatrix_Tgate$1_2/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0729484
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate$1_2/T2" 97.4266
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 16.4823
cap "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.325976
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" 0.161154
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" 47.3695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" 1.77636e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate$1_2/T2" 0.231107
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.07556
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate$1_2/T2" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate$1_2/T2" 0.197682
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gated_control" 3.55271e-15
cap "swmatrix_Tgate$1_2/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.75799
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.74197
cap "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.606604
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" 63.8878
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/T2" 3.86567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate$1_2/T2" 1.45217
cap "swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" 24.185
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_2/T2" 93.7085
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0234984
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.28277
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 8.26884
cap "swmatrix_Tgate$1_2/pfet$24_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" 16.4578
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate$1_2/T2" 1.39485
cap "swmatrix_Tgate$1_2/nfet$39_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/EN" 19.8503
cap "swmatrix_Tgate$1_2/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 28.439
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_2/VDD" 2.50898
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/VDD" 11.9897
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.81258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_2/nfet$39_0/vss" 2.07089
cap "swmatrix_Tgate$1_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.22119
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate$1_2/VDD" 5.34362
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" 0.214039
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_2/T2" 1.44689
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_2/VDD" 2.87705
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 20.5043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_2/T2" 1.18779
cap "ShiftReg_row_10_2$1_0/Q[10]" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 10.2466
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate$1_2/VDD" 2.36399
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.44677
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.89257
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_2/nfet$39_0/vss" 2.56855
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" -1.77636e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 5.68434e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.728545
cap "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 26.6173
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 3.55271e-15
cap "swmatrix_Tgate$1_2/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate$1_2/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.1227
cap "swmatrix_Tgate$1_2/nfet$39_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.022951
cap "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.36347
cap "swmatrix_Tgate$1_2/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.31247
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VDD" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_2/T2" 1.9651
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate$1_2/VDD" 3.84579
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate$1_2/pfet$24_0/a_28_n136#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate$1_2/T2" 0.203313
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/Q[10]" 2.70573
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/Q[10]" 11.4554
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 8.87558
cap "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/Q[10]" 3.95557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 2.84217e-14
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/Q[10]" 17.3625
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" 2.48869
cap "swmatrix_Tgate$1_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 21.6394
cap "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" "ShiftReg_row_10_2$1_0/Q[10]" 7.3446
cap "swmatrix_Tgate$1_2/pfet$24_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 10.723
cap "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "ShiftReg_row_10_2$1_0/Q[10]" 0.41918
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 41.2865
cap "ShiftReg_row_10_2$1_0/Q[10]" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 17.9598
cap "swmatrix_Tgate$1_2/pfet$24_0/a_894_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 12.6142
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate$1_2/pfet$24_0/a_828_n136#" 1.8082
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "ShiftReg_row_10_2$1_0/Q[10]" 31.8938
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" "swmatrix_Tgate$1_2/VDD" 0.0151905
cap "swmatrix_Tgate$1_2/pfet$24_0/a_2174_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 0.125533
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/Q[10]" 0.0850165
cap "ShiftReg_row_10_2$1_0/Q[10]" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/a_245_69#" 0.130227
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/A1" 1.32863
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0/ZN" "ShiftReg_row_10_2$1_0/Q[10]" 2.0356
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0/ZN" "ShiftReg_row_10_2$1_0/Q[10]" 2.41102
cap "swmatrix_Tgate$1_2/pfet$24_0/a_2174_0#" "ShiftReg_row_10_2$1_0/Q[10]" 1.6116
cap "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/Q[10]" 11.7784
merge "swmatrix_Tgate$1_2/VSUBS" "swmatrix_Tgate$1_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "swmatrix_Tgate$1_1/VSUBS" "swmatrix_Tgate$1_3/VSUBS"
merge "swmatrix_Tgate$1_3/VSUBS" "swmatrix_Tgate$1_0/VSUBS"
merge "swmatrix_Tgate$1_0/VSUBS" "swmatrix_Tgate$1_6/VSUBS"
merge "swmatrix_Tgate$1_6/VSUBS" "swmatrix_Tgate$1_5/VSUBS"
merge "swmatrix_Tgate$1_5/VSUBS" "swmatrix_Tgate$1_7/VSUBS"
merge "swmatrix_Tgate$1_7/VSUBS" "swmatrix_Tgate$1_4/VSUBS"
merge "swmatrix_Tgate$1_4/VSUBS" "swmatrix_Tgate$1_8/VSUBS"
merge "swmatrix_Tgate$1_8/VSUBS" "ShiftReg_row_10_2$1_0/VSUBS"
merge "ShiftReg_row_10_2$1_0/VSUBS" "swmatrix_Tgate$1_9/VSUBS"
merge "swmatrix_Tgate$1_9/VSUBS" "via_dev$91_2/VSUBS"
merge "via_dev$91_2/VSUBS" "via_dev$91_1/VSUBS"
merge "via_dev$91_1/VSUBS" "via_dev$92_1/VSUBS"
merge "via_dev$92_1/VSUBS" "via_dev$92_0/VSUBS"
merge "via_dev$92_0/VSUBS" "via_dev$91_0/VSUBS"
merge "via_dev$91_0/VSUBS" "VSUBS"
merge "ShiftReg_row_10_2$1_0/PHI_1" "m3_n891_n424#" -74.934 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15200 -504 0 0 0 0
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" -50852.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7176000 -238084 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS" "swmatrix_Tgate$1_2/nfet$39_0/vss"
merge "swmatrix_Tgate$1_2/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS" "swmatrix_Tgate$1_2/VSS"
merge "swmatrix_Tgate$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate$1_1/nfet$39_0/vss"
merge "swmatrix_Tgate$1_1/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS" "swmatrix_Tgate$1_1/VSS"
merge "swmatrix_Tgate$1_1/VSS" "swmatrix_Tgate$1_3/nfet$39_0/vss"
merge "swmatrix_Tgate$1_3/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS" "swmatrix_Tgate$1_3/VSS"
merge "swmatrix_Tgate$1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate$1_0/nfet$39_0/vss"
merge "swmatrix_Tgate$1_0/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate$1_0/VSS"
merge "swmatrix_Tgate$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS" "swmatrix_Tgate$1_6/nfet$39_0/vss"
merge "swmatrix_Tgate$1_6/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS" "swmatrix_Tgate$1_6/VSS"
merge "swmatrix_Tgate$1_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate$1_5/nfet$39_0/vss"
merge "swmatrix_Tgate$1_5/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate$1_5/VSS"
merge "swmatrix_Tgate$1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS" "swmatrix_Tgate$1_7/nfet$39_0/vss"
merge "swmatrix_Tgate$1_7/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$3_1/VSS" "swmatrix_Tgate$1_7/VSS"
merge "swmatrix_Tgate$1_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate$1_4/nfet$39_0/vss"
merge "swmatrix_Tgate$1_4/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate$1_4/VSS"
merge "swmatrix_Tgate$1_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate$1_8/nfet$39_0/vss"
merge "swmatrix_Tgate$1_8/nfet$39_0/vss" "swmatrix_Tgate$1_8/VSS"
merge "swmatrix_Tgate$1_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_9/VSS" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__endcap$2_0/VSS"
merge "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__endcap$2_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate$1_9/nfet$39_0/vss"
merge "swmatrix_Tgate$1_9/nfet$39_0/vss" "ShiftReg_row_10_2$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/VSS" "swmatrix_Tgate$1_9/VSS"
merge "swmatrix_Tgate$1_9/VSS" "m1_n338_1250#"
merge "ShiftReg_row_10_2$1_0/gc[3]" "swmatrix_Tgate$1_4/gated_control" -619.684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/PHI_2" "via_dev$91_1/m2_0_0#" -443.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12700 -654 -28100 -1162 0 0 0 0
merge "via_dev$91_1/m2_0_0#" "m3_n683_n608#"
merge "m3_n683_n608#" "via_dev$91_0/m2_0_0#"
merge "via_dev$91_0/m2_0_0#" "m3_n683_n161#"
merge "m3_n683_n161#" "m2_n683_n579#"
merge "ShiftReg_row_10_2$1_0/VDD" "swmatrix_Tgate$1_2/VDD" -28051.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7928340 -116484 0 0 0 0 0 0 0 0
merge "swmatrix_Tgate$1_2/VDD" "swmatrix_Tgate$1_1/VDD"
merge "swmatrix_Tgate$1_1/VDD" "swmatrix_Tgate$1_3/VDD"
merge "swmatrix_Tgate$1_3/VDD" "swmatrix_Tgate$1_0/VDD"
merge "swmatrix_Tgate$1_0/VDD" "swmatrix_Tgate$1_6/VDD"
merge "swmatrix_Tgate$1_6/VDD" "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD"
merge "swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_Tgate$1_5/VDD"
merge "swmatrix_Tgate$1_5/VDD" "swmatrix_Tgate$1_7/VDD"
merge "swmatrix_Tgate$1_7/VDD" "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__endcap$2_0/VDD"
merge "swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__endcap$2_0/VDD" "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD"
merge "swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_Tgate$1_4/VDD"
merge "swmatrix_Tgate$1_4/VDD" "swmatrix_Tgate$1_8/VDD"
merge "swmatrix_Tgate$1_8/VDD" "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__endcap$2_0/VDD"
merge "swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__endcap$2_0/VDD" "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD"
merge "swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_Tgate$1_9/VDD"
merge "swmatrix_Tgate$1_9/VDD" "m1_n598_n268#"
merge "ShiftReg_row_10_2$1_0/gc[10]" "swmatrix_Tgate$1_2/gated_control" -581.637 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/Q[10]" "d_out" -20211 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6063100 -121662 -10000 -400 -1800 -236 0 0
merge "d_out" "via_dev$91_2/m2_0_0#"
merge "via_dev$91_2/m2_0_0#" "m3_n499_n858#"
merge "m3_n499_n858#" "m2_n499_n858#"
merge "ShiftReg_row_10_2$1_0/gc[9]" "swmatrix_Tgate$1_1/gated_control" -671.418 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "swmatrix_Tgate$1_1/T1" "swmatrix_Tgate$1_2/T1" -5691.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -111518 -4368 0 0 0 0
merge "swmatrix_Tgate$1_2/T1" "swmatrix_Tgate$1_0/T1"
merge "swmatrix_Tgate$1_0/T1" "swmatrix_Tgate$1_3/T1"
merge "swmatrix_Tgate$1_3/T1" "swmatrix_Tgate$1_6/T1"
merge "swmatrix_Tgate$1_6/T1" "swmatrix_Tgate$1_5/T1"
merge "swmatrix_Tgate$1_5/T1" "swmatrix_Tgate$1_7/T1"
merge "swmatrix_Tgate$1_7/T1" "swmatrix_Tgate$1_4/T1"
merge "swmatrix_Tgate$1_4/T1" "swmatrix_Tgate$1_8/T1"
merge "swmatrix_Tgate$1_8/T1" "swmatrix_Tgate$1_9/T1"
merge "swmatrix_Tgate$1_9/T1" "pin"
merge "ShiftReg_row_10_2$1_0/gc[1]" "swmatrix_Tgate$1_9/gated_control" -571.112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4320 -264 0 0 0 0
merge "swmatrix_Tgate$1_1/T2" "BUS[9]" -761.577 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate$1_3/T2" "BUS[8]" -690.732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate$1_2/T2" "BUS[10]" -701.506 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate$1_0/T2" "BUS[7]" -789.803 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate$1_5/T2" "BUS[5]" -789.803 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate$1_6/T2" "BUS[6]" -683.918 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$1_4/gated_control" "ShiftReg_row_10_2$1_0/gc[6]" -746.074 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[6]" "swmatrix_Tgate$1_6/gated_control"
merge "swmatrix_Tgate$1_8/T2" "BUS[2]" -789.803 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate$1_7/T2" "BUS[4]" -789.803 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate$1_4/T2" "BUS[3]" -739.512 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2$1_0/gc[8]" "swmatrix_Tgate$1_3/gated_control" -565.672 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "swmatrix_Tgate$1_9/T2" "BUS[1]" -748.442 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2$1_0/gc[7]" "swmatrix_Tgate$1_0/gated_control" -654.064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[2]" "swmatrix_Tgate$1_8/gated_control" -704.102 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/EN" "via_dev$92_1/m2_0_0#" -584.739 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -158 0 0 -20000 -800 0 0
merge "via_dev$92_1/m2_0_0#" "via_dev$92_0/m2_0_0#"
merge "via_dev$92_0/m2_0_0#" "m4_n438_n1057#"
merge "ShiftReg_row_10_2$1_0/gc[5]" "swmatrix_Tgate$1_5/gated_control" -636.874 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[4]" "swmatrix_Tgate$1_7/gated_control" -728.883 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
