# Transistor-power-optimization
 "A comparative analysis of transistor-level power gating techniques using 22nm FET, 7nm FinFET, and VS-CNFET transistors, modeled and simulated in HSPICE to evaluate leakage power and total power efficiency."
