//
// File created by:  irun
// Do not modify this file

s1::(15Jul2022:14:59:44):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s2::(15Jul2022:15:02:45):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s3::(15Jul2022:15:03:09):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s4::(15Jul2022:15:03:20):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s5::(15Jul2022:15:03:40):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s6::(15Jul2022:15:04:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s7::(15Jul2022:15:04:54):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s8::(15Jul2022:15:06:36):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s9::(15Jul2022:15:06:53):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s10::(15Jul2022:15:09:51):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s11::(15Jul2022:15:11:10):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s12::(15Jul2022:15:11:24):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s13::(15Jul2022:15:12:20):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s14::(15Jul2022:15:23:12):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s15::(15Jul2022:15:24:28):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s16::(15Jul2022:15:25:46):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s17::(15Jul2022:15:26:48):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s18::(15Jul2022:15:29:46):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s19::(15Jul2022:15:30:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s20::(15Jul2022:15:31:50):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s21::(15Jul2022:15:34:40):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s22::(15Jul2022:15:36:37):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s23::(15Jul2022:15:41:06):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s24::(15Jul2022:15:43:07):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s25::(15Jul2022:15:44:31):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s26::(15Jul2022:15:45:50):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s27::(15Jul2022:15:46:33):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s28::(15Jul2022:15:46:57):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s29::(15Jul2022:15:56:25):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s30::(15Jul2022:15:57:42):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s31::(15Jul2022:15:57:55):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s32::(15Jul2022:16:00:49):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s33::(15Jul2022:16:04:50):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s34::(15Jul2022:16:06:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s35::(15Jul2022:16:08:31):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s36::(15Jul2022:16:11:12):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s37::(15Jul2022:16:11:31):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s38::(15Jul2022:17:02:29):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s39::(15Jul2022:17:06:14):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s40::(15Jul2022:17:06:39):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s41::(15Jul2022:17:07:02):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s42::(15Jul2022:17:08:32):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s43::(15Jul2022:17:21:17):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s44::(15Jul2022:17:26:57):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s45::(15Jul2022:17:33:20):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s46::(15Jul2022:17:36:52):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s47::(15Jul2022:17:37:06):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s48::(15Jul2022:17:37:32):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s49::(15Jul2022:17:37:39):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s50::(15Jul2022:17:42:22):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s51::(15Jul2022:17:46:17):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s52::(15Jul2022:17:46:57):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s53::(15Jul2022:17:47:59):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s54::(15Jul2022:17:48:45):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s55::(15Jul2022:17:50:23):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s56::(15Jul2022:17:51:59):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s57::(15Jul2022:17:57:41):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s58::(15Jul2022:18:02:46):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s59::(15Jul2022:18:05:32):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s60::(15Jul2022:18:16:27):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s61::(15Jul2022:18:19:14):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s62::(15Jul2022:18:20:22):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s63::(15Jul2022:18:22:27):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s64::(20Jul2022:10:10:50):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s65::(20Jul2022:10:16:55):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s66::(20Jul2022:10:47:05):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s67::(20Jul2022:10:47:14):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s68::(20Jul2022:11:02:06):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s69::(20Jul2022:11:04:31):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s70::(20Jul2022:11:05:58):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s71::(20Jul2022:11:06:27):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s72::(20Jul2022:11:08:16):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s73::(20Jul2022:11:28:36):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s74::(20Jul2022:11:29:03):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s75::(20Jul2022:11:29:28):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s76::(20Jul2022:11:31:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s77::(20Jul2022:11:33:43):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s78::(20Jul2022:11:36:39):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s79::(20Jul2022:11:39:53):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s80::(20Jul2022:11:45:14):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s81::(20Jul2022:11:45:51):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s82::(20Jul2022:11:46:37):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s83::(20Jul2022:12:40:23):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s84::(20Jul2022:12:48:38):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s85::(20Jul2022:12:51:20):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s86::(20Jul2022:13:00:14):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s87::(20Jul2022:13:02:02):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s88::(20Jul2022:13:05:13):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s89::(20Jul2022:13:13:36):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s90::(20Jul2022:13:21:32):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s91::(20Jul2022:13:22:17):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s92::(20Jul2022:13:30:09):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s93::(20Jul2022:13:36:03):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s94::(20Jul2022:13:47:33):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s95::(20Jul2022:13:58:37):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s96::(20Jul2022:13:59:42):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s97::(20Jul2022:14:00:31):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s98::(20Jul2022:14:00:48):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s99::(20Jul2022:14:01:56):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s100::(20Jul2022:14:02:11):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s101::(20Jul2022:14:06:07):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s102::(20Jul2022:14:08:00):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s103::(20Jul2022:14:10:08):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s104::(20Jul2022:14:11:41):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s105::(20Jul2022:14:12:37):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s106::(20Jul2022:14:13:54):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s107::(20Jul2022:14:16:32):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s108::(20Jul2022:14:20:16):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s109::(20Jul2022:14:22:51):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s110::(20Jul2022:14:23:52):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s111::(20Jul2022:14:24:26):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s112::(20Jul2022:14:25:01):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s113::(20Jul2022:14:26:47):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s114::(20Jul2022:14:27:12):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s115::(20Jul2022:14:27:22):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s116::(20Jul2022:14:28:34):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s117::(20Jul2022:14:30:18):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s118::(20Jul2022:14:30:46):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s119::(20Jul2022:14:31:11):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s120::(20Jul2022:14:33:07):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s121::(20Jul2022:14:34:11):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s122::(20Jul2022:14:34:45):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s123::(20Jul2022:14:35:42):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s124::(20Jul2022:14:36:10):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s125::(20Jul2022:14:37:00):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s126::(20Jul2022:14:37:37):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s127::(20Jul2022:14:42:22):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s128::(20Jul2022:14:44:05):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s129::(20Jul2022:14:54:10):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s130::(20Jul2022:14:55:54):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s131::(20Jul2022:15:01:29):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s132::(20Jul2022:15:02:12):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s133::(20Jul2022:15:03:39):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s134::(20Jul2022:15:04:30):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s135::(20Jul2022:15:06:03):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s136::(20Jul2022:15:13:09):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s137::(20Jul2022:15:13:36):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s138::(20Jul2022:15:16:48):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s139::(20Jul2022:15:17:32):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s140::(20Jul2022:15:22:32):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s141::(20Jul2022:15:25:22):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s142::(20Jul2022:15:25:50):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s143::(20Jul2022:15:27:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s144::(20Jul2022:15:27:43):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s145::(20Jul2022:15:29:10):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s146::(20Jul2022:15:29:54):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s147::(20Jul2022:15:33:43):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s148::(20Jul2022:15:35:11):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s149::(20Jul2022:15:40:44):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s150::(20Jul2022:15:43:17):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s151::(20Jul2022:15:46:30):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s152::(20Jul2022:15:55:38):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s153::(20Jul2022:15:57:40):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s154::(20Jul2022:15:58:01):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s155::(20Jul2022:16:03:39):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s156::(20Jul2022:16:06:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s157::(20Jul2022:16:06:45):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s158::(20Jul2022:16:07:02):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s159::(20Jul2022:16:07:54):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s160::(20Jul2022:16:08:01):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s161::(20Jul2022:16:08:13):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s162::(20Jul2022:16:15:18):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s163::(20Jul2022:16:15:28):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s164::(20Jul2022:16:17:41):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s165::(20Jul2022:16:17:59):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s166::(20Jul2022:16:22:20):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s167::(20Jul2022:16:26:27):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s168::(20Jul2022:16:32:46):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s169::(20Jul2022:16:33:40):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s170::(20Jul2022:16:51:47):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s171::(20Jul2022:16:52:56):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s172::(20Jul2022:16:53:04):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s173::(20Jul2022:16:57:15):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s174::(20Jul2022:17:00:03):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s175::(20Jul2022:17:00:40):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s176::(20Jul2022:17:05:59):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s177::(20Jul2022:17:08:35):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s178::(20Jul2022:17:08:50):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s179::(20Jul2022:17:09:27):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s180::(20Jul2022:17:10:43):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s181::(20Jul2022:17:19:36):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s182::(20Jul2022:17:24:10):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s183::(20Jul2022:17:27:33):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s184::(20Jul2022:17:29:46):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s185::(20Jul2022:17:31:46):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s186::(20Jul2022:17:41:29):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s187::(20Jul2022:17:41:38):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s188::(20Jul2022:17:53:31):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s189::(20Jul2022:17:54:20):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s190::(20Jul2022:17:54:34):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s191::(20Jul2022:17:54:53):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s192::(20Jul2022:17:56:17):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s193::(20Jul2022:17:56:55):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s194::(20Jul2022:17:57:15):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s195::(20Jul2022:18:04:22):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s196::(20Jul2022:18:04:53):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s197::(20Jul2022:18:05:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s198::(20Jul2022:18:05:56):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s199::(20Jul2022:18:06:55):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s200::(20Jul2022:18:07:05):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s201::(20Jul2022:18:07:41):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s202::(20Jul2022:18:09:31):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s203::(20Jul2022:18:10:13):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s204::(20Jul2022:18:11:31):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s205::(20Jul2022:18:14:42):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s206::(20Jul2022:18:14:50):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s207::(20Jul2022:18:18:50):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s208::(20Jul2022:18:21:01):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s209::(20Jul2022:18:23:25):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s210::(20Jul2022:18:23:52):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s211::(20Jul2022:18:25:39):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s212::(20Jul2022:18:27:00):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s213::(20Jul2022:18:30:07):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s214::(20Jul2022:18:32:16):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
