<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m32r › platforms › m32700ut › setup.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>setup.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/m32r/platforms/m32700ut/setup.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Setup routines for Renesas M32700UT Board</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2002-2005  Hiroyuki Kondo, Hirokazu Takata,</span>
<span class="cm"> *                           Hitoshi Yamamoto, Takeo Takahashi</span>
<span class="cm"> *</span>
<span class="cm"> *  This file is subject to the terms and conditions of the GNU General</span>
<span class="cm"> *  Public License.  See the file &quot;COPYING&quot; in the main directory of this</span>
<span class="cm"> *  archive for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cp">#include &lt;asm/m32r.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * M32700 Interrupt Control Unit (Level 1)</span>
<span class="cm"> */</span>
<span class="cp">#define irq2port(x) (M32R_ICU_CR1_PORTL + ((x - 1) * sizeof(unsigned long)))</span>

<span class="n">icu_data_t</span> <span class="n">icu_data</span><span class="p">[</span><span class="n">M32700UT_NUM_CPU_IRQ</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_m32700ut_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">port</span> <span class="o">=</span> <span class="n">irq2port</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">icu_data</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">M32R_ICUCR_ILEVEL7</span><span class="p">;</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_m32700ut_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">port</span> <span class="o">=</span> <span class="n">irq2port</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">icu_data</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">M32R_ICUCR_IEN</span><span class="o">|</span><span class="n">M32R_ICUCR_ILEVEL6</span><span class="p">;</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mask_m32700ut</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">disable_m32700ut_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">unmask_m32700ut</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">enable_m32700ut_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">shutdown_m32700ut</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">;</span>

	<span class="n">port</span> <span class="o">=</span> <span class="n">irq2port</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">M32R_ICUCR_ILEVEL7</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">m32700ut_irq_type</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;M32700UT-IRQ&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_shutdown</span>	<span class="o">=</span> <span class="n">shutdown_m32700ut</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mask_m32700ut</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">unmask_m32700ut</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt Control Unit of PLD on M32700UT (Level 2)</span>
<span class="cm"> */</span>
<span class="cp">#define irq2pldirq(x)		((x) - M32700UT_PLD_IRQ_BASE)</span>
<span class="cp">#define pldirq2port(x)		(unsigned long)((int)PLD_ICUCR1 + \</span>
<span class="cp">				 (((x) - 1) * sizeof(unsigned short)))</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">icucr</span><span class="p">;</span>  <span class="cm">/* ICU Control Register */</span>
<span class="p">}</span> <span class="n">pld_icu_data_t</span><span class="p">;</span>

<span class="k">static</span> <span class="n">pld_icu_data_t</span> <span class="n">pld_icu_data</span><span class="p">[</span><span class="n">M32700UT_NUM_PLD_IRQ</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_m32700ut_pld_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pldirq</span><span class="p">;</span>

	<span class="n">pldirq</span> <span class="o">=</span> <span class="n">irq2pldirq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">port</span> <span class="o">=</span> <span class="n">pldirq2port</span><span class="p">(</span><span class="n">pldirq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">pld_icu_data</span><span class="p">[</span><span class="n">pldirq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">PLD_ICUCR_ILEVEL7</span><span class="p">;</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_m32700ut_pld_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pldirq</span><span class="p">;</span>

	<span class="n">pldirq</span> <span class="o">=</span> <span class="n">irq2pldirq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">port</span> <span class="o">=</span> <span class="n">pldirq2port</span><span class="p">(</span><span class="n">pldirq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">pld_icu_data</span><span class="p">[</span><span class="n">pldirq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ILEVEL6</span><span class="p">;</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mask_m32700ut_pld</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">disable_m32700ut_pld_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">unmask_m32700ut_pld</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">enable_m32700ut_pld_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">enable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_INT1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">shutdown_m32700ut_pld_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pldirq</span><span class="p">;</span>

	<span class="n">pldirq</span> <span class="o">=</span> <span class="n">irq2pldirq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">port</span> <span class="o">=</span> <span class="n">pldirq2port</span><span class="p">(</span><span class="n">pldirq</span><span class="p">);</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">PLD_ICUCR_ILEVEL7</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">m32700ut_pld_irq_type</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;M32700UT-PLD-IRQ&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_shutdown</span>	<span class="o">=</span> <span class="n">shutdown_m32700ut_pld_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mask_m32700ut_pld</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">unmask_m32700ut_pld</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt Control Unit of PLD on M32700UT-LAN (Level 2)</span>
<span class="cm"> */</span>
<span class="cp">#define irq2lanpldirq(x)	((x) - M32700UT_LAN_PLD_IRQ_BASE)</span>
<span class="cp">#define lanpldirq2port(x)	(unsigned long)((int)M32700UT_LAN_ICUCR1 + \</span>
<span class="cp">				 (((x) - 1) * sizeof(unsigned short)))</span>

<span class="k">static</span> <span class="n">pld_icu_data_t</span> <span class="n">lanpld_icu_data</span><span class="p">[</span><span class="n">M32700UT_NUM_LAN_PLD_IRQ</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_m32700ut_lanpld_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pldirq</span><span class="p">;</span>

	<span class="n">pldirq</span> <span class="o">=</span> <span class="n">irq2lanpldirq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">port</span> <span class="o">=</span> <span class="n">lanpldirq2port</span><span class="p">(</span><span class="n">pldirq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">lanpld_icu_data</span><span class="p">[</span><span class="n">pldirq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">PLD_ICUCR_ILEVEL7</span><span class="p">;</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_m32700ut_lanpld_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pldirq</span><span class="p">;</span>

	<span class="n">pldirq</span> <span class="o">=</span> <span class="n">irq2lanpldirq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">port</span> <span class="o">=</span> <span class="n">lanpldirq2port</span><span class="p">(</span><span class="n">pldirq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">lanpld_icu_data</span><span class="p">[</span><span class="n">pldirq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ILEVEL6</span><span class="p">;</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mask_m32700ut_lanpld</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">disable_m32700ut_lanpld_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">unmask_m32700ut_lanpld</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">enable_m32700ut_lanpld_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">enable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_INT0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">shutdown_m32700ut_lanpld</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pldirq</span><span class="p">;</span>

	<span class="n">pldirq</span> <span class="o">=</span> <span class="n">irq2lanpldirq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">port</span> <span class="o">=</span> <span class="n">lanpldirq2port</span><span class="p">(</span><span class="n">pldirq</span><span class="p">);</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">PLD_ICUCR_ILEVEL7</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">m32700ut_lanpld_irq_type</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;M32700UT-PLD-LAN-IRQ&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_shutdown</span>	<span class="o">=</span> <span class="n">shutdown_m32700ut_lanpld</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mask_m32700ut_lanpld</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">unmask_m32700ut_lanpld</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt Control Unit of PLD on M32700UT-LCD (Level 2)</span>
<span class="cm"> */</span>
<span class="cp">#define irq2lcdpldirq(x)	((x) - M32700UT_LCD_PLD_IRQ_BASE)</span>
<span class="cp">#define lcdpldirq2port(x)	(unsigned long)((int)M32700UT_LCD_ICUCR1 + \</span>
<span class="cp">				 (((x) - 1) * sizeof(unsigned short)))</span>

<span class="k">static</span> <span class="n">pld_icu_data_t</span> <span class="n">lcdpld_icu_data</span><span class="p">[</span><span class="n">M32700UT_NUM_LCD_PLD_IRQ</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_m32700ut_lcdpld_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pldirq</span><span class="p">;</span>

	<span class="n">pldirq</span> <span class="o">=</span> <span class="n">irq2lcdpldirq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">port</span> <span class="o">=</span> <span class="n">lcdpldirq2port</span><span class="p">(</span><span class="n">pldirq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">lcdpld_icu_data</span><span class="p">[</span><span class="n">pldirq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">PLD_ICUCR_ILEVEL7</span><span class="p">;</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_m32700ut_lcdpld_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pldirq</span><span class="p">;</span>

	<span class="n">pldirq</span> <span class="o">=</span> <span class="n">irq2lcdpldirq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">port</span> <span class="o">=</span> <span class="n">lcdpldirq2port</span><span class="p">(</span><span class="n">pldirq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">lcdpld_icu_data</span><span class="p">[</span><span class="n">pldirq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ILEVEL6</span><span class="p">;</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mask_m32700ut_lcdpld</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">disable_m32700ut_lcdpld_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">unmask_m32700ut_lcdpld</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">enable_m32700ut_lcdpld_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">enable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_INT2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">shutdown_m32700ut_lcdpld</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pldirq</span><span class="p">;</span>

	<span class="n">pldirq</span> <span class="o">=</span> <span class="n">irq2lcdpldirq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">port</span> <span class="o">=</span> <span class="n">lcdpldirq2port</span><span class="p">(</span><span class="n">pldirq</span><span class="p">);</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">PLD_ICUCR_ILEVEL7</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">m32700ut_lcdpld_irq_type</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;M32700UT-PLD-LCD-IRQ&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_shutdown</span>	<span class="o">=</span> <span class="n">shutdown_m32700ut_lcdpld</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mask_m32700ut_lcdpld</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">unmask_m32700ut_lcdpld</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_SMC91X)</span>
	<span class="cm">/* INT#0: LAN controller on M32700UT-LAN (SMC91C111)*/</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32700UT_LAN_IRQ_LAN</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">m32700ut_lanpld_irq_type</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">lanpld_icu_data</span><span class="p">[</span><span class="n">irq2lanpldirq</span><span class="p">(</span><span class="n">M32700UT_LAN_IRQ_LAN</span><span class="p">)].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ISMOD02</span><span class="p">;</span>	<span class="cm">/* &quot;H&quot; edge sense */</span>
	<span class="n">disable_m32700ut_lanpld_irq</span><span class="p">(</span><span class="n">M32700UT_LAN_IRQ_LAN</span><span class="p">);</span>
<span class="cp">#endif  </span><span class="cm">/* CONFIG_SMC91X */</span><span class="cp"></span>

	<span class="cm">/* MFT2 : system timer */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_MFT2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_MFT2</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">M32R_ICUCR_IEN</span><span class="p">;</span>
	<span class="n">disable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_MFT2</span><span class="p">);</span>

	<span class="cm">/* SIO0 : receive */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_SIO0_R</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_SIO0_R</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">disable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_SIO0_R</span><span class="p">);</span>

	<span class="cm">/* SIO0 : send */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_SIO0_S</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_SIO0_S</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">disable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_SIO0_S</span><span class="p">);</span>

	<span class="cm">/* SIO1 : receive */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_SIO1_R</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_SIO1_R</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">disable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_SIO1_R</span><span class="p">);</span>

	<span class="cm">/* SIO1 : send */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_SIO1_S</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_SIO1_S</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">disable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_SIO1_S</span><span class="p">);</span>

	<span class="cm">/* DMA1 : */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_DMA1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_DMA1</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">disable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_DMA1</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SERIAL_M32R_PLDSIO</span>
	<span class="cm">/* INT#1: SIO0 Receive on PLD */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">PLD_IRQ_SIO0_RCV</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_pld_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">pld_icu_data</span><span class="p">[</span><span class="n">irq2pldirq</span><span class="p">(</span><span class="n">PLD_IRQ_SIO0_RCV</span><span class="p">)].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ISMOD03</span><span class="p">;</span>
	<span class="n">disable_m32700ut_pld_irq</span><span class="p">(</span><span class="n">PLD_IRQ_SIO0_RCV</span><span class="p">);</span>

	<span class="cm">/* INT#1: SIO0 Send on PLD */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">PLD_IRQ_SIO0_SND</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_pld_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">pld_icu_data</span><span class="p">[</span><span class="n">irq2pldirq</span><span class="p">(</span><span class="n">PLD_IRQ_SIO0_SND</span><span class="p">)].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ISMOD03</span><span class="p">;</span>
	<span class="n">disable_m32700ut_pld_irq</span><span class="p">(</span><span class="n">PLD_IRQ_SIO0_SND</span><span class="p">);</span>
<span class="cp">#endif  </span><span class="cm">/* CONFIG_SERIAL_M32R_PLDSIO */</span><span class="cp"></span>

	<span class="cm">/* INT#1: CFC IREQ on PLD */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">PLD_IRQ_CFIREQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_pld_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">pld_icu_data</span><span class="p">[</span><span class="n">irq2pldirq</span><span class="p">(</span><span class="n">PLD_IRQ_CFIREQ</span><span class="p">)].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ISMOD01</span><span class="p">;</span>	<span class="cm">/* &#39;L&#39; level sense */</span>
	<span class="n">disable_m32700ut_pld_irq</span><span class="p">(</span><span class="n">PLD_IRQ_CFIREQ</span><span class="p">);</span>

	<span class="cm">/* INT#1: CFC Insert on PLD */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">PLD_IRQ_CFC_INSERT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_pld_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">pld_icu_data</span><span class="p">[</span><span class="n">irq2pldirq</span><span class="p">(</span><span class="n">PLD_IRQ_CFC_INSERT</span><span class="p">)].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ISMOD00</span><span class="p">;</span>	<span class="cm">/* &#39;L&#39; edge sense */</span>
	<span class="n">disable_m32700ut_pld_irq</span><span class="p">(</span><span class="n">PLD_IRQ_CFC_INSERT</span><span class="p">);</span>

	<span class="cm">/* INT#1: CFC Eject on PLD */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">PLD_IRQ_CFC_EJECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_pld_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">pld_icu_data</span><span class="p">[</span><span class="n">irq2pldirq</span><span class="p">(</span><span class="n">PLD_IRQ_CFC_EJECT</span><span class="p">)].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ISMOD02</span><span class="p">;</span>	<span class="cm">/* &#39;H&#39; edge sense */</span>
	<span class="n">disable_m32700ut_pld_irq</span><span class="p">(</span><span class="n">PLD_IRQ_CFC_EJECT</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * INT0# is used for LAN, DIO</span>
<span class="cm">	 * We enable it here.</span>
<span class="cm">	 */</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_INT0</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">M32R_ICUCR_IEN</span><span class="o">|</span><span class="n">M32R_ICUCR_ISMOD11</span><span class="p">;</span>
	<span class="n">enable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_INT0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * INT1# is used for UART, MMC, CF Controller in FPGA.</span>
<span class="cm">	 * We enable it here.</span>
<span class="cm">	 */</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_INT1</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">M32R_ICUCR_IEN</span><span class="o">|</span><span class="n">M32R_ICUCR_ISMOD11</span><span class="p">;</span>
	<span class="n">enable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_INT1</span><span class="p">);</span>

<span class="cp">#if defined(CONFIG_USB)</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">USBCR_OTGS</span><span class="p">,</span> <span class="n">USBCR</span><span class="p">);</span> 	<span class="cm">/* USBCR: non-OTG */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32700UT_LCD_IRQ_USB_INT1</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">m32700ut_lcdpld_irq_type</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">lcdpld_icu_data</span><span class="p">[</span><span class="n">irq2lcdpldirq</span><span class="p">(</span><span class="n">M32700UT_LCD_IRQ_USB_INT1</span><span class="p">)].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">PLD_ICUCR_IEN</span><span class="o">|</span><span class="n">PLD_ICUCR_ISMOD01</span><span class="p">;</span>	<span class="cm">/* &quot;L&quot; level sense */</span>
	<span class="n">disable_m32700ut_lcdpld_irq</span><span class="p">(</span><span class="n">M32700UT_LCD_IRQ_USB_INT1</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="cm">/*</span>
<span class="cm">	 * INT2# is used for BAT, USB, AUDIO</span>
<span class="cm">	 * We enable it here.</span>
<span class="cm">	 */</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_INT2</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">M32R_ICUCR_IEN</span><span class="o">|</span><span class="n">M32R_ICUCR_ISMOD01</span><span class="p">;</span>
	<span class="n">enable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_INT2</span><span class="p">);</span>

<span class="cp">#if defined(CONFIG_VIDEO_M32R_AR)</span>
	<span class="cm">/*</span>
<span class="cm">	 * INT3# is used for AR</span>
<span class="cm">	 */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_INT3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m32700ut_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_INT3</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">M32R_ICUCR_IEN</span><span class="o">|</span><span class="n">M32R_ICUCR_ISMOD10</span><span class="p">;</span>
	<span class="n">disable_m32700ut_irq</span><span class="p">(</span><span class="n">M32R_IRQ_INT3</span><span class="p">);</span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_VIDEO_M32R_AR */</span><span class="cp"></span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_SMC91X)</span>

<span class="cp">#define LAN_IOSTART     0x300</span>
<span class="cp">#define LAN_IOEND       0x320</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">smc91x_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="p">(</span><span class="n">LAN_IOSTART</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="p">(</span><span class="n">LAN_IOEND</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="n">M32700UT_LAN_IRQ_LAN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="n">M32700UT_LAN_IRQ_LAN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">smc91x_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;smc91x&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smc91x_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">smc91x_resources</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_FB_S1D13XXX)</span>

<span class="cp">#include &lt;video/s1d13xxxfb.h&gt;</span>
<span class="cp">#include &lt;asm/s1d13806.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s1d13xxxfb_pdata</span> <span class="n">s1d13xxxfb_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">initregs</span>		<span class="o">=</span> <span class="n">s1d13xxxfb_initregs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">initregssize</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s1d13xxxfb_initregs</span><span class="p">),</span>
	<span class="p">.</span><span class="n">platform_init_video</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">platform_suspend_video</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">platform_resume_video</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">s1d13xxxfb_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="mh">0x10600000UL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="mh">0x1073FFFFUL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="mh">0x10400000UL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="mh">0x104001FFUL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">s1d13xxxfb_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">S1D_DEVICENAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>            <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>  <span class="o">=</span> <span class="o">&amp;</span><span class="n">s1d13xxxfb_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s1d13xxxfb_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">s1d13xxxfb_resources</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">platform_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_SMC91X)</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">smc91x_device</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_FB_S1D13XXX)</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s1d13xxxfb_device</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">platform_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
