

================================================================
== Vivado HLS Report for 'padding2d_fix16_4'
================================================================
* Date:           Sat Nov  2 18:43:10 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1773|  1773|  1773|  1773|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    30|    30|         1|          -|          -|    30|    no    |
        |- Loop 2     |  1708|  1708|        61|          -|          -|    28|    no    |
        | + Loop 2.1  |    56|    56|         2|          -|          -|    28|    no    |
        | + Loop 2.2  |     1|     1|         1|          -|          -|     1|    no    |
        |- Loop 3     |    32|    32|        32|          -|          -|     1|    no    |
        | + Loop 3.1  |    30|    30|         1|          -|          -|    30|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    286|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    149|
|Register         |        -|      -|     112|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     112|    435|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+---------------------------------+-----------+
    |              Instance              |              Module             | Expression|
    +------------------------------------+---------------------------------+-----------+
    |network_mul_mul_5ns_16ns_21_1_1_U1  |network_mul_mul_5ns_16ns_21_1_1  |  i0 * i1  |
    |network_mul_mul_5ns_16ns_21_1_1_U2  |network_mul_mul_5ns_16ns_21_1_1  |  i0 * i1  |
    +------------------------------------+---------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |height_1_fu_326_p2   |     +    |      0|  0|  15|           5|           1|
    |phitmp5_fu_372_p2    |     +    |      0|  0|  12|           3|           1|
    |phitmp_fu_320_p2     |     +    |      0|  0|  12|           3|           1|
    |tmp2_fu_211_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp4_fu_257_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp5_fu_362_p2       |     +    |      0|  0|  28|          21|          21|
    |tmp_40_fu_267_p2     |     +    |      0|  0|  13|          11|          11|
    |tmp_42_fu_287_p2     |     +    |      0|  0|  28|          21|          21|
    |tmp_45_fu_310_p2     |     +    |      0|  0|  28|          21|          21|
    |width_1_fu_186_p2    |     +    |      0|  0|  15|           5|           1|
    |width_2_fu_281_p2    |     +    |      0|  0|  15|           5|           1|
    |width_4_fu_356_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp3_fu_241_p2       |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_180_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond6_fu_340_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond7_fu_304_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond8_fu_251_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond9_fu_197_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_fu_350_p2   |   icmp   |      0|  0|  11|           5|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 286|         147|         113|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  47|         10|    1|         10|
    |height1_reg_119    |   9|          2|    5|         10|
    |height_reg_153     |   9|          2|    3|          6|
    |output_r_address0  |  33|          6|   10|         60|
    |output_r_d0        |  15|          3|   16|         48|
    |width3_reg_131     |   9|          2|    5|         10|
    |width6_reg_165     |   9|          2|    5|         10|
    |width_3_reg_142    |   9|          2|    3|          6|
    |width_reg_108      |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 149|         31|   53|        170|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   9|   0|    9|          0|
    |height1_reg_119      |   5|   0|    5|          0|
    |height_reg_153       |   3|   0|    3|          0|
    |tmp3_reg_412         |   9|   0|   11|          2|
    |tmp_37_reg_405       |  21|   0|   21|          0|
    |tmp_39_reg_451       |  21|   0|   21|          0|
    |tmp_41_cast_reg_388  |  16|   0|   21|          5|
    |tmp_52_cast_reg_417  |   5|   0|   21|         16|
    |width3_reg_131       |   5|   0|    5|          0|
    |width6_reg_165       |   5|   0|    5|          0|
    |width_2_reg_430      |   5|   0|    5|          0|
    |width_3_reg_142      |   3|   0|    3|          0|
    |width_reg_108        |   5|   0|    5|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 112|   0|  135|         23|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|input_0_address0   | out |   10|  ap_memory |      input_0      |     array    |
|input_0_ce0        | out |    1|  ap_memory |      input_0      |     array    |
|input_0_q0         |  in |   16|  ap_memory |      input_0      |     array    |
|output_width       |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0  | out |   10|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

