$date
	Wed May 27 01:49:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module snail_tb $end
$var wire 1 ! smile $end
$var reg 1 " clk $end
$var reg 1 # number $end
$var reg 1 $ reset $end
$scope module g $end
$var wire 1 " clk $end
$var wire 1 # number $end
$var wire 1 $ reset $end
$var wire 1 ! smile $end
$var reg 2 % nextstate [1:0] $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
0$
0#
1"
0!
$end
#1
0"
#2
b0 &
1"
#3
0"
#4
1"
#5
0"
#6
b1 %
1#
1"
#7
0"
#8
b10 %
b1 &
1"
#9
0"
#10
b11 %
b10 &
0#
1"
#11
0"
#12
1!
b1 %
b11 &
1#
1"
#13
0"
#14
b10 %
0!
b1 &
1"
#15
0"
#16
b11 %
b10 &
0#
1"
#17
0"
#18
1!
b1 %
b11 &
1#
1"
#19
0"
#20
b10 %
0!
b1 &
1"
#21
0"
#22
b10 &
1"
