{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512577343077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512577343078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 14:22:22 2017 " "Processing started: Wed Dec  6 14:22:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512577343078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512577343078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hal_4 -c hal_4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hal_4 -c hal_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512577343078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hal_4_7_1200mv_85c_slow.vo /home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/ simulation " "Generated file hal_4_7_1200mv_85c_slow.vo in folder \"/home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512577343887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hal_4_7_1200mv_0c_slow.vo /home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/ simulation " "Generated file hal_4_7_1200mv_0c_slow.vo in folder \"/home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512577344065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hal_4_min_1200mv_0c_fast.vo /home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/ simulation " "Generated file hal_4_min_1200mv_0c_fast.vo in folder \"/home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512577344239 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hal_4.vo /home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/ simulation " "Generated file hal_4.vo in folder \"/home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512577344414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hal_4_7_1200mv_85c_v_slow.sdo /home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/ simulation " "Generated file hal_4_7_1200mv_85c_v_slow.sdo in folder \"/home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512577344537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hal_4_7_1200mv_0c_v_slow.sdo /home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/ simulation " "Generated file hal_4_7_1200mv_0c_v_slow.sdo in folder \"/home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512577344658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hal_4_min_1200mv_0c_v_fast.sdo /home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/ simulation " "Generated file hal_4_min_1200mv_0c_v_fast.sdo in folder \"/home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512577344776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hal_4_v.sdo /home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/ simulation " "Generated file hal_4_v.sdo in folder \"/home/james/Documents/UFMG/oc2/tp5/hal_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512577344894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512577344937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 14:22:24 2017 " "Processing ended: Wed Dec  6 14:22:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512577344937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512577344937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512577344937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512577344937 ""}
