/*****************************************************************************
 * Copyright (C) 2008-2022 Advanced Micro Devices, Inc. All rights reserved.
 *
*****************************************************************************
*/
/* $NoKeywords:$ */
/**
 * @file
 *
 * Fabric resource manager common definition
 *
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      AGESA
 * @e sub-project:  Fabric
 * @e \$Revision$   @e \$Date$
 */

#ifndef _FABRIC_RESOURCE_MANAGER_CMN_H_
#define _FABRIC_RESOURCE_MANAGER_CMN_H_
#pragma pack (push, 1)

/*---------------------------------------------------------------------------------------
 *                 D E F I N I T I O N S     A N D     M A C R O S
 *---------------------------------------------------------------------------------------
 */
/// FABRIC_MMIO_ATTRIBUTE.MmioType
#define MMIO_BELOW_4G              0 // Non-Prefetchable MMIO
#define MMIO_ABOVE_4G              1 // Non-Prefetchable MMIO
#define P_MMIO_BELOW_4G            2 // Prefetchable MMIO
#define P_MMIO_ABOVE_4G            3 // Prefetchable MMIO
#define NON_PCI_DEVICE_BELOW_4G    4 // For non-discoverable devices, such as IO APIC, GPIO, MP0/1 mailbox, IOMMU...
#define NON_PCI_DEVICE_ABOVE_4G    5 // For non-discoverable devices, such as IO APIC, GPIO, MP0/1 mailbox, IOMMU...


/// FABRIC_TARGET.TgtType
#define TARGET_PCI_BUS             0
#define TARGET_RB                  1


/// Alignment
#define ALIGN_1M                   0xFFFFF
#define ALIGN_512K                 0x7FFFF
#define ALIGN_64K                  0x0FFFF
#define ALIGN_4K                   0xFFF

// current Protocol revision
#define AMD_FABRIC_RESOURCE_PROTOCOL_REV  0x02
// Due macro redefintion between APCB.h and AGESA.h, remove the AGESA.h reference and add macro definition locally
#define MAX_SOCKETS_SUPPORTED   2   ///< Max number of sockets in system
#define MAX_RBS_PER_SOCKET      12   ///< Max number of root bridges per socket
/*---------------------------------------------------------------------------------------
 *               T Y P E D E F S,   S T R U C T U R E S,    E N U M S
 *---------------------------------------------------------------------------------------
 */
/// DF target
typedef struct _FABRIC_TARGET {
  UINT16  PciBusNum:8;          ///< PCI bus number
  UINT16  SocketNum:2;          ///< Socket number
  UINT16  RbNum:5;              ///< Root bridge number
  UINT16  TgtType:1;            ///< Indicator target type
                                ///< 0 - TARGET_PCI_BUS - set up an MMIO region for the device on a certain PCI bus
                                ///< 1 - TARGET_RB      - set up an MMIO region for the device on a certain Socket, RootBridge
  UINT16  PciSegNum;            ///< PCI segment number
} FABRIC_TARGET;

/// MMIO attribute
typedef struct _FABRIC_MMIO_ATTRIBUTE {
  UINT8   ReadEnable:1;         ///< Indicator whether the range is readable
  UINT8   WriteEnable:1;        ///< Indicator whether the range is writable
  UINT8   NonPosted:1;          ///< Indicator whether the range is posted
  UINT8   CpuDis:1;             ///< CPU core memory accesses with ReqIo=1 and address in this MMIO range are directed to compatibility address space.
  UINT8   :1;                   ///< Reserved
  UINT8   MmioType:3;           ///< We have 6 pools per RootBridge. 0) MMIO_BELOW_4G 1) MMIO_ABOVE_4G 2) P_MMIO_BELOW_4G 3) P_MMIO_ABOVE_4G 4) NON_PCI_DEVICE_BELOW_4G 5) NON_PCI_DEVICE_ABOVE_4G
                                ///< This function is restricted to support NON_PCI_DEVICE_BELOW_4G & NON_PCI_DEVICE_ABOVE_4G only
                                ///< Other 4 pools are supported by FabricGetAvailableResource
} FABRIC_MMIO_ATTRIBUTE;

typedef struct _FABRIC_ADDR_APERTURE {
  UINT64  Base;
  UINT64  Size;
  UINT64  Alignment;            ///< Alignment bit map. 0xFFFFF means 1MB align
} FABRIC_ADDR_APERTURE;

/// Resource for each RootBridge
typedef struct _FABRIC_RESOURCE_FOR_EACH_RB {
  FABRIC_ADDR_APERTURE  NonPrefetchableMmioSizeAbove4G[MAX_SOCKETS_SUPPORTED][MAX_RBS_PER_SOCKET];
  FABRIC_ADDR_APERTURE  PrefetchableMmioSizeAbove4G[MAX_SOCKETS_SUPPORTED][MAX_RBS_PER_SOCKET];
  FABRIC_ADDR_APERTURE  NonPrefetchableMmioSizeBelow4G[MAX_SOCKETS_SUPPORTED][MAX_RBS_PER_SOCKET];
  FABRIC_ADDR_APERTURE  PrefetchableMmioSizeBelow4G[MAX_SOCKETS_SUPPORTED][MAX_RBS_PER_SOCKET];
  FABRIC_ADDR_APERTURE  PrimaryRbSecondNonPrefetchableMmioSizeBelow4G;
  FABRIC_ADDR_APERTURE  PrimaryRbSecondPrefetchableMmioSizeBelow4G;
  FABRIC_ADDR_APERTURE  IO[MAX_SOCKETS_SUPPORTED][MAX_RBS_PER_SOCKET];
  UINT16                PciBusNumber[MAX_SOCKETS_SUPPORTED][MAX_RBS_PER_SOCKET];
} FABRIC_RESOURCE_FOR_EACH_RB;


/// Current status
typedef struct _FABRIC_ADDR_SPACE_SIZE {
  UINT32  IoSize;                ///< IO size required by system resources
  UINT32  IoSizeReqInc;          ///< The amount needed over the current size
  UINT32  MmioSizeBelow4G;       ///< Below 4G Mmio size required by system resources
  UINT32  MmioSizeBelow4GReqInc; ///< The amount needed over the current size
  UINT64  MmioSizeAbove4G;       ///< Above 4G Mmio size required by system resources
  UINT64  MmioSizeAbove4GReqInc; ///< The amount needed over the current size
} FABRIC_ADDR_SPACE_SIZE;

/*---------------------------------------------------------------------------------------
 *                        F U N C T I O N    P R O T O T Y P E
 *---------------------------------------------------------------------------------------
 */

#pragma pack (pop)
#endif // _FABRIC_RESOURCE_MANAGER_CMN_H_

