<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h' l='451' ll='453' type='unsigned int llvm::GCNSubtarget::getMaxPrivateElementSize() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='1122' u='c' c='_ZNK4llvm16AMDGPUAsmPrinter16getAmdKernelCodeER17amd_kernel_code_sRKNS_13SIProgramInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='267' u='c' c='_ZNK4llvm10GCNTTIImpl26getLoadStoreVecRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='280' u='c' c='_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1152' u='c' c='_ZNK4llvm16SITargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6845' u='c' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7271' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5483' u='c' c='_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev'/>
