
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.36

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency rx_done$_SDFFE_PN0P_/CK ^
  -0.07 target latency rx_shift_reg[1]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     8   12.85    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.78    0.01    0.07    0.14 ^ rx_done$_SDFFE_PN0P_/QN (DFF_X1)
                                         _002_ (net)
                  0.01    0.00    0.14 ^ _208_/B1 (AOI21_X1)
     1    1.59    0.01    0.02    0.16 v _208_/ZN (AOI21_X1)
                                         _059_ (net)
                  0.01    0.00    0.16 v _209_/A2 (NAND2_X1)
     1    1.78    0.01    0.02    0.18 ^ _209_/ZN (NAND2_X1)
                                         _060_ (net)
                  0.01    0.00    0.18 ^ _210_/B2 (AOI21_X1)
     1    1.23    0.01    0.01    0.19 v _210_/ZN (AOI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.19 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     8   12.85    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tx_bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   13.17    0.01    0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    0.07 ^ tx_bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.43    0.02    0.10    0.17 ^ tx_bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         tx_bit_counter[1] (net)
                  0.02    0.00    0.17 ^ _243_/A (BUF_X2)
     6   12.91    0.02    0.04    0.21 ^ _243_/Z (BUF_X2)
                                         _085_ (net)
                  0.02    0.00    0.21 ^ _293_/S (MUX2_X1)
     1    1.23    0.01    0.06    0.26 v _293_/Z (MUX2_X1)
                                         _118_ (net)
                  0.01    0.00    0.26 v _295_/A (MUX2_X1)
     1    1.15    0.01    0.06    0.32 v _295_/Z (MUX2_X1)
                                         _120_ (net)
                  0.01    0.00    0.32 v _296_/B (MUX2_X1)
     1    1.16    0.01    0.06    0.38 v _296_/Z (MUX2_X1)
                                         _121_ (net)
                  0.01    0.00    0.38 v _297_/A3 (AND3_X1)
     1    2.00    0.01    0.04    0.41 v _297_/ZN (AND3_X1)
                                         net20 (net)
                  0.01    0.00    0.41 v output20/A (BUF_X1)
     1    0.17    0.00    0.02    0.44 v output20/Z (BUF_X1)
                                         serial_out (net)
                  0.00    0.00    0.44 v serial_out (out)
                                  0.44   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tx_bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   13.17    0.01    0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    0.07 ^ tx_bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.43    0.02    0.10    0.17 ^ tx_bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         tx_bit_counter[1] (net)
                  0.02    0.00    0.17 ^ _243_/A (BUF_X2)
     6   12.91    0.02    0.04    0.21 ^ _243_/Z (BUF_X2)
                                         _085_ (net)
                  0.02    0.00    0.21 ^ _293_/S (MUX2_X1)
     1    1.23    0.01    0.06    0.26 v _293_/Z (MUX2_X1)
                                         _118_ (net)
                  0.01    0.00    0.26 v _295_/A (MUX2_X1)
     1    1.15    0.01    0.06    0.32 v _295_/Z (MUX2_X1)
                                         _120_ (net)
                  0.01    0.00    0.32 v _296_/B (MUX2_X1)
     1    1.16    0.01    0.06    0.38 v _296_/Z (MUX2_X1)
                                         _121_ (net)
                  0.01    0.00    0.38 v _297_/A3 (AND3_X1)
     1    2.00    0.01    0.04    0.41 v _297_/ZN (AND3_X1)
                                         net20 (net)
                  0.01    0.00    0.41 v output20/A (BUF_X1)
     1    0.17    0.00    0.02    0.44 v output20/Z (BUF_X1)
                                         serial_out (net)
                  0.00    0.00    0.44 v serial_out (out)
                                  0.44   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.12864872813224792

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6480

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.311026573181152

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8932

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rx_bit_counter[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ rx_bit_counter[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.11    0.18 ^ rx_bit_counter[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.22 ^ _298_/CO (HA_X1)
   0.03    0.24 ^ _172_/Z (BUF_X4)
   0.02    0.26 v _173_/ZN (AOI21_X4)
   0.11    0.37 ^ _176_/ZN (NOR4_X4)
   0.06    0.43 v _281_/Z (MUX2_X1)
   0.03    0.46 v _282_/ZN (AND2_X1)
   0.00    0.46 v parallel_out[1]$_SDFFE_PN0P_/D (DFF_X1)
           0.46   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.46   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.07    0.14 ^ rx_done$_SDFFE_PN0P_/QN (DFF_X1)
   0.02    0.16 v _208_/ZN (AOI21_X1)
   0.02    0.18 ^ _209_/ZN (NAND2_X1)
   0.01    0.19 v _210_/ZN (AOI21_X1)
   0.00    0.19 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0702

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0707

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4354

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.3646

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
83.739090

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.27e-04   1.72e-06   2.62e-06   2.31e-04  56.1%
Combinational          2.06e-05   1.99e-05   4.49e-06   4.50e-05  10.9%
Clock                  6.22e-05   7.36e-05   2.21e-07   1.36e-04  33.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.10e-04   9.52e-05   7.33e-06   4.12e-04 100.0%
                          75.1%      23.1%       1.8%
