// Seed: 861294912
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
    , id_2
);
  reg   id_3;
  logic id_4;
  logic id_5;
  assign id_5 = id_4;
  logic id_6;
  always @(*) id_3 <= id_2;
  assign id_5 = id_1;
endmodule
