# NPU Design

<!-- TODO: Phase 8 â€” instruction rationale, what each accelerates -->
