// Seed: 335586011
module module_0 ();
  assign id_1 = id_1 ^ id_1;
  generate
    for (id_2 = 1; id_2; id_1 = id_2) begin : id_3
      always @(1 or posedge id_2 - id_3) #1 if (id_3) id_3 <= 1;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6[1 : 1] = id_3;
  module_0();
endmodule
