Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Dec  7 16:33:54 2017
| Host         : HUGO running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: red_pitaya_top
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 73

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer daisy_n_i[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer daisy_n_i[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer daisy_p_i[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer daisy_p_i[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP i_lock/i_gen_scan/i_mult_dps_error_pow/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP i_lock/i_lock_pid_block_A/kd_mult input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP i_lock/i_lock_pid_block_A/ki_mult_reg input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP i_lock/i_lock_pid_block_A/kp_mult input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP i_lock/i_lock_pid_block_B/kd_mult input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP i_lock/i_lock_pid_block_B/ki_mult_reg input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP i_lock/i_lock_pid_block_B/kp_mult input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP i_lock/i_mult_dps_cos_ref/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP i_lock/i_mult_dps_sin_1f/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP i_lock/i_mult_dps_sin_2f/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP i_lock/i_mult_dps_sin_3f/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP i_lock/i_mult_dps_sin_ref/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP i_scope/i_dfilt1_cha/bb_mult input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP i_scope/i_dfilt1_chb/bb_mult input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
Output pipelining  
DSP i_lock/i_gen_scan/i_mult_dps_error_pow/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#2 Warning
Output pipelining  
DSP i_lock/i_lock_pid_block_A/kd_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#3 Warning
Output pipelining  
DSP i_lock/i_lock_pid_block_A/ki_mult_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#4 Warning
Output pipelining  
DSP i_lock/i_lock_pid_block_A/kp_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#5 Warning
Output pipelining  
DSP i_lock/i_lock_pid_block_B/kd_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#6 Warning
Output pipelining  
DSP i_lock/i_lock_pid_block_B/ki_mult_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#7 Warning
Output pipelining  
DSP i_lock/i_lock_pid_block_B/kp_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#8 Warning
Output pipelining  
DSP i_lock/i_mult_dps_cos_ref/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#9 Warning
Output pipelining  
DSP i_lock/i_mult_dps_sin_1f/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#10 Warning
Output pipelining  
DSP i_lock/i_mult_dps_sin_2f/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#11 Warning
Output pipelining  
DSP i_lock/i_mult_dps_sin_3f/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#12 Warning
Output pipelining  
DSP i_lock/i_mult_dps_sin_ref/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#13 Warning
Output pipelining  
DSP i_scope/i_dfilt1_cha/bb_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#14 Warning
Output pipelining  
DSP i_scope/i_dfilt1_cha/kk_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#15 Warning
Output pipelining  
DSP i_scope/i_dfilt1_cha/pp_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#16 Warning
Output pipelining  
DSP i_scope/i_dfilt1_cha/r3_sum output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#17 Warning
Output pipelining  
DSP i_scope/i_dfilt1_cha/r3_sum__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#18 Warning
Output pipelining  
DSP i_scope/i_dfilt1_chb/bb_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#19 Warning
Output pipelining  
DSP i_scope/i_dfilt1_chb/kk_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#20 Warning
Output pipelining  
DSP i_scope/i_dfilt1_chb/pp_mult output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#21 Warning
Output pipelining  
DSP i_scope/i_dfilt1_chb/r3_sum output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#22 Warning
Output pipelining  
DSP i_scope/i_dfilt1_chb/r3_sum__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS25; FIXED_IO_mio[52] of IOStandard LVCMOS25; FIXED_IO_mio[51] of IOStandard LVCMOS25; FIXED_IO_mio[50] of IOStandard LVCMOS25; FIXED_IO_mio[49] of IOStandard LVCMOS25; FIXED_IO_mio[48] of IOStandard LVCMOS25; FIXED_IO_mio[47] of IOStandard LVCMOS25; FIXED_IO_mio[46] of IOStandard LVCMOS25; FIXED_IO_mio[45] of IOStandard LVCMOS25; FIXED_IO_mio[44] of IOStandard LVCMOS25; FIXED_IO_mio[43] of IOStandard LVCMOS25; FIXED_IO_mio[42] of IOStandard LVCMOS25; FIXED_IO_mio[41] of IOStandard LVCMOS25; FIXED_IO_mio[40] of IOStandard LVCMOS25; FIXED_IO_mio[39] of IOStandard LVCMOS25; FIXED_IO_mio[38] of IOStandard LVCMOS25; FIXED_IO_mio[37] of IOStandard LVCMOS25; FIXED_IO_mio[36] of IOStandard LVCMOS25; FIXED_IO_mio[35] of IOStandard LVCMOS25; FIXED_IO_mio[34] of IOStandard LVCMOS25; FIXED_IO_mio[33] of IOStandard LVCMOS25; FIXED_IO_mio[32] of IOStandard LVCMOS25; FIXED_IO_mio[31] of IOStandard LVCMOS25; FIXED_IO_mio[30] of IOStandard LVCMOS25; FIXED_IO_mio[29] of IOStandard LVCMOS25; FIXED_IO_mio[28] of IOStandard LVCMOS25; FIXED_IO_mio[27] of IOStandard LVCMOS25; FIXED_IO_mio[26] of IOStandard LVCMOS25; FIXED_IO_mio[25] of IOStandard LVCMOS25; FIXED_IO_mio[24] of IOStandard LVCMOS25; FIXED_IO_mio[23] of IOStandard LVCMOS25; FIXED_IO_mio[22] of IOStandard LVCMOS25; FIXED_IO_mio[21] of IOStandard LVCMOS25; FIXED_IO_mio[20] of IOStandard LVCMOS25; FIXED_IO_mio[19] of IOStandard LVCMOS25; FIXED_IO_mio[18] of IOStandard LVCMOS25; FIXED_IO_mio[17] of IOStandard LVCMOS25; FIXED_IO_mio[16] of IOStandard LVCMOS25; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
4 net(s) have no routable loads. The problem bus(es) and/or net(s) are daisy_n_i[0]_IBUF, daisy_n_i[1]_IBUF, daisy_p_i[0]_IBUF, daisy_p_i[1]_IBUF.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
/home/lolo/Dropbox/Doctorado/github/rp_lock-in_pid/lock-in+pid/fpga/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

REQP-20#1 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
i_lock/i_lock_pid_block_A/ki_mult_reg: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#2 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
i_lock/i_lock_pid_block_A/kp_mult: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#3 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
i_lock/i_lock_pid_block_B/ki_mult_reg: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>


