// Seed: 2436331581
module module_0 (
    id_1,
    .id_8(id_2),
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output uwire id_6;
  input wire id_5;
  input wire id_4;
  inout wand id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1'b0;
  logic id_9;
  assign id_6 = -1'b0 ? -1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output reg id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1
  );
  inout wire id_1;
  logic id_6;
  ;
  initial id_3 = -1;
endmodule
