module score (Clock, Reset, onPoint, out, stop);
	input Clock, Reset, stop;
	input [1:0] onPoint;
	reg [3:0] ps, ns;
	output reg [3:0] out;
	wire [3:0] up;
	
	add4bits a1 (ps, 4'b020, up2, count, 1'b0);
	add4bits a2 (ps, 4'b001, up1, count, 1'b0);
	add4bits a3 (ps, 4'b001, down1, count, 1'b1);
	
	always @(*) begin
		 case (onPoint)
			2'b10: ns = up2;
			2'b01: ns = up1;
			2'b11: ns = down2;
			default: ns = ps;
	end
	
	assign out = ps;
	
	always @(posedge Clock)
		if (Reset) 
			ps <= 4'b0;
		else
			ps <= ns;
endmodule