{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [62.8163, 32.1734, 32.4785, 95.282, 69.9306]
  , "total":
  [582733, 1212253, 11168, 4028, 885]
  , "name":"Kernel System"
  , "max_resources":
  [1866240, 3732480, 11721, 5760, 93312]
  , "children":
  [
    {
      "name":"Static Partition"
      , "type":"partition"
      , "children":
      [
        {
          "name":"Board interface"
          , "type":"resource"
          , "data":
          [474980, 949960, 2768, 1047, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Platform interface logic."
            }
          ]
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [28084, 38336, 104, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 20 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect."
        }
        , {
          "type":"brief"
          , "text":"For 20 global loads and 12 global stores."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"
            }
          ]
        }
      ]
    }
    , {
      "name":"System description ROM"
      , "type":"resource"
      , "data":
      [2, 71, 2, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."
        }
        , {
          "type":"brief"
          , "text":"Contains information for the host."
        }
      ]
    }
    , {
      "name":"inner_update_mm0"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.42621, 0.632287, 0.81257, 11.1253, 10.0521]
      , "total_kernel_resources":
      [9800, 30329, 1304, 579, 100]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:768)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":768
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:725 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":725
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:726 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":726
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:727 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":727
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:829"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":829
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1174, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1151, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:736"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":736
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:731"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":731
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:732"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":732
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:733"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":733
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:731"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":731
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:732"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":732
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:733"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":733
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:736"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":736
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"725"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:743"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":743
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:744"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":744
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:745"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":745
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:743"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":743
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:744"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":744
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:745"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":745
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:748"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":748
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"726"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:755"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":755
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:756"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":756
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:757"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":757
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:755"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":755
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:756"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":756
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:757"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":757
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:760"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":760
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"727"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:768"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":768
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:812"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":812
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:768"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":768
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:781"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":781
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"726"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:789"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":789
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"727"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:802"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":802
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:812"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":812
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"725"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"725"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [39, 839, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [39, 839, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 269, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:819"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":819
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:820"
                  , "type":"resource"
                  , "data":
                  [66, 104, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":820
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:821"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":821
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:819"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":819
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:820"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":820
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:821"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":821
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:824"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":824
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"725"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm1"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.42621, 0.632287, 0.81257, 11.1253, 10.0521]
      , "total_kernel_resources":
      [9800, 30329, 1304, 579, 100]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:889)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":889
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:846 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":846
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:847 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":847
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:848 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":848
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:950"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":950
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1174, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1151, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:857"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":857
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:852"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":852
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:853"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":853
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:854"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":854
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:852"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":852
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:853"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":853
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:854"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":854
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:857"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":857
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"846"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:864"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":864
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:865"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":865
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:866"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":866
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:864"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":864
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:865"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":865
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:866"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":866
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:869"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":869
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"847"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:876"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":876
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:877"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":877
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:878"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":878
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:876"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":876
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:877"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":877
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:878"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":878
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:881"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":881
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"848"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:889"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":889
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:933"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":933
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:889"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":889
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:902"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":902
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"847"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:910"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":910
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"848"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:923"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":923
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:933"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":933
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"846"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"846"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [39, 839, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [39, 839, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 269, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:940"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":940
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:941"
                  , "type":"resource"
                  , "data":
                  [66, 104, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":941
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:942"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":942
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:940"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":940
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:941"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":941
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:942"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":942
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:945"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":945
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"846"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm2"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.42621, 0.632287, 0.81257, 11.1253, 10.0521]
      , "total_kernel_resources":
      [9800, 30329, 1304, 579, 100]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:1010)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1010
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:967 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":967
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:968 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":968
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:969 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":969
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1071"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1071
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1174, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1151, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:978"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":978
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:973"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":973
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:974"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":974
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:975"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":975
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:973"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":973
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:974"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":974
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:975"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":975
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:978"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":978
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"967"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:985"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":985
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:986"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":986
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:987"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":987
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:985"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":985
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:986"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":986
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:987"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":987
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:990"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":990
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"968"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:997"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":997
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:998"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":998
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:999"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":999
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:997"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":997
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:998"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":998
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:999"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":999
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1002"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1002
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"969"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1010"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1010
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1054"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1054
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1010"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1010
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1023"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1023
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"968"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1031"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1031
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"969"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1044"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1044
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1054"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1054
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"967"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"967"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [39, 839, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [39, 839, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 269, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1061"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1061
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1062"
                  , "type":"resource"
                  , "data":
                  [66, 104, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1062
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1063"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1063
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1061"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1061
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1062"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1062
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1063"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1063
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1066"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1066
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"967"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm3"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.42621, 0.632287, 0.81257, 11.1253, 10.0521]
      , "total_kernel_resources":
      [9800, 30329, 1304, 579, 100]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:1131)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1131
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1088 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1088
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1089 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1089
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1090 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1090
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1192"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1192
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1174, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1151, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1099"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1099
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1094"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1094
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1095"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1095
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1096"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1096
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1094"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1094
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1095"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1095
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1096"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1096
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1099"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1099
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1088"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1106"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1106
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1107"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1107
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1108"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1108
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1106"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1106
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1107"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1107
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1108"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1108
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1111"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1089"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1118"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1118
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1119"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1119
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1120"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1120
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1118"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1118
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1119"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1119
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1120"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1120
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1123"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1123
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1090"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1131"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1131
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1175"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1175
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1131"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1131
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1144"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1144
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1089"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1152"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1152
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1090"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1165"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1165
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1175"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1088"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1088"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [39, 839, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [39, 839, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 269, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1182"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1182
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1183"
                  , "type":"resource"
                  , "data":
                  [66, 104, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1183
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1184"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1184
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1182"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1182
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1183"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1183
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1184"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1184
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1187"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1187
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1088"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm4"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.42621, 0.632287, 0.81257, 11.1253, 10.0521]
      , "total_kernel_resources":
      [9800, 30329, 1304, 579, 100]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:1252)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1252
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1209 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1209
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1210 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1210
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1211 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1211
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1313"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1313
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1174, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1151, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1220"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1220
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1215"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1215
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1216"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1216
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1217"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1217
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1215"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1215
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1216"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1216
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1217"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1217
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1220"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1220
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1209"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1227"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1227
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1228"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1228
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1229"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1229
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1227"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1227
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1228"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1228
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1229"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1229
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1232"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1232
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1210"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 966, 3, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 966, 3, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 270, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1239"
                  , "type":"resource"
                  , "data":
                  [84, 120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1239
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1240"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1240
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1241"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1241
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [85, 143, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1239"
                  , "type":"resource"
                  , "data":
                  [76, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1239
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1240"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1240
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1241"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1241
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1244"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1244
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1211"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1252"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1252
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1296"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1296
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1252"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1252
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1265"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1265
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1210"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1273"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1273
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1211"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1286"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1286
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1296"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1296
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1209"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1209"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [39, 839, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [39, 839, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 269, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1303"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1303
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1304"
                  , "type":"resource"
                  , "data":
                  [66, 104, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1304
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1305"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1305
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1303"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1303
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1304"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1304
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1305"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1305
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1308"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1308
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1209"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"left_update"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.02617, 0.475448, 0.568951, 5.02517, 0.329861]
      , "total_kernel_resources":
      [7313, 21236, 589, 19, 78]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'col' (hpl_torus_PCIE_replicated_intel.cl:624)"
          , "type":"resource"
          , "data":
          [16, 80, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":624
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 8"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 8 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:598 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":598
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"2 (banked on bit 5)"
              , "Bank width":"256 bits"
              , "Bank depth":"16384 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 11 reads and 3 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Banked on bit 5 into 2 separate banks."
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:621 (current_lu_row)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":621
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:622 (current_col)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":622
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"left_update.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"left_update.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [39, 871, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [39, 871, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 239, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:685"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":685
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:686"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":686
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:687"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":687
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:685"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":685
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:686"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":686
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:687"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":687
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:690"
                  , "type":"resource"
                  , "data":
                  [578, 2443, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":690
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [94, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"598"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B11"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [22, 1829, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [22, 1829, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [186, 303, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:698"
                  , "type":"resource"
                  , "data":
                  [84, 121, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":698
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:699"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":699
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:700"
                  , "type":"resource"
                  , "data":
                  [68, 112, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":700
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:698"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":698
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:699"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":699
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:700"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":700
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:703"
                  , "type":"resource"
                  , "data":
                  [521, 2424, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":703
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 164, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"598"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B12"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:708"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":708
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1046, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1023, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:607"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":607
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 239, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:602"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":602
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:603"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":603
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:604"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":604
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:602"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":602
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:603"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":603
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:604"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":604
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:607"
                  , "type":"resource"
                  , "data":
                  [685, 2168, 15, 1.5, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":607
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [92, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"598"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 160, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 65, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:616"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":616
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:618"
                  , "type":"resource"
                  , "data":
                  [0, 63, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":618
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:616"
                  , "type":"resource"
                  , "data":
                  [16, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":616
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:618"
                  , "type":"resource"
                  , "data":
                  [65, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":618
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [164, 2571, 2, 0, 3]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [164, 2571, 2, 0, 3]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [36, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:624"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":624
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [73, 115, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:624"
                  , "type":"resource"
                  , "data":
                  [45, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":624
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:629"
                  , "type":"resource"
                  , "data":
                  [104, 164, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":629
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 164, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"598"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:636"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":636
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"622"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:642"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":642
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:646"
                  , "type":"resource"
                  , "data":
                  [592, 2098, 15, 0, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":646
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:650"
                  , "type":"resource"
                  , "data":
                  [163, 27, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":650
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [48, 3, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [78, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"621"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [48, 1164, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [48, 1164, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [133, 252, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:659"
                  , "type":"resource"
                  , "data":
                  [65, 140, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":659
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:666"
                  , "type":"resource"
                  , "data":
                  [68, 112, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":666
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [14, 10, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:659"
                  , "type":"resource"
                  , "data":
                  [158, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":659
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [54, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:666"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":666
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:670"
                  , "type":"resource"
                  , "data":
                  [74, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":670
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"622"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:676"
                  , "type":"resource"
                  , "data":
                  [450, 715, 0, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":676
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [0, 0, 0, 16, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [350, 667, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"598"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [68, 48, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"598"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 65, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:616"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":616
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [9, 7, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:616"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":616
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"lu"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.87939, 1.10029, 0.866314, 5.08489, 0.763889]
      , "total_kernel_resources":
      [15994, 32335, 596, 43.5, 227]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:76)"
          , "type":"resource"
          , "data":
          [32, 70, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":76
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 3"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 3 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'lu_a_buffer_out' (hpl_torus_PCIE_replicated_intel.cl:259)"
          , "type":"resource"
          , "data":
          [128, 1024, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"16 registers of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n16 regs, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'tj' (hpl_torus_PCIE_replicated_intel.cl:285)"
          , "type":"resource"
          , "data":
          [24, 64, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":285
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:220 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":220
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"2 (banked on bit 5)"
              , "Bank width":"256 bits"
              , "Bank depth":"16384 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 12 reads and 7 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Banked on bit 5 into 2 separate banks."
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:225 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:226 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":226
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"lu.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"lu.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 65, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:244"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":244
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [9, 7, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:244"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":244
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B12"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [38, 838, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [38, 838, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 271, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:412"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":412
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:413"
                  , "type":"resource"
                  , "data":
                  [66, 102, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":413
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:414"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":414
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:412"
                  , "type":"resource"
                  , "data":
                  [79, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":412
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:413"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":413
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:414"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":414
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:417"
                  , "type":"resource"
                  , "data":
                  [578, 2443, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":417
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [94, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B14"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [22, 1829, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [22, 1829, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [186, 303, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:424"
                  , "type":"resource"
                  , "data":
                  [84, 121, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":424
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:425"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":425
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:426"
                  , "type":"resource"
                  , "data":
                  [68, 112, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":426
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:424"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":424
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:425"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":425
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:426"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":426
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:429"
                  , "type":"resource"
                  , "data":
                  [521, 2424, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":429
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 164, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B15"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [22, 595, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [22, 595, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 272, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:435"
                  , "type":"resource"
                  , "data":
                  [84, 122, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":435
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:436"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":436
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:437"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":437
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:435"
                  , "type":"resource"
                  , "data":
                  [79, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":435
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:436"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":436
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:437"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":437
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:440"
                  , "type":"resource"
                  , "data":
                  [491, 2397, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":440
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B16"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:445"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":445
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1046, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1023, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:235"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":235
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 239, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:230"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":230
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:231"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":231
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:232"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":232
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:230"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":230
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:231"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":231
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:232"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":232
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:235"
                  , "type":"resource"
                  , "data":
                  [685, 2168, 15, 1.5, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":235
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [92, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 160, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 65, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:244"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":244
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:246"
                  , "type":"resource"
                  , "data":
                  [0, 63, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":246
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:244"
                  , "type":"resource"
                  , "data":
                  [16, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":244
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:246"
                  , "type":"resource"
                  , "data":
                  [65, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":246
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [527, 3032, 0, 0, 30]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [527, 2367, 0, 0, 30]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:247"
                  , "type":"resource"
                  , "data":
                  [0, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":247
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:255"
                  , "type":"resource"
                  , "data":
                  [0, 149, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":255
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:259"
                  , "type":"resource"
                  , "data":
                  [0, 96, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":259
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:57"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":57
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:61"
                  , "type":"resource"
                  , "data":
                  [0, 104, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":61
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:66"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":66
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:83"
                  , "type":"resource"
                  , "data":
                  [0, 208, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":83
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:89"
                  , "type":"resource"
                  , "data":
                  [0, 104, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":89
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [466, 41, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:259"
                  , "type":"resource"
                  , "data":
                  [392, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":259
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:76"
                  , "type":"resource"
                  , "data":
                  [48, 41, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":76
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:83"
                  , "type":"resource"
                  , "data":
                  [26, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":83
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [288, 96, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [288, 96, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:247"
                  , "type":"resource"
                  , "data":
                  [3.66667, 0.333333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":247
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0.333333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:255"
                  , "type":"resource"
                  , "data":
                  [276, 530, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":255
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [276, 530, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:259"
                  , "type":"resource"
                  , "data":
                  [78, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":259
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":15
                      , "data":
                      [78, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:57"
                  , "type":"resource"
                  , "data":
                  [594, 257, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":57
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":12
                      , "data":
                      [336, 128, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 128, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:61"
                  , "type":"resource"
                  , "data":
                  [830.5, 842, 3, 2.5, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":61
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":24
                      , "data":
                      [238.5, 128, 0, 0, 0]
                    }
                    , {
                      "name":"Floating-point Divide"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [528, 682, 3, 2.5, 4]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [64, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:66"
                  , "type":"resource"
                  , "data":
                  [115, 2, 0, 1, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":66
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [37, 2, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [78, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-point Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0, 0, 0, 1, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:67"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 2, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":67
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [0, 0, 0, 2, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:76"
                  , "type":"resource"
                  , "data":
                  [62.6667, 2.33333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":76
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":5
                      , "data":
                      [25.6667, 2.33333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:77"
                  , "type":"resource"
                  , "data":
                  [118, 34, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":77
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [22, 2, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [96, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:80"
                  , "type":"resource"
                  , "data":
                  [3.66667, 0.333333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":80
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0.333333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:83"
                  , "type":"resource"
                  , "data":
                  [605, 196, 0, 3, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":83
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [3, 3, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":43
                      , "data":
                      [311, 64, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [0, 0, 0, 3, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 128, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:263 > hpl_torus_PCIE_replicated_intel.cl:89"
                  , "type":"resource"
                  , "data":
                  [116.5, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":263
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":89
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":20
                      , "data":
                      [116.5, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 258, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:273"
                  , "type":"resource"
                  , "data":
                  [0, 128, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":273
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:277"
                  , "type":"resource"
                  , "data":
                  [0, 128, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":277
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:282"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":282
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:268"
                  , "type":"resource"
                  , "data":
                  [68, 48, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":268
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [68, 48, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:273"
                  , "type":"resource"
                  , "data":
                  [256, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":273
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:277"
                  , "type":"resource"
                  , "data":
                  [256, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":277
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:282"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":282
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [122, 2323, 0, 0, 43]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [122, 2321, 0, 0, 43]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:310 > hpl_torus_PCIE_replicated_intel.cl:174"
                  , "type":"resource"
                  , "data":
                  [0, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":310
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":174
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [60, 57, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:285"
                  , "type":"resource"
                  , "data":
                  [60, 57, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":285
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:282"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":282
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:285"
                  , "type":"resource"
                  , "data":
                  [48, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":285
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:290"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":290
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:305"
                  , "type":"resource"
                  , "data":
                  [276, 530, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":305
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [276, 530, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:310 > hpl_torus_PCIE_replicated_intel.cl:149"
                  , "type":"resource"
                  , "data":
                  [464, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":310
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":149
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [208, 0, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:310 > hpl_torus_PCIE_replicated_intel.cl:166"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 12, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":310
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":166
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":12
                      , "data":
                      [0, 0, 0, 12, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:310 > hpl_torus_PCIE_replicated_intel.cl:174"
                  , "type":"resource"
                  , "data":
                  [150, 130, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":310
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [22, 2, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [128, 128, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:310 > hpl_torus_PCIE_replicated_intel.cl:180"
                  , "type":"resource"
                  , "data":
                  [312, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":310
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":180
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":12
                      , "data":
                      [312, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:319"
                  , "type":"resource"
                  , "data":
                  [290, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":319
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"226"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:325"
                  , "type":"resource"
                  , "data":
                  [68, 48, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":325
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [68, 48, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [275, 3352, 0, 0, 85]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [275, 3352, 0, 0, 85]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [159, 252, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:340"
                  , "type":"resource"
                  , "data":
                  [65, 139, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":340
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:344"
                  , "type":"resource"
                  , "data":
                  [68, 112, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":344
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:394"
                  , "type":"resource"
                  , "data":
                  [26, 1, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":394
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:282"
                  , "type":"resource"
                  , "data":
                  [4.5, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":282
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [1.5, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:340"
                  , "type":"resource"
                  , "data":
                  [162.5, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":340
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":6
                      , "data":
                      [4.5, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [54, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:344"
                  , "type":"resource"
                  , "data":
                  [64, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":344
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:347"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":347
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:351"
                  , "type":"resource"
                  , "data":
                  [47, 3, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":351
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [46, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:367"
                  , "type":"resource"
                  , "data":
                  [178, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":367
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"226"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:375"
                  , "type":"resource"
                  , "data":
                  [276, 530, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":375
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [276, 530, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:381"
                  , "type":"resource"
                  , "data":
                  [74, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":381
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"225"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:384 > hpl_torus_PCIE_replicated_intel.cl:149"
                  , "type":"resource"
                  , "data":
                  [592, 256, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":384
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":149
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":12
                      , "data":
                      [336, 128, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 128, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:384 > hpl_torus_PCIE_replicated_intel.cl:155"
                  , "type":"resource"
                  , "data":
                  [64, 32, 0, 4, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":384
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":155
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Multiply"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [0, 0, 0, 4, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [64, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:384 > hpl_torus_PCIE_replicated_intel.cl:166"
                  , "type":"resource"
                  , "data":
                  [513, 512, 0, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":384
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":166
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [512, 512, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [0, 0, 0, 16, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:384 > hpl_torus_PCIE_replicated_intel.cl:173"
                  , "type":"resource"
                  , "data":
                  [110, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":384
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [110, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:384 > hpl_torus_PCIE_replicated_intel.cl:180"
                  , "type":"resource"
                  , "data":
                  [208, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":384
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":180
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [208, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:394"
                  , "type":"resource"
                  , "data":
                  [290, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":394
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"225"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:401"
                  , "type":"resource"
                  , "data":
                  [68, 48, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":401
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [68, 48, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"220"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"top_update"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [0.954476, 0.48011, 0.500204, 5.02517, 0.399306]
      , "total_kernel_resources":
      [7360, 18670, 589, 23, 80]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'col' (hpl_torus_PCIE_replicated_intel.cl:490)"
          , "type":"resource"
          , "data":
          [16, 80, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":490
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 8"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 8 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'current_scale' (hpl_torus_PCIE_replicated_intel.cl:488)"
          , "type":"resource"
          , "data":
          [8, 64, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":488
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:462 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":462
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"512 bits"
              , "Bank depth":"16384 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 4 reads and 3 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:486 (current_lu_col)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":486
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:487 (current_row)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":487
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"top_update.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"top_update.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [38, 838, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [38, 838, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 271, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:559"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":559
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:560"
                  , "type":"resource"
                  , "data":
                  [66, 102, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":560
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:561"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":561
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:559"
                  , "type":"resource"
                  , "data":
                  [79, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":559
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:560"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":560
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:561"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":561
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:564"
                  , "type":"resource"
                  , "data":
                  [578, 2443, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":564
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [94, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"462"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B11"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [22, 596, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [22, 596, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 271, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:571"
                  , "type":"resource"
                  , "data":
                  [84, 121, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":571
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:572"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":572
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:573"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":573
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:571"
                  , "type":"resource"
                  , "data":
                  [79, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":571
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:572"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":572
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:573"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":573
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:576"
                  , "type":"resource"
                  , "data":
                  [491, 2397, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":576
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"462"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B12"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:581"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":581
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1046, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1023, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:472"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":472
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 239, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:467"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":467
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:468"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":468
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:469"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":469
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:467"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":467
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:468"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":468
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:469"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":469
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:472"
                  , "type":"resource"
                  , "data":
                  [685, 2168, 15, 1.5, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":472
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [92, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"462"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 160, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 65, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:481"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":481
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:483"
                  , "type":"resource"
                  , "data":
                  [0, 63, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":483
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:481"
                  , "type":"resource"
                  , "data":
                  [16, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":481
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:483"
                  , "type":"resource"
                  , "data":
                  [65, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":483
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [182, 1631, 2, 0, 9]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [182, 1631, 2, 0, 9]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [62, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:488"
                  , "type":"resource"
                  , "data":
                  [26, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":488
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:490"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":490
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [75, 117, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:490"
                  , "type":"resource"
                  , "data":
                  [44, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":490
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:498"
                  , "type":"resource"
                  , "data":
                  [74, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":498
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"462"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:502"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":502
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:506"
                  , "type":"resource"
                  , "data":
                  [566, 2098, 15, 0, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":506
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:508"
                  , "type":"resource"
                  , "data":
                  [11, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":508
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:509"
                  , "type":"resource"
                  , "data":
                  [91, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":509
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [64, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:513"
                  , "type":"resource"
                  , "data":
                  [189, 27, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":513
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [48, 3, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"486"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:520"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 4, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":520
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Multiply"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [0, 0, 0, 4, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:525"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":525
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"487"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:531"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":531
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"462"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [40, 800, 0, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [40, 800, 0, 0, 4]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [101, 219, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:537"
                  , "type":"resource"
                  , "data":
                  [65, 139, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":537
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:540"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":540
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [14, 10, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:537"
                  , "type":"resource"
                  , "data":
                  [159, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":537
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 1, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [54, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:540"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":540
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:544"
                  , "type":"resource"
                  , "data":
                  [74, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":544
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"486"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:550"
                  , "type":"resource"
                  , "data":
                  [406, 682, 0, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":550
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [0, 0, 0, 16, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [340, 658, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"462"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"462"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 65, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:481"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":481
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [9, 7, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:481"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":481
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
