
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version D-2010.03-SP5 for linux -- Oct 18, 2010
              Copyright (c) 1988-2010 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
set DESIGN "square_root_finder"
square_root_finder
read_file -format verilog square_root_finder.v
Loading db file '/home/m103/m103061604/EDA_hw2/db/slow.db'
Loading db file '/home/m103/m103061604/EDA_hw2/db/fast.db'
Loading db file '/home/m103/m103061604/EDA_hw2/db/typical.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'typical'
  Loading link library 'gtech'
Loading verilog file '/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.v

Statistics for case statements in always block at line 14 in file
	'/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
|            68            |    auto/auto     |
===============================================
Warning:  /home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.v:103: 'in' is being read, but does not appear in the sensitivity list of the block. (ELAB-292)

Inferred memory devices in process
	in routine square_root_finder line 90 in file
		'/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine square_root_finder line 101 in file
		'/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       up_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       up_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine square_root_finder line 110 in file
		'/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       low_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine square_root_finder line 119 in file
		'/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cat_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine square_root_finder line 128 in file
		'/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        g_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/square_root_finder.db:square_root_finder'
Loaded 1 design.
Current design is 'square_root_finder'.
square_root_finder
#read_file -autoread -top square_root_finder -recursive {../01_RTL}
current_design [get_designs $DESIGN]
Current design is 'square_root_finder'.
{square_root_finder}
set_operating_conditions -min fast -max slow
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
1
#----------define your clock signal and period here----------------#
create_clock -period 50.0 [ get_ports clk ]
1
link

  Linking design 'square_root_finder'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  slow (library)              /home/m103/m103061604/EDA_hw2/db/slow.db
  fast (library)              /home/m103/m103061604/EDA_hw2/db/fast.db
  typical (library)           /home/m103/m103061604/EDA_hw2/db/typical.db

1
check_design
Warning: In design 'square_root_finder', cell 'C951' does not drive any nets. (LINT-1)
Warning: In design 'square_root_finder', cell 'C989' does not drive any nets. (LINT-1)
Warning: In design 'square_root_finder', cell 'C990' does not drive any nets. (LINT-1)
1
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | D-2010.03-DWBB_1010 |    *     |
| Licensed DW Building Blocks             |                    |           |
============================================================================


Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition slow set on design square_root_finder has different process,
voltage and temperatures parameters than the parameters at which target library 
fast is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'square_root_finder'
Information: The register 'g_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'square_root_finder_DW01_add_0'
  Processing 'square_root_finder_DW01_add_1'
  Processing 'square_root_finder_DW01_cmp2_0'
  Processing 'square_root_finder_DW01_sub_0'
  Processing 'square_root_finder_DW02_mult_0'
  Processing 'square_root_finder_DW01_add_2'
  Processing 'square_root_finder_DW01_sub_1'
  Processing 'square_root_finder_DW02_mult_1'
  Processing 'square_root_finder_DW01_add_3'
  Processing 'square_root_finder_DW02_mult_2'
  Processing 'square_root_finder_DW01_add_4'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'low_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'up_reg[31]' is a constant and will be removed. (OPT-1206)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13  246003.9      0.00       0.0       0.0                          
    0:00:13  246003.9      0.00       0.0       0.0                          
    0:00:13  246003.9      0.00       0.0       0.0                          
    0:00:13  246003.9      0.00       0.0       0.0                          
    0:00:13  246003.9      0.00       0.0       0.0                          
    0:00:15  134799.0      0.00       0.0       0.0                          
    0:00:15  134799.0      0.00       0.0       0.0                          
    0:00:15  134799.0      0.00       0.0       0.0                          
    0:00:15  134799.0      0.00       0.0       0.0                          
    0:00:15  134799.0      0.00       0.0       0.0                          
    0:00:15  134799.0      0.00       0.0       0.0                          
    0:00:15  134799.0      0.00       0.0       0.0                          
    0:00:15  134799.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15  134799.0      0.00       0.0       0.0                          
    0:00:15  134799.0      0.00       0.0       0.0                          
    0:00:16  134799.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16  134799.0      0.00       0.0       0.0                          
    0:00:16  134799.0      0.00       0.0       0.0                          
    0:00:16  134253.5      0.00       0.0       0.0                          
    0:00:16  134020.7      0.00       0.0       0.0                          
    0:00:16  133864.3      0.00       0.0       0.0                          
    0:00:16  133724.6      0.00       0.0       0.0                          
    0:00:16  133618.2      0.00       0.0       0.0                          
    0:00:16  133525.0      0.00       0.0       0.0                          
    0:00:17  133418.6      0.00       0.0       0.0                          
    0:00:17  133332.1      0.00       0.0       0.0                          
    0:00:17  133332.1      0.00       0.0       0.0                          
    0:00:17  133332.1      0.00       0.0       0.0                          
    0:00:17  133332.1      0.00       0.0       0.0                          
    0:00:17  133332.1      0.00       0.0       0.0                          
    0:00:17  133332.1      0.00       0.0       0.0                          
    0:00:17  133332.1      0.00       0.0       0.0                          
    0:00:17  133332.1      0.00       0.0       0.0                          
    0:00:17  133285.5      0.00       0.0       0.0                          
Loading db file '/home/m103/m103061604/EDA_hw2/db/slow.db'
Loading db file '/home/m103/m103061604/EDA_hw2/db/fast.db'
Loading db file '/home/m103/m103061604/EDA_hw2/db/typical.db'

  Optimization Complete
  ---------------------
1
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_stule {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\*cell\*", "cell"}}
1
define_name_rules name_rule -map {{"\*-return\*", "myreturn"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
set verilogout_show_unconnected_pins true
true
report_area -hierarchy > ./Report/$DESIGN\_syn_area.arp
report_power > ./Report/$DESIGN\_syn_power.prp
report_reference > ./Report/$DESIGN\_syn_reference
report_timing -path full -delay max > ./Report/$DESIGN\_syn_timing.trp
write -format verilog -hierarchy -output ./Netlist/$DESIGN\_syn.v
Writing verilog file '/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/Netlist/square_root_finder_syn.v'.
Warning: Verilog writer has added 112 nets to module square_root_finder using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf -version 1.0 -context verilog -load_delay cell ./Netlist/$DESIGN\_syn.sdf
Information: Writing timing information to file '/home/m103/m103061608/SquareVig/EDA_hw2/02_SYN/Netlist/square_root_finder_syn.sdf'. (WT-3)
1
write_sdc ./Netlist/$DESIGN\_syn.sdc
1
exit
Information: Defining new variable 'compile_group_pull_control_logic'. (CMD-041)
Information: Defining new variable 'bus_naming_stule'. (CMD-041)
Information: Defining new variable 'DESIGN'. (CMD-041)

Thank you...
