
*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/brianjac/Desktop/545Project/Labs/Lab_1/project_1/project_1.srcs/constrs_1/new/constr01.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/brianjac/Desktop/545Project/Labs/Lab_1/project_1/project_1.srcs/constrs_1/new/constr01.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1325.039 ; gain = 11.027 ; free physical = 10182 ; free virtual = 21280
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f0bcc270

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1789.562 ; gain = 0.000 ; free physical = 9813 ; free virtual = 20941

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: f0bcc270

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1789.562 ; gain = 0.000 ; free physical = 9813 ; free virtual = 20942

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: f0bcc270

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1789.562 ; gain = 0.000 ; free physical = 9813 ; free virtual = 20942

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1789.562 ; gain = 0.000 ; free physical = 9813 ; free virtual = 20942
Ending Logic Optimization Task | Checksum: f0bcc270

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1789.562 ; gain = 0.000 ; free physical = 9813 ; free virtual = 20942
Implement Debug Cores | Checksum: f0bcc270
Logic Optimization | Checksum: f0bcc270

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: f0bcc270

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1789.562 ; gain = 0.000 ; free physical = 9813 ; free virtual = 20941
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1789.562 ; gain = 483.555 ; free physical = 9813 ; free virtual = 20941
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1821.578 ; gain = 0.000 ; free physical = 9810 ; free virtual = 20942
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/brianjac/Desktop/545Project/Labs/Lab_1/project_1/project_1.runs/impl_1/top_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 53d78a0b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1821.586 ; gain = 0.000 ; free physical = 9791 ; free virtual = 20925

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1821.586 ; gain = 0.000 ; free physical = 9790 ; free virtual = 20925
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1821.586 ; gain = 0.000 ; free physical = 9790 ; free virtual = 20925

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 29aab504

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1821.586 ; gain = 0.000 ; free physical = 9789 ; free virtual = 20925
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 29aab504

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1869.602 ; gain = 48.016 ; free physical = 9787 ; free virtual = 20924

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 29aab504

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1869.602 ; gain = 48.016 ; free physical = 9787 ; free virtual = 20924

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 29aab504

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1869.602 ; gain = 48.016 ; free physical = 9787 ; free virtual = 20925
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 53d78a0b

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1869.602 ; gain = 48.016 ; free physical = 9787 ; free virtual = 20925

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 9953edf5

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1869.602 ; gain = 48.016 ; free physical = 9785 ; free virtual = 20925
Phase 2.2 Build Placer Netlist Model | Checksum: 9953edf5

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1869.602 ; gain = 48.016 ; free physical = 9785 ; free virtual = 20925

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 9953edf5

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1869.602 ; gain = 48.016 ; free physical = 9785 ; free virtual = 20925
Phase 2.3 Constrain Clocks/Macros | Checksum: 9953edf5

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1869.602 ; gain = 48.016 ; free physical = 9785 ; free virtual = 20925
Phase 2 Placer Initialization | Checksum: 9953edf5

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1869.602 ; gain = 48.016 ; free physical = 9785 ; free virtual = 20925

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 81ae4f94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9774 ; free virtual = 20915

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 81ae4f94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9774 ; free virtual = 20915

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 118a63be6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9774 ; free virtual = 20916

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 13d87f6ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9774 ; free virtual = 20916

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: b5fe845d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: b5fe845d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: b5fe845d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: b5fe845d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910
Phase 4.4 Small Shape Detail Placement | Checksum: b5fe845d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: b5fe845d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910
Phase 4 Detail Placement | Checksum: b5fe845d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 14aa8261b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 14aa8261b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 14aa8261b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 14aa8261b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 14aa8261b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 14aa8261b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 14aa8261b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910
Ending Placer Task | Checksum: da74dada

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1932.617 ; gain = 111.031 ; free physical = 9765 ; free virtual = 20910
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1932.617 ; gain = 0.000 ; free physical = 9762 ; free virtual = 20910
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1932.617 ; gain = 0.000 ; free physical = 9762 ; free virtual = 20908
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1932.617 ; gain = 0.000 ; free physical = 9761 ; free virtual = 20907
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1932.617 ; gain = 0.000 ; free physical = 9761 ; free virtual = 20907
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b0de9b82

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1963.262 ; gain = 30.645 ; free physical = 9643 ; free virtual = 20791

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: b0de9b82

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1969.250 ; gain = 36.633 ; free physical = 9612 ; free virtual = 20762
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1b62f27b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 4.2 Global Iteration 1
Phase 4.2 Global Iteration 1 | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 4.3 Global Iteration 2
Phase 4.3 Global Iteration 2 | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 4.4 Global Iteration 3
Phase 4.4 Global Iteration 3 | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 4.5 Global Iteration 4
Phase 4.5 Global Iteration 4 | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755
Phase 4 Rip-up And Reroute | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0294087 %
  Global Horizontal Routing Utilization  = 0.00329615 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
Phase 7 Route finalize | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f0e5282e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d69ad2ea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1976.305 ; gain = 43.688 ; free physical = 9604 ; free virtual = 20755
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1976.305 ; gain = 0.000 ; free physical = 9601 ; free virtual = 20755
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/brianjac/Desktop/545Project/Labs/Lab_1/project_1/project_1.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 11:09:52 2015...

*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/brianjac/Desktop/545Project/Labs/Lab_1/project_1/project_1.runs/impl_1/.Xil/Vivado-7501-fuggle.andrew.cmu.edu/dcp/top.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/brianjac/Desktop/545Project/Labs/Lab_1/project_1/project_1.runs/impl_1/.Xil/Vivado-7501-fuggle.andrew.cmu.edu/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1240.445 ; gain = 0.000 ; free physical = 10115 ; free virtual = 21273
Restored from archive | CPU: 0.010000 secs | Memory: 0.030846 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1240.445 ; gain = 0.000 ; free physical = 10115 ; free virtual = 21273
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/brianjac/Desktop/545Project/Labs/Lab_1/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep 16 11:10:36 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1610.340 ; gain = 369.895 ; free physical = 9734 ; free virtual = 20913
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 11:10:36 2015...
