,VHDL RTL,HLS da specifiche C++,, 
 Slice LUTs*             	    ,486,696,,
> LUT as Logic           ,486,696,,
> LUT as Memory          ,0,0,,
 Slice Registers         	    ,441,606,,
> Register as Flip Flop  ,15,606,,
> Register as Latch      ,426,0,,
 F7 Muxes                	    ,0,0,,
 F8 Muxes                	    ,0,0,, 
