<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="TestProject" device="LFXP2-5E-6TN144I" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options VerilogStandard="System Verilog"/>
        <Source name="../Structures/Structures.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../UART/UART.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../UART_PACKETS/UART_packets.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../Registers/Registers.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../ReadController/ReadController.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../WriteController/WriteController.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../Test/Test.v" type="Verilog" type_short="Verilog">
            <Options top_module="Test"/>
        </Source>
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="Test.fdc" type="Synplify Design Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="TestProject.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="TestProject1.sty"/>
</BaliProject>
