{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves fir_filter_test; (run from /app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: fir_filter_test\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_fir_filter -o sim.exe +define+SIMULATION /app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd/src/delay_line.v /app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd/src/fir_core.v /app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd/src/tt_um_fir_filter.v /app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd/test/tb_fir_filter.sv (in eda.work/fir_filter_test.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 659 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd/eda.work/fir_filter_test.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_fir_filter.cpp Vtb_fir_filter___024root__DepSet_h5f63b623__0.cpp Vtb_fir_filter___024root__DepSet_h0a18ffff__0.cpp Vtb_fir_filter__main.cpp Vtb_fir_filter__Trace__0.cpp Vtb_fir_filter___024root__Slow.cpp Vtb_fir_filter___024root__DepSet_h5f63b623__0__Slow.cpp Vtb_fir_filter___024root__DepSet_h0a18ffff__0__Slow.cpp Vtb_fir_filter__Syms.cpp Vtb_fir_filter__Trace__0__Slow.cpp Vtb_fir_filter__TraceDecls__0__Slow.cpp > Vtb_fir_filter__ALL.cpp\necho \"\" > Vtb_fir_filter__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_fir_filter__ALL.o Vtb_fir_filter__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_fir_filter__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_fir_filter__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd/eda.work/fir_filter_test.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.077 MB sources in 5 modules, into 0.368 MB in 11 C++ files needing 0.000 MB\n- Verilator: Walltime 2.611 s (elab=0.001, cvt=0.018, bld=2.583); cpu 0.036 s on 7 threads; alloced 54.008 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd/eda.work/fir_filter_test.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/fir_filter_test.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 696 for ./obj_dir/sim.exe\nTEST START\n=========================================\nFIR Filter Testbench\n=========================================\n\n[35000] Reset applied\n\n--- Test 1: Mode 0 - Bypass ---\nLOG: 105000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 125000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 145000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 165000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\n\n--- Test 2: Mode 1 - Moving Average ---\nLOG: 235000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 255000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 275000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 295000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\n\n--- Test 3: Mode 2 - Low-pass Filter ---\nLOG: 365000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 385000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 405000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 425000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\n\n--- Test 4: Mode 3 - High-pass/Edge Detector ---\nLOG: 495000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 515000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 535000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 555000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\n\n--- Test 5: Impulse Response ---\nLOG: 625000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 645000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 665000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 685000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\n\n--- Test 6: Mode Switching ---\nLOG: 755000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 775000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 795000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 815000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\n\n--- Test 7: Random Stimulus ---\nLOG: 885000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 905000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 925000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h01 actual_value: 8'h01\nLOG: 945000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 965000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 985000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1005000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1025000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1045000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1065000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1085000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1105000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1125000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'hff actual_value: 8'hff\nLOG: 1145000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1165000 : ERROR : tb_fir_filter : dut.uo_out : expected_value: 8'h01 actual_value: 8'h00\n  Mode: Random, Full expected: 16'h0118, Sample history: x0=28 x1=33 x2=39 x3=63\nLOG: 1185000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h01 actual_value: 8'h01\nLOG: 1205000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1225000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1245000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00\nLOG: 1265000 : INFO : tb_fir_filter : dut.uo_out : expected_value: 8'h01 actual_value: 8'h01\n\n=========================================\nTest Summary\n=========================================\nTotal tests: 44\nErrors:      1\n\n*** TEST FAILED ***\nERROR\n[1265000] %Error: tb_fir_filter.sv:305: Assertion failed in tb_fir_filter: TEST FAILED with 1 errors\n%Error: /app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd/test/tb_fir_filter.sv:305: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/f737cb93-627e-4cc5-b85e-118a49a9208c.edacmd/eda.work/fir_filter_test.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/fir_filter_test.sim/sim.log(STDOUT):74 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/fir_filter_test.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 11255,
  "stdout_total_size": 11255,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771472342.0010524,
  "stop_time": 1771472346.186331,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 13073,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}