<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1812" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1812{left:585px;bottom:68px;letter-spacing:0.1px;}
#t2_1812{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1812{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1812{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1812{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1812{left:359px;bottom:901px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1812{left:69px;bottom:817px;letter-spacing:-0.13px;}
#t8_1812{left:69px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1812{left:69px;bottom:778px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_1812{left:69px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tb_1812{left:69px;bottom:744px;letter-spacing:-0.14px;word-spacing:-1px;}
#tc_1812{left:69px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1812{left:449px;bottom:727px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#te_1812{left:69px;bottom:704px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tf_1812{left:69px;bottom:687px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tg_1812{left:69px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_1812{left:69px;bottom:629px;letter-spacing:-0.13px;}
#ti_1812{left:69px;bottom:606px;letter-spacing:-0.12px;}
#tj_1812{left:90px;bottom:567px;letter-spacing:-0.11px;}
#tk_1812{left:90px;bottom:548px;letter-spacing:-0.15px;}
#tl_1812{left:148px;bottom:548px;letter-spacing:-0.02px;}
#tm_1812{left:162px;bottom:548px;letter-spacing:0.1px;}
#tn_1812{left:187px;bottom:548px;letter-spacing:-0.09px;}
#to_1812{left:90px;bottom:530px;letter-spacing:-0.07px;word-spacing:-0.01px;}
#tp_1812{left:107px;bottom:529px;letter-spacing:0.1px;}
#tq_1812{left:132px;bottom:530px;letter-spacing:-0.12px;}
#tr_1812{left:90px;bottom:512px;letter-spacing:-0.07px;word-spacing:-0.01px;}
#ts_1812{left:107px;bottom:511px;letter-spacing:0.1px;}
#tt_1812{left:132px;bottom:512px;letter-spacing:-0.12px;}
#tu_1812{left:90px;bottom:493px;letter-spacing:-0.12px;}
#tv_1812{left:117px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_1812{left:90px;bottom:457px;letter-spacing:-0.11px;}
#tx_1812{left:129px;bottom:456px;letter-spacing:0.1px;}
#ty_1812{left:153px;bottom:457px;letter-spacing:-0.12px;}
#tz_1812{left:117px;bottom:438px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_1812{left:90px;bottom:420px;letter-spacing:-0.07px;}
#t11_1812{left:90px;bottom:402px;letter-spacing:-0.13px;}
#t12_1812{left:90px;bottom:383px;letter-spacing:-0.1px;}
#t13_1812{left:169px;bottom:383px;letter-spacing:0.1px;}
#t14_1812{left:194px;bottom:383px;letter-spacing:-0.11px;}
#t15_1812{left:90px;bottom:347px;letter-spacing:-0.12px;word-spacing:0.43px;}
#t16_1812{left:90px;bottom:328px;letter-spacing:-0.12px;word-spacing:0.43px;}
#t17_1812{left:90px;bottom:310px;letter-spacing:-0.12px;}
#t18_1812{left:90px;bottom:292px;letter-spacing:-0.12px;}
#t19_1812{left:90px;bottom:273px;letter-spacing:-0.12px;}
#t1a_1812{left:90px;bottom:255px;letter-spacing:-0.12px;}
#t1b_1812{left:90px;bottom:237px;letter-spacing:-0.12px;word-spacing:0.57px;}
#t1c_1812{left:90px;bottom:218px;letter-spacing:-0.12px;}
#t1d_1812{left:90px;bottom:182px;letter-spacing:-0.12px;}
#t1e_1812{left:145px;bottom:163px;letter-spacing:-0.12px;}
#t1f_1812{left:145px;bottom:145px;letter-spacing:-0.12px;}
#t1g_1812{left:145px;bottom:127px;letter-spacing:-0.12px;}
#t1h_1812{left:90px;bottom:108px;letter-spacing:-0.11px;}
#t1i_1812{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t1j_1812{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t1k_1812{left:271px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-1.32px;}
#t1l_1812{left:271px;bottom:1050px;letter-spacing:-0.09px;}
#t1m_1812{left:316px;bottom:1065px;letter-spacing:-0.14px;}
#t1n_1812{left:316px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1o_1812{left:316px;bottom:1034px;letter-spacing:-0.14px;}
#t1p_1812{left:390px;bottom:1065px;letter-spacing:-0.12px;}
#t1q_1812{left:390px;bottom:1050px;letter-spacing:-0.11px;}
#t1r_1812{left:390px;bottom:1034px;letter-spacing:-0.12px;}
#t1s_1812{left:478px;bottom:1065px;letter-spacing:-0.12px;}
#t1t_1812{left:78px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_1812{left:78px;bottom:995px;letter-spacing:-0.12px;}
#t1v_1812{left:78px;bottom:978px;letter-spacing:-0.14px;}
#t1w_1812{left:271px;bottom:1011px;}
#t1x_1812{left:316px;bottom:1011px;letter-spacing:-0.17px;}
#t1y_1812{left:391px;bottom:1011px;letter-spacing:-0.16px;}
#t1z_1812{left:478px;bottom:1011px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t20_1812{left:478px;bottom:995px;letter-spacing:-0.11px;}
#t21_1812{left:478px;bottom:978px;letter-spacing:-0.11px;}
#t22_1812{left:478px;bottom:961px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t23_1812{left:83px;bottom:880px;letter-spacing:-0.14px;}
#t24_1812{left:159px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t25_1812{left:294px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t26_1812{left:441px;bottom:880px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t27_1812{left:589px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t28_1812{left:739px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t29_1812{left:97px;bottom:855px;}
#t2a_1812{left:155px;bottom:855px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_1812{left:283px;bottom:855px;letter-spacing:-0.13px;}
#t2c_1812{left:432px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_1812{left:611px;bottom:855px;letter-spacing:-0.12px;}
#t2e_1812{left:760px;bottom:855px;letter-spacing:-0.12px;}

.s1_1812{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1812{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1812{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1812{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1812{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1812{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1812{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1812{font-size:15px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1812{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1812" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1812Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1812" style="-webkit-user-select: none;"><object width="935" height="1210" data="1812/1812.svg" type="image/svg+xml" id="pdf1812" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1812" class="t s1_1812">VFPCLASSSS—Tests Type of a Scalar Float32 Value </span>
<span id="t2_1812" class="t s2_1812">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1812" class="t s1_1812">5-336 </span><span id="t4_1812" class="t s1_1812">Vol. 2C </span>
<span id="t5_1812" class="t s3_1812">VFPCLASSSS—Tests Type of a Scalar Float32 Value </span>
<span id="t6_1812" class="t s4_1812">Instruction Operand Encoding </span>
<span id="t7_1812" class="t s5_1812">Description </span>
<span id="t8_1812" class="t s6_1812">The FPCLASSSS instruction checks the low single-precision floating-point value in the source operand for special </span>
<span id="t9_1812" class="t s6_1812">categories, specified by the set bits in the imm8 byte. Each set bit in imm8 specifies a category of floating-point </span>
<span id="ta_1812" class="t s6_1812">values that the input data element is classified against. The classified results of all specified categories of an input </span>
<span id="tb_1812" class="t s6_1812">value are ORed together to form the final boolean result for the input element. The result is written to the low bit in </span>
<span id="tc_1812" class="t s6_1812">a mask register k2 according to the writemask k1. Bits </span><span id="td_1812" class="t s7_1812">MAX_KL-1: 1 of the destination are cleared. </span>
<span id="te_1812" class="t s6_1812">The classification categories specified by imm8 are shown in Figure 5-13. The classification test for each category </span>
<span id="tf_1812" class="t s6_1812">is listed in Table 5-4. </span>
<span id="tg_1812" class="t s6_1812">EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="th_1812" class="t s5_1812">Operation </span>
<span id="ti_1812" class="t s7_1812">CheckFPClassSP (tsrc[31:0], imm8[7:0]){ </span>
<span id="tj_1812" class="t s7_1812">//* Start checking the source operand for special type *// </span>
<span id="tk_1812" class="t s7_1812">NegNum </span><span id="tl_1812" class="t s7_1812">:= </span><span id="tm_1812" class="t s8_1812">tsrc</span><span id="tn_1812" class="t s7_1812">[31]; </span>
<span id="to_1812" class="t s7_1812">IF (</span><span id="tp_1812" class="t s8_1812">tsrc</span><span id="tq_1812" class="t s7_1812">[30:23]=0FFh) Then ExpAllOnes := 1; FI; </span>
<span id="tr_1812" class="t s7_1812">IF (</span><span id="ts_1812" class="t s8_1812">tsrc</span><span id="tt_1812" class="t s7_1812">[30:23]=0h) Then ExpAllZeros := 1; </span>
<span id="tu_1812" class="t s7_1812">IF (ExpAllZeros AND MXCSR.DAZ) Then </span>
<span id="tv_1812" class="t s7_1812">MantAllZeros := 1; </span>
<span id="tw_1812" class="t s7_1812">ELSIF (</span><span id="tx_1812" class="t s8_1812">tsrc</span><span id="ty_1812" class="t s7_1812">[22:0]=0h) Then </span>
<span id="tz_1812" class="t s7_1812">MantAllZeros := 1; </span>
<span id="t10_1812" class="t s7_1812">FI; </span>
<span id="t11_1812" class="t s7_1812">ZeroNumber= ExpAllZeros AND MantAllZeros </span>
<span id="t12_1812" class="t s7_1812">SignalingBit= </span><span id="t13_1812" class="t s8_1812">tsrc</span><span id="t14_1812" class="t s7_1812">[22]; </span>
<span id="t15_1812" class="t s7_1812">sNaN_res := ExpAllOnes AND NOT(MantAllZeros) AND NOT(SignalingBit); // sNaN </span>
<span id="t16_1812" class="t s7_1812">qNaN_res := ExpAllOnes AND NOT(MantAllZeros) AND SignalingBit; // qNaN </span>
<span id="t17_1812" class="t s7_1812">Pzero_res := NOT(NegNum) AND ExpAllZeros AND MantAllZeros; // +0 </span>
<span id="t18_1812" class="t s7_1812">Nzero_res := NegNum AND ExpAllZeros AND MantAllZeros; // -0 </span>
<span id="t19_1812" class="t s7_1812">PInf_res := NOT(NegNum) AND ExpAllOnes AND MantAllZeros; // +Inf </span>
<span id="t1a_1812" class="t s7_1812">NInf_res := NegNum AND ExpAllOnes AND MantAllZeros; // -Inf </span>
<span id="t1b_1812" class="t s7_1812">Denorm_res := ExpAllZeros AND NOT(MantAllZeros); // denorm </span>
<span id="t1c_1812" class="t s7_1812">FinNeg_res := NegNum AND NOT(ExpAllOnes) AND NOT(ZeroNumber); // -finite </span>
<span id="t1d_1812" class="t s7_1812">bResult = ( imm8[0] AND qNaN_res ) OR (imm8[1] AND Pzero_res ) OR </span>
<span id="t1e_1812" class="t s7_1812">( imm8[2] AND Nzero_res ) OR ( imm8[3] AND PInf_res ) OR </span>
<span id="t1f_1812" class="t s7_1812">( imm8[4] AND NInf_res ) OR ( imm8[5] AND Denorm_res ) OR </span>
<span id="t1g_1812" class="t s7_1812">( imm8[6] AND FinNeg_res ) OR ( imm8[7] AND sNaN_res ); </span>
<span id="t1h_1812" class="t s7_1812">Return bResult; </span>
<span id="t1i_1812" class="t s9_1812">Opcode/ </span>
<span id="t1j_1812" class="t s9_1812">Instruction </span>
<span id="t1k_1812" class="t s9_1812">Op / </span>
<span id="t1l_1812" class="t s9_1812">En </span>
<span id="t1m_1812" class="t s9_1812">64/32 </span>
<span id="t1n_1812" class="t s9_1812">bit Mode </span>
<span id="t1o_1812" class="t s9_1812">Support </span>
<span id="t1p_1812" class="t s9_1812">CPUID </span>
<span id="t1q_1812" class="t s9_1812">Feature </span>
<span id="t1r_1812" class="t s9_1812">Flag </span>
<span id="t1s_1812" class="t s9_1812">Description </span>
<span id="t1t_1812" class="t s7_1812">EVEX.LLIG.66.0F3A.W0 67 /r </span>
<span id="t1u_1812" class="t s7_1812">VFPCLASSSS k2 {k1}, </span>
<span id="t1v_1812" class="t s7_1812">xmm2/m32, imm8 </span>
<span id="t1w_1812" class="t s7_1812">A </span><span id="t1x_1812" class="t s7_1812">V/V </span><span id="t1y_1812" class="t s7_1812">AVX512DQ </span><span id="t1z_1812" class="t s7_1812">Tests the input for the following categories: NaN, +0, -0, </span>
<span id="t20_1812" class="t s7_1812">+Infinity, -Infinity, denormal, finite negative. The immediate </span>
<span id="t21_1812" class="t s7_1812">field provides a mask bit for each of these category tests. The </span>
<span id="t22_1812" class="t s7_1812">masked test results are OR-ed together to form a mask result. </span>
<span id="t23_1812" class="t s9_1812">Op/En </span><span id="t24_1812" class="t s9_1812">Tuple Type </span><span id="t25_1812" class="t s9_1812">Operand 1 </span><span id="t26_1812" class="t s9_1812">Operand 2 </span><span id="t27_1812" class="t s9_1812">Operand 3 </span><span id="t28_1812" class="t s9_1812">Operand 4 </span>
<span id="t29_1812" class="t s7_1812">A </span><span id="t2a_1812" class="t s7_1812">Tuple1 Scalar </span><span id="t2b_1812" class="t s7_1812">ModRM:reg (w) </span><span id="t2c_1812" class="t s7_1812">ModRM:r/m (r) </span><span id="t2d_1812" class="t s7_1812">N/A </span><span id="t2e_1812" class="t s7_1812">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
