Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Sep 14 21:53:37 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_ek_impl_1.twr lab3_ek_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 48.4751%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
sync_R__i1/D                            |           No arrival time
sync_R__i0/D                            |           No arrival time
{sync_R__i0/SR   sync_R__i1/SR}         |           No arrival time
sync_R__i3/D                            |           No arrival time
sync_R__i2/D                            |           No arrival time
{sync_R__i2/SR   sync_R__i3/SR}         |           No arrival time
counter1/new_clk/SR                     |           No arrival time
{bank/state_FSM_i2/SR   bank/state_FSM_i1/SR}                           
                                        |           No arrival time
bank/state_FSM_i3/SR                    |           No arrival time
counter2/new_clk/SR                     |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
R[0]                                    |                     input
R[1]                                    |                     input
R[2]                                    |                     input
R[3]                                    |                     input
reset                                   |                     input
seg_power[0]                            |                    output
seg_power[1]                            |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk_scan                                |        counter1/new_clk/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
bank/i428_4_lut/A	->	bank/i428_4_lut/Z

++++ Loop2
bank/i422_4_lut/A	->	bank/i422_4_lut/Z

++++ Loop3
bank/i424_4_lut/A	->	bank/i424_4_lut/Z

++++ Loop4
bank/i418_4_lut/A	->	bank/i418_4_lut/Z

++++ Loop5
scanner1/i406_3_lut_4_lut/D	->	scanner1/i406_3_lut_4_lut/Z

++++ Loop6
bank/i420_4_lut/A	->	bank/i420_4_lut/Z

++++ Loop7
bank/i426_4_lut/A	->	bank/i426_4_lut/Z

++++ Loop8
bank/i410_4_lut/A	->	bank/i410_4_lut/Z

++++ Loop9
bank/i408_4_lut/A	->	bank/i408_4_lut/Z

++++ Loop10
scanner1/i414_3_lut_4_lut/D	->	scanner1/i414_3_lut_4_lut/Z

++++ Loop11
scanner1/i412_3_lut_4_lut/D	->	scanner1/i412_3_lut_4_lut/Z

++++ Loop12
scanner1/i416_3_lut_4_lut/D	->	scanner1/i416_3_lut_4_lut/Z

++++ Loop13
scanner1/i404_3_lut_3_lut/C	->	scanner1/i404_3_lut_3_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter1/count_236__i0/SR                |   26.427 ns 
{counter1/count_236__i1/SR   counter1/count_236__i2/SR}              
                                         |   26.427 ns 
{counter1/count_236__i3/SR   counter1/count_236__i4/SR}              
                                         |   26.427 ns 
{counter1/count_236__i5/SR   counter1/count_236__i6/SR}              
                                         |   26.427 ns 
{counter1/count_236__i15/SR   counter1/count_236__i16/SR}              
                                         |   27.022 ns 
{counter1/count_236__i17/SR   counter1/count_236__i18/SR}              
                                         |   27.022 ns 
{counter1/count_236__i19/SR   counter1/count_236__i20/SR}              
                                         |   27.022 ns 
{counter1/count_236__i21/SR   counter1/count_236__i22/SR}              
                                         |   27.022 ns 
{counter1/count_236__i13/SR   counter1/count_236__i14/SR}              
                                         |   27.617 ns 
counter1/count_236__i23/SR               |   27.617 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : counter1/count_236__i0/SR  (SLICE_R13C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.426 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           4.521                 20.210  13      
counter1/count_236__i0/SR                                    ENDPOINT            0.000                 20.210  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
counter1/count_236__i0/CK                                    CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(20.209)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.426  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : {counter1/count_236__i1/SR   counter1/count_236__i2/SR}  (SLICE_R13C6B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.426 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           4.521                 20.210  13      
{counter1/count_236__i1/SR   counter1/count_236__i2/SR}
                                                             ENDPOINT            0.000                 20.210  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
{counter1/count_236__i1/CK   counter1/count_236__i2/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(20.209)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.426  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : {counter1/count_236__i3/SR   counter1/count_236__i4/SR}  (SLICE_R13C6C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.426 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           4.521                 20.210  13      
{counter1/count_236__i3/SR   counter1/count_236__i4/SR}
                                                             ENDPOINT            0.000                 20.210  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
{counter1/count_236__i3/CK   counter1/count_236__i4/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(20.209)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.426  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : {counter1/count_236__i5/SR   counter1/count_236__i6/SR}  (SLICE_R13C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.426 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           4.521                 20.210  13      
{counter1/count_236__i5/SR   counter1/count_236__i6/SR}
                                                             ENDPOINT            0.000                 20.210  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
{counter1/count_236__i5/CK   counter1/count_236__i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(20.209)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.426  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : {counter1/count_236__i15/SR   counter1/count_236__i16/SR}  (SLICE_R13C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.021 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           3.926                 19.615  13      
{counter1/count_236__i15/SR   counter1/count_236__i16/SR}
                                                             ENDPOINT            0.000                 19.615  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
{counter1/count_236__i15/CK   counter1/count_236__i16/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.614)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.021  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : {counter1/count_236__i17/SR   counter1/count_236__i18/SR}  (SLICE_R13C8B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.021 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           3.926                 19.615  13      
{counter1/count_236__i17/SR   counter1/count_236__i18/SR}
                                                             ENDPOINT            0.000                 19.615  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
{counter1/count_236__i17/CK   counter1/count_236__i18/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.614)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.021  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : {counter1/count_236__i19/SR   counter1/count_236__i20/SR}  (SLICE_R13C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.021 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           3.926                 19.615  13      
{counter1/count_236__i19/SR   counter1/count_236__i20/SR}
                                                             ENDPOINT            0.000                 19.615  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.614)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.021  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : {counter1/count_236__i21/SR   counter1/count_236__i22/SR}  (SLICE_R13C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.021 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           3.926                 19.615  13      
{counter1/count_236__i21/SR   counter1/count_236__i22/SR}
                                                             ENDPOINT            0.000                 19.615  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
{counter1/count_236__i21/CK   counter1/count_236__i22/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.614)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.021  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : {counter1/count_236__i13/SR   counter1/count_236__i14/SR}  (SLICE_R13C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.616 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           3.331                 19.020  13      
{counter1/count_236__i13/SR   counter1/count_236__i14/SR}
                                                             ENDPOINT            0.000                 19.020  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
{counter1/count_236__i13/CK   counter1/count_236__i14/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.019)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.616  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : counter1/count_236__i23/SR  (SLICE_R13C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.616 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  33      
counter2/clk                                                 NET DELAY           5.499                  5.499  33      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[20]                                           NET DELAY           2.022                  8.909  2       
counter1/i1_2_lut/B->counter1/i1_2_lut/Z  SLICE_R14C7D       C0_TO_F0_DELAY      0.449                  9.358  1       
counter1/n22                                                 NET DELAY           2.168                 11.526  1       
counter1/i16_4_lut/D->counter1/i16_4_lut/Z
                                          SLICE_R14C6A       D1_TO_F1_DELAY      0.449                 11.975  1       
counter1/n37                                                 NET DELAY           2.485                 14.460  1       
counter1/i20_4_lut/B->counter1/i20_4_lut/Z
                                          SLICE_R14C7B       B0_TO_F0_DELAY      0.476                 14.936  2       
counter1/n485                                                NET DELAY           0.304                 15.240  2       
counter1/i1806_2_lut/A->counter1/i1806_2_lut/Z
                                          SLICE_R14C7B       C1_TO_F1_DELAY      0.449                 15.689  13      
counter1/n330                                                NET DELAY           3.331                 19.020  13      
counter1/count_236__i23/SR                                   ENDPOINT            0.000                 19.020  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  33      
counter2/clk                                                 NET DELAY           5.499                 47.165  33      
counter1/count_236__i23/CK                                   CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.019)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.616  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
bank/state_FSM_i3/D                      |    1.743 ns 
counter1/count_236__i15/D                |    1.913 ns 
counter1/count_236__i16/D                |    1.913 ns 
counter1/count_236__i17/D                |    1.913 ns 
counter1/count_236__i18/D                |    1.913 ns 
counter1/count_236__i19/D                |    1.913 ns 
counter1/count_236__i20/D                |    1.913 ns 
counter1/count_236__i21/D                |    1.913 ns 
counter1/count_236__i22/D                |    1.913 ns 
counter1/count_236__i23/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : bank/state_FSM_i2/Q  (SLICE_R18C2C)
Path End         : bank/state_FSM_i3/D  (SLICE_R18C2B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{bank/state_FSM_i2/CK   bank/state_FSM_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
bank/state_FSM_i2/CK->bank/state_FSM_i2/Q
                                          SLICE_R18C2C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
bank/n279[1]                                                 NET DELAY        0.712                  4.575  1       
bank/i351_3_lut/B->bank/i351_3_lut/Z      SLICE_R18C2B       D1_TO_F1_DELAY   0.252                  4.827  1       
bank/n457                                                    NET DELAY        0.000                  4.827  1       
bank/state_FSM_i3/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
bank/state_FSM_i3/CK                                         CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i15/Q  (SLICE_R13C8A)
Path End         : counter1/count_236__i15/D  (SLICE_R13C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i15/CK   counter1/count_236__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_236__i15/CK->counter1/count_236__i15/Q
                                          SLICE_R13C8A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[15]                                           NET DELAY        0.882                  4.745  2       
counter1/count_236_add_4_17/C0->counter1/count_236_add_4_17/S0
                                          SLICE_R13C8A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n101[15]                                            NET DELAY        0.000                  4.997  1       
counter1/count_236__i15/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i15/CK   counter1/count_236__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i16/Q  (SLICE_R13C8A)
Path End         : counter1/count_236__i16/D  (SLICE_R13C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i15/CK   counter1/count_236__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_236__i16/CK->counter1/count_236__i16/Q
                                          SLICE_R13C8A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter1/count[16]                                           NET DELAY        0.882                  4.745  2       
counter1/count_236_add_4_17/C1->counter1/count_236_add_4_17/S1
                                          SLICE_R13C8A       C1_TO_F1_DELAY   0.252                  4.997  1       
counter1/n101[16]                                            NET DELAY        0.000                  4.997  1       
counter1/count_236__i16/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i15/CK   counter1/count_236__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i17/Q  (SLICE_R13C8B)
Path End         : counter1/count_236__i17/D  (SLICE_R13C8B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i17/CK   counter1/count_236__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_236__i17/CK->counter1/count_236__i17/Q
                                          SLICE_R13C8B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[17]                                           NET DELAY        0.882                  4.745  2       
counter1/count_236_add_4_19/C0->counter1/count_236_add_4_19/S0
                                          SLICE_R13C8B       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n101[17]                                            NET DELAY        0.000                  4.997  1       
counter1/count_236__i17/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i17/CK   counter1/count_236__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i18/Q  (SLICE_R13C8B)
Path End         : counter1/count_236__i18/D  (SLICE_R13C8B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i17/CK   counter1/count_236__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_236__i18/CK->counter1/count_236__i18/Q
                                          SLICE_R13C8B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter1/count[18]                                           NET DELAY        0.882                  4.745  2       
counter1/count_236_add_4_19/C1->counter1/count_236_add_4_19/S1
                                          SLICE_R13C8B       C1_TO_F1_DELAY   0.252                  4.997  1       
counter1/n101[18]                                            NET DELAY        0.000                  4.997  1       
counter1/count_236__i18/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i17/CK   counter1/count_236__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i19/Q  (SLICE_R13C8C)
Path End         : counter1/count_236__i19/D  (SLICE_R13C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_236__i19/CK->counter1/count_236__i19/Q
                                          SLICE_R13C8C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[19]                                           NET DELAY        0.882                  4.745  2       
counter1/count_236_add_4_21/C0->counter1/count_236_add_4_21/S0
                                          SLICE_R13C8C       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n101[19]                                            NET DELAY        0.000                  4.997  1       
counter1/count_236__i19/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i20/Q  (SLICE_R13C8C)
Path End         : counter1/count_236__i20/D  (SLICE_R13C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_236__i20/CK->counter1/count_236__i20/Q
                                          SLICE_R13C8C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter1/count[20]                                           NET DELAY        0.882                  4.745  2       
counter1/count_236_add_4_21/C1->counter1/count_236_add_4_21/S1
                                          SLICE_R13C8C       C1_TO_F1_DELAY   0.252                  4.997  1       
counter1/n101[20]                                            NET DELAY        0.000                  4.997  1       
counter1/count_236__i20/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i19/CK   counter1/count_236__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i21/Q  (SLICE_R13C8D)
Path End         : counter1/count_236__i21/D  (SLICE_R13C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i21/CK   counter1/count_236__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_236__i21/CK->counter1/count_236__i21/Q
                                          SLICE_R13C8D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[21]                                           NET DELAY        0.882                  4.745  2       
counter1/count_236_add_4_23/C0->counter1/count_236_add_4_23/S0
                                          SLICE_R13C8D       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n101[21]                                            NET DELAY        0.000                  4.997  1       
counter1/count_236__i21/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i21/CK   counter1/count_236__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i22/Q  (SLICE_R13C8D)
Path End         : counter1/count_236__i22/D  (SLICE_R13C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i21/CK   counter1/count_236__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_236__i22/CK->counter1/count_236__i22/Q
                                          SLICE_R13C8D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter1/count[22]                                           NET DELAY        0.882                  4.745  2       
counter1/count_236_add_4_23/C1->counter1/count_236_add_4_23/S1
                                          SLICE_R13C8D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter1/n101[22]                                            NET DELAY        0.000                  4.997  1       
counter1/count_236__i22/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
{counter1/count_236__i21/CK   counter1/count_236__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_236__i23/Q  (SLICE_R13C9A)
Path End         : counter1/count_236__i23/D  (SLICE_R13C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
counter1/count_236__i23/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_236__i23/CK->counter1/count_236__i23/Q
                                          SLICE_R13C9A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[23]                                           NET DELAY        0.882                  4.745  2       
counter1/count_236_add_4_25/C0->counter1/count_236_add_4_25/S0
                                          SLICE_R13C9A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n101[23]                                            NET DELAY        0.000                  4.997  1       
counter1/count_236__i23/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
counter2/clk                                                 NET DELAY        3.084                  3.084  34      
counter1/count_236__i23/CK                                   CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



