

================================================================
== Vivado HLS Report for 'matrix_mul_1'
================================================================
* Date:           Thu May 14 18:42:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.360 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2186|     2186| 21.860 us | 21.860 us |  2186|  2186|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |     2176|     2176|        17|          -|          -|   128|    no    |
        | + matrix_mul_label3  |        4|        4|         2|          1|          1|     4|    yes   |
        | + Loop 1.2           |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7   |        8|        8|         2|          -|          -|     4|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1278|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       34|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     227|    -|
|Register         |        -|      -|     117|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       34|      0|     117|    1505|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |temp_matrix2_U  |matrix_mul_1_tempXh4  |       32|  0|   0|    0|  10240|   32|     1|       327680|
    |prod_U          |matrix_mul_prod       |        1|  0|   0|    0|     64|   32|     1|         2048|
    |temp_U          |matrix_mul_temp       |        1|  0|   0|    0|     64|   32|     1|         2048|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                      |       34|  0|   0|    0|  10368|   96|     3|       331776|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln126_fu_325_p2       |     +    |      0|  0|   16|           9|           9|
    |add_ln127_1_fu_348_p2     |     +    |      0|  0|   21|          14|          14|
    |add_ln127_fu_338_p2       |     +    |      0|  0|   15|           5|           5|
    |add_ln134_fu_911_p2       |     +    |      0|  0|   15|           5|           5|
    |i_11_fu_381_p2            |     +    |      0|  0|   12|           3|           1|
    |i_fu_287_p2               |     +    |      0|  0|   15|           8|           1|
    |j_fu_315_p2               |     +    |      0|  0|   12|           3|           1|
    |loop_fu_896_p2            |     +    |      0|  0|   12|           3|           1|
    |sub_ln66_10_fu_699_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln66_9_fu_669_p2      |     -    |      0|  0|   15|           6|           6|
    |sub_ln66_fu_657_p2        |     -    |      0|  0|   15|           6|           6|
    |and_ln66_12_fu_725_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln66_13_fu_867_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln66_fu_762_p2        |    and   |      0|  0|    8|           8|           8|
    |prod_d0                   |    and   |      0|  0|   32|          32|          32|
    |temp_d0                   |    and   |      0|  0|   32|          32|          32|
    |grp_fu_273_p2             |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln124_fu_281_p2      |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln125_fu_309_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln133_fu_890_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln85_fu_375_p2       |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln66_10_fu_861_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln66_9_fu_719_p2     |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln66_fu_713_p2       |   lshr   |      0|  0|  101|          32|          32|
    |or_ln66_6_fu_632_p2       |    or    |      0|  0|    5|           5|           3|
    |or_ln66_fu_768_p2         |    or    |      0|  0|    8|           8|           8|
    |select_ln66_21_fu_683_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln66_22_fu_691_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_23_fu_789_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_24_fu_797_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_25_fu_805_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_26_fu_847_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln66_fu_675_p3     |  select  |      0|  0|    6|           1|           6|
    |shl_ln66_15_fu_831_p2     |    shl   |      0|  0|  101|          32|          32|
    |shl_ln66_16_fu_855_p2     |    shl   |      0|  0|  101|           2|          32|
    |shl_ln66_17_fu_883_p2     |    shl   |      0|  0|   11|           1|           4|
    |shl_ln66_7_fu_756_p2      |    shl   |      0|  0|   19|           8|           8|
    |shl_ln66_fu_744_p2        |    shl   |      0|  0|   19|           1|           8|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|    2|           2|           1|
    |x_7_fu_412_p2             |    xor   |      0|  0|   32|          32|          32|
    |xor_ln66_12_fu_663_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_13_fu_783_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_14_fu_813_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_3_fu_750_p2      |    xor   |      0|  0|    8|           8|           2|
    |xor_ln66_fu_735_p2        |    xor   |      0|  0|    3|           3|           2|
    |xor_ln94_fu_486_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln95_2_fu_552_p2      |    xor   |      0|  0|   24|          24|          24|
    |xor_ln95_fu_530_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln98_1_fu_596_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_2_fu_602_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_3_fu_608_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_4_fu_614_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_fu_590_p2        |    xor   |      0|  0|    2|           1|           1|
    |y_1_fu_502_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_2_fu_546_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_3_fu_576_p2             |    xor   |      0|  0|   24|          24|          24|
    |y_fu_458_p2               |    xor   |      0|  0|   32|          32|          32|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1278|         586|         753|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_j_0_phi_fu_233_p4  |   9|          2|    3|          6|
    |bitNumber_assign_reg_217      |   9|          2|    8|         16|
    |grp_fu_273_p0                 |  15|          3|    5|         15|
    |grp_fu_273_p1                 |  15|          3|    5|         15|
    |i_0_i_reg_251                 |   9|          2|    3|          6|
    |j_0_reg_229                   |   9|          2|    3|          6|
    |loop_0_reg_262                |   9|          2|    3|          6|
    |output_r_address0             |  15|          3|    6|         18|
    |output_r_we0                  |   9|          2|    4|          8|
    |prod_address0                 |  21|          4|    6|         24|
    |temp_address0                 |  21|          4|    6|         24|
    |temp_we0                      |   9|          2|    4|          8|
    |x_0_i_reg_241                 |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 227|         48|   90|        231|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln134_reg_1038        |   5|   0|    5|          0|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |bitNumber_assign_reg_217  |   8|   0|    8|          0|
    |i_0_i_reg_251             |   3|   0|    3|          0|
    |i_11_reg_987              |   3|   0|    3|          0|
    |i_reg_940                 |   8|   0|    8|          0|
    |icmp_ln125_reg_955        |   1|   0|    1|          0|
    |j_0_reg_229               |   3|   0|    3|          0|
    |j_reg_959                 |   3|   0|    3|          0|
    |loop_0_reg_262            |   3|   0|    3|          0|
    |loop_reg_1028             |   3|   0|    3|          0|
    |or_ln66_6_reg_1014        |   2|   0|    5|          3|
    |or_ln66_reg_1020          |   8|   0|    8|          0|
    |shl_ln_reg_950            |   7|   0|    9|          2|
    |start_pos_reg_1008        |   2|   0|    5|          3|
    |temp_addr_2_reg_998       |   3|   0|    6|          3|
    |tmp_38_reg_992            |   2|   0|    2|          0|
    |trunc_ln124_reg_945       |   3|   0|    3|          0|
    |trunc_ln127_reg_930       |   5|   0|    5|          0|
    |x_0_i_reg_241             |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 117|   0|  128|         11|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|output_r_address0  | out |    6|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    4|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |    output_r   |     array    |
|state_offset       |  in |    6|   ap_none  |  state_offset |    scalar    |
|matrix_offset      |  in |   14|   ap_none  | matrix_offset |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([36 x i32]* %output_r)"   --->   Operation 13 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)"   --->   Operation 14 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_offset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %state_offset)"   --->   Operation 15 'read' 'state_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:121]   --->   Operation 16 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:122]   --->   Operation 17 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:81->picnic_impl.c:129]   --->   Operation 18 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i6 %state_offset_read to i5" [picnic_impl.c:127]   --->   Operation 19 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:124]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitNumber_assign = phi i8 [ 0, %0 ], [ %i, %parity.exit ]"   --->   Operation 21 'phi' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "%icmp_ln124 = icmp eq i8 %bitNumber_assign, -128" [picnic_impl.c:124]   --->   Operation 22 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.71ns)   --->   "%i = add i8 %bitNumber_assign, 1" [picnic_impl.c:124]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader.preheader, label %.preheader1.preheader" [picnic_impl.c:124]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i8 %bitNumber_assign to i3" [picnic_impl.c:124]   --->   Operation 26 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %bitNumber_assign to i7" [picnic_impl.c:126]   --->   Operation 27 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln126, i2 0)" [picnic_impl.c:126]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "br label %.preheader1" [picnic_impl.c:125]   --->   Operation 29 'br' <Predicate = (!icmp_ln124)> <Delay = 1.35>
ST_2 : Operation 30 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:133]   --->   Operation 30 'br' <Predicate = (icmp_ln124)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %matrix_mul_label3 ], [ 0, %.preheader1.preheader ]"   --->   Operation 31 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.00ns)   --->   "%icmp_ln125 = icmp eq i3 %j_0, -4" [picnic_impl.c:125]   --->   Operation 32 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 33 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.34ns)   --->   "%j = add i3 %j_0, 1" [picnic_impl.c:125]   --->   Operation 34 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %2, label %matrix_mul_label3" [picnic_impl.c:125]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i3 %j_0 to i9" [picnic_impl.c:125]   --->   Operation 36 'zext' 'zext_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln126 = add i9 %shl_ln, %zext_ln125" [picnic_impl.c:126]   --->   Operation 37 'add' 'add_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i9 %add_ln126 to i14" [picnic_impl.c:126]   --->   Operation 38 'zext' 'zext_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i3 %j_0 to i5" [picnic_impl.c:127]   --->   Operation 39 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.54ns)   --->   "%add_ln127 = add i5 %zext_ln127_1, %trunc_ln127" [picnic_impl.c:127]   --->   Operation 40 'add' 'add_ln127' <Predicate = (!icmp_ln125)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i5 %add_ln127 to i64" [picnic_impl.c:127]   --->   Operation 41 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [36 x i32]* %output_r, i64 0, i64 %zext_ln127_2" [picnic_impl.c:127]   --->   Operation 42 'getelementptr' 'state_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.77ns)   --->   "%state_load = load i32* %state_addr_1, align 4" [picnic_impl.c:127]   --->   Operation 43 'load' 'state_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 44 [1/1] (1.80ns)   --->   "%add_ln127_1 = add i14 %zext_ln126, %matrix_offset_read" [picnic_impl.c:127]   --->   Operation 44 'add' 'add_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i14 %add_ln127_1 to i64" [picnic_impl.c:127]   --->   Operation 45 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%temp_matrix2_addr = getelementptr [10240 x i32]* @temp_matrix2, i64 0, i64 %zext_ln127_3" [picnic_impl.c:127]   --->   Operation 46 'getelementptr' 'temp_matrix2_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:127]   --->   Operation 47 'load' 'temp_matrix2_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str20137) nounwind" [picnic_impl.c:125]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str20137)" [picnic_impl.c:125]   --->   Operation 49 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3118) nounwind" [picnic_impl.c:126]   --->   Operation 50 'specpipeline' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %j_0 to i64" [picnic_impl.c:127]   --->   Operation 51 'zext' 'zext_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (2.77ns)   --->   "%state_load = load i32* %state_addr_1, align 4" [picnic_impl.c:127]   --->   Operation 52 'load' 'state_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 53 [1/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:127]   --->   Operation 53 'load' 'temp_matrix2_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_4 : Operation 54 [1/1] (0.80ns)   --->   "%and_ln127 = and i32 %temp_matrix2_load, %state_load" [picnic_impl.c:127]   --->   Operation 54 'and' 'and_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln127" [picnic_impl.c:127]   --->   Operation 55 'getelementptr' 'prod_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.77ns)   --->   "store i32 %and_ln127, i32* %prod_addr_1, align 4" [picnic_impl.c:127]   --->   Operation 56 'store' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str20137, i32 %tmp_s)" [picnic_impl.c:128]   --->   Operation 57 'specregionend' 'empty_75' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader1" [picnic_impl.c:125]   --->   Operation 58 'br' <Predicate = (!icmp_ln125)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 59 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:83->picnic_impl.c:129]   --->   Operation 59 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 60 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:83->picnic_impl.c:129]   --->   Operation 60 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 61 [1/1] (1.35ns)   --->   "br label %3" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 2.77>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %2 ], [ %x_7, %4 ]"   --->   Operation 62 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %2 ], [ %i_11, %4 ]"   --->   Operation 63 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i3 %i_0_i to i64" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 64 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.00ns)   --->   "%icmp_ln85 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 65 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 66 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %parity.exit, label %4" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln85" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 68 'getelementptr' 'prod_addr_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_2, align 4" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 69 'load' 'prod_load' <Predicate = (!icmp_ln85)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 70 [1/1] (1.34ns)   --->   "%i_11 = add i3 %i_0_i, 1" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 70 'add' 'i_11' <Predicate = (!icmp_ln85)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 71 'partselect' 'tmp_38' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%adjSize = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %bitNumber_assign, i32 5, i32 7)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 72 'partselect' 'adjSize' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %adjSize to i64" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 73 'zext' 'zext_ln66' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln66" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 74 'getelementptr' 'temp_addr_2' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (2.77ns)   --->   "%temp_load_1 = load i32* %temp_addr_2, align 4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 75 'load' 'temp_load_1' <Predicate = (icmp_ln85)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 6> <Delay = 3.58>
ST_8 : Operation 76 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_2, align 4" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 76 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 77 [1/1] (0.80ns)   --->   "%x_7 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 77 'xor' 'x_7' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br label %3" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 8.36>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 79 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i31 %lshr_ln to i32" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 80 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%trunc_ln93 = trunc i32 %x_0_i to i1" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 81 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 82 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln93_1 = trunc i32 %x_0_i to i24" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 83 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln93_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 84 'partselect' 'trunc_ln93_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln93, %x_0_i" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 85 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 86 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i30 %lshr_ln1 to i32" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 87 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 88 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%xor_ln94 = xor i24 %trunc_ln93_3, %trunc_ln93_1" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 89 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln94_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 90 'partselect' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.80ns)   --->   "%y_1 = xor i32 %zext_ln94, %y" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 91 'xor' 'y_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_1, i32 4, i32 31)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 92 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i28 %lshr_ln2 to i32" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 93 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_1, i32 4)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 94 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%xor_ln95 = xor i24 %trunc_ln94_1, %xor_ln94" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 95 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln95_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_1, i32 4, i32 27)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 96 'partselect' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.80ns)   --->   "%y_2 = xor i32 %zext_ln95, %y_1" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 97 'xor' 'y_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%xor_ln95_2 = xor i24 %trunc_ln95_1, %xor_ln95" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 98 'xor' 'xor_ln95_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_2, i32 8, i32 31)" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_2, i32 8)" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 100 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%y_3 = xor i24 %trunc_ln, %xor_ln95_2" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 101 'xor' 'y_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_3, i32 16)" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 102 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%xor_ln98 = xor i1 %trunc_ln93, %tmp_34" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 103 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%xor_ln98_1 = xor i1 %xor_ln98, %tmp" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 104 'xor' 'xor_ln98_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln98_2 = xor i1 %tmp_36, %tmp_37" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 105 'xor' 'xor_ln98_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%xor_ln98_3 = xor i1 %xor_ln98_2, %tmp_35" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 106 'xor' 'xor_ln98_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%xor_ln98_4 = xor i1 %xor_ln98_3, %xor_ln98_1" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 107 'xor' 'xor_ln98_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%zext_ln98 = zext i1 %xor_ln98_4 to i8" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 108 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/2] (2.77ns)   --->   "%temp_load_1 = load i32* %temp_addr_2, align 4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 109 'load' 'temp_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_38, i3 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 110 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln66_6 = or i5 %start_pos, 7" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 111 'or' 'or_ln66_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (1.21ns)   --->   "%icmp_ln66 = icmp ugt i5 %start_pos, %or_ln66_6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 112 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln66_38 = zext i5 %start_pos to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 113 'zext' 'zext_ln66_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln66_39 = zext i5 %or_ln66_6 to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 114 'zext' 'zext_ln66_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%tmp_39 = call i32 @llvm.part.select.i32(i32 %temp_load_1, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 115 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.54ns)   --->   "%sub_ln66 = sub i6 %zext_ln66_38, %zext_ln66_39" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 116 'sub' 'sub_ln66' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%xor_ln66_12 = xor i6 %zext_ln66_38, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 117 'xor' 'xor_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (1.54ns)   --->   "%sub_ln66_9 = sub i6 %zext_ln66_39, %zext_ln66_38" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 118 'sub' 'sub_ln66_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_10)   --->   "%select_ln66 = select i1 %icmp_ln66, i6 %sub_ln66, i6 %sub_ln66_9" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 119 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_21 = select i1 %icmp_ln66, i32 %tmp_39, i32 %temp_load_1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 120 'select' 'select_ln66_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_22 = select i1 %icmp_ln66, i6 %xor_ln66_12, i6 %zext_ln66_38" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 121 'select' 'select_ln66_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_10 = sub i6 31, %select_ln66" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 122 'sub' 'sub_ln66_10' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%zext_ln66_40 = zext i6 %select_ln66_22 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 123 'zext' 'zext_ln66_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%zext_ln66_41 = zext i6 %sub_ln66_10 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 124 'zext' 'zext_ln66_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66 = lshr i32 %select_ln66_21, %zext_ln66_40" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 125 'lshr' 'lshr_ln66' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%lshr_ln66_9 = lshr i32 -1, %zext_ln66_41" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 126 'lshr' 'lshr_ln66_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66_12 = and i32 %lshr_ln66, %lshr_ln66_9" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 127 'and' 'and_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%trunc_ln66 = trunc i32 %and_ln66_12 to i8" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 128 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.80ns)   --->   "%xor_ln66 = xor i3 %trunc_ln124, -1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 129 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i3 %xor_ln66 to i8" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 130 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66 = shl i8 1, %zext_ln66_1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 131 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln66_3 = xor i8 %shl_ln66, -1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 132 'xor' 'xor_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln66_7 = shl i8 %zext_ln98, %zext_ln66_1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 133 'shl' 'shl_ln66_7' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i8 %trunc_ln66, %xor_ln66_3" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 134 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln66 = or i8 %and_ln66, %shl_ln66_7" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 135 'or' 'or_ln66' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.22>
ST_10 : Operation 136 [1/1] (1.21ns)   --->   "%icmp_ln66_6 = icmp ugt i5 %start_pos, %or_ln66_6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 136 'icmp' 'icmp_ln66_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln66_42 = zext i5 %start_pos to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 137 'zext' 'zext_ln66_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln66_43 = zext i5 %or_ln66_6 to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 138 'zext' 'zext_ln66_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_15)   --->   "%zext_ln66_44 = zext i8 %or_ln66 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 139 'zext' 'zext_ln66_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_15)   --->   "%xor_ln66_13 = xor i6 %zext_ln66_42, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 140 'xor' 'xor_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_13)   --->   "%select_ln66_23 = select i1 %icmp_ln66_6, i6 %zext_ln66_42, i6 %zext_ln66_43" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 141 'select' 'select_ln66_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_13)   --->   "%select_ln66_24 = select i1 %icmp_ln66_6, i6 %zext_ln66_43, i6 %zext_ln66_42" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 142 'select' 'select_ln66_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_15)   --->   "%select_ln66_25 = select i1 %icmp_ln66_6, i6 %xor_ln66_13, i6 %zext_ln66_42" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 143 'select' 'select_ln66_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_13)   --->   "%xor_ln66_14 = xor i6 %select_ln66_23, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 144 'xor' 'xor_ln66_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_15)   --->   "%zext_ln66_45 = zext i6 %select_ln66_25 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 145 'zext' 'zext_ln66_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_13)   --->   "%zext_ln66_46 = zext i6 %select_ln66_24 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 146 'zext' 'zext_ln66_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_13)   --->   "%zext_ln66_47 = zext i6 %xor_ln66_14 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 147 'zext' 'zext_ln66_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_15 = shl i32 %zext_ln66_44, %zext_ln66_45" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 148 'shl' 'shl_ln66_15' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_14)   --->   "%tmp_40 = call i32 @llvm.part.select.i32(i32 %shl_ln66_15, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 149 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_14)   --->   "%select_ln66_26 = select i1 %icmp_ln66_6, i32 %tmp_40, i32 %shl_ln66_15" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 150 'select' 'select_ln66_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_13)   --->   "%shl_ln66_16 = shl i32 -1, %zext_ln66_46" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 151 'shl' 'shl_ln66_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_13)   --->   "%lshr_ln66_10 = lshr i32 -1, %zext_ln66_47" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 152 'lshr' 'lshr_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_13 = and i32 %shl_ln66_16, %lshr_ln66_10" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 153 'and' 'and_ln66_13' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_14 = and i32 %select_ln66_26, %and_ln66_13" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 154 'and' 'and_ln66_14' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 155 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln66_48 = zext i2 %tmp_38 to i4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 156 'zext' 'zext_ln66_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.49ns)   --->   "%shl_ln66_17 = shl i4 1, %zext_ln66_48" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 157 'shl' 'shl_ln66_17' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_2, i32 %and_ln66_14, i4 %shl_ln66_17)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:124]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%loop_0 = phi i3 [ %loop, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 160 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (1.00ns)   --->   "%icmp_ln133 = icmp eq i3 %loop_0, -4" [picnic_impl.c:133]   --->   Operation 161 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 162 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (1.34ns)   --->   "%loop = add i3 %loop_0, 1" [picnic_impl.c:133]   --->   Operation 163 'add' 'loop' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %6, label %5" [picnic_impl.c:133]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %loop_0 to i64" [picnic_impl.c:134]   --->   Operation 165 'zext' 'zext_ln134' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i3 %loop_0 to i5" [picnic_impl.c:134]   --->   Operation 166 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 167 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_11 : Operation 168 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:134]   --->   Operation 168 'load' 'temp_load' <Predicate = (!icmp_ln133)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 169 [1/1] (1.54ns)   --->   "%add_ln134 = add i5 %zext_ln134_1, %trunc_ln127" [picnic_impl.c:134]   --->   Operation 169 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:135]   --->   Operation 170 'ret' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 5.54>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str21138) nounwind" [picnic_impl.c:134]   --->   Operation 171 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:134]   --->   Operation 172 'load' 'temp_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i5 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 173 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [36 x i32]* %output_r, i64 0, i64 %zext_ln134_2" [picnic_impl.c:134]   --->   Operation 174 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %state_addr, i32 %temp_load, i4 -1)" [picnic_impl.c:134]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:133]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ state_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0  (specbramwithbyteenable) [ 0000000000000]
matrix_offset_read          (read                  ) [ 0011111111100]
state_offset_read           (read                  ) [ 0000000000000]
prod                        (alloca                ) [ 0011111111100]
temp                        (alloca                ) [ 0011111111111]
prod_addr                   (getelementptr         ) [ 0011111111100]
trunc_ln127                 (trunc                 ) [ 0011111111111]
br_ln124                    (br                    ) [ 0111111111100]
bitNumber_assign            (phi                   ) [ 0011111110000]
icmp_ln124                  (icmp                  ) [ 0011111111100]
empty                       (speclooptripcount     ) [ 0000000000000]
i                           (add                   ) [ 0111111111100]
br_ln124                    (br                    ) [ 0000000000000]
trunc_ln124                 (trunc                 ) [ 0001111111000]
trunc_ln126                 (trunc                 ) [ 0000000000000]
shl_ln                      (bitconcatenate        ) [ 0001100000000]
br_ln125                    (br                    ) [ 0011111111100]
br_ln133                    (br                    ) [ 0011111111111]
j_0                         (phi                   ) [ 0001100000000]
icmp_ln125                  (icmp                  ) [ 0011111111100]
empty_74                    (speclooptripcount     ) [ 0000000000000]
j                           (add                   ) [ 0011111111100]
br_ln125                    (br                    ) [ 0000000000000]
zext_ln125                  (zext                  ) [ 0000000000000]
add_ln126                   (add                   ) [ 0000000000000]
zext_ln126                  (zext                  ) [ 0000000000000]
zext_ln127_1                (zext                  ) [ 0000000000000]
add_ln127                   (add                   ) [ 0000000000000]
zext_ln127_2                (zext                  ) [ 0000000000000]
state_addr_1                (getelementptr         ) [ 0001100000000]
add_ln127_1                 (add                   ) [ 0000000000000]
zext_ln127_3                (zext                  ) [ 0000000000000]
temp_matrix2_addr           (getelementptr         ) [ 0001100000000]
specloopname_ln125          (specloopname          ) [ 0000000000000]
tmp_s                       (specregionbegin       ) [ 0000000000000]
specpipeline_ln126          (specpipeline          ) [ 0000000000000]
zext_ln127                  (zext                  ) [ 0000000000000]
state_load                  (load                  ) [ 0000000000000]
temp_matrix2_load           (load                  ) [ 0000000000000]
and_ln127                   (and                   ) [ 0000000000000]
prod_addr_1                 (getelementptr         ) [ 0000000000000]
store_ln127                 (store                 ) [ 0000000000000]
empty_75                    (specregionend         ) [ 0000000000000]
br_ln125                    (br                    ) [ 0011111111100]
x                           (load                  ) [ 0011111111100]
br_ln85                     (br                    ) [ 0011111111100]
x_0_i                       (phi                   ) [ 0000000111000]
i_0_i                       (phi                   ) [ 0000000100000]
zext_ln85                   (zext                  ) [ 0000000000000]
icmp_ln85                   (icmp                  ) [ 0011111111100]
empty_76                    (speclooptripcount     ) [ 0000000000000]
br_ln85                     (br                    ) [ 0000000000000]
prod_addr_2                 (getelementptr         ) [ 0000000010000]
i_11                        (add                   ) [ 0011111111100]
tmp_38                      (partselect            ) [ 0000000001100]
adjSize                     (partselect            ) [ 0000000000000]
zext_ln66                   (zext                  ) [ 0000000000000]
temp_addr_2                 (getelementptr         ) [ 0000000001100]
prod_load                   (load                  ) [ 0000000000000]
x_7                         (xor                   ) [ 0011111111100]
br_ln85                     (br                    ) [ 0011111111100]
lshr_ln                     (partselect            ) [ 0000000000000]
zext_ln93                   (zext                  ) [ 0000000000000]
trunc_ln93                  (trunc                 ) [ 0000000000000]
tmp                         (bitselect             ) [ 0000000000000]
trunc_ln93_1                (trunc                 ) [ 0000000000000]
trunc_ln93_3                (partselect            ) [ 0000000000000]
y                           (xor                   ) [ 0000000000000]
lshr_ln1                    (partselect            ) [ 0000000000000]
zext_ln94                   (zext                  ) [ 0000000000000]
tmp_34                      (bitselect             ) [ 0000000000000]
xor_ln94                    (xor                   ) [ 0000000000000]
trunc_ln94_1                (partselect            ) [ 0000000000000]
y_1                         (xor                   ) [ 0000000000000]
lshr_ln2                    (partselect            ) [ 0000000000000]
zext_ln95                   (zext                  ) [ 0000000000000]
tmp_35                      (bitselect             ) [ 0000000000000]
xor_ln95                    (xor                   ) [ 0000000000000]
trunc_ln95_1                (partselect            ) [ 0000000000000]
y_2                         (xor                   ) [ 0000000000000]
xor_ln95_2                  (xor                   ) [ 0000000000000]
trunc_ln                    (partselect            ) [ 0000000000000]
tmp_36                      (bitselect             ) [ 0000000000000]
y_3                         (xor                   ) [ 0000000000000]
tmp_37                      (bitselect             ) [ 0000000000000]
xor_ln98                    (xor                   ) [ 0000000000000]
xor_ln98_1                  (xor                   ) [ 0000000000000]
xor_ln98_2                  (xor                   ) [ 0000000000000]
xor_ln98_3                  (xor                   ) [ 0000000000000]
xor_ln98_4                  (xor                   ) [ 0000000000000]
zext_ln98                   (zext                  ) [ 0000000000000]
temp_load_1                 (load                  ) [ 0000000000000]
start_pos                   (bitconcatenate        ) [ 0000000000100]
or_ln66_6                   (or                    ) [ 0000000000100]
icmp_ln66                   (icmp                  ) [ 0000000000000]
zext_ln66_38                (zext                  ) [ 0000000000000]
zext_ln66_39                (zext                  ) [ 0000000000000]
tmp_39                      (partselect            ) [ 0000000000000]
sub_ln66                    (sub                   ) [ 0000000000000]
xor_ln66_12                 (xor                   ) [ 0000000000000]
sub_ln66_9                  (sub                   ) [ 0000000000000]
select_ln66                 (select                ) [ 0000000000000]
select_ln66_21              (select                ) [ 0000000000000]
select_ln66_22              (select                ) [ 0000000000000]
sub_ln66_10                 (sub                   ) [ 0000000000000]
zext_ln66_40                (zext                  ) [ 0000000000000]
zext_ln66_41                (zext                  ) [ 0000000000000]
lshr_ln66                   (lshr                  ) [ 0000000000000]
lshr_ln66_9                 (lshr                  ) [ 0000000000000]
and_ln66_12                 (and                   ) [ 0000000000000]
trunc_ln66                  (trunc                 ) [ 0000000000000]
xor_ln66                    (xor                   ) [ 0000000000000]
zext_ln66_1                 (zext                  ) [ 0000000000000]
shl_ln66                    (shl                   ) [ 0000000000000]
xor_ln66_3                  (xor                   ) [ 0000000000000]
shl_ln66_7                  (shl                   ) [ 0000000000000]
and_ln66                    (and                   ) [ 0000000000000]
or_ln66                     (or                    ) [ 0000000000100]
icmp_ln66_6                 (icmp                  ) [ 0000000000000]
zext_ln66_42                (zext                  ) [ 0000000000000]
zext_ln66_43                (zext                  ) [ 0000000000000]
zext_ln66_44                (zext                  ) [ 0000000000000]
xor_ln66_13                 (xor                   ) [ 0000000000000]
select_ln66_23              (select                ) [ 0000000000000]
select_ln66_24              (select                ) [ 0000000000000]
select_ln66_25              (select                ) [ 0000000000000]
xor_ln66_14                 (xor                   ) [ 0000000000000]
zext_ln66_45                (zext                  ) [ 0000000000000]
zext_ln66_46                (zext                  ) [ 0000000000000]
zext_ln66_47                (zext                  ) [ 0000000000000]
shl_ln66_15                 (shl                   ) [ 0000000000000]
tmp_40                      (partselect            ) [ 0000000000000]
select_ln66_26              (select                ) [ 0000000000000]
shl_ln66_16                 (shl                   ) [ 0000000000000]
lshr_ln66_10                (lshr                  ) [ 0000000000000]
and_ln66_13                 (and                   ) [ 0000000000000]
and_ln66_14                 (and                   ) [ 0000000000000]
specbramwithbyteenable_ln66 (specbramwithbyteenable) [ 0000000000000]
zext_ln66_48                (zext                  ) [ 0000000000000]
shl_ln66_17                 (shl                   ) [ 0000000000000]
store_ln66                  (store                 ) [ 0000000000000]
br_ln124                    (br                    ) [ 0111111111100]
loop_0                      (phi                   ) [ 0000000000010]
icmp_ln133                  (icmp                  ) [ 0000000000011]
empty_77                    (speclooptripcount     ) [ 0000000000000]
loop                        (add                   ) [ 0010000000011]
br_ln133                    (br                    ) [ 0000000000000]
zext_ln134                  (zext                  ) [ 0000000000000]
zext_ln134_1                (zext                  ) [ 0000000000000]
temp_addr                   (getelementptr         ) [ 0000000000001]
add_ln134                   (add                   ) [ 0000000000001]
ret_ln135                   (ret                   ) [ 0000000000000]
specloopname_ln134          (specloopname          ) [ 0000000000000]
temp_load                   (load                  ) [ 0000000000000]
zext_ln134_2                (zext                  ) [ 0000000000000]
state_addr                  (getelementptr         ) [ 0000000000000]
store_ln134                 (store                 ) [ 0000000000000]
br_ln133                    (br                    ) [ 0010000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_matrix2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20137"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3118"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21138"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="prod_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="temp_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="matrix_offset_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="14" slack="0"/>
<pin id="129" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="state_offset_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_offset_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="prod_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="state_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 store_ln134/12 "/>
</bind>
</comp>

<comp id="159" class="1004" name="temp_matrix2_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix2_addr/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix2_load/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="prod_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_1/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln127/4 x/5 prod_load/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="prod_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_2/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="temp_addr_2_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_2/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_1/7 store_ln66/10 temp_load/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="temp_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="state_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/12 "/>
</bind>
</comp>

<comp id="217" class="1005" name="bitNumber_assign_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="bitNumber_assign_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="j_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="1"/>
<pin id="231" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="j_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="x_0_i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="x_0_i_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="32" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/7 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_0_i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_0_i_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/7 "/>
</bind>
</comp>

<comp id="262" class="1005" name="loop_0_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="1"/>
<pin id="264" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="loop_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/11 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/9 icmp_ln66_6/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln127_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln124_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln124_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln126_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="shl_ln_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln125_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="j_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln125_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln126_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="1"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln126_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln127_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln127_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="2"/>
<pin id="341" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln127_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_2/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln127_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="14" slack="2"/>
<pin id="351" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln127_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_3/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln127_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln127_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln85_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln85_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_11_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_38_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="4"/>
<pin id="390" dir="0" index="2" bw="3" slack="0"/>
<pin id="391" dir="0" index="3" bw="4" slack="0"/>
<pin id="392" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="adjSize_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="4"/>
<pin id="400" dir="0" index="2" bw="4" slack="0"/>
<pin id="401" dir="0" index="3" bw="4" slack="0"/>
<pin id="402" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="adjSize/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln66_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="x_7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_7/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="lshr_ln_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln93_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln93_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln93_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93_1/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln93_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="24" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_3/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="y_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="lshr_ln1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="30" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln94_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="30" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_34_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="3" slack="0"/>
<pin id="482" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="xor_ln94_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="24" slack="0"/>
<pin id="488" dir="0" index="1" bw="24" slack="0"/>
<pin id="489" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln94/9 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln94_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="24" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="3" slack="0"/>
<pin id="496" dir="0" index="3" bw="6" slack="0"/>
<pin id="497" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_1/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="y_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_1/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="lshr_ln2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="28" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="4" slack="0"/>
<pin id="512" dir="0" index="3" bw="6" slack="0"/>
<pin id="513" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln95_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="28" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_35_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="4" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln95_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="24" slack="0"/>
<pin id="532" dir="0" index="1" bw="24" slack="0"/>
<pin id="533" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln95_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="24" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_1/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="y_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_2/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln95_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="24" slack="0"/>
<pin id="554" dir="0" index="1" bw="24" slack="0"/>
<pin id="555" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95_2/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="24" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="0" index="3" bw="6" slack="0"/>
<pin id="563" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_36_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="5" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="y_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="24" slack="0"/>
<pin id="578" dir="0" index="1" bw="24" slack="0"/>
<pin id="579" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_3/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_37_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="24" slack="0"/>
<pin id="585" dir="0" index="2" bw="6" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln98_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="xor_ln98_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_1/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="xor_ln98_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_2/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="xor_ln98_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_3/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="xor_ln98_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_4/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln98_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="start_pos_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="2" slack="1"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="or_ln66_6_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="0" index="1" bw="5" slack="0"/>
<pin id="635" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_6/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln66_38_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_38/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln66_39_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_39/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_39_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="0" index="3" bw="1" slack="0"/>
<pin id="652" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sub_ln66_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="0"/>
<pin id="660" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="xor_ln66_12_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_12/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sub_ln66_9_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="0" index="1" bw="5" slack="0"/>
<pin id="672" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_9/9 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln66_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="6" slack="0"/>
<pin id="678" dir="0" index="2" bw="6" slack="0"/>
<pin id="679" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/9 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln66_21_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="0" index="2" bw="32" slack="0"/>
<pin id="687" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_21/9 "/>
</bind>
</comp>

<comp id="691" class="1004" name="select_ln66_22_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="6" slack="0"/>
<pin id="694" dir="0" index="2" bw="6" slack="0"/>
<pin id="695" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_22/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sub_ln66_10_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="0" index="1" bw="6" slack="0"/>
<pin id="702" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_10/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln66_40_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="6" slack="0"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_40/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln66_41_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_41/9 "/>
</bind>
</comp>

<comp id="713" class="1004" name="lshr_ln66_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="6" slack="0"/>
<pin id="716" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="lshr_ln66_9_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="6" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66_9/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="and_ln66_12_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_12/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln66_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/9 "/>
</bind>
</comp>

<comp id="735" class="1004" name="xor_ln66_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="5"/>
<pin id="737" dir="0" index="1" bw="3" slack="0"/>
<pin id="738" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln66_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="3" slack="0"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="shl_ln66_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="3" slack="0"/>
<pin id="747" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="xor_ln66_3_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_3/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="shl_ln66_7_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="3" slack="0"/>
<pin id="759" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_7/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="and_ln66_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln66_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/9 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln66_42_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="1"/>
<pin id="776" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_42/10 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln66_43_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="1"/>
<pin id="779" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_43/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln66_44_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_44/10 "/>
</bind>
</comp>

<comp id="783" class="1004" name="xor_ln66_13_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="6" slack="0"/>
<pin id="785" dir="0" index="1" bw="6" slack="0"/>
<pin id="786" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_13/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln66_23_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="6" slack="0"/>
<pin id="792" dir="0" index="2" bw="6" slack="0"/>
<pin id="793" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_23/10 "/>
</bind>
</comp>

<comp id="797" class="1004" name="select_ln66_24_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="6" slack="0"/>
<pin id="800" dir="0" index="2" bw="6" slack="0"/>
<pin id="801" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_24/10 "/>
</bind>
</comp>

<comp id="805" class="1004" name="select_ln66_25_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="6" slack="0"/>
<pin id="808" dir="0" index="2" bw="6" slack="0"/>
<pin id="809" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_25/10 "/>
</bind>
</comp>

<comp id="813" class="1004" name="xor_ln66_14_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="0"/>
<pin id="815" dir="0" index="1" bw="6" slack="0"/>
<pin id="816" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_14/10 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln66_45_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="6" slack="0"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_45/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln66_46_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="5" slack="0"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_46/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln66_47_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="0"/>
<pin id="829" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_47/10 "/>
</bind>
</comp>

<comp id="831" class="1004" name="shl_ln66_15_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="6" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_15/10 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_40_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="0" index="2" bw="6" slack="0"/>
<pin id="841" dir="0" index="3" bw="1" slack="0"/>
<pin id="842" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="select_ln66_26_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="0" index="2" bw="32" slack="0"/>
<pin id="851" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_26/10 "/>
</bind>
</comp>

<comp id="855" class="1004" name="shl_ln66_16_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="5" slack="0"/>
<pin id="858" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_16/10 "/>
</bind>
</comp>

<comp id="861" class="1004" name="lshr_ln66_10_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="6" slack="0"/>
<pin id="864" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66_10/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="and_ln66_13_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_13/10 "/>
</bind>
</comp>

<comp id="873" class="1004" name="and_ln66_14_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_14/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln66_48_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2" slack="2"/>
<pin id="882" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_48/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="shl_ln66_17_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="2" slack="0"/>
<pin id="886" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_17/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="icmp_ln133_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="0"/>
<pin id="892" dir="0" index="1" bw="3" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="loop_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/11 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln134_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/11 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln134_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="3" slack="0"/>
<pin id="909" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln134_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="3" slack="0"/>
<pin id="913" dir="0" index="1" bw="5" slack="2"/>
<pin id="914" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/11 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln134_2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="1"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/12 "/>
</bind>
</comp>

<comp id="920" class="1005" name="matrix_offset_read_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="14" slack="2"/>
<pin id="922" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="925" class="1005" name="prod_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="6" slack="3"/>
<pin id="927" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="930" class="1005" name="trunc_ln127_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="2"/>
<pin id="932" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln127 "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln124_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="940" class="1005" name="i_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="945" class="1005" name="trunc_ln124_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="3" slack="5"/>
<pin id="947" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="950" class="1005" name="shl_ln_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="9" slack="1"/>
<pin id="952" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="955" class="1005" name="icmp_ln125_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="959" class="1005" name="j_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="3" slack="0"/>
<pin id="961" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="964" class="1005" name="state_addr_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="6" slack="1"/>
<pin id="966" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="969" class="1005" name="temp_matrix2_addr_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="14" slack="1"/>
<pin id="971" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix2_addr "/>
</bind>
</comp>

<comp id="974" class="1005" name="x_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="982" class="1005" name="prod_addr_2_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="6" slack="1"/>
<pin id="984" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_2 "/>
</bind>
</comp>

<comp id="987" class="1005" name="i_11_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="3" slack="0"/>
<pin id="989" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_38_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="2" slack="1"/>
<pin id="994" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="998" class="1005" name="temp_addr_2_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="6" slack="1"/>
<pin id="1000" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_2 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="x_7_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_7 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="start_pos_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="5" slack="1"/>
<pin id="1010" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="start_pos "/>
</bind>
</comp>

<comp id="1014" class="1005" name="or_ln66_6_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="5" slack="1"/>
<pin id="1016" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66_6 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="or_ln66_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="1"/>
<pin id="1022" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="loop_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="3" slack="0"/>
<pin id="1030" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1033" class="1005" name="temp_addr_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="6" slack="1"/>
<pin id="1035" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="1038" class="1005" name="add_ln134_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="5" slack="1"/>
<pin id="1040" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="118" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="250"><net_src comp="244" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="280"><net_src comp="132" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="221" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="221" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="221" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="221" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="233" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="233" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="233" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="233" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="352"><net_src comp="330" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="361"><net_src comp="229" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="367"><net_src comp="166" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="153" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="363" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="373"><net_src comp="255" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="379"><net_src comp="255" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="255" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="38" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="217" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="62" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="217" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="410"><net_src comp="397" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="416"><net_src comp="178" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="241" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="72" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="241" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="74" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="241" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="76" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="241" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="241" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="78" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="241" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="50" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="80" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="462"><net_src comp="428" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="241" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="82" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="84" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="74" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="477"><net_src comp="464" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="76" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="458" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="84" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="448" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="444" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="78" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="458" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="84" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="86" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="506"><net_src comp="474" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="458" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="88" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="74" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="521"><net_src comp="508" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="76" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="502" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="64" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="492" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="486" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="502" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="64" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="90" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="550"><net_src comp="518" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="502" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="536" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="530" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="546" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="92" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="74" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="573"><net_src comp="76" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="546" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="92" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="558" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="552" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="96" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="432" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="478" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="436" pin="3"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="568" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="582" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="522" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="596" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="98" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="32" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="631"><net_src comp="624" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="100" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="632" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="642"><net_src comp="624" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="632" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="653"><net_src comp="102" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="197" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="74" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="52" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="661"><net_src comp="639" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="643" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="639" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="104" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="643" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="639" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="273" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="657" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="669" pin="2"/><net_sink comp="675" pin=2"/></net>

<net id="688"><net_src comp="273" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="647" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="197" pin="3"/><net_sink comp="683" pin=2"/></net>

<net id="696"><net_src comp="273" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="663" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="639" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="104" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="675" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="691" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="699" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="683" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="705" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="48" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="709" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="713" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="106" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="26" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="740" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="108" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="620" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="740" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="731" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="750" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="756" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="787"><net_src comp="774" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="104" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="273" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="774" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="777" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="802"><net_src comp="273" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="777" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="774" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="810"><net_src comp="273" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="783" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="774" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="789" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="104" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="805" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="797" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="813" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="780" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="819" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="102" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="74" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="52" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="852"><net_src comp="273" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="837" pin="4"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="831" pin="2"/><net_sink comp="847" pin=2"/></net>

<net id="859"><net_src comp="48" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="823" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="48" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="827" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="855" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="861" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="847" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="879"><net_src comp="873" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="887"><net_src comp="110" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="880" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="889"><net_src comp="883" pin="2"/><net_sink comp="197" pin=2"/></net>

<net id="894"><net_src comp="266" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="34" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="266" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="38" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="266" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="910"><net_src comp="266" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="916" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="923"><net_src comp="126" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="928"><net_src comp="138" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="933"><net_src comp="277" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="939"><net_src comp="281" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="287" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="948"><net_src comp="293" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="953"><net_src comp="301" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="958"><net_src comp="309" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="315" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="967"><net_src comp="146" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="972"><net_src comp="159" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="977"><net_src comp="178" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="985"><net_src comp="184" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="990"><net_src comp="381" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="995"><net_src comp="387" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1001"><net_src comp="191" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1006"><net_src comp="412" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1011"><net_src comp="624" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1017"><net_src comp="632" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1023"><net_src comp="768" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1031"><net_src comp="896" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1036"><net_src comp="203" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1041"><net_src comp="911" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="916" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
	Port: temp_matrix2 | {}
 - Input state : 
	Port: matrix_mul.1 : output_r | {3 4 }
	Port: matrix_mul.1 : state_offset | {1 }
	Port: matrix_mul.1 : matrix_offset | {1 }
	Port: matrix_mul.1 : temp_matrix2 | {3 4 }
  - Chain level:
	State 1
		prod_addr : 1
	State 2
		icmp_ln124 : 1
		i : 1
		br_ln124 : 2
		trunc_ln124 : 1
		trunc_ln126 : 1
		shl_ln : 2
	State 3
		icmp_ln125 : 1
		j : 1
		br_ln125 : 2
		zext_ln125 : 1
		add_ln126 : 2
		zext_ln126 : 3
		zext_ln127_1 : 1
		add_ln127 : 2
		zext_ln127_2 : 3
		state_addr_1 : 4
		state_load : 5
		add_ln127_1 : 4
		zext_ln127_3 : 5
		temp_matrix2_addr : 6
		temp_matrix2_load : 7
	State 4
		and_ln127 : 1
		prod_addr_1 : 1
		store_ln127 : 1
		empty_75 : 1
	State 5
	State 6
	State 7
		zext_ln85 : 1
		icmp_ln85 : 1
		br_ln85 : 2
		prod_addr_2 : 2
		prod_load : 3
		i_11 : 1
		zext_ln66 : 1
		temp_addr_2 : 2
		temp_load_1 : 3
	State 8
		x_7 : 1
	State 9
		zext_ln93 : 1
		y : 2
		lshr_ln1 : 2
		zext_ln94 : 3
		tmp_34 : 2
		xor_ln94 : 1
		trunc_ln94_1 : 2
		y_1 : 4
		lshr_ln2 : 4
		zext_ln95 : 5
		tmp_35 : 4
		xor_ln95 : 3
		trunc_ln95_1 : 4
		y_2 : 6
		xor_ln95_2 : 5
		trunc_ln : 6
		tmp_36 : 6
		y_3 : 7
		tmp_37 : 7
		xor_ln98 : 3
		xor_ln98_1 : 3
		xor_ln98_2 : 8
		xor_ln98_3 : 8
		xor_ln98_4 : 8
		zext_ln98 : 8
		or_ln66_6 : 1
		icmp_ln66 : 1
		zext_ln66_38 : 1
		zext_ln66_39 : 1
		tmp_39 : 1
		sub_ln66 : 2
		xor_ln66_12 : 2
		sub_ln66_9 : 2
		select_ln66 : 3
		select_ln66_21 : 2
		select_ln66_22 : 2
		sub_ln66_10 : 4
		zext_ln66_40 : 3
		zext_ln66_41 : 5
		lshr_ln66 : 4
		lshr_ln66_9 : 6
		and_ln66_12 : 7
		trunc_ln66 : 7
		shl_ln66 : 1
		xor_ln66_3 : 2
		shl_ln66_7 : 9
		and_ln66 : 8
		or_ln66 : 10
	State 10
		xor_ln66_13 : 1
		select_ln66_23 : 1
		select_ln66_24 : 1
		select_ln66_25 : 1
		xor_ln66_14 : 2
		zext_ln66_45 : 2
		zext_ln66_46 : 2
		zext_ln66_47 : 2
		shl_ln66_15 : 3
		tmp_40 : 4
		select_ln66_26 : 5
		shl_ln66_16 : 3
		lshr_ln66_10 : 3
		and_ln66_13 : 4
		and_ln66_14 : 6
		shl_ln66_17 : 1
		store_ln66 : 6
	State 11
		icmp_ln133 : 1
		loop : 1
		br_ln133 : 2
		zext_ln134 : 1
		zext_ln134_1 : 1
		temp_addr : 2
		temp_load : 3
		add_ln134 : 2
	State 12
		state_addr : 1
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_7_fu_412           |    0    |    32   |
|          |            y_fu_458            |    0    |    32   |
|          |         xor_ln94_fu_486        |    0    |    24   |
|          |           y_1_fu_502           |    0    |    32   |
|          |         xor_ln95_fu_530        |    0    |    24   |
|          |           y_2_fu_546           |    0    |    32   |
|          |        xor_ln95_2_fu_552       |    0    |    24   |
|          |           y_3_fu_576           |    0    |    24   |
|    xor   |         xor_ln98_fu_590        |    0    |    2    |
|          |        xor_ln98_1_fu_596       |    0    |    2    |
|          |        xor_ln98_2_fu_602       |    0    |    2    |
|          |        xor_ln98_3_fu_608       |    0    |    2    |
|          |        xor_ln98_4_fu_614       |    0    |    2    |
|          |       xor_ln66_12_fu_663       |    0    |    6    |
|          |         xor_ln66_fu_735        |    0    |    3    |
|          |        xor_ln66_3_fu_750       |    0    |    8    |
|          |       xor_ln66_13_fu_783       |    0    |    6    |
|          |       xor_ln66_14_fu_813       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln127_fu_363        |    0    |    32   |
|          |       and_ln66_12_fu_725       |    0    |    32   |
|    and   |         and_ln66_fu_762        |    0    |    8    |
|          |       and_ln66_13_fu_867       |    0    |    32   |
|          |       and_ln66_14_fu_873       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln66_fu_713        |    0    |   101   |
|   lshr   |       lshr_ln66_9_fu_719       |    0    |    13   |
|          |       lshr_ln66_10_fu_861      |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_287            |    0    |    15   |
|          |            j_fu_315            |    0    |    12   |
|          |        add_ln126_fu_325        |    0    |    16   |
|    add   |        add_ln127_fu_338        |    0    |    15   |
|          |       add_ln127_1_fu_348       |    0    |    21   |
|          |           i_11_fu_381          |    0    |    12   |
|          |           loop_fu_896          |    0    |    12   |
|          |        add_ln134_fu_911        |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |       select_ln66_fu_675       |    0    |    6    |
|          |      select_ln66_21_fu_683     |    0    |    32   |
|          |      select_ln66_22_fu_691     |    0    |    6    |
|  select  |      select_ln66_23_fu_789     |    0    |    6    |
|          |      select_ln66_24_fu_797     |    0    |    6    |
|          |      select_ln66_25_fu_805     |    0    |    6    |
|          |      select_ln66_26_fu_847     |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         shl_ln66_fu_744        |    0    |    10   |
|          |        shl_ln66_7_fu_756       |    0    |    10   |
|    shl   |       shl_ln66_15_fu_831       |    0    |    19   |
|          |       shl_ln66_16_fu_855       |    0    |    12   |
|          |       shl_ln66_17_fu_883       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_273           |    0    |    11   |
|          |        icmp_ln124_fu_281       |    0    |    11   |
|   icmp   |        icmp_ln125_fu_309       |    0    |    9    |
|          |        icmp_ln85_fu_375        |    0    |    9    |
|          |        icmp_ln133_fu_890       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         sub_ln66_fu_657        |    0    |    15   |
|    sub   |        sub_ln66_9_fu_669       |    0    |    15   |
|          |       sub_ln66_10_fu_699       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|    or    |        or_ln66_6_fu_632        |    0    |    0    |
|          |         or_ln66_fu_768         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|   read   | matrix_offset_read_read_fu_126 |    0    |    0    |
|          |  state_offset_read_read_fu_132 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln127_fu_277       |    0    |    0    |
|          |       trunc_ln124_fu_293       |    0    |    0    |
|   trunc  |       trunc_ln126_fu_297       |    0    |    0    |
|          |        trunc_ln93_fu_432       |    0    |    0    |
|          |       trunc_ln93_1_fu_444      |    0    |    0    |
|          |        trunc_ln66_fu_731       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_301         |    0    |    0    |
|          |        start_pos_fu_624        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln125_fu_321       |    0    |    0    |
|          |        zext_ln126_fu_330       |    0    |    0    |
|          |       zext_ln127_1_fu_334      |    0    |    0    |
|          |       zext_ln127_2_fu_343      |    0    |    0    |
|          |       zext_ln127_3_fu_353      |    0    |    0    |
|          |        zext_ln127_fu_358       |    0    |    0    |
|          |        zext_ln85_fu_370        |    0    |    0    |
|          |        zext_ln66_fu_407        |    0    |    0    |
|          |        zext_ln93_fu_428        |    0    |    0    |
|          |        zext_ln94_fu_474        |    0    |    0    |
|          |        zext_ln95_fu_518        |    0    |    0    |
|          |        zext_ln98_fu_620        |    0    |    0    |
|          |       zext_ln66_38_fu_639      |    0    |    0    |
|   zext   |       zext_ln66_39_fu_643      |    0    |    0    |
|          |       zext_ln66_40_fu_705      |    0    |    0    |
|          |       zext_ln66_41_fu_709      |    0    |    0    |
|          |       zext_ln66_1_fu_740       |    0    |    0    |
|          |       zext_ln66_42_fu_774      |    0    |    0    |
|          |       zext_ln66_43_fu_777      |    0    |    0    |
|          |       zext_ln66_44_fu_780      |    0    |    0    |
|          |       zext_ln66_45_fu_819      |    0    |    0    |
|          |       zext_ln66_46_fu_823      |    0    |    0    |
|          |       zext_ln66_47_fu_827      |    0    |    0    |
|          |       zext_ln66_48_fu_880      |    0    |    0    |
|          |        zext_ln134_fu_902       |    0    |    0    |
|          |       zext_ln134_1_fu_907      |    0    |    0    |
|          |       zext_ln134_2_fu_916      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_38_fu_387         |    0    |    0    |
|          |         adjSize_fu_397         |    0    |    0    |
|          |         lshr_ln_fu_418         |    0    |    0    |
|          |       trunc_ln93_3_fu_448      |    0    |    0    |
|          |         lshr_ln1_fu_464        |    0    |    0    |
|partselect|       trunc_ln94_1_fu_492      |    0    |    0    |
|          |         lshr_ln2_fu_508        |    0    |    0    |
|          |       trunc_ln95_1_fu_536      |    0    |    0    |
|          |         trunc_ln_fu_558        |    0    |    0    |
|          |          tmp_39_fu_647         |    0    |    0    |
|          |          tmp_40_fu_837         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_436           |    0    |    0    |
|          |          tmp_34_fu_478         |    0    |    0    |
| bitselect|          tmp_35_fu_522         |    0    |    0    |
|          |          tmp_36_fu_568         |    0    |    0    |
|          |          tmp_37_fu_582         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   897   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    1   |    0   |    0   |    0   |
|temp|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln134_reg_1038    |    5   |
| bitNumber_assign_reg_217 |    8   |
|       i_0_i_reg_251      |    3   |
|       i_11_reg_987       |    3   |
|         i_reg_940        |    8   |
|    icmp_ln124_reg_936    |    1   |
|    icmp_ln125_reg_955    |    1   |
|        j_0_reg_229       |    3   |
|         j_reg_959        |    3   |
|      loop_0_reg_262      |    3   |
|       loop_reg_1028      |    3   |
|matrix_offset_read_reg_920|   14   |
|    or_ln66_6_reg_1014    |    5   |
|     or_ln66_reg_1020     |    8   |
|    prod_addr_2_reg_982   |    6   |
|     prod_addr_reg_925    |    6   |
|      shl_ln_reg_950      |    9   |
|    start_pos_reg_1008    |    5   |
|   state_addr_1_reg_964   |    6   |
|    temp_addr_2_reg_998   |    6   |
|    temp_addr_reg_1033    |    6   |
| temp_matrix2_addr_reg_969|   14   |
|      tmp_38_reg_992      |    2   |
|    trunc_ln124_reg_945   |    3   |
|    trunc_ln127_reg_930   |    5   |
|       x_0_i_reg_241      |   32   |
|       x_7_reg_1003       |   32   |
|         x_reg_974        |   32   |
+--------------------------+--------+
|           Total          |   232  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_153    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_166    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_178    |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_197    |  p0  |   4  |   6  |   24   ||    21   |
| bitNumber_assign_reg_217 |  p0  |   2  |   8  |   16   ||    9    |
|        j_0_reg_229       |  p0  |   2  |   3  |    6   ||    9    |
|        grp_fu_273        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_273        |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   130  ||  11.207 ||    96   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   897  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   11   |    -   |   96   |    -   |
|  Register |    -   |    -   |   232  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   11   |   232  |   993  |    0   |
+-----------+--------+--------+--------+--------+--------+
