#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023133c4e900 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_00000231340744a0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v00000231340ea0d0_0 .var "Clk", 0 0;
v00000231340ea850_0 .var "Reset", 0 0;
v00000231340e9db0_0 .var "Start", 0 0;
v00000231340e9bd0_0 .var/i "counter", 31 0;
v00000231340e8b90_0 .var/i "flush", 31 0;
v00000231340ea350_0 .var/i "i", 31 0;
v00000231340e8910_0 .var/i "outfile", 31 0;
v00000231340e99f0_0 .var/i "stall", 31 0;
S_00000231340716b0 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0000023133c4e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
L_0000023133c3ee40 .functor BUFZ 32, v00000231340db6c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000231340e1550_0 .net "ALUCtrl", 2 0, v000002313405e630_0;  1 drivers
v00000231340e17d0_0 .net "EXALUOp", 1 0, v00000231340dc840_0;  1 drivers
v00000231340e0f10_0 .net "EXALUSrc", 0 0, v00000231340dc8e0_0;  1 drivers
v00000231340e12d0_0 .net "EXDatabus1", 31 0, v00000231340db620_0;  1 drivers
v00000231340e0510_0 .net "EXDatabus2", 31 0, v00000231340db120_0;  1 drivers
v00000231340e15f0_0 .net "EXMemRead", 0 0, v00000231340dcac0_0;  1 drivers
v00000231340e1c30_0 .net "EXMemWrite", 0 0, v00000231340dcb60_0;  1 drivers
v00000231340e1730_0 .net "EXMemtoReg", 0 0, v00000231340dcc00_0;  1 drivers
v00000231340e1870_0 .net "EXOp", 6 0, v00000231340dc200_0;  1 drivers
v00000231340e1cd0_0 .net "EXRegWrite", 0 0, v00000231340dc3e0_0;  1 drivers
v00000231340e1e10_0 .net/s "EXalu_out", 31 0, v000002313405e1d0_0;  1 drivers
v00000231340e1f50_0 .net "EXfunct3", 2 0, v00000231340dbb20_0;  1 drivers
v00000231340e0150_0 .net "EXfunct7", 6 0, v00000231340dce80_0;  1 drivers
v00000231340e3b00_0 .net "EXimme_out", 31 0, v00000231340dcf20_0;  1 drivers
v00000231340e3060_0 .net "EXrd", 4 0, v00000231340db800_0;  1 drivers
v00000231340e2a20_0 .net "EXrs1", 4 0, v00000231340db1c0_0;  1 drivers
v00000231340e32e0_0 .net "EXrs2", 4 0, v00000231340db260_0;  1 drivers
v00000231340e3ba0_0 .net "ForwardA", 1 0, v00000231340d9570_0;  1 drivers
v00000231340e2b60_0 .net "ForwardB", 1 0, v00000231340d9610_0;  1 drivers
v00000231340e2200_0 .net "IDALUOp", 1 0, v00000231340d86e0_0;  1 drivers
v00000231340e3d80_0 .net "IDALUSrc", 0 0, v00000231340d7e20_0;  1 drivers
v00000231340e3c40_0 .net/s "IDDatabus1", 31 0, L_00000231340e8730;  1 drivers
v00000231340e22a0_0 .net/s "IDDatabus2", 31 0, L_00000231340e9450;  1 drivers
v00000231340e37e0_0 .net "IDMemRead", 0 0, v00000231340d7f60_0;  1 drivers
v00000231340e2fc0_0 .net "IDMemWrite", 0 0, v00000231340d74c0_0;  1 drivers
v00000231340e2980_0 .net "IDMemtoReg", 0 0, v00000231340d7740_0;  1 drivers
v00000231340e3920_0 .net "IDOp", 6 0, L_00000231340e8370;  1 drivers
v00000231340e39c0_0 .net "IDPC_current", 31 0, v00000231340dc480_0;  1 drivers
v00000231340e2340_0 .net "IDRegWrite", 0 0, v00000231340d7b00_0;  1 drivers
v00000231340e2ac0_0 .net "IDfunct3", 2 0, L_00000231340ea2b0;  1 drivers
v00000231340e3380_0 .net "IDfunct7", 6 0, L_00000231340e9f90;  1 drivers
v00000231340e36a0_0 .net "IDimme_out", 31 0, v00000231340e0dd0_0;  1 drivers
v00000231340e2c00_0 .net "IDinstruction", 31 0, v00000231340db6c0_0;  1 drivers
v00000231340e2ca0_0 .net "IDrd", 4 0, L_00000231340e9b30;  1 drivers
v00000231340e3600_0 .net "IDrs1", 4 0, L_00000231340ea530;  1 drivers
v00000231340e3880_0 .net "IDrs2", 4 0, L_00000231340e9310;  1 drivers
v00000231340e3ce0_0 .net "IFPC_current", 31 0, v00000231340e0b50_0;  1 drivers
v00000231340e2d40_0 .net "IFinstruction", 31 0, L_0000023133c3ec80;  1 drivers
v00000231340e3420_0 .net/s "MEMDatabus2", 31 0, v00000231340d8320_0;  1 drivers
v00000231340e2de0_0 .net "MEMMemRead", 0 0, v00000231340d7600_0;  1 drivers
v00000231340e2e80_0 .net "MEMMemWrite", 0 0, v00000231340d76a0_0;  1 drivers
v00000231340e2f20_0 .net/s "MEMMem_out", 31 0, L_00000231340eb4d0;  1 drivers
v00000231340e23e0_0 .net "MEMMemtoReg", 0 0, v00000231340d77e0_0;  1 drivers
v00000231340e2840_0 .net "MEMRegWrite", 0 0, v00000231340d80a0_0;  1 drivers
v00000231340e3e20_0 .net/s "MEMalu_out", 31 0, v00000231340d8280_0;  1 drivers
v00000231340e3ec0_0 .net "MEMrd", 4 0, v00000231340d7240_0;  1 drivers
v00000231340e2480_0 .net/s "MUXWB_out", 31 0, L_00000231340eb750;  1 drivers
v00000231340e3a60_0 .net/s "MUXrs1_out", 31 0, v00000231340de530_0;  1 drivers
v00000231340e3100_0 .net/s "MUXrs2_out", 31 0, v00000231340e1370_0;  1 drivers
v00000231340e3f60_0 .net "PCWrite", 0 0, v00000231340da8d0_0;  1 drivers
v00000231340e20c0_0 .net "PC_nxt", 31 0, L_00000231340e9810;  1 drivers
v00000231340e2520_0 .net "PC_plus4", 31 0, L_00000231340e93b0;  1 drivers
v00000231340e3740_0 .net/s "WBMem_out", 31 0, v00000231340dd770_0;  1 drivers
v00000231340e2160_0 .net "WBMemtoReg", 0 0, v00000231340ddc70_0;  1 drivers
v00000231340e25c0_0 .net "WBRegWrite", 0 0, v00000231340de850_0;  1 drivers
v00000231340e2660_0 .net/s "WBalu_out", 31 0, v00000231340de670_0;  1 drivers
v00000231340e2700_0 .net "WBrd", 4 0, v00000231340ddb30_0;  1 drivers
v00000231340e27a0_0 .net/s "alu_in2", 31 0, L_00000231340e8550;  1 drivers
v00000231340e28e0_0 .net/s "branch_PC", 31 0, L_00000231340e89b0;  1 drivers
v00000231340e3560_0 .net/s "branch_address", 31 0, L_00000231340e9130;  1 drivers
v00000231340e31a0_0 .net "branch_dec", 0 0, v00000231340d7d80_0;  1 drivers
v00000231340e3240_0 .net "branch_inst", 0 0, v00000231340d7560_0;  1 drivers
v00000231340e34c0_0 .net "clk_i", 0 0, v00000231340ea0d0_0;  1 drivers
v00000231340ea7b0_0 .net "comparison_result", 0 0, L_00000231340e8af0;  1 drivers
v00000231340e9270_0 .net "imme_in", 31 0, L_0000023133c3ee40;  1 drivers
v00000231340ea5d0_0 .net "noop", 0 0, v00000231340dc660_0;  1 drivers
v00000231340ea030_0 .net "rst_i", 0 0, v00000231340ea850_0;  1 drivers
v00000231340ea710_0 .net "stall", 0 0, v00000231340db9e0_0;  1 drivers
v00000231340e85f0_0 .net "start_i", 0 0, v00000231340e9db0_0;  1 drivers
L_00000231340e8370 .part v00000231340db6c0_0, 0, 7;
L_00000231340e9b30 .part v00000231340db6c0_0, 7, 5;
L_00000231340ea2b0 .part v00000231340db6c0_0, 12, 3;
L_00000231340ea530 .part v00000231340db6c0_0, 15, 5;
L_00000231340e9310 .part v00000231340db6c0_0, 20, 5;
L_00000231340e9f90 .part v00000231340db6c0_0, 25, 7;
S_000002313407fbe0 .scope module, "ALU" "ALU" 3 261, 4 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v000002313405e130_0 .net "ALUCtrl_i", 2 0, v000002313405e630_0;  alias, 1 drivers
o000002313407fda8 .functor BUFZ 1, C4<z>; HiZ drive
v000002313405d7d0_0 .net "Zero_o", 0 0, o000002313407fda8;  0 drivers
v000002313405dcd0_0 .net "data1_i", 31 0, v00000231340de530_0;  alias, 1 drivers
v000002313405e590_0 .net "data2_i", 31 0, L_00000231340e8550;  alias, 1 drivers
v000002313405e1d0_0 .var/s "data_o", 31 0;
E_0000023134074f60 .event anyedge, v000002313405e130_0, v000002313405dcd0_0, v000002313405e590_0;
S_0000023133be0820 .scope module, "ALU_Control" "ALU_Control" 3 269, 5 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7_i";
    .port_info 1 /INPUT 3 "funct3_i";
    .port_info 2 /INPUT 2 "ALUOp_i";
    .port_info 3 /INPUT 7 "Op_i";
    .port_info 4 /OUTPUT 3 "ALUCtrl_o";
v000002313405e630_0 .var "ALUCtrl_o", 2 0;
v000002313405e950_0 .net "ALUOp_i", 1 0, v00000231340dc840_0;  alias, 1 drivers
v000002313405e9f0_0 .net "Op_i", 6 0, v00000231340dc200_0;  alias, 1 drivers
v0000023133c420c0_0 .net "funct3_i", 2 0, v00000231340dbb20_0;  alias, 1 drivers
v0000023133c422a0_0 .net "funct7_i", 6 0, v00000231340dce80_0;  alias, 1 drivers
E_0000023134074860 .event anyedge, v0000023133c422a0_0, v000002313405e950_0, v0000023133c420c0_0, v000002313405e9f0_0;
S_0000023133be09b0 .scope module, "Add_PC" "Adder" 3 106, 6 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0000023133c42f20_0 .net "data1_in", 31 0, v00000231340e0b50_0;  alias, 1 drivers
L_00000231340ec0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023133be0640_0 .net "data2_in", 31 0, L_00000231340ec0a8;  1 drivers
v0000023133bdff60_0 .net "data_o", 31 0, L_00000231340e93b0;  alias, 1 drivers
L_00000231340e93b0 .arith/sum 32, v00000231340e0b50_0, L_00000231340ec0a8;
S_0000023133be0b40 .scope module, "Add_address" "Adder" 3 239, 6 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0000023133bdf920_0 .net "data1_in", 31 0, L_00000231340e89b0;  alias, 1 drivers
v00000231340d8e60_0 .net "data2_in", 31 0, v00000231340dc480_0;  alias, 1 drivers
v00000231340d7a60_0 .net "data_o", 31 0, L_00000231340e9130;  alias, 1 drivers
L_00000231340e9130 .arith/sum 32, L_00000231340e89b0, v00000231340dc480_0;
S_0000023133bdd2b0 .scope module, "Branch_decision" "Branch_decision" 3 231, 7 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_inst_in";
    .port_info 1 /INPUT 1 "comparison_in";
    .port_info 2 /OUTPUT 1 "decision_out";
v00000231340d8780_0 .net "branch_inst_in", 0 0, v00000231340d7560_0;  alias, 1 drivers
v00000231340d8500_0 .net "comparison_in", 0 0, L_00000231340e8af0;  alias, 1 drivers
v00000231340d7d80_0 .var "decision_out", 0 0;
E_0000023134074de0 .event anyedge, v00000231340d8500_0, v00000231340d8780_0;
S_0000023133bdd440 .scope module, "Comparison_unit" "Comparison_unit" 3 227, 8 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1_data_in";
    .port_info 1 /INPUT 32 "rs2_data_in";
    .port_info 2 /OUTPUT 1 "comparison_out";
v00000231340d88c0_0 .net *"_ivl_0", 0 0, L_00000231340e8870;  1 drivers
L_00000231340ec2e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000231340d8f00_0 .net/2s *"_ivl_2", 1 0, L_00000231340ec2e8;  1 drivers
L_00000231340ec330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340d85a0_0 .net/2s *"_ivl_4", 1 0, L_00000231340ec330;  1 drivers
v00000231340d7880_0 .net *"_ivl_6", 1 0, L_00000231340e94f0;  1 drivers
v00000231340d8a00_0 .net "comparison_out", 0 0, L_00000231340e8af0;  alias, 1 drivers
v00000231340d8d20_0 .net "rs1_data_in", 31 0, L_00000231340e8730;  alias, 1 drivers
v00000231340d8640_0 .net "rs2_data_in", 31 0, L_00000231340e9450;  alias, 1 drivers
L_00000231340e8870 .cmp/eq 32, L_00000231340e8730, L_00000231340e9450;
L_00000231340e94f0 .functor MUXZ 2, L_00000231340ec330, L_00000231340ec2e8, L_00000231340e8870, C4<>;
L_00000231340e8af0 .part L_00000231340e94f0, 0, 1;
S_0000023133bdd5d0 .scope module, "Control" "Control" 3 153, 9 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "ALUOp_o";
    .port_info 1 /OUTPUT 1 "ALUSrc_o";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemWrite_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /INPUT 7 "Op_i";
    .port_info 7 /INPUT 1 "noop_i";
    .port_info 8 /OUTPUT 1 "branch_inst_o";
v00000231340d86e0_0 .var "ALUOp_o", 1 0;
v00000231340d7e20_0 .var "ALUSrc_o", 0 0;
v00000231340d7f60_0 .var "MemRead_o", 0 0;
v00000231340d74c0_0 .var "MemWrite_o", 0 0;
v00000231340d7740_0 .var "MemtoReg_o", 0 0;
v00000231340d8960_0 .net "Op_i", 6 0, L_00000231340e8370;  alias, 1 drivers
v00000231340d7b00_0 .var "RegWrite_o", 0 0;
v00000231340d7560_0 .var "branch_inst_o", 0 0;
v00000231340d8820_0 .net "noop_i", 0 0, v00000231340dc660_0;  alias, 1 drivers
E_0000023134074560 .event anyedge, v00000231340d8820_0, v00000231340d8960_0;
S_0000023133bd5970 .scope module, "Data_Memory" "Data_Memory" 3 308, 10 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v00000231340d8aa0_0 .net "MemRead_i", 0 0, v00000231340d7600_0;  alias, 1 drivers
v00000231340d8b40_0 .net "MemWrite_i", 0 0, v00000231340d76a0_0;  alias, 1 drivers
v00000231340d8be0_0 .net *"_ivl_0", 31 0, L_00000231340eae90;  1 drivers
v00000231340d8c80_0 .net *"_ivl_2", 31 0, L_00000231340eb390;  1 drivers
v00000231340d7420_0 .net *"_ivl_4", 29 0, L_00000231340ebc50;  1 drivers
L_00000231340ec960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340d7060_0 .net *"_ivl_6", 1 0, L_00000231340ec960;  1 drivers
L_00000231340ec9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231340d7100_0 .net/2s *"_ivl_8", 31 0, L_00000231340ec9a8;  1 drivers
v00000231340d7ba0_0 .net "addr_i", 31 0, v00000231340d8280_0;  alias, 1 drivers
v00000231340d71a0_0 .net "clk_i", 0 0, v00000231340ea0d0_0;  alias, 1 drivers
v00000231340d83c0_0 .net "data_i", 31 0, v00000231340d8320_0;  alias, 1 drivers
v00000231340d7c40_0 .net "data_o", 31 0, L_00000231340eb4d0;  alias, 1 drivers
v00000231340d79c0 .array/s "memory", 1023 0, 31 0;
E_0000023134074960 .event posedge, v00000231340d71a0_0;
L_00000231340eae90 .array/port v00000231340d79c0, L_00000231340eb390;
L_00000231340ebc50 .part v00000231340d8280_0, 2, 30;
L_00000231340eb390 .concat [ 30 2 0 0], L_00000231340ebc50, L_00000231340ec960;
L_00000231340eb4d0 .functor MUXZ 32, L_00000231340ec9a8, L_00000231340eae90, v00000231340d7600_0, C4<>;
S_0000023133bd5b00 .scope module, "EXMEM" "EXMEM" 3 277, 11 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_in";
    .port_info 1 /INPUT 1 "MemtoReg_in";
    .port_info 2 /INPUT 1 "MemRead_in";
    .port_info 3 /INPUT 1 "MemWrite_in";
    .port_info 4 /OUTPUT 1 "RegWrite_out";
    .port_info 5 /OUTPUT 1 "MemtoReg_out";
    .port_info 6 /OUTPUT 1 "MemRead_out";
    .port_info 7 /OUTPUT 1 "MemWrite_out";
    .port_info 8 /INPUT 32 "ALU_result_in";
    .port_info 9 /OUTPUT 32 "ALU_result_out";
    .port_info 10 /INPUT 32 "reg_read_data_2_in";
    .port_info 11 /OUTPUT 32 "reg_read_data_2_out";
    .port_info 12 /INPUT 5 "ID_EX_Rd_in";
    .port_info 13 /OUTPUT 5 "EX_MEM_Rd_out";
    .port_info 14 /INPUT 1 "clk_i";
    .port_info 15 /INPUT 1 "rst_i";
v00000231340d7ce0_0 .net "ALU_result_in", 31 0, v000002313405e1d0_0;  alias, 1 drivers
v00000231340d8280_0 .var "ALU_result_out", 31 0;
v00000231340d7240_0 .var "EX_MEM_Rd_out", 4 0;
v00000231340d72e0_0 .net "ID_EX_Rd_in", 4 0, v00000231340db800_0;  alias, 1 drivers
v00000231340d7920_0 .net "MemRead_in", 0 0, v00000231340dcac0_0;  alias, 1 drivers
v00000231340d7600_0 .var "MemRead_out", 0 0;
v00000231340d7380_0 .net "MemWrite_in", 0 0, v00000231340dcb60_0;  alias, 1 drivers
v00000231340d76a0_0 .var "MemWrite_out", 0 0;
v00000231340d7ec0_0 .net "MemtoReg_in", 0 0, v00000231340dcc00_0;  alias, 1 drivers
v00000231340d77e0_0 .var "MemtoReg_out", 0 0;
v00000231340d8000_0 .net "RegWrite_in", 0 0, v00000231340dc3e0_0;  alias, 1 drivers
v00000231340d80a0_0 .var "RegWrite_out", 0 0;
v00000231340d8140_0 .net "clk_i", 0 0, v00000231340ea0d0_0;  alias, 1 drivers
v00000231340d81e0_0 .net "reg_read_data_2_in", 31 0, v00000231340e1370_0;  alias, 1 drivers
v00000231340d8320_0 .var "reg_read_data_2_out", 31 0;
v00000231340d8460_0 .net "rst_i", 0 0, v00000231340ea850_0;  alias, 1 drivers
E_00000231340745e0 .event posedge, v00000231340d8460_0, v00000231340d71a0_0;
S_0000023133bd5c90 .scope module, "Forwarding_Control" "Forwarding_Control" 3 300, 12 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "MEM_Rd";
    .port_info 1 /INPUT 5 "WB_Rd";
    .port_info 2 /INPUT 5 "EX_rs1";
    .port_info 3 /INPUT 5 "EX_rs2";
    .port_info 4 /INPUT 1 "WB_RegWrite";
    .port_info 5 /INPUT 1 "MEM_RegWrite";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v00000231340d97f0_0 .net "EX_rs1", 4 0, v00000231340db1c0_0;  alias, 1 drivers
v00000231340d9cf0_0 .net "EX_rs2", 4 0, v00000231340db260_0;  alias, 1 drivers
v00000231340d9570_0 .var "ForwardA", 1 0;
v00000231340d9610_0 .var "ForwardB", 1 0;
v00000231340d9ed0_0 .net "MEM_Rd", 4 0, v00000231340d7240_0;  alias, 1 drivers
v00000231340d9890_0 .net "MEM_RegWrite", 0 0, v00000231340d80a0_0;  alias, 1 drivers
v00000231340da010_0 .net "WB_Rd", 4 0, v00000231340ddb30_0;  alias, 1 drivers
v00000231340da5b0_0 .net "WB_RegWrite", 0 0, v00000231340de850_0;  alias, 1 drivers
v00000231340d96b0_0 .net *"_ivl_0", 31 0, L_00000231340e82d0;  1 drivers
L_00000231340ec5b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000231340d9f70_0 .net/2s *"_ivl_10", 1 0, L_00000231340ec5b8;  1 drivers
v00000231340d94d0_0 .net *"_ivl_12", 1 0, L_00000231340e9a90;  1 drivers
v00000231340daa10_0 .net *"_ivl_16", 31 0, L_00000231340e8d70;  1 drivers
L_00000231340ec600 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231340d9750_0 .net *"_ivl_19", 26 0, L_00000231340ec600;  1 drivers
L_00000231340ec648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231340dad30_0 .net/2u *"_ivl_20", 31 0, L_00000231340ec648;  1 drivers
v00000231340da0b0_0 .net *"_ivl_22", 0 0, L_00000231340ea490;  1 drivers
L_00000231340ec690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340d9930_0 .net/2s *"_ivl_24", 1 0, L_00000231340ec690;  1 drivers
L_00000231340ec6d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000231340d9110_0 .net/2s *"_ivl_26", 1 0, L_00000231340ec6d8;  1 drivers
v00000231340dab50_0 .net *"_ivl_28", 1 0, L_00000231340e8f50;  1 drivers
L_00000231340ec4e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231340dac90_0 .net *"_ivl_3", 26 0, L_00000231340ec4e0;  1 drivers
v00000231340d9430_0 .net *"_ivl_32", 0 0, L_00000231340e9e50;  1 drivers
L_00000231340ec720 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000231340da510_0 .net/2s *"_ivl_34", 1 0, L_00000231340ec720;  1 drivers
L_00000231340ec768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340da970_0 .net/2s *"_ivl_36", 1 0, L_00000231340ec768;  1 drivers
v00000231340da830_0 .net *"_ivl_38", 1 0, L_00000231340e8190;  1 drivers
L_00000231340ec528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231340d9e30_0 .net/2u *"_ivl_4", 31 0, L_00000231340ec528;  1 drivers
v00000231340da470_0 .net *"_ivl_42", 0 0, L_00000231340e9ef0;  1 drivers
L_00000231340ec7b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000231340da790_0 .net/2s *"_ivl_44", 1 0, L_00000231340ec7b0;  1 drivers
L_00000231340ec7f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340d9a70_0 .net/2s *"_ivl_46", 1 0, L_00000231340ec7f8;  1 drivers
v00000231340dadd0_0 .net *"_ivl_48", 1 0, L_00000231340e9090;  1 drivers
v00000231340dae70_0 .net *"_ivl_52", 0 0, L_00000231340eb6b0;  1 drivers
L_00000231340ec840 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000231340d9c50_0 .net/2s *"_ivl_54", 1 0, L_00000231340ec840;  1 drivers
L_00000231340ec888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340daf10_0 .net/2s *"_ivl_56", 1 0, L_00000231340ec888;  1 drivers
v00000231340d9bb0_0 .net *"_ivl_58", 1 0, L_00000231340ebb10;  1 drivers
v00000231340d91b0_0 .net *"_ivl_6", 0 0, L_00000231340e9c70;  1 drivers
v00000231340daab0_0 .net *"_ivl_62", 0 0, L_00000231340ebbb0;  1 drivers
L_00000231340ec8d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000231340da650_0 .net/2s *"_ivl_64", 1 0, L_00000231340ec8d0;  1 drivers
L_00000231340ec918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340d99d0_0 .net/2s *"_ivl_66", 1 0, L_00000231340ec918;  1 drivers
v00000231340d9b10_0 .net *"_ivl_68", 1 0, L_00000231340eb890;  1 drivers
L_00000231340ec570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340d9d90_0 .net/2s *"_ivl_8", 1 0, L_00000231340ec570;  1 drivers
v00000231340d9250_0 .net "equal_MEM_rs1", 0 0, L_00000231340e8ff0;  1 drivers
v00000231340da150_0 .net "equal_MEM_rs2", 0 0, L_00000231340e84b0;  1 drivers
v00000231340dabf0_0 .net "equal_WB_rs1", 0 0, L_00000231340eab70;  1 drivers
v00000231340da1f0_0 .net "equal_WB_rs2", 0 0, L_00000231340eaf30;  1 drivers
v00000231340da290_0 .net "nonzero_MEM_rd", 0 0, L_00000231340e8c30;  1 drivers
v00000231340da330_0 .net "nonzero_WB_rd", 0 0, L_00000231340e9d10;  1 drivers
E_00000231340749a0/0 .event anyedge, v00000231340da1f0_0, v00000231340dabf0_0, v00000231340da150_0, v00000231340d9250_0;
E_00000231340749a0/1 .event anyedge, v00000231340da330_0, v00000231340da290_0, v00000231340da5b0_0, v00000231340d80a0_0;
E_00000231340749a0 .event/or E_00000231340749a0/0, E_00000231340749a0/1;
L_00000231340e82d0 .concat [ 5 27 0 0], v00000231340d7240_0, L_00000231340ec4e0;
L_00000231340e9c70 .cmp/eq 32, L_00000231340e82d0, L_00000231340ec528;
L_00000231340e9a90 .functor MUXZ 2, L_00000231340ec5b8, L_00000231340ec570, L_00000231340e9c70, C4<>;
L_00000231340e8c30 .part L_00000231340e9a90, 0, 1;
L_00000231340e8d70 .concat [ 5 27 0 0], v00000231340ddb30_0, L_00000231340ec600;
L_00000231340ea490 .cmp/eq 32, L_00000231340e8d70, L_00000231340ec648;
L_00000231340e8f50 .functor MUXZ 2, L_00000231340ec6d8, L_00000231340ec690, L_00000231340ea490, C4<>;
L_00000231340e9d10 .part L_00000231340e8f50, 0, 1;
L_00000231340e9e50 .cmp/eq 5, v00000231340d7240_0, v00000231340db1c0_0;
L_00000231340e8190 .functor MUXZ 2, L_00000231340ec768, L_00000231340ec720, L_00000231340e9e50, C4<>;
L_00000231340e8ff0 .part L_00000231340e8190, 0, 1;
L_00000231340e9ef0 .cmp/eq 5, v00000231340d7240_0, v00000231340db260_0;
L_00000231340e9090 .functor MUXZ 2, L_00000231340ec7f8, L_00000231340ec7b0, L_00000231340e9ef0, C4<>;
L_00000231340e84b0 .part L_00000231340e9090, 0, 1;
L_00000231340eb6b0 .cmp/eq 5, v00000231340ddb30_0, v00000231340db1c0_0;
L_00000231340ebb10 .functor MUXZ 2, L_00000231340ec888, L_00000231340ec840, L_00000231340eb6b0, C4<>;
L_00000231340eab70 .part L_00000231340ebb10, 0, 1;
L_00000231340ebbb0 .cmp/eq 5, v00000231340ddb30_0, v00000231340db260_0;
L_00000231340eb890 .functor MUXZ 2, L_00000231340ec918, L_00000231340ec8d0, L_00000231340ebbb0, C4<>;
L_00000231340eaf30 .part L_00000231340eb890, 0, 1;
S_0000023133bcddd0 .scope module, "Hazard_detection" "Hazard_detection" 3 221, 13 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RD_in";
    .port_info 1 /INPUT 5 "rs1_in";
    .port_info 2 /INPUT 5 "rs2_in";
    .port_info 3 /INPUT 1 "MemRead_in";
    .port_info 4 /OUTPUT 1 "PCWrite_out";
    .port_info 5 /OUTPUT 1 "noop_out";
    .port_info 6 /OUTPUT 1 "stall_out";
v00000231340d9070_0 .net "EX_RD_in", 4 0, v00000231340db800_0;  alias, 1 drivers
v00000231340d92f0_0 .net "MemRead_in", 0 0, v00000231340dcac0_0;  alias, 1 drivers
v00000231340da8d0_0 .var "PCWrite_out", 0 0;
v00000231340d9390_0 .net *"_ivl_0", 0 0, L_00000231340e8690;  1 drivers
v00000231340da3d0_0 .net *"_ivl_10", 0 0, L_00000231340e8a50;  1 drivers
L_00000231340ec258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000231340da6f0_0 .net/2s *"_ivl_12", 1 0, L_00000231340ec258;  1 drivers
L_00000231340ec2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340dcd40_0 .net/2s *"_ivl_14", 1 0, L_00000231340ec2a0;  1 drivers
v00000231340db440_0 .net *"_ivl_16", 1 0, L_00000231340e8410;  1 drivers
L_00000231340ec1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000231340dc7a0_0 .net/2s *"_ivl_2", 1 0, L_00000231340ec1c8;  1 drivers
L_00000231340ec210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340db940_0 .net/2s *"_ivl_4", 1 0, L_00000231340ec210;  1 drivers
v00000231340db760_0 .net *"_ivl_6", 1 0, L_00000231340e87d0;  1 drivers
v00000231340dc980_0 .net "equal_rd_rs1", 0 0, L_00000231340ea670;  1 drivers
v00000231340dbd00_0 .net "equal_rd_rs2", 0 0, L_00000231340e9590;  1 drivers
v00000231340dc660_0 .var "noop_out", 0 0;
v00000231340dc2a0_0 .net "rs1_in", 4 0, L_00000231340e9310;  alias, 1 drivers
v00000231340dc700_0 .net "rs2_in", 4 0, L_00000231340ea530;  alias, 1 drivers
v00000231340db9e0_0 .var "stall_out", 0 0;
E_0000023134074d20 .event anyedge, v00000231340dbd00_0, v00000231340dc980_0, v00000231340d7920_0;
L_00000231340e8690 .cmp/eq 5, v00000231340db800_0, L_00000231340e9310;
L_00000231340e87d0 .functor MUXZ 2, L_00000231340ec210, L_00000231340ec1c8, L_00000231340e8690, C4<>;
L_00000231340ea670 .part L_00000231340e87d0, 0, 1;
L_00000231340e8a50 .cmp/eq 5, v00000231340db800_0, L_00000231340ea530;
L_00000231340e8410 .functor MUXZ 2, L_00000231340ec2a0, L_00000231340ec258, L_00000231340e8a50, C4<>;
L_00000231340e9590 .part L_00000231340e8410, 0, 1;
S_0000023133bcadb0 .scope module, "IDEX" "IDEX" 3 185, 14 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_in";
    .port_info 1 /INPUT 1 "MemtoReg_in";
    .port_info 2 /INPUT 1 "MemRead_in";
    .port_info 3 /INPUT 1 "MemWrite_in";
    .port_info 4 /INPUT 2 "ALUOp_in";
    .port_info 5 /INPUT 1 "ALUSrc_in";
    .port_info 6 /OUTPUT 1 "RegWrite_out";
    .port_info 7 /OUTPUT 1 "MemtoReg_out";
    .port_info 8 /OUTPUT 1 "MemRead_out";
    .port_info 9 /OUTPUT 1 "MemWrite_out";
    .port_info 10 /OUTPUT 1 "ALUSrc_out";
    .port_info 11 /OUTPUT 2 "ALUOp_out";
    .port_info 12 /INPUT 32 "reg_read_data_1_in";
    .port_info 13 /INPUT 32 "reg_read_data_2_in";
    .port_info 14 /OUTPUT 32 "reg_read_data_1_out";
    .port_info 15 /OUTPUT 32 "reg_read_data_2_out";
    .port_info 16 /INPUT 32 "immi_sign_extended_in";
    .port_info 17 /OUTPUT 32 "immi_sign_extended_out";
    .port_info 18 /INPUT 3 "funct3_in";
    .port_info 19 /INPUT 7 "funct7_in";
    .port_info 20 /OUTPUT 3 "funct3_out";
    .port_info 21 /OUTPUT 7 "funct7_out";
    .port_info 22 /INPUT 7 "Op_in";
    .port_info 23 /OUTPUT 7 "Op_out";
    .port_info 24 /INPUT 5 "RD_in";
    .port_info 25 /OUTPUT 5 "RD_out";
    .port_info 26 /INPUT 5 "rs1_in";
    .port_info 27 /INPUT 5 "rs2_in";
    .port_info 28 /OUTPUT 5 "rs1_out";
    .port_info 29 /OUTPUT 5 "rs2_out";
    .port_info 30 /INPUT 1 "clk_i";
    .port_info 31 /INPUT 1 "rst_i";
v00000231340dbc60_0 .net "ALUOp_in", 1 0, v00000231340d86e0_0;  alias, 1 drivers
v00000231340dc840_0 .var "ALUOp_out", 1 0;
v00000231340dbda0_0 .net "ALUSrc_in", 0 0, v00000231340d7e20_0;  alias, 1 drivers
v00000231340dc8e0_0 .var "ALUSrc_out", 0 0;
v00000231340db8a0_0 .net "MemRead_in", 0 0, v00000231340d7f60_0;  alias, 1 drivers
v00000231340dcac0_0 .var "MemRead_out", 0 0;
v00000231340dca20_0 .net "MemWrite_in", 0 0, v00000231340d74c0_0;  alias, 1 drivers
v00000231340dcb60_0 .var "MemWrite_out", 0 0;
v00000231340db3a0_0 .net "MemtoReg_in", 0 0, v00000231340d7740_0;  alias, 1 drivers
v00000231340dcc00_0 .var "MemtoReg_out", 0 0;
v00000231340dc5c0_0 .net "Op_in", 6 0, L_00000231340e8370;  alias, 1 drivers
v00000231340dc200_0 .var "Op_out", 6 0;
v00000231340dba80_0 .net "RD_in", 4 0, L_00000231340e9b30;  alias, 1 drivers
v00000231340db800_0 .var "RD_out", 4 0;
v00000231340dcca0_0 .net "RegWrite_in", 0 0, v00000231340d7b00_0;  alias, 1 drivers
v00000231340dc3e0_0 .var "RegWrite_out", 0 0;
v00000231340dc340_0 .net "clk_i", 0 0, v00000231340ea0d0_0;  alias, 1 drivers
v00000231340dcde0_0 .net "funct3_in", 2 0, L_00000231340ea2b0;  alias, 1 drivers
v00000231340dbb20_0 .var "funct3_out", 2 0;
v00000231340dbbc0_0 .net "funct7_in", 6 0, L_00000231340e9f90;  alias, 1 drivers
v00000231340dce80_0 .var "funct7_out", 6 0;
v00000231340dc0c0_0 .net "immi_sign_extended_in", 31 0, v00000231340e0dd0_0;  alias, 1 drivers
v00000231340dcf20_0 .var "immi_sign_extended_out", 31 0;
v00000231340db080_0 .net "reg_read_data_1_in", 31 0, L_00000231340e8730;  alias, 1 drivers
v00000231340db620_0 .var "reg_read_data_1_out", 31 0;
v00000231340db300_0 .net "reg_read_data_2_in", 31 0, L_00000231340e9450;  alias, 1 drivers
v00000231340db120_0 .var "reg_read_data_2_out", 31 0;
v00000231340db4e0_0 .net "rs1_in", 4 0, L_00000231340ea530;  alias, 1 drivers
v00000231340db1c0_0 .var "rs1_out", 4 0;
v00000231340dbe40_0 .net "rs2_in", 4 0, L_00000231340e9310;  alias, 1 drivers
v00000231340db260_0 .var "rs2_out", 4 0;
v00000231340dbee0_0 .net "rst_i", 0 0, v00000231340ea850_0;  alias, 1 drivers
S_0000023133ba2940 .scope module, "IFID" "IFID" 3 127, 15 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "IFID_instr_i";
    .port_info 3 /OUTPUT 32 "IFID_instr_o";
    .port_info 4 /INPUT 1 "stall_i";
    .port_info 5 /INPUT 32 "PC_current_i";
    .port_info 6 /OUTPUT 32 "PC_current_o";
    .port_info 7 /INPUT 1 "flush_i";
v00000231340db580_0 .net "IFID_instr_i", 31 0, L_0000023133c3ec80;  alias, 1 drivers
v00000231340db6c0_0 .var "IFID_instr_o", 31 0;
v00000231340dbf80_0 .net "PC_current_i", 31 0, v00000231340e0b50_0;  alias, 1 drivers
v00000231340dc480_0 .var "PC_current_o", 31 0;
v00000231340dc020_0 .net "clk_i", 0 0, v00000231340ea0d0_0;  alias, 1 drivers
v00000231340dc160_0 .net "flush_i", 0 0, v00000231340d7d80_0;  alias, 1 drivers
v00000231340dc520_0 .net "rst_i", 0 0, v00000231340ea850_0;  alias, 1 drivers
v00000231340ddd10_0 .net "stall_i", 0 0, v00000231340db9e0_0;  alias, 1 drivers
S_0000023133ba2ad0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 122, 16 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0000023133c3ec80 .functor BUFZ 32, L_00000231340e9630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000231340decb0_0 .net *"_ivl_0", 31 0, L_00000231340e9630;  1 drivers
v00000231340ddf90_0 .net *"_ivl_2", 31 0, L_00000231340e98b0;  1 drivers
v00000231340de990_0 .net *"_ivl_4", 29 0, L_00000231340ea170;  1 drivers
L_00000231340ec0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340de8f0_0 .net *"_ivl_6", 1 0, L_00000231340ec0f0;  1 drivers
v00000231340dd590_0 .net "addr_i", 31 0, v00000231340e0b50_0;  alias, 1 drivers
v00000231340de7b0_0 .net "instr_o", 31 0, L_0000023133c3ec80;  alias, 1 drivers
v00000231340dd630 .array "memory", 255 0, 31 0;
L_00000231340e9630 .array/port v00000231340dd630, L_00000231340e98b0;
L_00000231340ea170 .part v00000231340e0b50_0, 2, 30;
L_00000231340e98b0 .concat [ 30 2 0 0], L_00000231340ea170, L_00000231340ec0f0;
S_0000023133ba2c60 .scope module, "MEMWB" "MEMWB" 3 317, 17 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_in";
    .port_info 1 /INPUT 1 "MemtoReg_in";
    .port_info 2 /OUTPUT 1 "RegWrite_out";
    .port_info 3 /OUTPUT 1 "MemtoReg_out";
    .port_info 4 /INPUT 32 "read_alu_data_in";
    .port_info 5 /INPUT 32 "read_addr_data_in";
    .port_info 6 /OUTPUT 32 "read_alu_data_out";
    .port_info 7 /OUTPUT 32 "read_addr_data_out";
    .port_info 8 /INPUT 5 "EX_MEM_Rd_in";
    .port_info 9 /OUTPUT 5 "MEM_WB_Rd_out";
    .port_info 10 /INPUT 1 "clk_i";
    .port_info 11 /INPUT 1 "rst_i";
v00000231340dd9f0_0 .net "EX_MEM_Rd_in", 4 0, v00000231340d7240_0;  alias, 1 drivers
v00000231340ddb30_0 .var "MEM_WB_Rd_out", 4 0;
v00000231340ddbd0_0 .net "MemtoReg_in", 0 0, v00000231340d77e0_0;  alias, 1 drivers
v00000231340ddc70_0 .var "MemtoReg_out", 0 0;
v00000231340dd450_0 .net "RegWrite_in", 0 0, v00000231340d80a0_0;  alias, 1 drivers
v00000231340de850_0 .var "RegWrite_out", 0 0;
v00000231340de030_0 .net "clk_i", 0 0, v00000231340ea0d0_0;  alias, 1 drivers
v00000231340dd950_0 .net "read_addr_data_in", 31 0, L_00000231340eb4d0;  alias, 1 drivers
v00000231340dd770_0 .var "read_addr_data_out", 31 0;
v00000231340dd1d0_0 .net "read_alu_data_in", 31 0, v00000231340d8280_0;  alias, 1 drivers
v00000231340de670_0 .var "read_alu_data_out", 31 0;
v00000231340de710_0 .net "rst_i", 0 0, v00000231340ea850_0;  alias, 1 drivers
S_00000231340df0a0 .scope module, "MUXWB" "MUX32" 3 335, 18 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000231340de350_0 .net *"_ivl_0", 31 0, L_00000231340eb570;  1 drivers
L_00000231340ec9f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231340dd270_0 .net *"_ivl_3", 30 0, L_00000231340ec9f0;  1 drivers
L_00000231340eca38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000231340dd090_0 .net/2u *"_ivl_4", 31 0, L_00000231340eca38;  1 drivers
v00000231340dda90_0 .net *"_ivl_6", 0 0, L_00000231340eafd0;  1 drivers
v00000231340dd3b0_0 .net "data1_i", 31 0, v00000231340de670_0;  alias, 1 drivers
v00000231340dedf0_0 .net "data2_i", 31 0, v00000231340dd770_0;  alias, 1 drivers
v00000231340dd4f0_0 .net "data_o", 31 0, L_00000231340eb750;  alias, 1 drivers
v00000231340dea30_0 .net "select_i", 0 0, v00000231340ddc70_0;  alias, 1 drivers
L_00000231340eb570 .concat [ 1 31 0 0], v00000231340ddc70_0, L_00000231340ec9f0;
L_00000231340eafd0 .cmp/eq 32, L_00000231340eb570, L_00000231340eca38;
L_00000231340eb750 .functor MUXZ 32, v00000231340de670_0, v00000231340dd770_0, L_00000231340eafd0, C4<>;
S_00000231340df550 .scope module, "MUX_ALUSrc" "MUX32" 3 254, 18 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000231340dddb0_0 .net *"_ivl_0", 31 0, L_00000231340ea3f0;  1 drivers
L_00000231340ec450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231340de490_0 .net *"_ivl_3", 30 0, L_00000231340ec450;  1 drivers
L_00000231340ec498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000231340dd6d0_0 .net/2u *"_ivl_4", 31 0, L_00000231340ec498;  1 drivers
v00000231340dd8b0_0 .net *"_ivl_6", 0 0, L_00000231340e91d0;  1 drivers
v00000231340de170_0 .net "data1_i", 31 0, v00000231340e1370_0;  alias, 1 drivers
v00000231340dead0_0 .net "data2_i", 31 0, v00000231340dcf20_0;  alias, 1 drivers
v00000231340de210_0 .net "data_o", 31 0, L_00000231340e8550;  alias, 1 drivers
v00000231340deb70_0 .net "select_i", 0 0, v00000231340dc8e0_0;  alias, 1 drivers
L_00000231340ea3f0 .concat [ 1 31 0 0], v00000231340dc8e0_0, L_00000231340ec450;
L_00000231340e91d0 .cmp/eq 32, L_00000231340ea3f0, L_00000231340ec498;
L_00000231340e8550 .functor MUXZ 32, v00000231340e1370_0, v00000231340dcf20_0, L_00000231340e91d0, C4<>;
S_00000231340dfb90 .scope module, "MUX_PCSrc" "MUX32" 3 245, 18 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000231340dec10_0 .net *"_ivl_0", 31 0, L_00000231340e8eb0;  1 drivers
L_00000231340ec3c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231340dd310_0 .net *"_ivl_3", 30 0, L_00000231340ec3c0;  1 drivers
L_00000231340ec408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000231340ded50_0 .net/2u *"_ivl_4", 31 0, L_00000231340ec408;  1 drivers
v00000231340dee90_0 .net *"_ivl_6", 0 0, L_00000231340e9770;  1 drivers
v00000231340def30_0 .net "data1_i", 31 0, L_00000231340e93b0;  alias, 1 drivers
v00000231340dd130_0 .net "data2_i", 31 0, L_00000231340e9130;  alias, 1 drivers
v00000231340dd810_0 .net "data_o", 31 0, L_00000231340e9810;  alias, 1 drivers
v00000231340ddef0_0 .net "select_i", 0 0, v00000231340d7d80_0;  alias, 1 drivers
L_00000231340e8eb0 .concat [ 1 31 0 0], v00000231340d7d80_0, L_00000231340ec3c0;
L_00000231340e9770 .cmp/eq 32, L_00000231340e8eb0, L_00000231340ec408;
L_00000231340e9810 .functor MUXZ 32, L_00000231340e93b0, L_00000231340e9130, L_00000231340e9770, C4<>;
S_00000231340df6e0 .scope module, "MUX_rs1_data" "MUX_Foward" 3 297, 19 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in00";
    .port_info 1 /INPUT 32 "in01";
    .port_info 2 /INPUT 32 "in10";
    .port_info 3 /OUTPUT 32 "mux_out";
    .port_info 4 /INPUT 2 "control";
v00000231340dde50_0 .net "control", 1 0, v00000231340d9570_0;  alias, 1 drivers
v00000231340de0d0_0 .net "in00", 31 0, v00000231340db620_0;  alias, 1 drivers
v00000231340de2b0_0 .net "in01", 31 0, L_00000231340eb750;  alias, 1 drivers
v00000231340de3f0_0 .net "in10", 31 0, v00000231340d8280_0;  alias, 1 drivers
v00000231340de530_0 .var "mux_out", 31 0;
E_0000023134074e60 .event anyedge, v00000231340d9570_0, v00000231340d7ba0_0, v00000231340dd4f0_0, v00000231340db620_0;
S_00000231340df870 .scope module, "MUX_rs2_data" "MUX_Foward" 3 298, 19 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in00";
    .port_info 1 /INPUT 32 "in01";
    .port_info 2 /INPUT 32 "in10";
    .port_info 3 /OUTPUT 32 "mux_out";
    .port_info 4 /INPUT 2 "control";
v00000231340de5d0_0 .net "control", 1 0, v00000231340d9610_0;  alias, 1 drivers
v00000231340e1050_0 .net "in00", 31 0, v00000231340db120_0;  alias, 1 drivers
v00000231340e0ab0_0 .net "in01", 31 0, L_00000231340eb750;  alias, 1 drivers
v00000231340e05b0_0 .net "in10", 31 0, v00000231340d8280_0;  alias, 1 drivers
v00000231340e1370_0 .var "mux_out", 31 0;
E_0000023134074be0 .event anyedge, v00000231340d9610_0, v00000231340d7ba0_0, v00000231340dd4f0_0, v00000231340db120_0;
S_00000231340dfd20 .scope module, "PC" "PC" 3 113, 20 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v00000231340e0330_0 .net "PCWrite_i", 0 0, v00000231340da8d0_0;  alias, 1 drivers
v00000231340e19b0_0 .net "clk_i", 0 0, v00000231340ea0d0_0;  alias, 1 drivers
v00000231340e1910_0 .net "pc_i", 31 0, L_00000231340e9810;  alias, 1 drivers
v00000231340e0b50_0 .var "pc_o", 31 0;
v00000231340e01f0_0 .net "rst_i", 0 0, v00000231340ea850_0;  alias, 1 drivers
v00000231340e06f0_0 .net "start_i", 0 0, v00000231340e9db0_0;  alias, 1 drivers
S_00000231340dfa00 .scope module, "Registers" "Registers" 3 167, 21 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0000023133c3e2e0 .functor AND 1, L_00000231340ea210, v00000231340de850_0, C4<1>, C4<1>;
L_0000023133bd2f10 .functor AND 1, L_00000231340e8cd0, v00000231340de850_0, C4<1>, C4<1>;
v00000231340e0470_0 .net "RDaddr_i", 4 0, v00000231340ddb30_0;  alias, 1 drivers
v00000231340e1d70_0 .net "RDdata_i", 31 0, L_00000231340eb750;  alias, 1 drivers
v00000231340e0830_0 .net "RS1addr_i", 4 0, L_00000231340ea530;  alias, 1 drivers
v00000231340e08d0_0 .net "RS1data_o", 31 0, L_00000231340e8730;  alias, 1 drivers
v00000231340e10f0_0 .net "RS2addr_i", 4 0, L_00000231340e9310;  alias, 1 drivers
v00000231340e1410_0 .net "RS2data_o", 31 0, L_00000231340e9450;  alias, 1 drivers
v00000231340e0970_0 .net "RegWrite_i", 0 0, v00000231340de850_0;  alias, 1 drivers
v00000231340e1af0_0 .net *"_ivl_0", 0 0, L_00000231340ea210;  1 drivers
v00000231340e0650_0 .net *"_ivl_12", 0 0, L_00000231340e8cd0;  1 drivers
v00000231340e0290_0 .net *"_ivl_15", 0 0, L_0000023133bd2f10;  1 drivers
v00000231340e1690_0 .net *"_ivl_16", 31 0, L_00000231340e8230;  1 drivers
v00000231340e14b0_0 .net *"_ivl_18", 6 0, L_00000231340e80f0;  1 drivers
L_00000231340ec180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340e00b0_0 .net *"_ivl_21", 1 0, L_00000231340ec180;  1 drivers
v00000231340e1eb0_0 .net *"_ivl_3", 0 0, L_0000023133c3e2e0;  1 drivers
v00000231340e0e70_0 .net *"_ivl_4", 31 0, L_00000231340e8e10;  1 drivers
v00000231340e1a50_0 .net *"_ivl_6", 6 0, L_00000231340e9950;  1 drivers
L_00000231340ec138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231340e03d0_0 .net *"_ivl_9", 1 0, L_00000231340ec138;  1 drivers
v00000231340e1190_0 .net "clk_i", 0 0, v00000231340ea0d0_0;  alias, 1 drivers
v00000231340e1b90 .array/s "register", 31 0, 31 0;
L_00000231340ea210 .cmp/eq 5, L_00000231340ea530, v00000231340ddb30_0;
L_00000231340e8e10 .array/port v00000231340e1b90, L_00000231340e9950;
L_00000231340e9950 .concat [ 5 2 0 0], L_00000231340ea530, L_00000231340ec138;
L_00000231340e8730 .functor MUXZ 32, L_00000231340e8e10, L_00000231340eb750, L_0000023133c3e2e0, C4<>;
L_00000231340e8cd0 .cmp/eq 5, L_00000231340e9310, v00000231340ddb30_0;
L_00000231340e8230 .array/port v00000231340e1b90, L_00000231340e80f0;
L_00000231340e80f0 .concat [ 5 2 0 0], L_00000231340e9310, L_00000231340ec180;
L_00000231340e9450 .functor MUXZ 32, L_00000231340e8230, L_00000231340eb750, L_0000023133bd2f10, C4<>;
S_00000231340df230 .scope module, "Shift_left" "Shift_left" 3 235, 22 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "shift_in";
    .port_info 1 /OUTPUT 32 "shift_out";
v00000231340e0790_0 .net *"_ivl_2", 30 0, L_00000231340e96d0;  1 drivers
L_00000231340ec378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000231340e0d30_0 .net *"_ivl_4", 0 0, L_00000231340ec378;  1 drivers
v00000231340e0a10_0 .net "shift_in", 31 0, v00000231340e0dd0_0;  alias, 1 drivers
v00000231340e0bf0_0 .net "shift_out", 31 0, L_00000231340e89b0;  alias, 1 drivers
L_00000231340e96d0 .part v00000231340e0dd0_0, 0, 31;
L_00000231340e89b0 .concat [ 1 31 0 0], L_00000231340ec378, L_00000231340e96d0;
S_00000231340dfeb0 .scope module, "Sign_Extend" "Sign_Extend" 3 178, 23 1 0, S_00000231340716b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /INPUT 3 "funct3_i";
    .port_info 2 /INPUT 7 "Op_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000231340e0fb0_0 .net "Op_i", 6 0, L_00000231340e8370;  alias, 1 drivers
v00000231340e0c90_0 .net "data_i", 31 0, L_0000023133c3ee40;  alias, 1 drivers
v00000231340e0dd0_0 .var "data_o", 31 0;
v00000231340e1230_0 .net "funct3_i", 2 0, L_00000231340ea2b0;  alias, 1 drivers
E_0000023134074ee0 .event anyedge, v00000231340dcde0_0, v00000231340e0c90_0, v00000231340d8960_0;
    .scope S_00000231340dfd20;
T_0 ;
    %wait E_00000231340745e0;
    %load/vec4 v00000231340e01f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340e0b50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000231340e0330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000231340e06f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000231340e1910_0;
    %assign/vec4 v00000231340e0b50_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000231340e0b50_0;
    %assign/vec4 v00000231340e0b50_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023133ba2940;
T_1 ;
    %wait E_0000023134074960;
    %load/vec4 v00000231340dc520_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340db6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340dc480_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000231340dc160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340db6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340dc480_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000231340ddd10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v00000231340db580_0;
    %assign/vec4 v00000231340db6c0_0, 0;
    %load/vec4 v00000231340dbf80_0;
    %assign/vec4 v00000231340dc480_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023133bdd5d0;
T_2 ;
    %wait E_0000023134074560;
    %load/vec4 v00000231340d8820_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000231340d86e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d74c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7560_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000231340d8960_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7e20_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340d7e20_0, 0, 1;
T_2.3 ;
    %load/vec4 v00000231340d8960_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v00000231340d8960_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7b00_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340d7b00_0, 0, 1;
T_2.5 ;
    %load/vec4 v00000231340d8960_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000231340d86e0_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000231340d86e0_0, 0, 2;
T_2.7 ;
    %load/vec4 v00000231340d8960_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340d7f60_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7f60_0, 0, 1;
T_2.9 ;
    %load/vec4 v00000231340d8960_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340d74c0_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d74c0_0, 0, 1;
T_2.11 ;
    %load/vec4 v00000231340d8960_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340d7740_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7740_0, 0, 1;
T_2.13 ;
    %load/vec4 v00000231340d8960_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340d7560_0, 0, 1;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7560_0, 0, 1;
T_2.15 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000231340dfa00;
T_3 ;
    %wait E_0000023134074960;
    %load/vec4 v00000231340e0970_0;
    %load/vec4 v00000231340e0470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000231340e1d70_0;
    %load/vec4 v00000231340e0470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231340e1b90, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000231340dfeb0;
T_4 ;
    %wait E_0000023134074ee0;
    %load/vec4 v00000231340e1230_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 1, 24, 6;
    %replicate 27;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000231340e0dd0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000231340e1230_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000231340e0fb0_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000231340e0dd0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000231340e1230_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000231340e0fb0_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000231340e0dd0_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000231340e1230_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000231340e0fb0_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000231340e0c90_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000231340e0dd0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v00000231340e1230_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000231340e0fb0_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000231340e0c90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000231340e0c90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000231340e0c90_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000231340e0dd0_0, 0, 32;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023133bcadb0;
T_5 ;
    %wait E_00000231340745e0;
    %load/vec4 v00000231340dbee0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340dc3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340dcc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340dcac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340dcb60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000231340db800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000231340db1c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000231340db260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340dc8e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000231340dc840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340db620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340db120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340dcf20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000231340dce80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000231340dbb20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000231340dc200_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000231340dcca0_0;
    %assign/vec4 v00000231340dc3e0_0, 0;
    %load/vec4 v00000231340db3a0_0;
    %assign/vec4 v00000231340dcc00_0, 0;
    %load/vec4 v00000231340db8a0_0;
    %assign/vec4 v00000231340dcac0_0, 0;
    %load/vec4 v00000231340dca20_0;
    %assign/vec4 v00000231340dcb60_0, 0;
    %load/vec4 v00000231340dba80_0;
    %assign/vec4 v00000231340db800_0, 0;
    %load/vec4 v00000231340db4e0_0;
    %assign/vec4 v00000231340db1c0_0, 0;
    %load/vec4 v00000231340dbe40_0;
    %assign/vec4 v00000231340db260_0, 0;
    %load/vec4 v00000231340dbda0_0;
    %assign/vec4 v00000231340dc8e0_0, 0;
    %load/vec4 v00000231340dbc60_0;
    %assign/vec4 v00000231340dc840_0, 0;
    %load/vec4 v00000231340db080_0;
    %assign/vec4 v00000231340db620_0, 0;
    %load/vec4 v00000231340db300_0;
    %assign/vec4 v00000231340db120_0, 0;
    %load/vec4 v00000231340dc0c0_0;
    %assign/vec4 v00000231340dcf20_0, 0;
    %load/vec4 v00000231340dbbc0_0;
    %assign/vec4 v00000231340dce80_0, 0;
    %load/vec4 v00000231340dcde0_0;
    %assign/vec4 v00000231340dbb20_0, 0;
    %load/vec4 v00000231340dc5c0_0;
    %assign/vec4 v00000231340dc200_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023133bcddd0;
T_6 ;
    %wait E_0000023134074d20;
    %load/vec4 v00000231340d92f0_0;
    %load/vec4 v00000231340dc980_0;
    %load/vec4 v00000231340dbd00_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340da8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231340dc660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231340db9e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231340da8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340dc660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340db9e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023133bdd2b0;
T_7 ;
    %wait E_0000023134074de0;
    %load/vec4 v00000231340d8780_0;
    %load/vec4 v00000231340d8500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340d7d80_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7d80_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002313407fbe0;
T_8 ;
    %wait E_0000023134074f60;
    %load/vec4 v000002313405e130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002313405e1d0_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v000002313405dcd0_0;
    %load/vec4 v000002313405e590_0;
    %mul;
    %store/vec4 v000002313405e1d0_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v000002313405dcd0_0;
    %load/vec4 v000002313405e590_0;
    %sub;
    %store/vec4 v000002313405e1d0_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000002313405dcd0_0;
    %ix/getv 4, v000002313405e590_0;
    %shiftr 4;
    %store/vec4 v000002313405e1d0_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000002313405dcd0_0;
    %load/vec4 v000002313405e590_0;
    %add;
    %store/vec4 v000002313405e1d0_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000002313405dcd0_0;
    %load/vec4 v000002313405e590_0;
    %and;
    %store/vec4 v000002313405e1d0_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000002313405dcd0_0;
    %load/vec4 v000002313405e590_0;
    %xor;
    %store/vec4 v000002313405e1d0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000002313405dcd0_0;
    %ix/getv 4, v000002313405e590_0;
    %shiftl 4;
    %store/vec4 v000002313405e1d0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000002313405dcd0_0;
    %load/vec4 v000002313405e590_0;
    %or;
    %store/vec4 v000002313405e1d0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023133be0820;
T_9 ;
    %wait E_0000023134074860;
    %load/vec4 v0000023133c422a0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002313405e950_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023133c422a0_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002313405e950_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000023133c420c0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000023133c420c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023133c422a0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002313405e950_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0000023133c420c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002313405e9f0_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0000023133c420c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0000023133c420c0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0000023133c420c0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0000023133c420c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0000023133c420c0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002313405e630_0, 0, 3;
T_9.18 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
T_9.11 ;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023133bd5b00;
T_10 ;
    %wait E_00000231340745e0;
    %load/vec4 v00000231340d8460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340d80a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340d77e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340d7600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340d76a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340d8280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340d8320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000231340d7240_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000231340d8000_0;
    %assign/vec4 v00000231340d80a0_0, 0;
    %load/vec4 v00000231340d7ec0_0;
    %assign/vec4 v00000231340d77e0_0, 0;
    %load/vec4 v00000231340d7920_0;
    %assign/vec4 v00000231340d7600_0, 0;
    %load/vec4 v00000231340d7380_0;
    %assign/vec4 v00000231340d76a0_0, 0;
    %load/vec4 v00000231340d7ce0_0;
    %assign/vec4 v00000231340d8280_0, 0;
    %load/vec4 v00000231340d81e0_0;
    %assign/vec4 v00000231340d8320_0, 0;
    %load/vec4 v00000231340d72e0_0;
    %assign/vec4 v00000231340d7240_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000231340df6e0;
T_11 ;
    %wait E_0000023134074e60;
    %load/vec4 v00000231340dde50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v00000231340de0d0_0;
    %assign/vec4 v00000231340de530_0, 0;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v00000231340de0d0_0;
    %assign/vec4 v00000231340de530_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v00000231340de2b0_0;
    %assign/vec4 v00000231340de530_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v00000231340de3f0_0;
    %assign/vec4 v00000231340de530_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000231340df870;
T_12 ;
    %wait E_0000023134074be0;
    %load/vec4 v00000231340de5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v00000231340e1050_0;
    %assign/vec4 v00000231340e1370_0, 0;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v00000231340e1050_0;
    %assign/vec4 v00000231340e1370_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v00000231340e0ab0_0;
    %assign/vec4 v00000231340e1370_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000231340e05b0_0;
    %assign/vec4 v00000231340e1370_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023133bd5c90;
T_13 ;
    %wait E_00000231340749a0;
    %load/vec4 v00000231340d9890_0;
    %load/vec4 v00000231340da290_0;
    %and;
    %load/vec4 v00000231340d9250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000231340d9570_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000231340da5b0_0;
    %load/vec4 v00000231340da330_0;
    %and;
    %load/vec4 v00000231340dabf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000231340d9570_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000231340d9570_0, 0;
T_13.3 ;
T_13.1 ;
    %load/vec4 v00000231340d9890_0;
    %load/vec4 v00000231340da290_0;
    %and;
    %load/vec4 v00000231340da150_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000231340d9610_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v00000231340da5b0_0;
    %load/vec4 v00000231340da330_0;
    %and;
    %load/vec4 v00000231340da1f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000231340d9610_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000231340d9610_0, 0;
T_13.7 ;
T_13.5 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023133bd5970;
T_14 ;
    %wait E_0000023134074960;
    %load/vec4 v00000231340d8b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000231340d83c0_0;
    %load/vec4 v00000231340d7ba0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231340d79c0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023133ba2c60;
T_15 ;
    %wait E_00000231340745e0;
    %load/vec4 v00000231340de710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340de850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231340ddc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340de670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231340dd770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000231340ddb30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000231340dd450_0;
    %assign/vec4 v00000231340de850_0, 0;
    %load/vec4 v00000231340ddbd0_0;
    %assign/vec4 v00000231340ddc70_0, 0;
    %load/vec4 v00000231340dd1d0_0;
    %assign/vec4 v00000231340de670_0, 0;
    %load/vec4 v00000231340dd950_0;
    %assign/vec4 v00000231340dd770_0, 0;
    %load/vec4 v00000231340dd9f0_0;
    %assign/vec4 v00000231340ddb30_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023133c4e900;
T_16 ;
    %delay 25, 0;
    %load/vec4 v00000231340ea0d0_0;
    %inv;
    %store/vec4 v00000231340ea0d0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023133c4e900;
T_17 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340e9bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340e99f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340e8b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340ea350_0, 0, 32;
T_17.0 ;
    %load/vec4 v00000231340ea350_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000231340ea350_0;
    %store/vec4a v00000231340dd630, 4, 0;
    %load/vec4 v00000231340ea350_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231340ea350_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340ea350_0, 0, 32;
T_17.2 ;
    %load/vec4 v00000231340ea350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000231340ea350_0;
    %store/vec4a v00000231340d79c0, 4, 0;
    %load/vec4 v00000231340ea350_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231340ea350_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340d79c0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340d79c0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340d79c0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340d79c0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340d79c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340ea350_0, 0, 32;
T_17.4 ;
    %load/vec4 v00000231340ea350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000231340ea350_0;
    %store/vec4a v00000231340e1b90, 4, 0;
    %load/vec4 v00000231340ea350_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231340ea350_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340e1b90, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340e1b90, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340e1b90, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340e1b90, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340e1b90, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340e1b90, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340e1b90, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000231340e1b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340db6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340dc480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340dc3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340dcc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340dcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340dcb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340dc8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000231340dc840_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340db620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340db120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340dcf20_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000231340dce80_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000231340dbb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000231340dc200_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000231340db800_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000231340db1c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000231340db260_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d80a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d7600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340d76a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340d8280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340d8320_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000231340d7240_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340de850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340ddc70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340de670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231340dd770_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000231340ddb30_0, 0, 5;
    %vpi_call 2 98 "$readmemb", "instruction_5.txt", v00000231340dd630 {0 0 0};
    %vpi_func 2 102 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v00000231340e8910_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340ea0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340ea850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340e9db0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231340ea850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231340e9db0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000023133c4e900;
T_18 ;
    %wait E_0000023134074960;
    %load/vec4 v00000231340e9bd0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 117 "$finish" {0 0 0};
T_18.0 ;
    %load/vec4 v00000231340db9e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000231340d7d80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v00000231340e99f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231340e99f0_0, 0, 32;
T_18.2 ;
    %load/vec4 v00000231340dc160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v00000231340e8b90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231340e8b90_0, 0, 32;
T_18.4 ;
    %vpi_call 2 125 "$fdisplay", v00000231340e8910_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v00000231340e9bd0_0, v00000231340e9db0_0, v00000231340e99f0_0, v00000231340e8b90_0, v00000231340e0b50_0 {0 0 0};
    %vpi_call 2 129 "$fdisplay", v00000231340e8910_0, "Registers" {0 0 0};
    %vpi_call 2 130 "$fdisplay", v00000231340e8910_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v00000231340e1b90, 0>, &A<v00000231340e1b90, 8>, &A<v00000231340e1b90, 16>, &A<v00000231340e1b90, 24> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v00000231340e8910_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v00000231340e1b90, 1>, &A<v00000231340e1b90, 9>, &A<v00000231340e1b90, 17>, &A<v00000231340e1b90, 25> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v00000231340e8910_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v00000231340e1b90, 2>, &A<v00000231340e1b90, 10>, &A<v00000231340e1b90, 18>, &A<v00000231340e1b90, 26> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v00000231340e8910_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v00000231340e1b90, 3>, &A<v00000231340e1b90, 11>, &A<v00000231340e1b90, 19>, &A<v00000231340e1b90, 27> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v00000231340e8910_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v00000231340e1b90, 4>, &A<v00000231340e1b90, 12>, &A<v00000231340e1b90, 20>, &A<v00000231340e1b90, 28> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v00000231340e8910_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v00000231340e1b90, 5>, &A<v00000231340e1b90, 13>, &A<v00000231340e1b90, 21>, &A<v00000231340e1b90, 29> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v00000231340e8910_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v00000231340e1b90, 6>, &A<v00000231340e1b90, 14>, &A<v00000231340e1b90, 22>, &A<v00000231340e1b90, 30> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v00000231340e8910_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v00000231340e1b90, 7>, &A<v00000231340e1b90, 15>, &A<v00000231340e1b90, 23>, &A<v00000231340e1b90, 31> {0 0 0};
    %vpi_call 2 141 "$fdisplay", v00000231340e8910_0, "Data Memory: 0x00 = %10d", &A<v00000231340d79c0, 0> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v00000231340e8910_0, "Data Memory: 0x04 = %10d", &A<v00000231340d79c0, 1> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v00000231340e8910_0, "Data Memory: 0x08 = %10d", &A<v00000231340d79c0, 2> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v00000231340e8910_0, "Data Memory: 0x0C = %10d", &A<v00000231340d79c0, 3> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v00000231340e8910_0, "Data Memory: 0x10 = %10d", &A<v00000231340d79c0, 4> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v00000231340e8910_0, "Data Memory: 0x14 = %10d", &A<v00000231340d79c0, 5> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v00000231340e8910_0, "Data Memory: 0x18 = %10d", &A<v00000231340d79c0, 6> {0 0 0};
    %vpi_call 2 148 "$fdisplay", v00000231340e8910_0, "Data Memory: 0x1C = %10d", &A<v00000231340d79c0, 7> {0 0 0};
    %vpi_call 2 150 "$fdisplay", v00000231340e8910_0, "\012" {0 0 0};
    %load/vec4 v00000231340e9bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231340e9bd0_0, 0, 32;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Branch_decision.v";
    "Comparison_unit.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forwarding_Control .v";
    "Hazard_detection.v";
    "IDEX.v";
    "IFID.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX32.v";
    "MUX_Foward.v";
    "PC.v";
    "Registers.v";
    "Shift_left.v";
    "Sign_Extend.v";
