

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct 16 13:38:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  5140262942|  5140262942|  51.403 sec|  51.403 sec|  5140262943|  5140262943|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |                  |       |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |     Instance     | Module|     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_406  |conv1  |  3196574540|  3196574540|  31.966 sec|  31.966 sec|  3196574540|  3196574540|       no|
        |grp_conv2_fu_432  |conv2  |  1654450628|  1654450628|  16.545 sec|  16.545 sec|  1654450628|  1654450628|       no|
        |grp_conv3_fu_472  |conv3  |   276687941|   276687941|   2.767 sec|   2.767 sec|   276687941|   276687941|       no|
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  8323200|  8323200|         2|          -|          -|  4161600|        no|
        |- Loop 2  |  4161600|  4161600|         2|          -|          -|  2080800|        no|
        |- Loop 3  |    65025|    65025|         1|          -|          -|    65025|        no|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     262|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |     2588|    24|    6704|   14484|    0|
|Memory           |    11120|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1454|    -|
|Register         |        -|     -|     324|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |    13708|    24|    7028|   16200|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |     4759|     1|       3|      13|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_conv1_fu_406                     |conv1                           |      886|   0|  3563|  7215|    0|
    |grp_conv2_fu_432                     |conv2                           |     1236|  10|  1897|  4098|    0|
    |grp_conv3_fu_472                     |conv3                           |      466|   9|   889|  2822|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U120  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U122     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U121   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                |                                |     2588|  24|  6704| 14484|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------------------------+-----------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |                           Memory                          |                                 Module                                | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------+-----------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U     |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    +-----------------------------------------------------------+-----------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                                                      |                                                                       |    11120|  0|   0|    0| 6242400|  512|    16|    199756800|
    +-----------------------------------------------------------+-----------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_62_fu_520_p2    |         +|   0|  0|  29|          22|           1|
    |empty_64_fu_584_p2    |         +|   0|  0|  28|          21|           1|
    |empty_66_fu_643_p2    |         +|   0|  0|  23|          16|           1|
    |next_mul4_fu_593_p2   |         +|   0|  0|  50|          43|          22|
    |next_mul_fu_541_p2    |         +|   0|  0|  52|          45|          23|
    |exitcond1_fu_637_p2   |      icmp|   0|  0|  23|          16|          10|
    |exitcond52_fu_578_p2  |      icmp|   0|  0|  28|          21|          15|
    |exitcond63_fu_514_p2  |      icmp|   0|  0|  29|          22|          16|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 262|         206|          89|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |                               Name                               | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                         |  65|         12|    1|         12|
    |empty_63_fu_154                                                   |   9|          2|   21|         42|
    |empty_65_fu_158                                                   |   9|          2|   16|         32|
    |empty_fu_146                                                      |   9|          2|   22|         44|
    |grp_fu_739_ce                                                     |  20|          4|    1|          4|
    |grp_fu_739_p0                                                     |  20|          4|   32|        128|
    |grp_fu_739_p1                                                     |  20|          4|   32|        128|
    |grp_fu_743_ce                                                     |  20|          4|    1|          4|
    |grp_fu_743_p0                                                     |  20|          4|   32|        128|
    |grp_fu_743_p1                                                     |  20|          4|   32|        128|
    |grp_fu_747_ce                                                     |  20|          4|    1|          4|
    |grp_fu_747_opcode                                                 |  20|          4|    5|         20|
    |grp_fu_747_p0                                                     |  20|          4|   32|        128|
    |grp_fu_747_p1                                                     |  20|          4|   32|        128|
    |output_ftmap_address0                                             |  14|          3|   16|         48|
    |output_ftmap_ce0                                                  |  14|          3|    1|          3|
    |output_ftmap_d0                                                   |  14|          3|   32|         96|
    |output_ftmap_we0                                                  |  14|          3|    1|          3|
    |phi_mul3_fu_150                                                   |   9|          2|   43|         86|
    |phi_mul_fu_142                                                    |   9|          2|   45|         90|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0   |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0   |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0     |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0          |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0           |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0          |  14|          3|    1|          3|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                             |1454|        298| 1238|       4088|
    +------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  11|   0|   11|          0|
    |empty_62_reg_681               |  22|   0|   22|          0|
    |empty_63_fu_154                |  21|   0|   21|          0|
    |empty_64_reg_711               |  21|   0|   21|          0|
    |empty_65_fu_158                |  16|   0|   16|          0|
    |empty_67_reg_734               |  32|   0|   32|          0|
    |empty_fu_146                   |  22|   0|   22|          0|
    |grp_conv1_fu_406_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_fu_432_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv3_fu_472_ap_start_reg  |   1|   0|    1|          0|
    |next_mul4_reg_716              |  43|   0|   43|          0|
    |next_mul_reg_686               |  45|   0|   45|          0|
    |phi_mul3_fu_150                |  43|   0|   43|          0|
    |phi_mul_fu_142                 |  45|   0|   45|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 324|   0|  324|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
|conv2_weights_address0  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|   conv2_biases|         array|
|conv3_weights_address0  |  out|   10|   ap_memory|  conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|  conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|  conv3_weights|         array|
|conv3_biases            |   in|   32|     ap_none|   conv3_biases|       pointer|
|output_ftmap_address0   |  out|   16|   ap_memory|   output_ftmap|         array|
|output_ftmap_ce0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_we0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_d0         |  out|   32|   ap_memory|   output_ftmap|         array|
|output_ftmap_q0         |   in|   32|   ap_memory|   output_ftmap|         array|
+------------------------+-----+-----+------------+---------------+--------------+

