

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_LOAD'
================================================================
* Date:           Mon Jun  3 15:09:05 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228803|  1228803|  12.288 ms|  12.288 ms|  1228803|  1228803|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228801|  1228801|         3|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 6 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul7 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul5 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 10 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 11 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln14_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln14"   --->   Operation 12 'read' 'sext_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln14_cast = sext i58 %sext_ln14_read"   --->   Operation 13 'sext' 'sext_ln14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %i_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i504 0, i504 %shiftreg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul5"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul7"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %ret"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_V_1 = load i21 %i_V" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 25 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.90ns)   --->   "%icmp_ln14 = icmp_eq  i21 %i_V_1, i21 1228800" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 26 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.12ns)   --->   "%i = add i21 %i_V_1, i21 1" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void %.loopexit.loopexit.exitStub" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 28 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i21 %i_V_1" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 29 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%icmp_ln9 = icmp_eq  i6 %trunc_ln14, i6 0" [../src/./write_mem_rnd.hpp:9]   --->   Operation 30 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln14)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln14 = store i21 %i, i21 %i_V" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 31 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln14_cast" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 33 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [../src/./write_mem_rnd.hpp:9]   --->   Operation 35 'read' 'gmem_addr_read' <Predicate = (!icmp_ln14 & icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shiftreg_load = load i504 %shiftreg" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 36 'load' 'shiftreg_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i504 %shiftreg_load" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 37 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 38 'specpipeline' 'specpipeline_ln321' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 39 'specloopname' 'specloopname_ln321' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.46ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split._crit_edge, void" [../src/./write_mem_rnd.hpp:9]   --->   Operation 40 'br' 'br_ln9' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_3 : Operation 41 [1/1] (0.46ns)   --->   "%br_ln9 = br void %.split._crit_edge" [../src/./write_mem_rnd.hpp:9]   --->   Operation 41 'br' 'br_ln9' <Predicate = (!icmp_ln14 & icmp_ln9)> <Delay = 0.46>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_25 = phi i512 %gmem_addr_read, void, i512 %zext_ln14, void %.split" [../src/./write_mem_rnd.hpp:9]   --->   Operation 42 'phi' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ret_load = load i21 %ret"   --->   Operation 43 'load' 'ret_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%phi_mul7_load = load i42 %phi_mul7" [../src/./write_mem_rnd.hpp:10]   --->   Operation 44 'load' 'phi_mul7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul5_load = load i42 %phi_mul5" [../src/./write_mem_rnd.hpp:10]   --->   Operation 45 'load' 'phi_mul5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%phi_mul_load = load i42 %phi_mul" [../src/./write_mem_rnd.hpp:10]   --->   Operation 46 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i512 %empty_25" [../src/./write_mem_rnd.hpp:9]   --->   Operation 47 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty_25, i32 8, i32 511"   --->   Operation 48 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i21 %ret_load"   --->   Operation 49 'trunc' 'trunc_ln1559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.20ns)   --->   "%add_ln10 = add i42 %phi_mul_load, i42 2796203" [../src/./write_mem_rnd.hpp:10]   --->   Operation 50 'add' 'add_ln10' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.20ns)   --->   "%add_ln10_1 = add i42 %phi_mul5_load, i42 2796203" [../src/./write_mem_rnd.hpp:10]   --->   Operation 51 'add' 'add_ln10_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.20ns)   --->   "%add_ln10_2 = add i42 %phi_mul7_load, i42 2796203" [../src/./write_mem_rnd.hpp:10]   --->   Operation 52 'add' 'add_ln10_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.56ns)   --->   "%switch_ln10 = switch i2 %trunc_ln1559, void, i2 2, void, i2 1, void" [../src/./write_mem_rnd.hpp:10]   --->   Operation 53 'switch' 'switch_ln10' <Predicate = true> <Delay = 0.56>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul5_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:10]   --->   Operation 54 'partselect' 'tmp_2' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i19 %tmp_2"   --->   Operation 55 'zext' 'zext_ln587_2' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_2" [../src/./write_mem_rnd.hpp:15]   --->   Operation 56 'getelementptr' 'x_x1_V_addr' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %trunc_ln9, i19 %x_x1_V_addr" [../src/./write_mem_rnd.hpp:15]   --->   Operation 57 'store' 'store_ln15' <Predicate = (trunc_ln1559 == 1)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:16]   --->   Operation 58 'br' 'br_ln16' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul7_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:10]   --->   Operation 59 'partselect' 'tmp_1' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i19 %tmp_1"   --->   Operation 60 'zext' 'zext_ln587_1' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_1" [../src/./write_mem_rnd.hpp:18]   --->   Operation 61 'getelementptr' 'x_x2_V_addr' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %trunc_ln9, i19 %x_x2_V_addr" [../src/./write_mem_rnd.hpp:18]   --->   Operation 62 'store' 'store_ln18' <Predicate = (trunc_ln1559 == 2)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:19]   --->   Operation 63 'br' 'br_ln19' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:10]   --->   Operation 64 'partselect' 'tmp' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i19 %tmp"   --->   Operation 65 'zext' 'zext_ln587' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587" [../src/./write_mem_rnd.hpp:12]   --->   Operation 66 'getelementptr' 'x_x0_V_addr' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln12 = store i8 %trunc_ln9, i19 %x_x0_V_addr" [../src/./write_mem_rnd.hpp:12]   --->   Operation 67 'store' 'store_ln12' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln13 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:13]   --->   Operation 68 'br' 'br_ln13' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_load_1 = load i21 %ret" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 69 'load' 'ret_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.12ns)   --->   "%add_ln14_1 = add i21 %ret_load_1, i21 1" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 70 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.90ns)   --->   "%icmp_ln14_1 = icmp_ult  i21 %add_ln14_1, i21 3" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 71 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.39ns)   --->   "%select_ln14 = select i1 %icmp_ln14_1, i21 %add_ln14_1, i21 0" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 72 'select' 'select_ln14' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln1559 = store i504 %trunc_ln2, i504 %shiftreg"   --->   Operation 73 'store' 'store_ln1559' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln10 = store i42 %add_ln10, i42 %phi_mul" [../src/./write_mem_rnd.hpp:10]   --->   Operation 74 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln10 = store i42 %add_ln10_1, i42 %phi_mul5" [../src/./write_mem_rnd.hpp:10]   --->   Operation 75 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 76 [1/1] (0.46ns)   --->   "%store_ln10 = store i42 %add_ln10_2, i42 %phi_mul7" [../src/./write_mem_rnd.hpp:10]   --->   Operation 76 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln14 = store i21 %select_ln14, i21 %ret" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 77 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret                (alloca           ) [ 0111]
phi_mul7           (alloca           ) [ 0111]
phi_mul5           (alloca           ) [ 0111]
phi_mul            (alloca           ) [ 0111]
shiftreg           (alloca           ) [ 0111]
i_V                (alloca           ) [ 0100]
sext_ln14_read     (read             ) [ 0000]
sext_ln14_cast     (sext             ) [ 0110]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_V_1              (load             ) [ 0000]
icmp_ln14          (icmp             ) [ 0111]
i                  (add              ) [ 0000]
br_ln14            (br               ) [ 0000]
trunc_ln14         (trunc            ) [ 0000]
icmp_ln9           (icmp             ) [ 0111]
store_ln14         (store            ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
gmem_addr          (getelementptr    ) [ 0000]
empty              (speclooptripcount) [ 0000]
gmem_addr_read     (read             ) [ 0101]
shiftreg_load      (load             ) [ 0000]
zext_ln14          (zext             ) [ 0000]
specpipeline_ln321 (specpipeline     ) [ 0000]
specloopname_ln321 (specloopname     ) [ 0000]
br_ln9             (br               ) [ 0000]
br_ln9             (br               ) [ 0000]
empty_25           (phi              ) [ 0101]
ret_load           (load             ) [ 0000]
phi_mul7_load      (load             ) [ 0000]
phi_mul5_load      (load             ) [ 0000]
phi_mul_load       (load             ) [ 0000]
trunc_ln9          (trunc            ) [ 0000]
trunc_ln2          (partselect       ) [ 0000]
trunc_ln1559       (trunc            ) [ 0101]
add_ln10           (add              ) [ 0000]
add_ln10_1         (add              ) [ 0000]
add_ln10_2         (add              ) [ 0000]
switch_ln10        (switch           ) [ 0000]
tmp_2              (partselect       ) [ 0000]
zext_ln587_2       (zext             ) [ 0000]
x_x1_V_addr        (getelementptr    ) [ 0000]
store_ln15         (store            ) [ 0000]
br_ln16            (br               ) [ 0000]
tmp_1              (partselect       ) [ 0000]
zext_ln587_1       (zext             ) [ 0000]
x_x2_V_addr        (getelementptr    ) [ 0000]
store_ln18         (store            ) [ 0000]
br_ln19            (br               ) [ 0000]
tmp                (partselect       ) [ 0000]
zext_ln587         (zext             ) [ 0000]
x_x0_V_addr        (getelementptr    ) [ 0000]
store_ln12         (store            ) [ 0000]
br_ln13            (br               ) [ 0000]
ret_load_1         (load             ) [ 0000]
add_ln14_1         (add              ) [ 0000]
icmp_ln14_1        (icmp             ) [ 0000]
select_ln14        (select           ) [ 0000]
store_ln1559       (store            ) [ 0000]
store_ln10         (store            ) [ 0000]
store_ln10         (store            ) [ 0000]
store_ln10         (store            ) [ 0000]
store_ln14         (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_x0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_x2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i504.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="ret_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="phi_mul7_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul7/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="phi_mul5_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="phi_mul_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="shiftreg_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln14_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="58" slack="0"/>
<pin id="112" dir="0" index="1" bw="58" slack="0"/>
<pin id="113" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln14_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="gmem_addr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="x_x1_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="19" slack="0"/>
<pin id="125" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln15_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="19" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_x2_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="19" slack="0"/>
<pin id="138" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln18_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="19" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="x_x0_V_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="19" slack="0"/>
<pin id="151" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln12_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="19" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="empty_25_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="162" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_25 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="empty_25_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="512" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="504" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_25/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln14_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="58" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="21" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="504" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="42" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="42" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="42" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="21" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_V_1_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="21" slack="0"/>
<pin id="205" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln14_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="21" slack="0"/>
<pin id="208" dir="0" index="1" bw="21" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="21" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln14_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="21" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln9_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln14_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="21" slack="0"/>
<pin id="230" dir="0" index="1" bw="21" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="gmem_addr_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="512" slack="0"/>
<pin id="235" dir="0" index="1" bw="58" slack="1"/>
<pin id="236" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shiftreg_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="504" slack="2"/>
<pin id="241" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln14_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="504" slack="0"/>
<pin id="244" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="ret_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="21" slack="2"/>
<pin id="249" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="phi_mul7_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="42" slack="2"/>
<pin id="252" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul7_load/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="phi_mul5_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="42" slack="2"/>
<pin id="255" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul5_load/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="phi_mul_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="42" slack="2"/>
<pin id="258" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln9_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="512" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="504" slack="0"/>
<pin id="268" dir="0" index="1" bw="512" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="0" index="3" bw="10" slack="0"/>
<pin id="271" dir="1" index="4" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln1559_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="21" slack="0"/>
<pin id="278" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1559/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln10_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="42" slack="0"/>
<pin id="282" dir="0" index="1" bw="23" slack="0"/>
<pin id="283" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln10_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="42" slack="0"/>
<pin id="288" dir="0" index="1" bw="23" slack="0"/>
<pin id="289" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln10_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="42" slack="0"/>
<pin id="294" dir="0" index="1" bw="23" slack="0"/>
<pin id="295" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_2/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="19" slack="0"/>
<pin id="300" dir="0" index="1" bw="42" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="0" index="3" bw="7" slack="0"/>
<pin id="303" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln587_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="19" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="19" slack="0"/>
<pin id="315" dir="0" index="1" bw="42" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln587_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="19" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="19" slack="0"/>
<pin id="330" dir="0" index="1" bw="42" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln587_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="19" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="ret_load_1_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="21" slack="2"/>
<pin id="345" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load_1/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln14_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="21" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln14_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="21" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln14_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="21" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln1559_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="504" slack="0"/>
<pin id="368" dir="0" index="1" bw="504" slack="2"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1559/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln10_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="42" slack="0"/>
<pin id="373" dir="0" index="1" bw="42" slack="2"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln10_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="42" slack="0"/>
<pin id="378" dir="0" index="1" bw="42" slack="2"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln10_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="42" slack="0"/>
<pin id="383" dir="0" index="1" bw="42" slack="2"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln14_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="21" slack="0"/>
<pin id="388" dir="0" index="1" bw="21" slack="2"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="391" class="1005" name="ret_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="21" slack="0"/>
<pin id="393" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="399" class="1005" name="phi_mul7_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="42" slack="0"/>
<pin id="401" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul7 "/>
</bind>
</comp>

<comp id="406" class="1005" name="phi_mul5_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="42" slack="0"/>
<pin id="408" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul5 "/>
</bind>
</comp>

<comp id="413" class="1005" name="phi_mul_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="42" slack="0"/>
<pin id="415" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="420" class="1005" name="shiftreg_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="504" slack="0"/>
<pin id="422" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="427" class="1005" name="i_V_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="21" slack="0"/>
<pin id="429" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="434" class="1005" name="sext_ln14_cast_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14_cast "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln14_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="443" class="1005" name="icmp_ln9_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="447" class="1005" name="gmem_addr_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="512" slack="1"/>
<pin id="449" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="82" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="82" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="172"><net_src comp="110" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="203" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="212" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="233" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="262"><net_src comp="163" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="163" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="247" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="256" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="253" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="250" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="253" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="78" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="80" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="298" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="250" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="78" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="256" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="78" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="328" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="346" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="266" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="280" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="286" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="292" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="358" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="86" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="402"><net_src comp="90" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="409"><net_src comp="94" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="416"><net_src comp="98" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="423"><net_src comp="102" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="430"><net_src comp="106" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="437"><net_src comp="169" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="442"><net_src comp="206" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="222" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="116" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="163" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_x0_V | {3 }
	Port: x_x1_V | {3 }
	Port: x_x2_V | {3 }
 - Input state : 
	Port: interleave_manual_rnd_Pipeline_LOAD : gmem | {2 }
	Port: interleave_manual_rnd_Pipeline_LOAD : sext_ln14 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_V_1 : 1
		icmp_ln14 : 2
		i : 2
		br_ln14 : 3
		trunc_ln14 : 2
		icmp_ln9 : 3
		store_ln14 : 3
	State 2
		gmem_addr_read : 1
	State 3
		zext_ln14 : 1
		empty_25 : 2
		trunc_ln9 : 3
		trunc_ln2 : 3
		trunc_ln1559 : 1
		add_ln10 : 1
		add_ln10_1 : 1
		add_ln10_2 : 1
		switch_ln10 : 2
		tmp_2 : 1
		zext_ln587_2 : 2
		x_x1_V_addr : 3
		store_ln15 : 4
		tmp_1 : 1
		zext_ln587_1 : 2
		x_x2_V_addr : 3
		store_ln18 : 4
		tmp : 1
		zext_ln587 : 2
		x_x0_V_addr : 3
		store_ln12 : 4
		add_ln14_1 : 1
		icmp_ln14_1 : 2
		select_ln14 : 3
		store_ln1559 : 4
		store_ln10 : 2
		store_ln10 : 2
		store_ln10 : 2
		store_ln14 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |          i_fu_212          |    0    |    28   |
|          |       add_ln10_fu_280      |    0    |    49   |
|    add   |      add_ln10_1_fu_286     |    0    |    49   |
|          |      add_ln10_2_fu_292     |    0    |    49   |
|          |      add_ln14_1_fu_346     |    0    |    28   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln14_fu_206      |    0    |    15   |
|   icmp   |       icmp_ln9_fu_222      |    0    |    10   |
|          |     icmp_ln14_1_fu_352     |    0    |    15   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln14_fu_358     |    0    |    21   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln14_read_read_fu_110 |    0    |    0    |
|          | gmem_addr_read_read_fu_116 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln14_cast_fu_169   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln14_fu_218     |    0    |    0    |
|   trunc  |      trunc_ln9_fu_259      |    0    |    0    |
|          |     trunc_ln1559_fu_276    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln14_fu_242      |    0    |    0    |
|   zext   |     zext_ln587_2_fu_308    |    0    |    0    |
|          |     zext_ln587_1_fu_323    |    0    |    0    |
|          |      zext_ln587_fu_338     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln2_fu_266      |    0    |    0    |
|partselect|        tmp_2_fu_298        |    0    |    0    |
|          |        tmp_1_fu_313        |    0    |    0    |
|          |         tmp_fu_328         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   264   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_25_reg_160   |   512  |
|gmem_addr_read_reg_447|   512  |
|      i_V_reg_427     |   21   |
|   icmp_ln14_reg_439  |    1   |
|   icmp_ln9_reg_443   |    1   |
|   phi_mul5_reg_406   |   42   |
|   phi_mul7_reg_399   |   42   |
|    phi_mul_reg_413   |   42   |
|      ret_reg_391     |   21   |
|sext_ln14_cast_reg_434|   64   |
|   shiftreg_reg_420   |   504  |
+----------------------+--------+
|         Total        |  1762  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   264  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1762  |    -   |
+-----------+--------+--------+
|   Total   |  1762  |   264  |
+-----------+--------+--------+
