{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541462438075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541462438081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 16:00:37 2018 " "Processing started: Mon Nov 05 16:00:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541462438081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462438081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462438082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541462438612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541462438612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarysearch_datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file binarysearch_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binarysearch_datapath " "Found entity 1: binarysearch_datapath" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541462451516 ""} { "Info" "ISGN_ENTITY_NAME" "2 binarysearch_datapath_testbench " "Found entity 2: binarysearch_datapath_testbench" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541462451516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462451516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarysearch_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file binarysearch_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binarysearch_controller " "Found entity 1: binarysearch_controller" {  } { { "binarysearch_controller.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541462451518 ""} { "Info" "ISGN_ENTITY_NAME" "2 binarysearch_controller_testbench " "Found entity 2: binarysearch_controller_testbench" {  } { { "binarysearch_controller.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_controller.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541462451518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462451518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x8_1p.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x8_1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x8_1p " "Found entity 1: ram32x8_1p" {  } { { "ram32x8_1p.v" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/ram32x8_1p.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541462451519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462451519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "binarysearch_datapath " "Elaborating entity \"binarysearch_datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541462451574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binarysearch_datapath.sv(37) " "Verilog HDL assignment warning at binarysearch_datapath.sv(37): truncated value with size 32 to match size of target (5)" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541462451575 "|binarysearch_datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binarysearch_datapath.sv(44) " "Verilog HDL assignment warning at binarysearch_datapath.sv(44): truncated value with size 32 to match size of target (5)" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541462451576 "|binarysearch_datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binarysearch_datapath.sv(45) " "Verilog HDL assignment warning at binarysearch_datapath.sv(45): truncated value with size 32 to match size of target (5)" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541462451576 "|binarysearch_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] binarysearch_datapath.sv(21) " "Inferred latch for \"M\[0\]\" at binarysearch_datapath.sv(21)" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462451577 "|binarysearch_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] binarysearch_datapath.sv(21) " "Inferred latch for \"M\[1\]\" at binarysearch_datapath.sv(21)" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462451577 "|binarysearch_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] binarysearch_datapath.sv(21) " "Inferred latch for \"M\[2\]\" at binarysearch_datapath.sv(21)" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462451577 "|binarysearch_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] binarysearch_datapath.sv(21) " "Inferred latch for \"M\[3\]\" at binarysearch_datapath.sv(21)" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462451577 "|binarysearch_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] binarysearch_datapath.sv(21) " "Inferred latch for \"M\[4\]\" at binarysearch_datapath.sv(21)" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462451577 "|binarysearch_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x8_1p ram32x8_1p:mem " "Elaborating entity \"ram32x8_1p\" for hierarchy \"ram32x8_1p:mem\"" {  } { { "binarysearch_datapath.sv" "mem" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541462451606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram32x8_1p:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram32x8_1p:mem\|altsyncram:altsyncram_component\"" {  } { { "ram32x8_1p.v" "altsyncram_component" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/ram32x8_1p.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541462451662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram32x8_1p:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram32x8_1p:mem\|altsyncram:altsyncram_component\"" {  } { { "ram32x8_1p.v" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/ram32x8_1p.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541462451664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram32x8_1p:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram32x8_1p:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_mult3.mif " "Parameter \"init_file\" = \"ram_mult3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541462451665 ""}  } { { "ram32x8_1p.v" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/ram32x8_1p.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541462451665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jhq1 " "Found entity 1: altsyncram_jhq1" {  } { { "db/altsyncram_jhq1.tdf" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/db/altsyncram_jhq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541462451726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462451726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jhq1 ram32x8_1p:mem\|altsyncram:altsyncram_component\|altsyncram_jhq1:auto_generated " "Elaborating entity \"altsyncram_jhq1\" for hierarchy \"ram32x8_1p:mem\|altsyncram:altsyncram_component\|altsyncram_jhq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541462451726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "M\[4\] GND " "Pin \"M\[4\]\" is stuck at GND" {  } { { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541462452442 "|binarysearch_datapath|M[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541462452442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541462452610 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram32x8_1p:mem\|altsyncram:altsyncram_component\|altsyncram_jhq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ram32x8_1p:mem\|altsyncram:altsyncram_component\|altsyncram_jhq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jhq1.tdf" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/db/altsyncram_jhq1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram32x8_1p.v" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/ram32x8_1p.v" 86 0 0 } } { "binarysearch_datapath.sv" "" { Text "C:/Users/Kelvin L/Desktop/repo/EE371/EE371_Lab4/binarysearch_datapath.sv" 24 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541462452953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541462453180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541462453180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541462453340 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541462453340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541462453340 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541462453340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541462453340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541462453415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 16:00:53 2018 " "Processing ended: Mon Nov 05 16:00:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541462453415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541462453415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541462453415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541462453415 ""}
