;
;	Disassembled by:
;		DASMx object code disassembler
;		(c) Copyright 1996-2003   Conquest Consultants
;		Version 1.40 (Oct 18 2003)
;
;	File:		chorus_1_volume_fixed_full_mem.bin
;
;	Size:		32256 bytes
;	Checksum:	B396
;	CRC-32:		67C67445
;
;	Date:		Thu Jun 21 10:51:26 2018
;
;	CPU:		Motorola 68HC05 (68HC05 family)
;
;
;
	org	$0000
L0000:
PortA:
	db	$00
L0001:
PortB:
	db	$00
L0002:
PortC:
	db	$00
L0003:
PortD:
	db	$00
L0004:
DDRA:
	db	$00
L0005:
DDRB:
	db	$00
L0006:
DDRC:
	db	$00
L0007:
EEPROM_ECLK_control:
	db	$00
L0008:
ADDATA:
	db	$00
L0009:
ADSTAT:
	db	$00
L000A:
PLMA:
	db	$00
L000B:
PLMB:
	db	$00
L000C:
Miscell:
	db	$00
L000D:
BAUD:
	db	$00
L000E:
SCCR1:
	db	$00
L000F:
SCCR2:
	db	$00
L0010:
SCSR:
	db	$00
L0011:
SCDR:
	db	$00
L0012:
TCR:
	db	$00
L0013:
TSR:
	db	$00
L0014:
ICH1:
	db	$00
L0015:
ICL1:
	db	$00
L0016:
OCH1:
	db	$00
L0017:
OCL1:
	db	$00
L0018:
TCH:
	db	$00
L0019:
TCL:
	db	$00
L001A:
ACH:
	db	$00
L001B:
ACL:
	db	$00
L001C:
ICH2:
	db	$00
L001D:
ICL2:
	db	$00
L001E:
OCH2:
	db	$00
L001F:
OCL2:
	db	$00
L0020:
RESERVED:
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
	db	$00
L004F:
X004F:
	db	$00
L0050:
RAM1_050:
	db	$00
L0051:
RAM1_051:
	db	$00
L0052:
RAM1_052:
	db	$00
L0053:
RAM1_053:
	db	$00
L0054:
RAM1_054:
	db	$00
L0055:
RAM1_055:
	db	$00
L0056:
RAM1_056:
	db	$00
L0057:
RAM1_057:
	db	$00
L0058:
RAM1_058:
	db	$00
L0059:
RAM1_059:
	db	$00
L005A:
RAM1_05a:
	db	$00
L005B:
RAM1_05b:
	db	$00
L005C:
RAM1_05c:
	db	$00
L005D:
RAM1_05d:
	db	$00
L005E:
RAM1_05e:
	db	$00
L005F:
RAM1_05f:
	db	$00
L0060:
RAM1_060:
	db	$00
L0061:
RAM1_061:
	db	$00
L0062:
RAM1_062:
	db	$00
L0063:
RAM1_063:
	db	$00
L0064:
RAM1_064:
	db	$00
L0065:
RAM1_065:
	db	$00
L0066:
RAM1_066:
	db	$00
L0067:
RAM1_067:
	db	$00
L0068:
RAM1_068:
	db	$00
L0069:
RAM1_069:
	db	$00
L006A:
RAM1_06a:
	db	$00
L006B:
RAM1_06b:
	db	$00
L006C:
RAM1_06c:
	db	$00
L006D:
RAM1_06d:
	db	$00
L006E:
RAM1_06e:
	db	$00
L006F:
RAM1_06f:
	db	$00
L0070:
RAM1_070:
	db	$00
L0071:
RAM1_071:
	db	$00
L0072:
RAM1_072:
	db	$00
L0073:
RAM1_073:
	db	$00
L0074:
RAM1_074:
	db	$00
L0075:
RAM1_075:
	db	$00
L0076:
RAM1_076:
	db	$00
L0077:
RAM1_077:
	db	$00
L0078:
RAM1_078:
	db	$00
L0079:
RAM1_079:
	db	$00
L007A:
RAM1_07a:
	db	$00
L007B:
RAM1_07b:
	db	$00
L007C:
RAM1_07c:
	db	$00
L007D:
RAM1_07d:
	db	$00
L007E:
RAM1_07e:
	db	$00
L007F:
RAM1_07f:
	db	$00
L0080:
RAM1_080:
	db	$00
L0081:
RAM1_081:
	db	$00
L0082:
RAM1_082:
	db	$00
L0083:
RAM1_083:
	db	$00
L0084:
RAM1_084:
	db	$00
L0085:
RAM1_085:
	db	$00
L0086:
RAM1_086:
	db	$00
L0087:
RAM1_087:
	db	$00
L0088:
RAM1_088:
	db	$00
L0089:
RAM1_089:
	db	$00
L008A:
RAM1_08a:
	db	$00
L008B:
RAM1_08b:
	db	$00
L008C:
RAM1_08c:
	db	$00
L008D:
RAM1_08d:
	db	$00
L008E:
RAM1_08e:
	db	$00
L008F:
RAM1_08f:
	db	$00
L0090:
RAM1_090:
	db	$00
L0091:
RAM1_091:
	db	$00
L0092:
RAM1_092:
	db	$00
L0093:
RAM1_093:
	db	$00
L0094:
RAM1_094:
	db	$00
L0095:
RAM1_095:
	db	$00
L0096:
RAM1_096:
	db	$00
L0097:
RAM1_097:
	db	$00
L0098:
RAM1_098:
	db	$00
L0099:
RAM1_099:
	db	$00
L009A:
RAM1_09a:
	db	$00
L009B:
RAM1_09b:
	db	$00
L009C:
RAM1_09c:
	db	$00
L009D:
RAM1_09d:
	db	$00
L009E:
RAM1_09e:
	db	$00
L009F:
RAM1_09f:
	db	$00
L00A0:
RAM1_0a0:
	db	$00
L00A1:
RAM1_0a1:
	db	$00
L00A2:
RAM1_0a2:
	db	$00
L00A3:
RAM1_0a3:
	db	$00
L00A4:
RAM1_0a4:
	db	$00
L00A5:
RAM1_0a5:
	db	$00
L00A6:
RAM1_0a6:
	db	$00
L00A7:
RAM1_0a7:
	db	$00
L00A8:
RAM1_0a8:
	db	$00
L00A9:
RAM1_0a9:
	db	$00
L00AA:
RAM1_0aa:
	db	$00
L00AB:
RAM1_0ab:
	db	$00
L00AC:
RAM1_0ac:
	db	$00
L00AD:
RAM1_0ad:
	db	$00
L00AE:
RAM1_0ae:
	db	$00
L00AF:
RAM1_0af:
	db	$00
L00B0:
RAM1_0b0:
	db	$00
L00B1:
RAM1_0b1:
	db	$00
L00B2:
RAM1_0b2:
	db	$00
L00B3:
RAM1_0b3:
	db	$00
L00B4:
RAM1_0b4:
	db	$00
L00B5:
RAM1_0b5:
	db	$00
L00B6:
RAM1_0b6:
	db	$00
L00B7:
RAM1_0b7:
	db	$00
L00B8:
RAM1_0b8:
	db	$00
L00B9:
RAM1_0b9:
	db	$00
L00BA:
RAM1_0ba:
	db	$00
L00BB:
RAM1_0bb:
	db	$00
L00BC:
RAM1_0bc:
	db	$00
L00BD:
RAM1_0bd:
	db	$00
L00BE:
RAM1_0be:
	db	$00
L00BF:
RAM1_0bf:
	db	$00
L00C0:
STACK_0c0:
	db	$00
L00C1:
STACK_0c1:
	db	$00
L00C2:
STACK_0c2:
	db	$00
L00C3:
STACK_0c3:
	db	$00
L00C4:
STACK_0c4:
	db	$00
L00C5:
STACK_0c5:
	db	$00
L00C6:
STACK_0c6:
	db	$00
L00C7:
STACK_0c7:
	db	$00
L00C8:
STACK_0c8:
	db	$00
L00C9:
STACK_0c9:
	db	$00
L00CA:
STACK_0ca:
	db	$00
L00CB:
STACK_0cb:
	db	$00
L00CC:
STACK_0cc:
	db	$00
L00CD:
STACK_0cd:
	db	$00
L00CE:
STACK_0ce:
	db	$00
L00CF:
STACK_0cf:
	db	$00
L00D0:
STACK_0d0:
	db	$00
L00D1:
STACK_0d1:
	db	$00
L00D2:
STACK_0d2:
	db	$00
L00D3:
STACK_0d3:
	db	$00
L00D4:
STACK_0d4:
	db	$00
L00D5:
STACK_0d5:
	db	$00
L00D6:
STACK_0d6:
	db	$00
L00D7:
STACK_0d7:
	db	$00
L00D8:
STACK_0d8:
	db	$00
L00D9:
STACK_0d9:
	db	$00
L00DA:
STACK_0da:
	db	$00
L00DB:
STACK_0db:
	db	$00
L00DC:
STACK_0dc:
	db	$00
L00DD:
STACK_0dd:
	db	$00
L00DE:
STACK_0de:
	db	$00
L00DF:
STACK_0df:
	db	$00
L00E0:
STACK_0e0:
	db	$00
L00E1:
STACK_0e1:
	db	$00
L00E2:
STACK_0e2:
	db	$00
L00E3:
STACK_0e3:
	db	$00
L00E4:
STACK_0e4:
	db	$00
L00E5:
STACK_0e5:
	db	$00
L00E6:
STACK_0e6:
	db	$00
L00E7:
STACK_0e7:
	db	$00
L00E8:
STACK_0e8:
	db	$00
L00E9:
STACK_0e9:
	db	$00
L00EA:
STACK_0ea:
	db	$00
L00EB:
STACK_0eb:
	db	$00
L00EC:
STACK_0ec:
	db	$00
L00ED:
STACK_0ed:
	db	$00
L00EE:
STACK_0ee:
	db	$00
L00EF:
STACK_0ef:
	db	$00
L00F0:
STACK_0f0:
	db	$00
L00F1:
STACK_0f1:
	db	$00
L00F2:
STACK_0f2:
	db	$00
L00F3:
STACK_0f3:
	db	$00
L00F4:
STACK_0f4:
	db	$00
L00F5:
STACK_0f5:
	db	$00
L00F6:
STACK_0f6:
	db	$00
L00F7:
STACK_0f7:
	db	$00
L00F8:
STACK_0f8:
	db	$00
L00F9:
STACK_0f9:
	db	$00
L00FA:
STACK_0fa:
	db	$00
L00FB:
STACK_0fb:
	db	$00
L00FC:
STACK_0fc:
	db	$00
L00FD:
STACK_0fd:
	db	$00
L00FE:
STACK_0fe:
	db	$00
L00FF:
STACK_0ff:
	db	$00
L0100:
OPTR:
	db	$7F
L0101:
SEC_CODE1:
	db	$43
L0102:
SEC_CODE2:
	db	$21
L0103:
SEC_MODE:
	db	$A0
L0104:
EEPROM_0104:
	db	$FE
L0105:
EEPROM_0105:
	db	$C7
L0106:
EEPROM_0106:
	db	$91
L0107:
EEPROM_0107:
	db	$6C
L0108:
EEPROM_0108:
	db	$48
L0109:
EEPROM_0109:
	db	$24
L010A:
EEPROM_010a:
	db	$FE
L010B:
EEPROM_010b:
	db	$FD
L010C:
EEPROM_010c:
	db	$FC
L010D:
EEPROM_010d:
	db	$65
L010E:
EEPROM_010e:
	db	$32
L010F:
EEPROM_010f:
	db	$02
L0110:
EEPROM_0110:
	db	$3C
L0111:
EEPROM_0111:
	db	$28
L0112:
EEPROM_0112:
	db	$5A
L0113:
EEPROM_0113:
	db	$00
L0114:
EEPROM_0114:
	db	$FE
L0115:
EEPROM_0115:
	db	$05
L0116:
EEPROM_0116:
	db	$04
L0117:
EEPROM_0117:
	db	$03
L0118:
EEPROM_0118:
	db	$02
L0119:
EEPROM_0119:
	db	$01
L011A:
EEPROM_011a:
	db	$B1
L011B:
EEPROM_011b:
	db	$8B
L011C:
EEPROM_011c:
	db	$65
L011D:
EEPROM_011d:
	db	$4C
L011E:
EEPROM_011e:
	db	$32
L011F:
EEPROM_011f:
	db	$19
L0120:
EEPROM_0120:
	db	$01
L0121:
EEPROM_0121:
	db	$9E
L0122:
EEPROM_0122:
	db	$00
L0123:
EEPROM_0123:
	db	$00
L0124:
EEPROM_0124:
	db	$FE
L0125:
EEPROM_0125:
	db	$FD
L0126:
EEPROM_0126:
	db	$72
L0127:
EEPROM_0127:
	db	$32
L0128:
EEPROM_0128:
	db	$1B
L0129:
EEPROM_0129:
	db	$02
L012A:
EEPROM_012a:
	db	$80
L012B:
EEPROM_012b:
	db	$7E
L012C:
EEPROM_012c:
	db	$06
L012D:
EEPROM_012d:
	db	$05
L012E:
EEPROM_012e:
	db	$04
L012F:
EEPROM_012f:
	db	$03
L0130:
EEPROM_0130:
	db	$7F
L0131:
SEC_CODE1:
	db	$43
L0132:
SEC_CODE2:
	db	$21
L0133:
SEC_MODE:
	db	$A0
L0134:
EEPROM_0134:
	db	$FE
L0135:
EEPROM_0135:
	db	$C7
L0136:
EEPROM_0136:
	db	$91
L0137:
EEPROM_0137:
	db	$6C
L0138:
EEPROM_0138:
	db	$48
L0139:
EEPROM_0139:
	db	$24
L013A:
EEPROM_013a:
	db	$FE
L013B:
EEPROM_013b:
	db	$FD
L013C:
EEPROM_013c:
	db	$FC
L013D:
EEPROM_013d:
	db	$65
L013E:
EEPROM_013e:
	db	$32
L013F:
EEPROM_013f:
	db	$02
L0140:
EEPROM_0140:
	db	$3C
L0141:
EEPROM_0141:
	db	$28
L0142:
EEPROM_0142:
	db	$5A
L0143:
EEPROM_0143:
	db	$00
L0144:
EEPROM_0144:
	db	$FE
L0145:
EEPROM_0145:
	db	$05
L0146:
EEPROM_0146:
	db	$04
L0147:
EEPROM_0147:
	db	$03
L0148:
EEPROM_0148:
	db	$02
L0149:
EEPROM_0149:
	db	$01
L014A:
EEPROM_014a:
	db	$B1
L014B:
EEPROM_014b:
	db	$8B
L014C:
EEPROM_014c:
	db	$65
L014D:
EEPROM_014d:
	db	$4C
L014E:
EEPROM_014e:
	db	$32
L014F:
EEPROM_014f:
	db	$19
L0150:
EEPROM_0150:
	db	$01
L0151:
EEPROM_0151:
	db	$9E
L0152:
EEPROM_0152:
	db	$00
L0153:
EEPROM_0153:
	db	$00
L0154:
EEPROM_0154:
	db	$FE
L0155:
EEPROM_0155:
	db	$FD
L0156:
EEPROM_0156:
	db	$72
L0157:
EEPROM_0157:
	db	$32
L0158:
EEPROM_0158:
	db	$1B
L0159:
EEPROM_0159:
	db	$02
L015A:
EEPROM_015a:
	db	$80
L015B:
EEPROM_015b:
	db	$7E
L015C:
EEPROM_015c:
	db	$06
L015D:
EEPROM_015d:
	db	$05
L015E:
EEPROM_015e:
	db	$04
L015F:
EEPROM_015f:
	db	$03
L0160:
EEPROM_0160:
	db	$7F
L0161:
SEC_CODE1:
	db	$43
L0162:
SEC_CODE2:
	db	$21
L0163:
SEC_MODE:
	db	$A0
L0164:
EEPROM_0164:
	db	$FE
L0165:
EEPROM_0165:
	db	$C7
L0166:
EEPROM_0166:
	db	$91
L0167:
EEPROM_0167:
	db	$6C
L0168:
EEPROM_0168:
	db	$48
L0169:
EEPROM_0169:
	db	$24
L016A:
EEPROM_016a:
	db	$FE
L016B:
EEPROM_016b:
	db	$FD
L016C:
EEPROM_016c:
	db	$FC
L016D:
EEPROM_016d:
	db	$65
L016E:
EEPROM_016e:
	db	$32
L016F:
EEPROM_016f:
	db	$02
L0170:
EEPROM_0170:
	db	$3C
L0171:
EEPROM_0171:
	db	$28
L0172:
EEPROM_0172:
	db	$5A
L0173:
EEPROM_0173:
	db	$00
L0174:
EEPROM_0174:
	db	$FE
L0175:
EEPROM_0175:
	db	$05
L0176:
EEPROM_0176:
	db	$04
L0177:
EEPROM_0177:
	db	$03
L0178:
EEPROM_0178:
	db	$02
L0179:
EEPROM_0179:
	db	$01
L017A:
EEPROM_017a:
	db	$B1
L017B:
EEPROM_017b:
	db	$8B
L017C:
EEPROM_017c:
	db	$65
L017D:
EEPROM_017d:
	db	$4C
L017E:
EEPROM_017e:
	db	$32
L017F:
EEPROM_017f:
	db	$19
L0180:
EEPROM_0180:
	db	$01
L0181:
EEPROM_0181:
	db	$9E
L0182:
EEPROM_0182:
	db	$00
L0183:
EEPROM_0183:
	db	$00
L0184:
EEPROM_0184:
	db	$FE
L0185:
EEPROM_0185:
	db	$FD
L0186:
EEPROM_0186:
	db	$72
L0187:
EEPROM_0187:
	db	$32
L0188:
EEPROM_0188:
	db	$1B
L0189:
EEPROM_0189:
	db	$02
L018A:
EEPROM_018a:
	db	$80
L018B:
EEPROM_018b:
	db	$7E
L018C:
EEPROM_018c:
	db	$06
L018D:
EEPROM_018d:
	db	$05
L018E:
EEPROM_018e:
	db	$04
L018F:
EEPROM_018f:
	db	$03
L0190:
EEPROM_0190:
	db	$41
L0191:
EEPROM_0191:
	db	$38
L0192:
EEPROM_0192:
	db	$20
L0193:
EEPROM_0193:
	db	$37
L0194:
EEPROM_0194:
	db	$35
L0195:
EEPROM_0195:
	db	$33
L0196:
EEPROM_0196:
	db	$30
L0197:
EEPROM_0197:
	db	$42
L0198:
EEPROM_0198:
	db	$00
L0199:
EEPROM_0199:
	db	$00
L019A:
EEPROM_019a:
	db	$00
L019B:
EEPROM_019b:
	db	$00
L019C:
EEPROM_019c:
	db	$00
L019D:
EEPROM_019d:
	db	$00
L019E:
EEPROM_019e:
	db	$00
L019F:
EEPROM_019f:
	db	$18
L01A0:
EEPROM_01a0:
	db	$03
L01A1:
EEPROM_01a1:
	db	$00
L01A2:
EEPROM_01a2:
	db	$00
L01A3:
EEPROM_01a3:
	db	$FD
L01A4:
EEPROM_01a4:
	db	$00
L01A5:
EEPROM_01a5:
	db	$00
L01A6:
EEPROM_01a6:
	db	$00
L01A7:
EEPROM_01a7:
	db	$02
L01A8:
EEPROM_01a8:
	db	$01
L01A9:
EEPROM_01a9:
	db	$03
L01AA:
EEPROM_01aa:
	db	$05
L01AB:
EEPROM_01ab:
	db	$04
L01AC:
EEPROM_01ac:
	db	$00
L01AD:
EEPROM_01ad:
	db	$01
L01AE:
EEPROM_01ae:
	db	$03
L01AF:
EEPROM_01af:
	db	$01
L01B0:
EEPROM_01b0:
	db	$42
L01B1:
EEPROM_01b1:
	db	$1A
L01B2:
EEPROM_01b2:
	db	$2A
L01B3:
EEPROM_01b3:
	db	$18
L01B4:
EEPROM_01b4:
	db	$41
L01B5:
EEPROM_01b5:
	db	$2A
L01B6:
EEPROM_01b6:
	db	$0B
L01B7:
EEPROM_01b7:
	db	$04
L01B8:
EEPROM_01b8:
	db	$1E
L01B9:
EEPROM_01b9:
	db	$00
L01BA:
EEPROM_01ba:
	db	$FF
L01BB:
EEPROM_01bb:
	db	$FF
L01BC:
EEPROM_01bc:
	db	$FF
L01BD:
EEPROM_01bd:
	db	$FF
L01BE:
EEPROM_01be:
	db	$00
L01BF:
EEPROM_01bf:
	db	$82
L01C0:
EEPROM_01c0:
	db	$00
L01C1:
EEPROM_01c1:
	db	$00
L01C2:
EEPROM_01c2:
	db	$33
L01C3:
EEPROM_01c3:
	db	$00
L01C4:
EEPROM_01c4:
	db	$00
L01C5:
EEPROM_01c5:
	db	$00
L01C6:
EEPROM_01c6:
	db	$33
L01C7:
EEPROM_01c7:
	db	$00
L01C8:
EEPROM_01c8:
	db	$00
L01C9:
EEPROM_01c9:
	db	$00
L01CA:
EEPROM_01ca:
	db	$00
L01CB:
EEPROM_01cb:
	db	$00
L01CC:
EEPROM_01cc:
	db	$00
L01CD:
EEPROM_01cd:
	db	$00
L01CE:
EEPROM_01ce:
	db	$00
L01CF:
EEPROM_01cf:
	db	$01
L01D0:
EEPROM_01d0:
	db	$FF
L01D1:
EEPROM_01d1:
	db	$FF
L01D2:
EEPROM_01d2:
	db	$FF
L01D3:
EEPROM_01d3:
	db	$FF
L01D4:
EEPROM_01d4:
	db	$FF
L01D5:
EEPROM_01d5:
	db	$FF
L01D6:
EEPROM_01d6:
	db	$FF
L01D7:
EEPROM_01d7:
	db	$FF
L01D8:
EEPROM_01d8:
	db	$FF
L01D9:
EEPROM_01d9:
	db	$FF
L01DA:
EEPROM_01da:
	db	$FF
L01DB:
EEPROM_01db:
	db	$FF
L01DC:
EEPROM_01dc:
	db	$FF
L01DD:
EEPROM_01dd:
	db	$FF
L01DE:
EEPROM_01de:
	db	$FF
L01DF:
EEPROM_01df:
	db	$FF
L01E0:
EEPROM_01e0:
	db	$FF
L01E1:
EEPROM_01e1:
	db	$FF
L01E2:
EEPROM_01e2:
	db	$FF
L01E3:
EEPROM_01e3:
	db	$FF
L01E4:
EEPROM_01e4:
	db	$FF
L01E5:
EEPROM_01e5:
	db	$FF
L01E6:
EEPROM_01e6:
	db	$FF
L01E7:
EEPROM_01e7:
	db	$FF
L01E8:
EEPROM_01e8:
	db	$FF
L01E9:
EEPROM_01e9:
	db	$FF
L01EA:
EEPROM_01ea:
	db	$FF
L01EB:
EEPROM_01eb:
	db	$FF
L01EC:
EEPROM_01ec:
	db	$FF
L01ED:
EEPROM_01ed:
	db	$FF
L01EE:
EEPROM_01ee:
	db	$FF
L01EF:
EEPROM_01ef:
	db	$FF
L01F0:
EEPROM_01f0:
	db	$FF
L01F1:
EEPROM_01f1:
	db	$FF
L01F2:
EEPROM_01f2:
	db	$FF
L01F3:
EEPROM_01f3:
	db	$FF
L01F4:
EEPROM_01f4:
	db	$FF
L01F5:
EEPROM_01f5:
	db	$FF
L01F6:
EEPROM_01f6:
	db	$FF
L01F7:
EEPROM_01f7:
	db	$FF
L01F8:
EEPROM_01f8:
	db	$FF
L01F9:
EEPROM_01f9:
	db	$FF
L01FA:
EEPROM_01fa:
	db	$FF
L01FB:
EEPROM_01fb:
	db	$FF
L01FC:
EEPROM_01fc:
	db	$FF
L01FD:
EEPROM_01fd:
	db	$FF
L01FE:
EEPROM_01fe:
	db	$FF
L01FF:
EEPROM_01ff:
	db	$FF
L0200:
BOT1_0200:
	db	$00
L0201:
BOT1_0201:
	db	$00
L0202:
BOT1_0202:
	db	$00
L0203:
BOT1_0203:
	db	$00
L0204:
BOT1_0204:
	db	$00
L0205:
BOT1_0205:
	db	$00
L0206:
BOT1_0206:
	db	$00
L0207:
BOT1_0207:
	db	$00
L0208:
BOT1_0208:
	db	$00
L0209:
BOT1_0209:
	db	$00
L020A:
BOT1_020a:
	db	$00
L020B:
BOT1_020b:
	db	$00
L020C:
BOT1_020c:
	db	$00
L020D:
BOT1_020d:
	db	$00
L020E:
BOT1_020e:
	db	$00
L020F:
BOT1_020f:
	db	$00
L0210:
BOT1_0210:
	db	$00
L0211:
BOT1_0211:
	db	$00
L0212:
BOT1_0212:
	db	$00
L0213:
BOT1_0213:
	db	$00
L0214:
BOT1_0214:
	db	$00
L0215:
BOT1_0215:
	db	$00
L0216:
BOT1_0216:
	db	$00
L0217:
BOT1_0217:
	db	$00
L0218:
BOT1_0218:
	db	$00
L0219:
BOT1_0219:
	db	$00
L021A:
BOT1_021a:
	db	$00
L021B:
BOT1_021b:
	db	$00
L021C:
BOT1_021c:
	db	$00
L021D:
BOT1_021d:
	db	$00
L021E:
BOT1_021e:
	db	$00
L021F:
BOT1_021f:
	db	$00
L0220:
BOT1_0220:
	db	$00
L0221:
BOT1_0221:
	db	$00
L0222:
BOT1_0222:
	db	$00
L0223:
BOT1_0223:
	db	$00
L0224:
BOT1_0224:
	db	$00
L0225:
BOT1_0225:
	db	$00
L0226:
BOT1_0226:
	db	$00
L0227:
BOT1_0227:
	db	$00
L0228:
BOT1_0228:
	db	$00
L0229:
BOT1_0229:
	db	$00
L022A:
BOT1_022a:
	db	$00
L022B:
BOT1_022b:
	db	$00
L022C:
BOT1_022c:
	db	$00
L022D:
BOT1_022d:
	db	$00
L022E:
BOT1_022e:
	db	$00
L022F:
BOT1_022f:
	db	$00
L0230:
BOT1_0230:
	db	$00
L0231:
BOT1_0231:
	db	$00
L0232:
BOT1_0232:
	db	$00
L0233:
BOT1_0233:
	db	$00
L0234:
BOT1_0234:
	db	$00
L0235:
BOT1_0235:
	db	$00
L0236:
BOT1_0236:
	db	$00
L0237:
BOT1_0237:
	db	$00
L0238:
BOT1_0238:
	db	$00
L0239:
BOT1_0239:
	db	$00
L023A:
BOT1_023a:
	db	$00
L023B:
BOT1_023b:
	db	$00
L023C:
BOT1_023c:
	db	$00
L023D:
BOT1_023d:
	db	$00
L023E:
BOT1_023e:
	db	$00
L023F:
BOT1_023f:
	db	$00
L0240:
BOT1_0240:
	db	$00
L0241:
BOT1_0241:
	db	$00
L0242:
BOT1_0242:
	db	$00
L0243:
BOT1_0243:
	db	$00
L0244:
BOT1_0244:
	db	$00
L0245:
BOT1_0245:
	db	$00
L0246:
BOT1_0246:
	db	$00
L0247:
BOT1_0247:
	db	$00
L0248:
BOT1_0248:
	db	$00
L0249:
BOT1_0249:
	db	$00
L024A:
BOT1_024a:
	db	$00
L024B:
BOT1_024b:
	db	$00
L024C:
BOT1_024c:
	db	$00
L024D:
BOT1_024d:
	db	$00
L024E:
BOT1_024e:
	db	$00
L024F:
BOT1_024f:
	db	$00
L0250:
RAM2_0250:
	db	$00
L0251:
RAM2_0251:
	db	$00
L0252:
RAM2_0252:
	db	$00
L0253:
RAM2_0253:
	db	$00
L0254:
RAM2_0254:
	db	$00
L0255:
RAM2_0255:
	db	$00
L0256:
RAM2_0256:
	db	$00
L0257:
RAM2_0257:
	db	$00
L0258:
RAM2_0258:
	db	$00
L0259:
RAM2_0259:
	db	$00
L025A:
RAM2_025a:
	db	$00
L025B:
RAM2_025b:
	db	$00
L025C:
RAM2_025c:
	db	$00
L025D:
RAM2_025d:
	db	$00
L025E:
RAM2_025e:
	db	$00
L025F:
RAM2_025f:
	db	$00
L0260:
RAM2_0260:
	db	$00
L0261:
RAM2_0261:
	db	$00
L0262:
RAM2_0262:
	db	$00
L0263:
RAM2_0263:
	db	$00
L0264:
RAM2_0264:
	db	$00
L0265:
RAM2_0265:
	db	$00
L0266:
RAM2_0266:
	db	$00
L0267:
RAM2_0267:
	db	$00
L0268:
RAM2_0268:
	db	$00
L0269:
RAM2_0269:
	db	$00
L026A:
RAM2_026a:
	db	$00
L026B:
RAM2_026b:
	db	$00
L026C:
RAM2_026c:
	db	$00
L026D:
RAM2_026d:
	db	$00
L026E:
RAM2_026e:
	db	$00
L026F:
RAM2_026f:
	db	$00
L0270:
RAM2_0270:
	db	$00
L0271:
RAM2_0271:
	db	$00
L0272:
RAM2_0272:
	db	$00
L0273:
RAM2_0273:
	db	$00
L0274:
RAM2_0274:
	db	$00
L0275:
RAM2_0275:
	db	$00
L0276:
RAM2_0276:
	db	$00
L0277:
RAM2_0277:
	db	$00
L0278:
RAM2_0278:
	db	$00
L0279:
RAM2_0279:
	db	$00
L027A:
RAM2_027a:
	db	$00
L027B:
RAM2_027b:
	db	$00
L027C:
RAM2_027c:
	db	$00
L027D:
RAM2_027d:
	db	$00
L027E:
RAM2_027e:
	db	$00
L027F:
RAM2_027f:
	db	$00
L0280:
RAM2_0280:
	db	$00
L0281:
RAM2_0281:
	db	$00
L0282:
RAM2_0282:
	db	$00
L0283:
RAM2_0283:
	db	$00
L0284:
RAM2_0284:
	db	$00
L0285:
RAM2_0285:
	db	$00
L0286:
RAM2_0286:
	db	$00
L0287:
RAM2_0287:
	db	$00
L0288:
RAM2_0288:
	db	$00
L0289:
RAM2_0289:
	db	$00
L028A:
RAM2_028a:
	db	$00
L028B:
RAM2_028b:
	db	$00
L028C:
RAM2_028c:
	db	$00
L028D:
RAM2_028d:
	db	$00
L028E:
RAM2_028e:
	db	$00
L028F:
RAM2_028f:
	db	$00
L0290:
RAM2_0290:
	db	$00
L0291:
RAM2_0291:
	db	$00
L0292:
RAM2_0292:
	db	$00
L0293:
RAM2_0293:
	db	$00
L0294:
RAM2_0294:
	db	$00
L0295:
RAM2_0295:
	db	$00
L0296:
RAM2_0296:
	db	$00
L0297:
RAM2_0297:
	db	$00
L0298:
RAM2_0298:
	db	$00
L0299:
RAM2_0299:
	db	$00
L029A:
RAM2_029a:
	db	$00
L029B:
RAM2_029b:
	db	$00
L029C:
RAM2_029c:
	db	$00
L029D:
RAM2_029d:
	db	$00
L029E:
RAM2_029e:
	db	$00
L029F:
RAM2_029f:
	db	$00
L02A0:
RAM2_02a0:
	db	$00
L02A1:
RAM2_02a1:
	db	$00
L02A2:
RAM2_02a2:
	db	$00
L02A3:
RAM2_02a3:
	db	$00
L02A4:
RAM2_02a4:
	db	$00
L02A5:
RAM2_02a5:
	db	$00
L02A6:
RAM2_02a6:
	db	$00
L02A7:
RAM2_02a7:
	db	$00
L02A8:
RAM2_02a8:
	db	$00
L02A9:
RAM2_02a9:
	db	$00
L02AA:
RAM2_02aa:
	db	$00
L02AB:
RAM2_02ab:
	db	$00
L02AC:
RAM2_02ac:
	db	$00
L02AD:
RAM2_02ad:
	db	$00
L02AE:
RAM2_02ae:
	db	$00
L02AF:
RAM2_02af:
	db	$00
L02B0:
RAM2_02b0:
	db	$00
L02B1:
RAM2_02b1:
	db	$00
L02B2:
RAM2_02b2:
	db	$00
L02B3:
RAM2_02b3:
	db	$00
L02B4:
RAM2_02b4:
	db	$00
L02B5:
RAM2_02b5:
	db	$00
L02B6:
RAM2_02b6:
	db	$00
L02B7:
RAM2_02b7:
	db	$00
L02B8:
RAM2_02b8:
	db	$00
L02B9:
RAM2_02b9:
	db	$00
L02BA:
RAM2_02ba:
	db	$00
L02BB:
RAM2_02bb:
	db	$00
L02BC:
RAM2_02bc:
	db	$00
L02BD:
RAM2_02bd:
	db	$00
L02BE:
RAM2_02be:
	db	$00
L02BF:
RAM2_02bf:
	db	$00
L02C0:
RAM2_02c0:
	db	$00
L02C1:
RAM2_02c1:
	db	$00
L02C2:
RAM2_02c2:
	db	$00
L02C3:
RAM2_02c3:
	db	$00
L02C4:
RAM2_02c4:
	db	$00
L02C5:
RAM2_02c5:
	db	$00
L02C6:
RAM2_02c6:
	db	$00
L02C7:
RAM2_02c7:
	db	$00
L02C8:
RAM2_02c8:
	db	$00
L02C9:
RAM2_02c9:
	db	$00
L02CA:
RAM2_02ca:
	db	$00
L02CB:
RAM2_02cb:
	db	$00
L02CC:
RAM2_02cc:
	db	$00
L02CD:
RAM2_02cd:
	db	$00
L02CE:
RAM2_02ce:
	db	$00
L02CF:
RAM2_02cf:
	db	$00
L02D0:
RAM2_02d0:
	db	$00
L02D1:
RAM2_02d1:
	db	$00
L02D2:
RAM2_02d2:
	db	$00
L02D3:
RAM2_02d3:
	db	$00
L02D4:
RAM2_02d4:
	db	$00
L02D5:
RAM2_02d5:
	db	$00
L02D6:
RAM2_02d6:
	db	$00
L02D7:
RAM2_02d7:
	db	$00
L02D8:
RAM2_02d8:
	db	$00
L02D9:
RAM2_02d9:
	db	$00
L02DA:
RAM2_02da:
	db	$00
L02DB:
RAM2_02db:
	db	$00
L02DC:
RAM2_02dc:
	db	$00
L02DD:
RAM2_02dd:
	db	$00
L02DE:
RAM2_02de:
	db	$00
L02DF:
RAM2_02df:
	db	$00
L02E0:
RAM2_02e0:
	db	$00
L02E1:
RAM2_02e1:
	db	$00
L02E2:
RAM2_02e2:
	db	$00
L02E3:
RAM2_02e3:
	db	$00
L02E4:
RAM2_02e4:
	db	$00
L02E5:
RAM2_02e5:
	db	$00
L02E6:
RAM2_02e6:
	db	$00
L02E7:
RAM2_02e7:
	db	$00
L02E8:
RAM2_02e8:
	db	$00
L02E9:
RAM2_02e9:
	db	$00
L02EA:
RAM2_02ea:
	db	$00
L02EB:
RAM2_02eb:
	db	$00
L02EC:
RAM2_02ec:
	db	$00
L02ED:
RAM2_02ed:
	db	$00
L02EE:
RAM2_02ee:
	db	$00
L02EF:
RAM2_02ef:
	db	$00
L02F0:
RAM2_02f0:
	db	$00
L02F1:
RAM2_02f1:
	db	$00
L02F2:
RAM2_02f2:
	db	$00
L02F3:
RAM2_02f3:
	db	$00
L02F4:
RAM2_02f4:
	db	$00
L02F5:
RAM2_02f5:
	db	$00
L02F6:
RAM2_02f6:
	db	$00
L02F7:
RAM2_02f7:
	db	$00
L02F8:
RAM2_02f8:
	db	$00
L02F9:
RAM2_02f9:
	db	$00
L02FA:
RAM2_02fa:
	db	$00
L02FB:
RAM2_02fb:
	db	$00
L02FC:
RAM2_02fc:
	db	$00
L02FD:
RAM2_02fd:
	db	$00
L02FE:
RAM2_02fe:
	db	$00
L02FF:
RAM2_02ff:
	db	$00
L0300:
RAM2_0300:
	db	$00
L0301:
RAM2_0301:
	db	$00
L0302:
RAM2_0302:
	db	$00
L0303:
RAM2_0303:
	db	$00
L0304:
RAM2_0304:
	db	$00
L0305:
RAM2_0305:
	db	$00
L0306:
RAM2_0306:
	db	$00
L0307:
RAM2_0307:
	db	$00
L0308:
RAM2_0308:
	db	$00
L0309:
RAM2_0309:
	db	$00
L030A:
RAM2_030a:
	db	$00
L030B:
RAM2_030b:
	db	$00
L030C:
RAM2_030c:
	db	$00
L030D:
RAM2_030d:
	db	$00
L030E:
RAM2_030e:
	db	$00
L030F:
RAM2_030f:
	db	$00
L0310:
RAM2_0310:
	db	$00
L0311:
RAM2_0311:
	db	$00
L0312:
RAM2_0312:
	db	$00
L0313:
RAM2_0313:
	db	$00
L0314:
RAM2_0314:
	db	$00
L0315:
RAM2_0315:
	db	$00
L0316:
RAM2_0316:
	db	$00
L0317:
RAM2_0317:
	db	$00
L0318:
RAM2_0318:
	db	$00
L0319:
RAM2_0319:
	db	$00
L031A:
RAM2_031a:
	db	$00
L031B:
RAM2_031b:
	db	$00
L031C:
RAM2_031c:
	db	$00
L031D:
RAM2_031d:
	db	$00
L031E:
RAM2_031e:
	db	$00
L031F:
RAM2_031f:
	db	$00
L0320:
RAM2_0320:
	db	$00
L0321:
RAM2_0321:
	db	$00
L0322:
RAM2_0322:
	db	$00
L0323:
RAM2_0323:
	db	$00
L0324:
RAM2_0324:
	db	$00
L0325:
RAM2_0325:
	db	$00
L0326:
RAM2_0326:
	db	$00
L0327:
RAM2_0327:
	db	$00
L0328:
RAM2_0328:
	db	$00
L0329:
RAM2_0329:
	db	$00
L032A:
RAM2_032a:
	db	$00
L032B:
RAM2_032b:
	db	$00
L032C:
RAM2_032c:
	db	$00
L032D:
RAM2_032d:
	db	$00
L032E:
RAM2_032e:
	db	$00
L032F:
RAM2_032f:
	db	$00
L0330:
RAM2_0330:
	db	$00
L0331:
RAM2_0331:
	db	$00
L0332:
RAM2_0332:
	db	$00
L0333:
RAM2_0333:
	db	$00
L0334:
RAM2_0334:
	db	$00
L0335:
RAM2_0335:
	db	$00
L0336:
RAM2_0336:
	db	$00
L0337:
RAM2_0337:
	db	$00
L0338:
RAM2_0338:
	db	$00
L0339:
RAM2_0339:
	db	$00
L033A:
RAM2_033a:
	db	$00
L033B:
RAM2_033b:
	db	$00
L033C:
RAM2_033c:
	db	$00
L033D:
RAM2_033d:
	db	$00
L033E:
RAM2_033e:
	db	$00
L033F:
RAM2_033f:
	db	$00
L0340:
RAM2_0340:
	db	$00
L0341:
RAM2_0341:
	db	$00
L0342:
RAM2_0342:
	db	$00
L0343:
RAM2_0343:
	db	$00
L0344:
RAM2_0344:
	db	$00
L0345:
RAM2_0345:
	db	$00
L0346:
RAM2_0346:
	db	$00
L0347:
RAM2_0347:
	db	$00
L0348:
RAM2_0348:
	db	$00
L0349:
RAM2_0349:
	db	$00
L034A:
RAM2_034a:
	db	$00
L034B:
RAM2_034b:
	db	$00
L034C:
RAM2_034c:
	db	$00
L034D:
RAM2_034d:
	db	$00
L034E:
RAM2_034e:
	db	$00
L034F:
RAM2_034f:
	db	$00
L0350:
RAM2_0350:
	db	$00
L0351:
RAM2_0351:
	db	$00
L0352:
RAM2_0352:
	db	$00
L0353:
RAM2_0353:
	db	$00
L0354:
RAM2_0354:
	db	$00
L0355:
RAM2_0355:
	db	$00
L0356:
RAM2_0356:
	db	$00
L0357:
RAM2_0357:
	db	$00
L0358:
RAM2_0358:
	db	$00
L0359:
RAM2_0359:
	db	$00
L035A:
RAM2_035a:
	db	$00
L035B:
RAM2_035b:
	db	$00
L035C:
RAM2_035c:
	db	$00
L035D:
RAM2_035d:
	db	$00
L035E:
RAM2_035e:
	db	$00
L035F:
RAM2_035f:
	db	$00
L0360:
RAM2_0360:
	db	$00
L0361:
RAM2_0361:
	db	$00
L0362:
RAM2_0362:
	db	$00
L0363:
RAM2_0363:
	db	$00
L0364:
RAM2_0364:
	db	$00
L0365:
RAM2_0365:
	db	$00
L0366:
RAM2_0366:
	db	$00
L0367:
RAM2_0367:
	db	$00
L0368:
RAM2_0368:
	db	$00
L0369:
RAM2_0369:
	db	$00
L036A:
RAM2_036a:
	db	$00
L036B:
RAM2_036b:
	db	$00
L036C:
RAM2_036c:
	db	$00
L036D:
RAM2_036d:
	db	$00
L036E:
RAM2_036e:
	db	$00
L036F:
RAM2_036f:
	db	$00
L0370:
RAM2_0370:
	db	$00
L0371:
RAM2_0371:
	db	$00
L0372:
RAM2_0372:
	db	$00
L0373:
RAM2_0373:
	db	$00
L0374:
RAM2_0374:
	db	$00
L0375:
RAM2_0375:
	db	$00
L0376:
RAM2_0376:
	db	$00
L0377:
RAM2_0377:
	db	$00
L0378:
RAM2_0378:
	db	$00
L0379:
RAM2_0379:
	db	$00
L037A:
RAM2_037a:
	db	$00
L037B:
RAM2_037b:
	db	$00
L037C:
RAM2_037c:
	db	$00
L037D:
RAM2_037d:
	db	$00
L037E:
RAM2_037e:
	db	$00
L037F:
RAM2_037f:
	db	$00
L0380:
RAM2_0380:
	db	$00
L0381:
RAM2_0381:
	db	$00
L0382:
RAM2_0382:
	db	$00
L0383:
RAM2_0383:
	db	$00
L0384:
RAM2_0384:
	db	$00
L0385:
RAM2_0385:
	db	$00
L0386:
RAM2_0386:
	db	$00
L0387:
RAM2_0387:
	db	$00
L0388:
RAM2_0388:
	db	$00
L0389:
RAM2_0389:
	db	$00
L038A:
RAM2_038a:
	db	$00
L038B:
RAM2_038b:
	db	$00
L038C:
RAM2_038c:
	db	$00
L038D:
RAM2_038d:
	db	$00
L038E:
RAM2_038e:
	db	$00
L038F:
RAM2_038f:
	db	$00
L0390:
RAM2_0390:
	db	$00
L0391:
RAM2_0391:
	db	$00
L0392:
RAM2_0392:
	db	$00
L0393:
RAM2_0393:
	db	$00
L0394:
RAM2_0394:
	db	$00
L0395:
RAM2_0395:
	db	$00
L0396:
RAM2_0396:
	db	$00
L0397:
RAM2_0397:
	db	$00
L0398:
RAM2_0398:
	db	$00
L0399:
RAM2_0399:
	db	$00
L039A:
RAM2_039a:
	db	$00
L039B:
RAM2_039b:
	db	$00
L039C:
RAM2_039c:
	db	$00
L039D:
RAM2_039d:
	db	$00
L039E:
RAM2_039e:
	db	$00
L039F:
RAM2_039f:
	db	$00
L03A0:
RAM2_03a0:
	db	$00
L03A1:
RAM2_03a1:
	db	$00
L03A2:
RAM2_03a2:
	db	$00
L03A3:
RAM2_03a3:
	db	$00
L03A4:
RAM2_03a4:
	db	$00
L03A5:
RAM2_03a5:
	db	$00
L03A6:
RAM2_03a6:
	db	$00
L03A7:
RAM2_03a7:
	db	$00
L03A8:
RAM2_03a8:
	db	$00
L03A9:
RAM2_03a9:
	db	$00
L03AA:
RAM2_03aa:
	db	$00
L03AB:
RAM2_03ab:
	db	$00
L03AC:
RAM2_03ac:
	db	$00
L03AD:
RAM2_03ad:
	db	$00
L03AE:
RAM2_03ae:
	db	$00
L03AF:
RAM2_03af:
	db	$00
L03B0:
BOT2_03b0:
	db	$00
L03B1:
BOT2_03b1:
	db	$00
L03B2:
BOT2_03b2:
	db	$00
L03B3:
BOT2_03b3:
	db	$00
L03B4:
BOT2_03b4:
	db	$00
L03B5:
BOT2_03b5:
	db	$00
L03B6:
BOT2_03b6:
	db	$00
L03B7:
BOT2_03b7:
	db	$00
L03B8:
BOT2_03b8:
	db	$00
L03B9:
BOT2_03b9:
	db	$00
L03BA:
BOT2_03ba:
	db	$00
L03BB:
BOT2_03bb:
	db	$00
L03BC:
BOT2_03bc:
	db	$00
L03BD:
BOT2_03bd:
	db	$00
L03BE:
BOT2_03be:
	db	$00
L03BF:
BOT2_03bf:
	db	$00
L03C0:
BOT2_03c0:
	db	$00
L03C1:
BOT2_03c1:
	db	$00
L03C2:
BOT2_03c2:
	db	$00
L03C3:
BOT2_03c3:
	db	$00
L03C4:
BOT2_03c4:
	db	$00
L03C5:
BOT2_03c5:
	db	$00
L03C6:
BOT2_03c6:
	db	$00
L03C7:
BOT2_03c7:
	db	$00
L03C8:
BOT2_03c8:
	db	$00
L03C9:
BOT2_03c9:
	db	$00
L03CA:
BOT2_03ca:
	db	$00
L03CB:
BOT2_03cb:
	db	$00
L03CC:
BOT2_03cc:
	db	$00
L03CD:
BOT2_03cd:
	db	$00
L03CE:
BOT2_03ce:
	db	$00
L03CF:
BOT2_03cf:
	db	$00
L03D0:
BOT2_03d0:
	db	$00
L03D1:
BOT2_03d1:
	db	$00
L03D2:
BOT2_03d2:
	db	$00
L03D3:
BOT2_03d3:
	db	$00
L03D4:
BOT2_03d4:
	db	$00
L03D5:
BOT2_03d5:
	db	$00
L03D6:
BOT2_03d6:
	db	$00
L03D7:
BOT2_03d7:
	db	$00
L03D8:
BOT2_03d8:
	db	$00
L03D9:
BOT2_03d9:
	db	$00
L03DA:
BOT2_03da:
	db	$00
L03DB:
BOT2_03db:
	db	$00
L03DC:
BOT2_03dc:
	db	$00
L03DD:
BOT2_03dd:
	db	$00
L03DE:
BOT2_03de:
	db	$00
L03DF:
BOT2_03df:
	db	$00
L03E0:
BOT2_03e0:
	db	$00
L03E1:
BOT2_03e1:
	db	$00
L03E2:
BOT2_03e2:
	db	$00
L03E3:
BOT2_03e3:
	db	$00
L03E4:
BOT2_03e4:
	db	$00
L03E5:
BOT2_03e5:
	db	$00
L03E6:
BOT2_03e6:
	db	$00
L03E7:
BOT2_03e7:
	db	$00
L03E8:
BOT2_03e8:
	db	$00
L03E9:
BOT2_03e9:
	db	$00
L03EA:
BOT2_03ea:
	db	$00
L03EB:
BOT2_03eb:
	db	$00
L03EC:
BOT2_03ec:
	db	$00
L03ED:
BOT2_03ed:
	db	$00
L03EE:
BOT2_03ee:
	db	$00
L03EF:
BOT2_03ef:
	db	$00
L03F0:
BOT2_03f0:
	db	$00
L03F1:
BOT2_03f1:
	db	$00
L03F2:
BOT2_03f2:
	db	$00
L03F3:
BOT2_03f3:
	db	$00
L03F4:
BOT2_03f4:
	db	$00
L03F5:
BOT2_03f5:
	db	$00
L03F6:
BOT2_03f6:
	db	$00
L03F7:
BOT2_03f7:
	db	$00
L03F8:
BOT2_03f8:
	db	$00
L03F9:
BOT2_03f9:
	db	$00
L03FA:
BOT2_03fa:
	db	$00
L03FB:
BOT2_03fb:
	db	$00
L03FC:
BOT2_03fc:
	db	$00
L03FD:
BOT2_03fd:
	db	$00
L03FE:
BOT2_03fe:
	db	$00
L03FF:
BOT2_03ff:
	db	$00
;
L0400:
	rsp
L0401:
	sei
L0402:
	bset	6,RAM1_0ba
L0404:
	bclr	5,RAM1_0ba
L0406:
	brset	7,Miscell,L0423
L0409:
	jsr	L374A
L040C:
	bne	L0423
L040E:
	lda	#$53
L0410:
	cmp	RAM1_06b
L0412:
	bne	L0423
L0414:
	jsr	L2141
L0417:
	jsr	L2069
L041A:
	clr	RAM1_06b
L041C:
	bclr	3,PortB
L041E:
	bset	3,DDRB
L0420:
	jmp	L0506
;
L0423:
	jsr	L2031
L0426:
	jmp	L04F1
;
L0429:
	jsr	L3778
L042C:
	lda	SCDR
L042E:
	jmp	L04B0
;
L0431:
	lda	TSR
L0433:
	lda	TCL
L0435:
	rti
;
L0436:
	brset	7,TSR,L04A3
L0439:
	brclr	3,TSR,L048B
L043C:
	lda	OCL2
L043E:
	add	#$88
L0440:
	tax
L0441:
	lda	OCH2
L0443:
	adc	#$13
L0445:
	sta	OCH2
L0447:
	lda	TSR
L0449:
	stx	OCL2
L044B:
	bset	3,RAM1_067
L044D:
	brclr	1,DDRC,L0453
L0450:
	brset	1,PortC,L0455
L0453:
	bset	4,RAM1_05d
L0455:
	bclr	1,PortC
L0457:
	tst	RAM1_063
L0459:
	beq	L045D
L045B:
	dec	RAM1_063
L045D:
	dec	RAM1_068
L045F:
	bne	L0463
L0461:
	bset	7,RAM1_067
L0463:
	jsr	L376B
L0466:
	lda	RAM1_068
L0468:
	bit	#$3F
L046A:
	bne	L046E
L046C:
	bset	6,RAM1_067
L046E:
	bit	#$03
L0470:
	bne	L047C
L0472:
	bset	4,RAM1_067
L0474:
	jsr	L4C73
L0477:
	jsr	L223C
L047A:
	lda	RAM1_068
L047C:
	bit	#$0F
L047E:
	bne	L048B
L0480:
	bset	5,RAM1_067
L0482:
	brset	2,RAM1_05e,L0489
L0485:
	lda	ACH
L0487:
	bra	L049A
;
L0489:
	bclr	2,RAM1_05e
L048B:
	brclr	6,TSR,L04B0
L048E:
	bset	2,RAM1_05e
L0490:
	ldx	OCL1
L0492:
	lda	OCH1
L0494:
	brclr	0,RAM1_061,L049A
L0497:
	jsr	L0B9E
L049A:
	sta	OCH1
L049C:
	stx	OCL1
L049E:
	bra	L04B0
;
L04A0:
	brclr	7,TSR,L04A8
L04A3:
	jsr	L21DD
L04A6:
	bra	L04B0
;
L04A8:
	brclr	4,TSR,L04B0
L04AB:
	jsr	L4C57
L04AE:
	lda	ICL2
L04B0:
	brclr	7,TSR,L04BE
L04B3:
	brset	4,RAM1_05e,L04BE
L04B6:
	bset	4,RAM1_05e
L04B8:
	bclr	1,TCR
L04BA:
	bset	3,RAM1_076
L04BC:
	lda	ICL1
L04BE:
	brclr	4,TSR,L04C3
L04C1:
	bset	7,RAM1_096
L04C3:
	rti
;
L04C4:
	brclr	7,TSR,L04D2
L04C7:
	brset	4,RAM1_05e,L04D2
L04CA:
	bset	4,RAM1_05e
L04CC:
	bclr	1,TCR
L04CE:
	bset	3,RAM1_076
L04D0:
	lda	ICL1
L04D2:
	cli
L04D3:
	rts
;
L04D4:
	lda	#$53
L04D6:
	sta	RAM1_06b
L04D8:
	bset	0,Miscell
L04DA:
	stop
L04DB:
	bra	L04D4
;
L04DD:
	lda	#$28
L04DF:
	deca
L04E0:
	beq	L04E5
L04E2:
	bil	L04DF
L04E4:
	rti
;
L04E5:
	brset	7,RAM1_0ba,L04ED
L04E8:
	brset	6,RAM1_0b9,L04ED
L04EB:
	bset	7,RAM1_061
L04ED:
	bclr	6,RAM1_0ba
L04EF:
	clr	STACK_0d6
L04F1:
	sei
L04F2:
	bclr	4,Miscell
L04F4:
	bclr	5,RAM1_0ba
L04F6:
	bclr	3,RAM1_061
L04F8:
	jsr	L071F
L04FB:
	bset	3,RAM1_061
L04FD:
	bclr	5,PortB
L04FF:
	bclr	5,RAM1_06a
L0501:
	jsr	L2643
L0504:
	bset	5,PortB
L0506:
	rsp
L0507:
	bclr	2,RAM1_05d
L0509:
	brset	1,Miscell,L04D4
L050C:
	sei
L050D:
	jsr	L2118
L0510:
	cli
L0511:
	brset	0,RAM1_061,L051E
L0514:
	bclr	7,RAM1_061
L0516:
	brset	6,RAM1_061,L051B
L0519:
	bclr	6,RAM1_05f
L051B:
	jmp	L08B2
;
L051E:
	bil	L04ED
L0520:
	brclr	3,RAM1_061,L04F1
L0523:
	jsr	L3815
L0526:
	bclr	3,STACK_0ce
L0528:
	bclr	6,RAM1_05f
L052A:
	brset	2,TCR,L052F
L052D:
	bclr	3,PortB
L052F:
	bset	2,TCR
L0531:
	bset	4,TCR
L0533:
	bset	0,PortB
L0535:
	brset	3,RAM1_07f,L0541
L0538:
	brset	2,RAM1_07f,L0541
L053B:
	brset	7,RAM1_069,L0541
L053E:
	jsr	L0B8C
L0541:
	jsr	L2082
L0544:
	jsr	L2079
L0547:
	brset	0,RAM1_0a1,L055C
L054A:
	bclr	2,DDRC
L054C:
	bclr	3,DDRC
L054E:
	jsr	L2643
L0551:
	lda	PortC
L0553:
	and	#$0C
L0555:
	bne	L0560
L0557:
	bclr	5,RAM1_069
L0559:
	brset	3,RAM1_08e,L0566
L055C:
	bset	4,RAM1_069
L055E:
	bra	L0568
;
L0560:
	bset	5,RAM1_069
L0562:
	bclr	1,RAM1_081
L0564:
	bclr	3,RAM1_08e
L0566:
	bclr	4,RAM1_069
L0568:
	bset	2,DDRC
L056A:
	bset	3,DDRC
L056C:
	cli
L056D:
	brclr	6,RAM1_0ba,L0573
L0570:
	brset	5,RAM1_061,L057D
L0573:
	jsr	L1375
L0576:
	bset	5,RAM1_061
L0578:
	jsr	L0713
L057B:
	bclr	2,RAM1_09e
L057D:
	brset	6,RAM1_061,L0585
L0580:
	jsr	L3155
L0583:
	bset	6,RAM1_061
L0585:
	brset	4,RAM1_061,L0591
L0588:
	jsr	L2725
L058B:
	jsr	L1EF3
L058E:
	jsr	L48DF
L0591:
	bset	4,RAM1_061
L0593:
	brset	2,RAM1_09e,L0599
L0596:
	jsr	L39C1
L0599:
	jsr	L0713
L059C:
	jsr	L36FC
L059F:
	jsr	L3B0A
L05A2:
	jsr	L0B2F
L05A5:
	clrx
L05A6:
	jsr	L2649
L05A9:
	brclr	3,RAM1_08b,L05BB
L05AC:
	lda	#$0B
L05AE:
	brset	4,RAM1_08b,L05B6
L05B1:
	lda	#$1A
L05B3:
	brclr	1,RAM1_081,L05BB
L05B6:
	jsr	L24E5
L05B9:
	bset	1,STACK_0cb
L05BB:
	clr	RAM1_067
L05BD:
	clr	RAM1_068
L05BF:
	brclr	4,RAM1_0bb,L05C4
L05C2:
	bset	2,RAM1_094
L05C4:
	sei
L05C5:
	bset	4,Miscell
L05C7:
	bset	7,TCR
L05C9:
	cli
L05CA:
	brset	7,RAM1_069,L05D4
L05CD:
	brclr	5,RAM1_0bb,L05D4
L05D0:
	bset	7,RAM1_069
L05D2:
	bset	1,RAM1_05d
L05D4:
	jsr	L0785
L05D7:
	brset	2,RAM1_05d,L05E3
L05DA:
	clra
L05DB:
	brclr	3,PortA,L05E6
L05DE:
	deca
L05DF:
	bne	L05DB
L05E1:
	bclr	4,RAM1_061
L05E3:
	jmp	L0506
;
L05E6:
	bih	L05EB
L05E8:
	jmp	L04E5
;
L05EB:
	jsr	L22BD
L05EE:
	jsr	L3164
L05F1:
	jsr	L4C7B
L05F4:
	jsr	L142B
L05F7:
	jsr	L37F4
L05FA:
	jsr	L40DD
L05FD:
	jsr	L4955
L0600:
	jsr	L27CF
L0603:
	jsr	L27C2
L0606:
	jsr	L1F1C
L0609:
	jsr	L3A48
L060C:
	jsr	L3B88
L060F:
	jsr	L0614
L0612:
	bra	L05C4
;
L0614:
	brset	3,RAM1_067,L062D
L0617:
	brset	2,RAM1_067,L0640
L061A:
	brset	1,RAM1_067,L0647
L061D:
	brset	0,RAM1_067,L0670
L0620:
	brset	4,RAM1_067,L0649
L0623:
	brset	5,RAM1_067,L065A
L0626:
	brset	6,RAM1_067,L0665
L0629:
	brset	7,RAM1_067,L066D
L062C:
	rts
;
L062D:
	bclr	3,RAM1_067
L062F:
	bset	2,RAM1_067
L0631:
	jsr	L200B
L0634:
	jsr	L386E
L0637:
	jsr	L274E
L063A:
	jsr	L23CE
L063D:
	jmp	L39F4
;
L0640:
	bclr	2,RAM1_067
L0642:
	bset	1,RAM1_067
L0644:
	jmp	L0719
L0647:
	bra	L06B5
;
L0649:
	bclr	4,RAM1_067
L064B:
	jsr	L2730
L064E:
	jsr	L1EF4
L0651:
	jsr	L3173
L0654:
	jsr	L3CE1
L0657:
	jmp	L27C3
;
L065A:
	bclr	5,RAM1_067
L065C:
	jsr	L1419
L065F:
	jsr	L3D06
L0662:
	jmp	L3730
;
L0665:
	bclr	6,RAM1_067
L0667:
	jsr	L3BA2
L066A:
	jmp	L4CB4
;
L066D:
	bclr	7,RAM1_067
L066F:
	rts
;
L0670:
	bclr	0,RAM1_067
L0672:
	jsr	L490B
L0675:
	jsr	L316A
L0678:
	jsr	L3BFE
L067B:
	brset	7,RAM1_060,L06A4
L067E:
	brclr	3,RAM1_08b,L069E
L0681:
	brset	3,STACK_0ce,L069B
L0684:
	brclr	6,RAM1_05d,L0692
L0687:
	bclr	1,STACK_0cb
L0689:
	jsr	L38D0
L068C:
	jsr	L454C
L068F:
	jsr	L2174
L0692:
	jsr	L34F7
L0695:
	jsr	L479C
L0698:
	jsr	L460C
L069B:
	jsr	L28B0
L069E:
	jsr	L2D55
L06A1:
	jsr	L4B76
L06A4:
	jsr	L4541
L06A7:
	jsr	L3BD8
L06AA:
	bclr	6,RAM1_05d
L06AC:
	brclr	7,RAM1_060,L06B2
L06AF:
	jsr	L2D55
L06B2:
	jmp	L0BBE
;
L06B5:
	bclr	1,RAM1_067
L06B7:
	bset	0,RAM1_067
L06B9:
	brclr	7,RAM1_05d,L0712
L06BC:
	bclr	7,RAM1_05d
L06BE:
	lda	STACK_0ca
L06C0:
	and	#$0F
L06C2:
	ldx	#$03
L06C4:
	mul
L06C5:
	tax
L06C6:
	cpx	#$21
L06C8:
	bcc	L0712
L06CA:
	jsr	L06E5,x						;INFO: index jump
L06CD:
	lda	STACK_0ca
L06CF:
	jsr	L2617
L06D2:
	and	#$03
L06D4:
	ldx	#$03
L06D6:
	mul
L06D7:
	tax
L06D8:
	cpx	#$0C
L06DA:
	bcc	L0712
L06DC:
	jsr	L0706,x						;INFO: index jump
L06DF:
	brclr	6,STACK_0ca,L0712
L06E2:
	jmp	L2CD3
L06E5:
	jmp	L062C
L06E8:
	jmp	L2B51
L06EB:
	jmp	L4833
L06EE:
	jmp	L46A7
L06F1:
	jmp	L36AB
L06F4:
	jmp	L394C
L06F7:
	jmp	L30C1
L06FA:
	jmp	L062C
L06FD:
	jmp	L4BFD
L0700:
	jmp	L4578
L0703:
	jmp	L4542
L0706:
	jmp	L4C0F
L0709:
	jmp	L2C36
L070C:
	jmp	L487B
L070F:
	jmp	L471A
L0712:
	rts
;
L0713:
	jsr	L142B
L0716:
	jsr	L37F4
L0719:
	jsr	L1407
L071C:
	jmp	L37B0
;
L071F:
	clr	RAM1_066
L0721:
	lda	RAM1_065
L0723:
	sta	RAM2_02b0
L0726:
	bclr	7,RAM1_069
L0728:
	brclr	4,RAM1_061,L0733
L072B:
	jsr	L0B8C
L072E:
	jsr	L48CA
L0731:
	bclr	4,RAM1_061
L0733:
	lda	#$0A
L0735:
	sta	RAM1_050
L0737:
	bset	2,TCR
L0739:
	bset	4,TCR
L073B:
	bih	L073F
L073D:
	bclr	6,RAM1_0ba
L073F:
	jsr	L2631
L0742:
	brset	1,PortC,L0747
L0745:
	bset	4,RAM1_05d
L0747:
	bclr	1,PortC
L0749:
	jsr	L0785
L074C:
	lda	RAM1_065
L074E:
	sub	RAM2_02b0
L0751:
	cmp	#$03
L0753:
	bcs	L0757
L0755:
	bset	5,RAM1_060
L0757:
	lda	#$27
L0759:
	jsr	L25B7
L075C:
	cmp	#$19
L075E:
	bcs	L0772
L0760:
	cmp	#$53
L0762:
	bhi	L076E
L0764:
	bclr	6,RAM1_061
L0766:
	bclr	5,RAM1_061
L0768:
	bclr	7,RAM1_061
L076A:
	bclr	6,RAM1_05f
L076C:
	bra	L073F
;
L076E:
	cmp	#$73
L0770:
	bcs	L0733
L0772:
	bil	L0733
L0774:
	dec	RAM1_050
L0776:
	bne	L073F
L0778:
	rts
;
L0779:
	jsr	L0B8C
L077C:
	jsr	L48CA
L077F:
	jsr	L209E
L0782:
	jmp	L0506
;
L0785:
	brset	4,RAM1_05d,L078F
L0788:
	brclr	1,Miscell,L078E
L078B:
	brclr	1,PortD,L07B7
L078E:
	rts
;
L078F:
	lda	#$06
L0791:
	brset	1,Miscell,L0796
L0794:
	lda	#$01
L0796:
	add	RAM1_066
L0798:
	sta	RAM1_066
L079A:
	bcc	L07B7
L079C:
	lda	#$01
L079E:
	add	RAM1_065
L07A0:
	sta	RAM1_065
L07A2:
	bcc	L07B7
L07A4:
	brset	7,RAM1_064,L07B7
L07A7:
	inc	RAM1_064
L07A9:
	bpl	L07B7
L07AB:
	brset	2,RAM1_08b,L07B7
L07AE:
	brset	1,RAM1_05f,L07B7
L07B1:
	brclr	0,RAM1_061,L07B7
L07B4:
	jmp	L08A2
;
L07B7:
	bclr	4,RAM1_05d
L07B9:
	brclr	1,DDRC,L07C0
L07BC:
	bclr	1,DDRC
L07BE:
	bra	L07D3
;
L07C0:
	lda	RAM1_062
L07C2:
	brclr	1,PortC,L07C9
L07C5:
	add	#$20
L07C7:
	bra	L07CB
;
L07C9:
	sub	#$20
L07CB:
	bcs	L07CF
L07CD:
	sta	RAM1_062
L07CF:
	bset	1,DDRC
L07D1:
	bset	1,PortC
L07D3:
	clra
L07D4:
	brset	2,PortD,L07D9
L07D7:
	ora	#$01
L07D9:
	brset	0,PortD,L07DE
L07DC:
	ora	#$02
L07DE:
	brclr	7,RAM1_05e,L07E3
L07E1:
	ora	#$04
L07E3:
	brclr	1,PortD,L07E8
L07E6:
	ora	#$10
L07E8:
	tst	RAM1_062
L07EA:
	bpl	L07EE
L07EC:
	ora	#$08
L07EE:
	brclr	6,PortD,L07F3
L07F1:
	ora	#$80
L07F3:
	eor	RAM1_05f
L07F5:
	and	#$9F
L07F7:
	beq	L0067
L07F9:
	sta	RAM1_05b
L07FB:
	eor	RAM1_05f
L07FD:
	sta	RAM1_05f
L07FF:
	brclr	3,RAM1_05f,L0006
	bset	5,RAM1_05f
	bra	L0010
;
	brclr	7,RAM1_05f,L000B
	bset	5,RAM1_05f
	brset	1,RAM1_05f,L0010
	bclr	5,RAM1_05f
	brclr	0,RAM1_05b,L0020
	brset	0,RAM1_05f,L0095
	brset	6,RAM1_05f,L001C
	brclr	0,RAM1_061,L0020
	bclr	6,RAM1_05f
	bra	L07B4
;
	brclr	7,RAM1_060,L0026
	brset	5,RAM1_05d,L004B
	bclr	5,RAM1_05d
	brset	1,RAM1_05f,L0035
	brclr	1,RAM1_05b,L004B
	brclr	0,RAM1_061,L00A9
	bset	1,RAM1_061
	bra	L00A2
;
	brset	0,RAM1_061,L0040
	brclr	1,RAM1_05b,L004B
	brset	0,RAM1_05f,L0097
	bset	5,RAM1_05f
	bclr	1,RAM1_061
	brclr	1,RAM1_05b,L004B
	brclr	0,RAM1_05f,L004B
	brset	3,STACK_0ce,L0097
	brclr	4,RAM1_05b,L0061
	brset	0,RAM1_061,L0054
	brclr	1,RAM1_05f,L0061
	brclr	3,RAM1_060,L0061
	bclr	3,RAM1_060
	brset	4,RAM1_05f,L005E
	bset	0,RAM1_060
	brset	1,Miscell,L0064
	brclr	2,RAM1_05b,L0067
	brclr	0,RAM1_061,L00A9
	rts
;
	jsr	L2082
	jsr	L2079
	jsr	L48DF
	lda	#$C8
	sta	RAM1_063
	tst	RAM1_063
	beq	L00AC
	brclr	3,RAM1_067,L0081
	bclr	3,RAM1_067
	jsr	L490B
	jsr	L4955
	jsr	L40DD
	brclr	7,RAM1_092,L0075
	brset	4,RAM1_092,L0075
	bset	0,RAM1_061
	bset	7,RAM1_060
	bset	6,RAM1_060
	bra	L00A9
;
	bclr	4,RAM1_061
	bset	0,RAM1_061
	clr	RAM1_093
	brclr	1,RAM1_05f,L00A9
	bclr	1,RAM1_061
	bra	L00A9
;
L08A2:
	bclr	0,RAM1_061
	brclr	1,RAM1_05f,L00A9
	bset	5,RAM1_05f
	jmp	L0506
;
	lda	#$08
	sta	RAM1_060
	bra	L00A9
;
L08B2:
	bclr	7,RAM1_069
	brset	4,RAM1_060,L0068
	brset	0,RAM1_060,L00BE
	lda	#$08
	sta	RAM1_060
	brset	3,RAM1_07f,L00C7
	brset	2,RAM1_07f,L00C7
	jsr	L0B8C
	brset	5,RAM1_05f,L00D0
	jsr	L0B8C
	jsr	L48CA
	jsr	L22BD
	clr	PLMA
	bih	L00DA
	jmp	L04E5
;
	brclr	2,RAM1_09e,L00E0
	jsr	L39A4
	brset	6,RAM1_05f,L00E6
	jsr	L3161
	brset	5,RAM1_05f,L00EC
	jsr	L209E
	jsr	L0785
	brset	6,RAM1_05f,L00F9
	bclr	0,PortB
	ldx	#$02
	jsr	L2649
	brset	5,RAM1_05f,L0107
	brclr	6,RAM1_05f,L0120
	brclr	5,RAM1_061,L0107
	brset	0,RAM1_0a1,L0132
	bra	L0120
;
	jsr	L2082
	brclr	6,RAM1_05f,L012A
	bclr	3,PortA
	bset	3,DDRA
	jsr	L1375
	lda	#$89
	sta	RAM1_0b3
	lda	STACK_0c4
	sta	RAM1_0b7
	bset	5,RAM1_061
	bra	L0132
;
	brclr	7,RAM1_064,L012A
	bclr	6,RAM1_05f
	ldx	#$02
	jsr	L2649
	bclr	5,RAM1_061
	jsr	L3161
	jsr	L13C5
	brclr	5,RAM1_05f,L0164
	bclr	1,RAM1_081
	bset	2,TCR
	bset	4,TCR
	bset	3,RAM1_08b
	jsr	L2079
	jsr	L48DF
	jsr	L0B2F
	bset	4,RAM1_061
	bset	0,RAM1_080
	lda	#$80
	sta	RAM1_07d
	sta	RAM1_07b
	brclr	3,RAM1_08e,L0155
	ora	#$10
	sta	STACK_0d5
	bset	6,RAM1_094
	bset	5,RAM1_094
	bset	1,RAM1_094
	bclr	4,RAM1_06b
	bset	6,RAM1_095
	jmp	L09C6
;
	bclr	2,TCR
	brset	5,RAM1_061,L0161
	jsr	L3161
	brclr	3,RAM1_060,L01A0
	brset	2,RAM1_05f,L0175
	jmp	L0A6D
;
	jsr	L20B4
	lda	#$FA
	sta	TCR
	lda	#$64
	sta	RAM1_063
	jsr	L0785
	jsr	L40DD
	brset	4,RAM1_060,L01C3
	brset	5,RAM1_05f,L01C3
	jsr	L22BD
	brclr	3,RAM1_067,L0197
	bclr	3,RAM1_067
	jsr	L23CE
	brclr	6,RAM1_05f,L0180
	tst	RAM1_063
	bne	L0180
	bra	L01C3
;
	jsr	L2065
	lda	#$5A
	sta	TCR
	lda	#$FA
	sta	RAM1_063
	jsr	L0785
	jsr	L40DD
	brset	4,RAM1_060,L01C3
	brset	5,RAM1_05f,L01C3
	brset	3,RAM1_060,L01C3
	brclr	4,RAM1_05f,L01A7
	tst	RAM1_063
	bne	L01AB
	bset	3,RAM1_060
	jmp	L0506
;
L09C6:
	lda	#$64
	sta	RAM1_063
	lda	#$1E
	sta	RAM1_068
	bclr	6,RAM1_067
	bclr	1,PortB
	lda	#$5B
	sta	RAM1_0a6
L09D6:
	cli
	brclr	6,RAM1_05f,L01E8
	jsr	L142B
	jsr	L37F4
	jsr	L34F7
	jsr	L3164
	bset	0,PortB
	jsr	L0785
	jsr	L40DD
	brset	4,RAM1_060,L01C3
	bil	L0266
	jsr	L4C7B
	jsr	L22BD
	brclr	2,TCR,L01FF
	jsr	L4955
	brclr	3,RAM1_067,L01D6
	bclr	3,RAM1_067
	jsr	L23CE
	brclr	6,RAM1_05f,L021B
	jsr	L1407
	jsr	L37B0
	jsr	L316A
	brclr	5,RAM1_067,L021B
	bclr	5,RAM1_067
	jsr	L1419
	brclr	2,TCR,L0250
	brclr	5,RAM1_05f,L01C3
	jsr	L2D55
	jsr	L0BBE
	jsr	L490B
	brclr	4,RAM1_067,L01D6
	bclr	4,RAM1_067
	dec	RAM1_0a7
	beq	L0248
	brset	7,RAM1_05f,L01D2
	lda	RAM1_09a
	cmp	#$F0
	bcs	L01D2
	brclr	3,RAM1_05f,L01D6
	brset	1,RAM1_05f,L01D6
	lda	#$02
	sta	RAM1_0a6
	bra	L01D6
;
	dec	RAM1_0a6
	bne	L01D6
	bclr	5,RAM1_05f
	bra	L01D6
;
	brset	5,RAM1_05f,L02BB
	brclr	0,RAM1_0a1,L0259
	jmp	L09C6
;
	brclr	6,RAM1_067,L0263
	brset	3,RAM1_0b9,L02BB
	tst	RAM1_063
	beq	L02BB
	jmp	L09D6
;
	bset	2,TCR
	bset	4,TCR
	jmp	L04E5
;
L0A6D:
	sei
	bclr	4,Miscell
	jsr	L2065
	lda	#$5A
	sta	TCR
	bset	1,Miscell
	lda	#$14
	sta	RAM1_063
	clr	PLMB
	clr	RAM1_076
	clr	RAM1_05e
	clr	RAM1_0a8
	clr	RAM1_0a6
L0A87:
	clr	ADSTAT
	clr	SCCR2
	cli
	jsr	L0785
	lda	#$08
	add	ACH
	sta	OCH2
	clr	OCL2
	wait
	brset	0,PortA,L029B
	lda	#$27
	sta	ADSTAT
	jsr	L223C
	brset	5,RAM1_05f,L02BB
	tst	RAM1_063
	bne	L02C5
	brset	3,PortA,L02B8
	bclr	3,PortA
	bset	3,DDRA
	clra
	deca
	bne	L02B1
	bclr	3,DDRA
	clr	RAM1_06a
	brclr	6,RAM1_05f,L02BE
	jmp	L0506
;
	bclr	0,DDRB
	brclr	7,RAM1_064,L02C5
	bclr	6,RAM1_061
	brset	6,RAM1_05f,L0287
	bil	L0266
	brclr	2,TCR,L02D9
	tst	RAM1_063
	bne	L0287
	bset	5,PortB
	bclr	3,PortA
	bset	3,DDRA
	bra	L0273
;
	brclr	7,ADSTAT,L02D9
	tst	RAM1_0a8
	bne	L02EB
	brclr	3,RAM1_0a6,L0305
	lda	RAM1_0a4
	ldx	RAM1_0a5
	bsr	L0328
	bra	L031B
;
	lda	RAM1_0a8
	sub	ADDATA
	bcs	L0305
	cmp	#$03
	bcs	L0305
	bset	2,TCR
	bset	4,TCR
	bclr	3,PortB
	bset	3,DDRB
	lda	#$30
	sta	RAM1_063
	bclr	5,PortB
	bra	L031F
;
	lda	ADDATA
	add	RAM1_0a5
	sta	RAM1_0a5
	bcc	L030F
	inc	RAM1_0a4
	inc	RAM1_0a6
	lda	RAM1_0a6
	bit	#$3F
	bne	L0325
	lda	RAM1_0a4
	ldx	RAM1_0a5
	bsr	L032A
	sta	RAM1_0a8
	clr	RAM1_0a5
	clr	RAM1_0a4
	clr	RAM1_0a6
	jmp	L0A87
;
	rolx
	rola
	rolx
	rola
	rolx
	rola
	rts
;
L0B2F:
	brset	7,RAM1_061,L0355
	ldx	#$A8
	jsr	L38CC
	sta	RAM1_085
	jsr	L1296
	jsr	L12B1
	stx	RAM1_057
	ldx	#$AB
	jsr	L38CC
	add	#$FD
	add	RAM1_057
	bpl	L034D
	clra
	cmp	RAM1_085
	bcc	L0355
	sta	RAM1_085
	bset	3,RAM1_05c
	bclr	7,RAM1_082
	lda	#$FF
	sta	RAM1_088
	sta	RAM1_083
	jsr	L0FCC
	clr	RAM1_082
	jsr	L0F96
	jsr	L0F89
	clr	RAM1_07e
	clr	RAM1_080
	clr	RAM1_087
	bset	4,RAM1_07e
	bset	3,RAM1_07e
	brclr	3,RAM1_05f,L0378
	brset	0,RAM1_081,L039D
	bclr	0,RAM1_081
	clrx
	brset	0,RAM1_061,L0380
	ldx	#$04
	lda	X136A,x
	sta	RAM1_08a
	bset	6,RAM1_082
	bclr	2,RAM1_06b
	bclr	1,RAM1_06b
	rts
;
L0B8C:
	brclr	3,PortB,L0396
	bclr	3,PortB
	lda	#$05
	jsr	L2623
	jsr	L0F96
	bclr	1,PortB
	bclr	0,RAM1_081
	rts
;
L0B9E:
	brclr	7,RAM1_087,L03BD
	lda	#$01
	eor	TCR
	sta	TCR
	lda	OCL1
	add	#$A0
	tax
	lda	OCH1
	adc	#$01
	cmp	ACH
	bmi	L03BA
	bne	L03BD
	cpx	ACL
	bhi	L03BD
	lda	ACH
	inca
	rts
;
L0BBE:
	tst	RAM1_07e
	beq	L03FD
	brclr	2,RAM1_07e,L03CD
	bclr	2,RAM1_07e
	clr	RAM1_08a
	lda	#$DD
	sta	RAM1_087
	lda	#$FF
	brset	6,RAM1_07e,L03E8
	lda	#$C8
	brset	7,RAM1_07e,L03E8
	brclr	1,RAM1_07e,L03F2
	bclr	1,RAM1_07e
	lda	RAM1_082
	and	#$03
	cmp	#$02
	bne	L03F2
	bset	4,RAM1_080
	lda	#$05
	bclr	6,RAM1_07e
	bclr	7,RAM1_07e
	jsr	L0F96
	jmp	L0D0D
;
	brclr	5,RAM1_07e,L03FD
	bclr	5,RAM1_07e
	brclr	6,RAM1_082,L03FD
	jmp	L0CF6
;
L0BFD:
	brclr	6,RAM1_082,L0403
	jmp	L0CB9
;
	brset	2,RAM1_0be,L0409
	brset	3,RAM1_07f,L0442
	brset	7,RAM1_087,L0470
	brset	0,RAM1_080,L0442
	brset	5,RAM1_07f,L0464
	brset	7,RAM1_07f,L046A
	brset	6,RAM1_07f,L045E
	brset	4,RAM1_082,L0429
	brclr	5,RAM1_080,L0429
	lda	RAM1_088
	add	#$34
	bcc	L0429
	bclr	5,RAM1_082
	jmp	L0CE2
;
	lda	RAM1_07f
	and	#$03
	bne	L0445
	lda	RAM2_0266
	bpl	L0442
	lda	RAM2_0265
	cmp	#$40
	beq	L043F
	cmp	#$30
	bne	L0442
	jmp	L0CEC
	jmp	L0CD8
;
	deca
	bne	L045B
	ldx	#$AD
	jsr	L38CC
	beq	L0452
	brset	1,RAM1_07c,L045E
	brset	7,RAM1_07c,L0442
	brset	1,RAM1_07c,L0442
	jmp	L0CEC
;
	deca
	bne	L0464
	brset	0,RAM1_0ba,L04D8
	jmp	L0CEC
;
	brset	6,RAM1_080,L04D8
	jmp	L0CEC
;
	lda	#$80
	sta	RAM1_087
	bra	L04EC
;
	dec	RAM1_08a
	bpl	L04D7
	lda	RAM1_087
	and	#$1F
	cmp	#$1F
	bne	L0480
	bclr	1,RAM1_087
	bclr	6,RAM1_087
	inc	RAM1_087
	brset	6,RAM1_087,L0488
	brclr	0,RAM1_087,L04AB
	jsr	L1278
	beq	L0492
	brset	6,RAM1_087,L050B
	bra	L0508
;
	brclr	5,RAM1_07f,L04A1
	bclr	7,RAM1_07f
	bclr	7,RAM1_082
	bclr	6,RAM1_082
	clr	RAM1_08a
	bclr	0,RAM1_082
	bra	L0508
;
	brclr	0,RAM1_087,L04AB
	jsr	L0FB1
	lda	#$14
	bra	L04B4
;
	lda	#$FE
	sta	RAM1_088
	jsr	L0F96
	lda	#$50
	sta	RAM1_08a
	jmp	L0DA3
;
L0CB9:
	dec	RAM1_08a
	bne	L04D7
	brclr	0,RAM1_081,L0514
	lda	#$02
	sta	RAM1_08a
	jsr	L1278
	beq	L04F6
	brclr	7,RAM1_082,L04E5
	eor	RAM1_082
	sta	RAM1_082
	bset	3,RAM1_07e
	bset	3,RAM1_0bc
	jsr	L0F89
	rts
;
L0CD8:
	brclr	5,RAM1_082,L04DE
	brclr	4,RAM1_082,L04E2
	bset	5,RAM1_082
	bra	L04B6
;
L0CE2:
	brset	7,RAM1_082,L04B6
	brset	7,RAM1_082,L04EC
	jsr	L0F96
	rts
;
L0CEC:
	jsr	L1278
	bne	L0508
	bclr	5,RAM1_082
	brclr	7,RAM1_082,L04B6
L0CF6:
	bclr	6,RAM1_082
	bclr	4,RAM1_080
	brclr	7,RAM1_082,L04D7
	clr	RAM1_08a
	brset	0,RAM1_080,L04D7
	jsr	L0FB1
	jmp	L0BFD
;
	brclr	7,RAM1_082,L04D8
	lda	#$02
L0D0D:
	sta	RAM1_08a
	bset	6,RAM1_082
	jmp	L0DA3
;
	brclr	1,RAM1_081,L0565
	brset	7,RAM1_060,L0565
	brset	2,RAM1_082,L0592
	brclr	3,RAM1_082,L052E
	brclr	1,PortB,L0529
	bclr	1,PortB
	ldx	#$04
	bra	L058E
;
	brclr	7,RAM1_06b,L0592
	bra	L058A
;
	brclr	3,PortB,L0543
	brset	7,RAM1_082,L0537
	brset	2,RAM1_0be,L04D7
	bclr	3,PortB
	ldx	#$01
	brclr	7,RAM1_06b,L059B
	brclr	1,PortB,L059B
	bra	L0597
;
	ldx	#$02
	brclr	0,RAM1_061,L0599
	brset	7,RAM1_06b,L0551
	bset	7,RAM1_06b
	bset	6,RAM1_095
	bra	L059B
;
	brset	1,PortB,L055A
	bset	1,PortB
	ldx	#$01
	bra	L059B
;
	ldx	#$03
	brclr	1,RAM1_090,L0599
	bset	3,PortB
	ldx	#$06
	bra	L059B
;
	brset	0,RAM1_061,L0572
	brset	7,RAM1_05f,L0592
	brset	3,RAM1_05f,L0592
	bclr	3,PortB
	bra	L0597
;
	brset	3,RAM1_05f,L0592
	brset	1,PortB,L0592
	brclr	7,RAM1_060,L0580
	lda	RAM2_02c4
	bmi	L0592
	bset	1,PortB
	bclr	7,RAM1_06b
	bset	6,RAM1_095
	ldx	#$07
	bra	L059B
;
	bclr	7,RAM1_06b
	bset	6,RAM1_095
	ldx	#$04
	bra	L059B
;
	brclr	0,PortC,L0597
	bset	3,PortB
	ldx	#$05
	bset	0,RAM1_081
	lda	X136A,x
	sta	RAM1_08a
	bset	4,TCR
	rts
;
L0DA3:
	ldx	RAM1_085
	lda	X131A,x
	brclr	1,RAM1_081,L05AE
	lda	X133A,x
	sta	RAM1_058
	brset	4,RAM1_080,L05C2
	brset	6,RAM1_082,L05BF
	brset	7,RAM1_087,L05C2
	brset	7,RAM1_082,L05BF
	brclr	5,RAM1_082,L05C2
	jmp	L0E9A
;
	jsr	L1296
	brset	7,RAM1_087,L05E5
	brset	4,RAM1_07f,L060C
	ldx	#$A9
	jsr	L12A5
	brclr	5,RAM1_07f,L05D6
	brset	1,RAM1_0a1,L05DF
	brclr	6,RAM1_07f,L060C
	tst	RAM1_058
	beq	L05EF
	dec	RAM1_058
	stx	RAM1_086
	lda	RAM1_057
	bra	L05EF
;
	brclr	6,RAM1_087,L05EF
	add	X1372
	bcc	L05EF
	lda	#$FF
	cmp	RAM1_058
	bhi	L05F5
	sta	RAM1_058
	brclr	7,RAM1_087,L060C
	brset	6,RAM1_087,L060C
	lda	RAM1_087
	lsra
	and	#$0F
	tax
	lda	RAM1_058
	add	X135A,x
	bcc	L060A
	lda	#$FF
	sta	RAM1_058
	brset	6,RAM1_081,L061B
	lda	RAM1_084
	beq	L061B
	asla
	nega
	add	RAM1_058
	bcs	L061D
	clra
	cmp	XB658
	brclr	3,RAM1_081,L0624
	lda	#$80
	sub	RAM1_085
	sta	RAM1_058
	brset	2,RAM1_0be,L065C
	brset	3,RAM1_082,L069A
	brset	2,RAM1_082,L0649
	brset	2,RAM1_06b,L0635
	brclr	1,RAM1_06b,L063B
	bclr	2,RAM1_06b
	bclr	1,RAM1_06b
	bset	6,RAM1_095
	brclr	1,RAM1_081,L065C
	brset	1,PortB,L065C
	brset	4,RAM1_082,L065C
	jsr	L0F4A
	bra	L069A
;
	ldx	#$AE
	jsr	L38CC
	and	#$07
	deca
	asla
	asla
	add	X1373
	add	RAM1_058
	bcs	L069A
	sta	RAM1_058
	brset	7,RAM1_081,L0677
	brset	5,RAM1_07f,L0677
	brset	6,RAM1_07f,L0677
	brset	3,RAM1_081,L0677
	ldx	#$00
	brclr	1,RAM1_081,L066F
	ldx	#$10
	jsr	L12C3
	coma
	and	#$0F
	bra	L0678
;
	clra
	sta	RAM1_059
	cmp	RAM1_083
	beq	L068E
	bcc	L0689
	lda	RAM1_083
	deca
	and	#$0F
	sta	RAM1_083
	bra	L068B
;
	sta	RAM1_083
	jsr	L0FBD
	asl	RAM1_059
	lda	RAM1_058
	sub	RAM1_059
	bcc	L0697
	clra
	asla
	bcc	L069C
L0E9A:
	lda	#$FF
	sta	RAM1_058
	sta	RAM1_059
	brset	6,RAM1_082,L06B2
	brset	7,RAM1_087,L06B2
	lda	RAM1_088
	sub	RAM1_058
	beq	L070A
	rora
	eor	#$7F
	brclr	4,RAM1_081,L06B6
	lda	RAM1_058
	bra	L06F7
;
	ldx	#$20
	jsr	L12C3
	asla
	brset	5,RAM1_082,L06C1
	add	#$10
	add	#$00
	tax
	lda	X12FA,x
	dec	RAM1_08a
	bmi	L06E7
	tsta
	bmi	L06D8
	tst	RAM1_089
	bmi	L06EE
	cmp	RAM1_089
	bhi	L06E0
	bra	L0712
;
	tst	RAM1_089
	bpl	L06EE
	cmp	RAM1_089
	bcc	L06D6
	tax
	sub	RAM1_089
	stx	RAM1_089
	bra	L06F5
;
	tsta
	bne	L06EE
	lda	RAM1_058
	sub	RAM1_088
	ldx	X12FB,x
	stx	RAM1_08a
	sta	RAM1_089
	add	RAM1_088
	bset	4,RAM1_082
	cmp	RAM1_059
	bne	L06FF
	bclr	4,RAM1_082
	cmp	RAM1_088
	beq	L070C
	sta	RAM1_088
	jsr	L0FCC
	bra	L0712
;
	bclr	4,RAM1_082
	brset	4,RAM1_07e,L0705
	brset	3,RAM1_07e,L0705
	lda	RAM1_082
	and	#$0C
	tax
	brclr	0,RAM1_080,L071D
	brset	0,RAM1_061,L071F
	eor	RAM1_07f
	and	#$0C
	beq	L077C
	brclr	5,RAM1_082,L0729
	brclr	7,RAM1_082,L077C
	tstx
	beq	L072D
	txa
	eor	RAM1_082
	sta	RAM1_082
	bset	6,RAM1_095
	bclr	2,RAM1_06b
	bclr	1,RAM1_06b
	brclr	1,RAM1_081,L0753
	clra
	ldx	#$AF
	jsr	L38A0
	brset	3,RAM1_082,L0748
	brclr	2,RAM1_082,L074A
	bset	2,RAM1_06b
	bset	1,RAM1_06b
L0F4A:
	bclr	0,RAM1_081
	lda	#$05
	sta	RAM1_08a
	bset	6,RAM1_082
	rts
;
	brclr	3,RAM1_082,L076D
	brclr	1,PortB,L0761
	bclr	1,PortB
	bclr	3,RAM1_082
	lda	#$50
	bra	L0782
;
	ldx	#$AF
	jsr	L38CC
	rora
	bcc	L0772
	bset	2,RAM1_06b
	bra	L0774
;
	brclr	2,RAM1_082,L0777
	bset	2,RAM1_06b
	bset	1,RAM1_06b
	bset	3,PortB
	rts
;
	brset	0,RAM1_061,L077D
	bclr	3,PortB
	rts
;
	brset	1,PortB,L077C
	lda	#$28
	bclr	0,RAM1_081
	sta	RAM1_08a
	bset	6,RAM1_082
	rts
;
L0F89:
	lda	RAM1_082
	and	#$03
	tax
	lda	X11FB,x
	sta	RAM1_050
	clra
	bra	L07C3
;
L0F96:
	bset	7,RAM1_082
	brset	5,RAM1_081,L077C
	lda	#$FF
	cmp	RAM1_088
	beq	L07A5
	sta	RAM1_088
	bsr	L07D1
	lda	#$FF
	sta	RAM1_050
	lda	#$03
	bsr	L07C3
	lda	#$81
	bra	L07B7
;
L0FB1:
	bclr	7,RAM1_082
	bset	3,RAM1_07e
	lda	#$80
	sta	RAM1_050
	lda	#$08
	bra	L07C3
;
L0FBD:
	lda	RAM1_083
	sta	RAM1_050
	lda	#$01
L0FC3:
	ldx	#$88
	brclr	0,PortC,L07CB
	jsr	L11FF
	rts
;
L0FCC:
	lda	RAM1_088
	brset	7,RAM1_082,L07CB
	brclr	5,RAM1_07f,L07DC
	brset	5,RAM1_082,L07DC
	add	#$E0
	bcs	L07DC
	clra
	brclr	1,RAM1_081,L0005
	brclr	1,RAM1_082,L07EC
	brset	0,RAM1_082,L07F9
	brclr	2,RAM1_0b8,L07F9
	lda	#$08
	bra	L07F3
;
	lda	#$14
	brclr	0,RAM1_082,L07F3
	lda	#$0C
	nega
	add	RAM1_088
	bcs	L07F9
	clra
	cmp	#$30
	bcc	L07FF
	lda	#$30
	cmp	#$44
	bcc	L0005
	bset	3,RAM1_07e
	sta	RAM1_056
	bclr	7,RAM1_05b
	ldx	#$A0
	jsr	L10EF
	sta	RAM1_059
	ldx	#$A1
	jsr	L10EF
	sta	RAM1_058
	brset	5,RAM1_082,L0042
	brclr	3,RAM1_07e,L0042
	bclr	3,RAM1_07e
	bmi	L0023
	coma
	cmp	XAB07
	and	#$0F
	sta	RAM1_050
	lda	RAM1_059
	bmi	L0034
	coma
	bit	#$08
	bne	L0036
	sub	#$0D
	add	#$07
	jsr	L261E
	add	RAM1_050
	sta	RAM1_050
	lda	#$03
	jsr	L0FC3
	lda	RAM1_058
	bne	L0052
	lda	RAM1_059
	add	#$08
	sta	RAM1_057
	tax
	lda	X1137,x
	bra	L0067
;
	add	#$08
	sta	RAM1_057
	lda	RAM1_059
	bpl	L005B
	nega
	jsr	L261E
X105E:
	add	RAM1_057
	tax
	lda	X1137,x
	brclr	7,RAM1_059,L006A
	jsr	L261E
	jsr	L2617
	brset	3,RAM1_057,L007E
	brset	7,RAM1_05b,L007D
	nega
	beq	L007D
	add	RAM1_056
	bcs	L0084
	clra
	bra	L0084
;
	clra
	add	RAM1_056
	bcc	L0084
	lda	#$FF
	sta	RAM1_050
	lda	#$02
	jsr	L0FC3
	brclr	4,RAM1_07e,L00EE
	bclr	4,RAM1_07e
	lda	#$88
	sta	RAM1_055
	lda	#$14
	sta	RAM1_054
	lda	#$E0
	ldx	#$53
	stx	RAM1_057
	ldx	RAM1_057
	clr	,x
	sta	RAM1_056
	ldx	#$A3
	jsr	L38CC
	brclr	6,RAM1_08e,L00AC
	clra
	eor	RAM1_056
	bit	#$20
	bne	L00C0
	jsr	L38CC
	brclr	6,RAM1_08e,L00B9
	clra
	bpl	L00BC
	nega
	add	#$10
	bsr	L00E0
	ldx	#$A2
	jsr	L38CC
	eor	RAM1_056
	bit	#$40
	beq	L00D3
	jsr	L38CC
	bpl	L00D1
	nega
	bsr	L00E0
	dec	RAM1_057
	lda	RAM1_056
	sub	#$20
	bmi	L009E
	ldx	#$55
	jmp	L1205
;
	tax
	lda	X11DB,x
	ldx	RAM1_057
	add	,x
	cmp	#$1F
	bls	L00ED
	lda	#$1F
	sta	,x
	rts
;
L10EF:
	clra
	brset	5,RAM1_082,L00FC
	brset	5,RAM1_07f,L0135
	brset	6,RAM1_07f,L0135
	brset	3,RAM1_081,L0135
	jsr	L38CC
	add	#$06
	bpl	L0105
	lda	#$06
	cpx	#$A0
	bne	L010B
	add	#$0D
	brclr	1,RAM1_081,L0110
	add	#$1A
	tax
	lda	X11A7,x
	bmi	L0135
	brclr	1,RAM1_081,L0135
	ldx	RAM1_056
	cpx	#$44
	bcc	L0135
	clr	RAM1_053
	cpx	#$36
	bcs	L012D
	inc	RAM1_053
	cpx	#$3C
	bcs	L012D
	inc	RAM1_053
	cmp	RAM1_053
	bls	L0135
	lda	RAM1_053
	bset	7,RAM1_05b
	tsta
	rts
;
X1137:
	brset	0,PortA,L01AA
;
	db	$72, $62, $51, $41
;
	brn	L0140
	brn	L0183
;
	db	$52, $62, $72
;
	neg	,x
	brset	0,PortA,L0149
	asl	,x
	asr	RAM1_057,x
	rorx
;
	db	$35
;
	bclr	1,PortA
;
	db	$32
;
	comx
;
	db	$65, $75
;
	ror	,x
;
	db	$86
;
	brset	0,PortA,L0159
	asl	RAM1_068,x
X115B:
	asrx
	rora
;
	db	$35
;
	bclr	1,PortA
;
	db	$41
;
	comx
	lsr	,x
;
	db	$75, $85, $86
;
	brset	0,PortA,L0169
	rol	RAM1_058,x
	aslx
	asra
	bcs	L0183
	brset	0,X0041,L01D5
	lsr	,x
;
	db	$75, $85, $86
;
	brset	0,PortA,L0179
	rolx
	aslx
	asla
	asra
	bne	L0193
	brset	0,X0041,L01E5
	lsr	,x
;
	db	$84, $85, $95
;
	brset	0,PortA,L0189
	rolx
	aslx
	asla
	asra
	bcs	L01A3
	brset	0,X0041,L01F4
	lsr	,x
;
	db	$84, $85, $95
;
	brset	0,PortA,L0199
	rolx
	aslx
	asla
	asra
	bcs	L01B3
	brset	0,X0041,L0204
	lsr	,x
;
	db	$84, $85, $95
;
	brset	0,STACK_0fa,L01A4
	jmp	,x						;INFO: index jump
;
	jsr	,x						;INFO: index jump
	ldx	,x
	stx	,x
	brset	0,PortB,L01B2
	brclr	1,DDRA,L01B8
	brset	3,STACK_0fb,L01B2
	jsr	,x						;INFO: index jump
	jsr	,x						;INFO: index jump
	ldx	,x
	ldx	,x
	stx	,x
	brset	0,PortB,L01BF
	brset	1,PortD,L01C4
	add	,x
	add	,x
	jmp	,x						;INFO: index jump
;
	jsr	,x						;INFO: index jump
	ldx	,x
	stx	,x
	brset	0,PortB,L01CB
	brset	1,PortC,L01D0
	brclr	1,STACK_0fb,L01CB
	jmp	,x						;INFO: index jump
;
	jsr	,x						;INFO: index jump
	ldx	,x
	stx	,x
	brset	0,PortB,L01D8
	brset	1,PortC,L01DD
	brclr	1,PortA,L01DE
	brset	1,PortD,L01E4
	brclr	2,DDRC,L01EA
	brset	4,ADSTAT,L01F0
	brclr	5,Miscell,L01F6
	brset	7,SCCR2,L01EC
	brclr	0,PortC,L01F2
	brset	2,DDRB,L01F8
	brclr	3,ADDATA,L01FE
	brset	5,PLMB,L0204
	brclr	6,SCCR1,L021A
X11FB:
	asl	X0039
	dec	X002B
L11FF:
	sta	RAM1_051
	stx	RAM1_052
	ldx	#$52
L1205:
	stx	RAM1_05a
	bsr	L020F
	bcc	L026E
	bsr	L020F
	bcc	L026E
	ldx	RAM1_05a
	bsr	L026F
	lda	,x
	bsr	L0220
	bcs	L0264
	decx
	cpx	#$50
	bcc	L0213
	clc
	bra	L0264
;
	sec
	rola
	bcs	L0228
	bsr	L023A
	bra	L022C
;
	bclr	6,DDRA
	bra	L022C
;
	bsr	L0233
	asla
	bne	L0222
	bclr	6,DDRA
	bclr	7,DDRA
	brset	6,PortA,L0238
	bra	L0273
;
	bset	6,DDRA
	bclr	6,PortA
	rts
;
	bsr	L026F
	bsr	L0220
	bcs	L0264
	bsr	L0273
	lda	#$01
	bclr	6,DDRA
	bclr	7,DDRA
	brset	6,PortA,L0250
	rola
	bsr	L0273
	bcc	L0249
	sta	,x
	dec	RAM1_059
	bmi	L0261
	bsr	L023A
	decx
	bclr	7,DDRA
	bra	L0245
;
	bsr	L0231
	clc
	bsr	L0273
	bsr	L023A
	bclr	7,DDRA
	bsr	L026E
	bclr	6,DDRA
	rts
;
	bsr	L0268
	bsr	L023A
	bset	7,DDRA
	bclr	7,PortA
	rts
;
L1278:
	lda	#$03
	brset	5,RAM1_07f,L028F
	brset	7,RAM1_07f,L0291
	brset	6,RAM1_087,L0291
	deca
	brset	6,RAM1_07f,L028F
	brclr	0,RAM1_07f,L028D
	brset	1,RAM1_07c,L028F
	lda	RAM1_07f
	clr	RAM1_087
	eor	RAM1_082
	and	#$03
	rts
;
L1296:
	ldx	#$10
	jsr	L38CC
	brclr	1,RAM1_081,L02A4
	add	#$10
	bcc	L02A4
	lda	#$FF
	rts
;
L12A5:
	sta	RAM1_057
	jsr	L38CC
	asla
	asla
	add	#$F4
	nega
	add	RAM1_057
L12B1:
	sta	RAM1_057
	clrx
	incx
	lda	X131A,x
	brclr	1,RAM1_081,L02BE
	lda	X133A,x
	cmp	RAM1_057
	bhi	L02B4
	rts
;
L12C3:
	clr	RAM1_057
	add	X12D2,x
	bcs	L02CF
	inc	RAM1_057
	incx
	bra	L02C5
;
	lda	RAM1_057
	rts
;
X12D2:
	sta	DDRA
	brset	2,DDRA,L02DB
	brset	2,DDRA,L02DE
	brset	2,STACK_0ff,L02DD
	brset	0,PortA,L02E0
	brset	0,PortA,L0272
	brset	3,DDRC,L02EC
	brset	3,DDRC,L02EF
	brset	3,DDRC,L02F2
	brset	3,DDRC,L02F5
	brset	3,DDRC,L02F1
	bra	L0334
;
	bset	3,PLMA
	brset	1,SCCR1,L0319
	stx	,x
X12FA:
	bra	L02FC
;
	bset	0,PortA
	brset	4,PortA,L0301
	brset	0,PortA,L0304
	ldx	,x
	brclr	1,STACK_0fc,L0308
	eor	,x
	brset	0,Miscell,L030C
	brset	3,PortA,L0311
	brset	0,PortA,L0312
	brset	0,PortA,L0313
	brclr	1,STACK_0fc,L0318
	eor	,x
	brset	0,RAM1_09c,L02B8
;
	db	$90, $84
;
	asl	,x
	inc	RAM1_064,x
	incx
	lsrx
;
	db	$4E
;
	asla
	lsra
	nega
	inc	X0038
	lsr	X0030
	bmc	L0355
	bne	L0353
	bhi	L0351
	bset	7,ICH2
	bset	5,TCH
	bset	3,ICH1
	bset	1,SCSR
	bset	0,RAM1_09c
;
	db	$92, $88, $7E
;
	lsr	,x
	dec	RAM1_062,x
	decx
	lsrx
;
	db	$4E
;
	asla
	lsra
	nega
	inc	X0038
	ror	X0034
;
	db	$32
;
	neg	X002E
	bmc	L037A
	bhcc	L0378
	bcc	L0376
	bra	L0374
;
	bset	6,ACH
	bset	4,TCH
X135A:
	bset	7,ICH2
	bset	5,TCH
	bset	3,ICH1
	bset	1,SCSR
	brset	7,Miscell,L036F
	brset	4,DDRC,L036C
	brset	1,PortA,L0375
	bset	2,PortD
	negx
	bhcc	L0375
	inc	X0046
X1372:
	bset	4,PortA
	bset	0,BAUD
;
	db	$61
;
	brclr	5,Miscell,L0334
	brclr	2,PLMA,L0337
	bclr	3,RESERVED
	brclr	1,PLMB,L033C
	bset	1,TCL
	brclr	0,ICL2,L0341
	bset	5,RAM1_0ba
	clr	STACK_0d6
	clr	STACK_0c1
	jsr	L1E7D
	bset	0,RAM1_0ba
	jsr	L2640
	bset	4,PortB
	ldx	#$B0
	jsr	L38CC
	and	#$62
	ora	#$80
	brclr	4,RAM1_0b5,L03A5
	ora	#$10
	sta	RAM1_0b5
	clr	RAM1_0bf
	jsr	L2631
	brclr	0,RAM1_061,L03C2
	clr	RAM1_0bc
	bset	2,RAM1_0bc
	brclr	4,RAM1_069,L03C2
	brset	1,RAM1_05f,L03C2
	bclr	6,RAM1_0b5
	lda	RAM1_0b5
	ldx	#$B0
	jsr	L38A0
	bset	4,RAM1_0bc
	rts
;
L13C5:
	brclr	6,RAM1_061,L03D0
	brset	6,RAM1_0ba,L03D0
	lda	#$05
	brclr	5,RAM1_0ba,L03D2
	lda	#$28
	sta	RAM1_063
	bset	6,RAM1_0ba
	bset	5,RAM1_0ba
	lda	#$30
	ldx	#$01
	jsr	L1BD9
	brclr	3,RAM1_067,L03EA
	bclr	3,RAM1_067
	jsr	L1407
	jsr	L37B0
	jsr	L0785
	jsr	L37F4
	jsr	L142B
	brclr	6,RAM1_0ba,L03FC
	bclr	6,STACK_0d6
	tst	RAM1_063
	bne	L03DF
	jsr	L37F4
	jsr	L1E7D
	bclr	5,RAM1_0ba
	bclr	6,RAM1_0ba
	rts
;
L1407:
	brset	7,STACK_0d6,L0445
	brset	6,RAM1_0ba,L0410
	brclr	5,RAM1_0ba,L0434
	lda	RAM1_0bb
	sta	RAM1_058
	jsr	L1446
	bra	L043B
;
L1419:
	brset	7,STACK_0d6,L0445
	brset	6,RAM1_0ba,L0422
	brclr	5,RAM1_0ba,L0434
	lda	RAM1_0bb
	sta	RAM1_058
	jsr	L1551
	bra	L043B
;
L142B:
	lda	RAM1_0bb
	sta	RAM1_058
	jsr	L15C8
	bra	L043B
;
	brclr	0,RAM1_061,L043B
	bclr	5,RAM1_061
	bset	2,RAM1_05d
	lda	RAM1_0bb
	cmp	RAM1_058
	beq	L0445
	bset	6,STACK_0cb
	bset	5,STACK_0cb
	rts
;
L1446:
	brclr	4,RAM1_0bc,L044E
	bclr	4,RAM1_0bc
	jmp	L1AA5
;
	brset	7,STACK_0c1,L0454
	brset	6,STACK_0c1,L045A
	brclr	3,RAM1_0bc,L045A
	jmp	L1953
;
	brclr	2,STACK_0c0,L0460
	jmp	L1CAD
;
	lda	RAM1_0b3
	bne	L046B
	jsr	L14DF
	jsr	L1516
	rts
;
	bmi	L04AC
	brset	4,RAM1_0b3,L0489
	bit	#$60
	beq	L0479
	jsr	L189A
	bra	L047B
;
	clr	RAM1_0b3
L147B:
	bclr	0,RAM1_0ba
	brset	7,RAM1_0b9,L0486
	brclr	6,RAM1_0ba,L0486
	brclr	6,STACK_0c1,L0488
	bset	0,RAM1_0ba
	rts
;
	lda	STACK_0c1
	and	#$86
	cmp	#$86
	bne	L0494
	jsr	L1C82
	lda	#$B4
	brset	5,RAM1_0b6,L04AA
	lda	#$88
	brclr	7,RAM1_0ba,L0479
	brclr	2,RAM1_0b6,L0479
	brclr	1,RAM1_0b6,L04AA
	brset	5,RAM1_0b3,L04AA
	brclr	0,RAM1_0b6,L0479
	sta	RAM1_0b3
	bclr	7,RAM1_0b3
	bclr	2,RAM1_0bb
	and	#$07
	tax
	lda	RAM1_0b4
	bpl	L04BD
	and	#$7F
	sta	RAM1_0b4
	sta	RAM1_0b8
	ldx	X19DD,x
	jsr	L1A3D,x						;INFO: index jump
	brset	7,RAM1_0b3,L047B
	lda	RAM1_0b3
	cmp	#$70
	bcc	L0479
	bclr	3,RAM1_0bb
	brset	4,RAM1_0b3,L0479
	sta	RAM1_0b6
	bclr	5,RAM1_0bc
	and	#$07
	cmp	#$07
	bne	L0479
	bset	4,RAM1_0b6
	bra	L0479
;
L14DF:
	lda	STACK_0c1
	bit	#$C0
	beq	L04F6
	and	#$86
	cmp	#$86
	bne	L0514
	bclr	5,RAM1_0bc
	bclr	2,RAM1_0bb
	jsr	L1E69
	beq	L04FF
	bclr	2,RAM1_0ba
	bclr	4,STACK_0c0
	lda	#$97
	ldx	#$C0
	jsr	L1C84
	jsr	L1E74
	brclr	4,RAM1_0bf,L0510
	brset	2,RAM1_0be,L0514
	brset	1,RAM1_0be,L0514
	brclr	7,RAM1_0bf,L0514
	bclr	7,RAM1_0bf
	bset	4,RAM1_0bf
	bset	3,RAM1_0bc
	rts
	rts
;
L1516:
	brset	4,STACK_0c1,L0550
L1519:
	dec	STACK_0c3
	bne	L0550
	lda	STACK_0c1
	cmp	#$60
	beq	L052B
	brclr	3,RAM1_0bc,L052B
	inc	STACK_0c3
	jmp	L1953
;
	brclr	7,STACK_0c1,L053D
	bclr	7,STACK_0c1
	bclr	6,STACK_0c1
	lda	STACK_0c1
	and	#$07
	tax
	ldx	X1D18,x
	jmp	L1D20,x						;INFO: index jump
;
	brclr	6,STACK_0c1,L054E
	bclr	6,STACK_0c1
	lda	RAM1_0b6
	and	#$07
	tax
	ldx	X1C0E,x
	jsr	L1C16,x						;INFO: index jump
	cmp	X3FC1
	rts
;
L1551:
	brset	7,RAM1_0ba,L059C
	jsr	L1E4F
	beq	L059C
	lda	RAM1_0be
	brset	5,RAM1_0b9,L057E
	brset	4,RAM1_0b9,L0574
	brclr	1,RAM1_0be,L0569
	brclr	3,RAM1_0b9,L056C
	bra	L0598
;
	brset	3,RAM1_0ba,L0598
	bit	#$F0
	beq	L059C
	ora	#$F0
	bra	L05A0
;
	brclr	1,RAM1_0be,L057A
	brset	0,RAM1_0be,L058F
	lda	#$02
	bra	L0586
;
	brclr	2,RAM1_0be,L0584
	brset	0,RAM1_0be,L058F
	lda	#$04
	bset	7,RAM1_0bf
	bset	5,STACK_0cb
	bset	3,RAM1_0bc
	inca
	bset	4,RAM1_0ba
	and	#$07
	ora	#$20
	brclr	6,RAM1_0b9,L0598
	ora	#$C0
	add	#$F0
	bcs	L05A0
	jsr	L1E87
	clra
	sta	RAM1_0be
	brclr	4,STACK_0c1,L0550
	jmp	L1519
;
X15A8:
	brclr	1,RAM1_06c,L0556
	brset	0,STACK_0cd,L05A3
	brclr	1,PortD,L05B4
	bih	L05B6
	brset	3,RAM1_0b7,L060C
	bsr	L05BD
	lda	RAM1_056
	jsr	L261E
L15BD:
	jsr	L2533
	cmp	XA620
	sta	RAM2_0288,x
	incx
	rts
;
L15C8:
	brclr	3,STACK_0d6,L05C7
	bclr	3,STACK_0d6
	bset	6,RAM1_0ba
	ldx	RAM2_0271
	stx	RAM1_05b
	lsrx
	lsrx
	lsrx
	cpx	#$0C
	bcc	L05E7
	ldx	X15A8,x
	lda	RAM2_0272
	jmp	L15E4,x						;INFO: index jump
L15E4:
	jmp	L170D
	jmp	L170A
;
	bset	6,RAM1_0bb
	bset	2,RAM1_0bf
	cmp	RAM2_0273
	bcs	L05F5
	bclr	2,RAM1_0bf
	brclr	4,STACK_0ce,L05E7
	clrx
	lda	RAM2_0274
	bsr	L05BD
	bsr	L05C1
	lda	RAM2_0273
	jsr	L15BD
	bsr	L05C1
	brset	0,RAM1_0bb,L064B
	bsr	L05C1
	cpx	#$08
	bne	L060B
	bra	L064B
;
	brclr	1,RAM1_05b,L064D
	lda	RAM2_0274
	bmi	L062E
	eor	STACK_0c5
	and	#$1F
	bne	L0624
	brset	7,STACK_0c5,L062E
	eor	STACK_0c5
	sta	STACK_0c5
	bset	5,STACK_0c5
	bset	6,STACK_0c5
	bset	7,STACK_0c5
	brclr	4,STACK_0ce,L064B
	brset	6,RAM1_0bb,L063B
	clrx
	bsr	L05C1
	cpx	#$04
	bne	L0635
	bset	0,RAM1_0bb
	ldx	#$04
	lda	RAM2_0273
	jsr	L15B4
	lda	RAM2_0272
	jsr	L15B4
	bset	6,STACK_0cb
	jmp	L170A
;
	ldx	RAM1_05b
	cpx	#$08
	beq	L0663
	cpx	#$0B
	bne	L064D
	brclr	6,STACK_0ce,L0660
	jsr	L1EB3
	lda	RAM2_0275
	bclr	5,RAM1_0ba
	bclr	6,RAM1_0ba
	tsta
	bpl	L066C
	bset	6,RAM1_0ba
	bclr	3,RAM1_0ba
	bit	#$40
	beq	L0686
	bset	3,RAM1_0ba
	bit	#$20
	beq	L0686
	tax
	lda	RAM1_0b8
	and	#$0F
	ora	#$80
	sta	RAM1_0b4
	lda	#$CA
	sta	RAM1_0b3
	txa
	jsr	L2617
	eor	RAM1_0b9
	and	#$07
	bra	L06F4
;
	bclr	4,RAM1_0bb
	brclr	2,RAM1_05b,L064D
	ldx	#$07
	stx	RAM1_056
	lda	#$07
	sub	RAM1_056
	tax
	lda	RAM2_0272,x
	ldx	RAM1_056
	sta	RAM2_0280,x
	dec	RAM1_056
	bpl	L0698
	bset	4,RAM1_0bb
	bset	2,RAM1_094
	bset	5,RAM1_0bb
	bra	L064B
;
	bclr	1,RAM1_0bb
	bit	#$10
	beq	L06B9
	bset	1,RAM1_0bb
	and	#$87
	bpl	L06C9
	ora	#$10
	brset	7,RAM1_0b9,L06D0
	bclr	4,RAM1_0bb
	jsr	L1797
	bra	L06CE
;
	brclr	7,RAM1_0b9,L06D0
	bclr	7,RAM1_0ba
	bset	7,STACK_0cb
	jsr	L261F
	eor	RAM1_0b9
	and	#$B8
	bra	L06F4
;
	brset	0,RAM1_0bf,L06F2
	lda	RAM2_0271
	and	#$03
	tax
	lda	RAM2_0272,x
	sta	RAM1_056
	and	#$07
	tax
	ldx	X176B,x
	bclr	7,RAM1_0ba
	jsr	L1771,x						;INFO: index jump
	bra	L070A
;
	bset	5,STACK_0cb
	beq	L070A
	eor	RAM1_0b9
	sta	RAM1_0b9
	brset	2,RAM1_0b8,L070A
	brclr	3,RAM1_0b9,L070A
	ldx	#$B2
	jsr	L38CC
	jsr	L1E45
L170A:
	bset	6,STACK_0d6
	rts
;
L170D:
	brset	0,RAM1_0bf,L06F2
	lda	RAM2_0273
	brset	3,RAM1_0b6,L071A
	cmp	#$FF
	beq	L075A
	sta	RAM1_0b7
	lda	RAM1_0b6
	and	#$07
	cmp	#$04
	bne	L072F
	jsr	L1E8C
	eor	STACK_0c0
	and	#$03
	beq	L072F
	bset	2,STACK_0c0
	lda	RAM2_0272
	bmi	L073E
	brclr	6,RAM1_0b9,L0745
	bclr	4,RAM1_0bb
	jsr	L1E7F
	bra	L0743
;
	brset	6,RAM1_0b9,L0745
	bset	6,RAM1_0b9
	bset	5,STACK_0cb
	brclr	5,RAM1_0b6,L075F
	lda	RAM1_0b7
	ldx	STACK_0c2
	incx
	beq	L075D
	brclr	7,STACK_0c1,L075F
	cmp	STACK_0c2
	bne	L075F
	bclr	5,RAM1_0b6
	bra	L075F
;
	bset	3,RAM1_0bb
	cmp	XB7C2
	lda	STACK_0c3
	cmp	#$40
	beq	L0769
	bset	5,RAM1_0bb
	bset	6,STACK_0cb
	bra	L06F2
;
X176B:
	bit	X2744
	lsra
	brset	0,X0026,L0781
;
	db	$61
;
	brset	1,OCL2,L07D7
	brclr	4,RAM1_0b6,L0784
	brset	7,RAM1_0b6,L07C8
	lda	STACK_0c1
	and	#$07
	cmp	#$02
	beq	L07CA
	brset	5,RAM1_0bc,L0790
	brset	6,RAM1_0bc,L0790
	lda	RAM1_0b8
	and	#$70
	bne	L0794
	bsr	L07CA
	bset	7,RAM1_0bb
	brset	7,RAM1_056,L0797
L1797:
	rts
;
L1798:
	brclr	7,RAM1_056,L07B2
	bset	4,RAM1_0b8
	brset	2,RAM1_0b8,L07AD
	bclr	0,RAM1_0b8
	lda	#$FF
	ldx	#$BC
	jsr	L38A0
	incx
	jsr	L38A0
L17AD:
	lda	#$80
	sta	RAM1_0b3
	rts
	jmp	L1D8A
;
	bclr	3,RAM1_0bf
	brclr	7,RAM1_056,L0035
L17BA:
	jsr	L1C7C
	bset	2,RAM1_07e
L17BF:
	lda	RAM1_0b8
	sta	RAM1_0bd
	bset	2,RAM1_0bb
	bclr	6,RAM1_0bc
	rts
;
	bclr	4,RAM1_0bb
	brset	6,RAM1_0bf,L07D2
	brset	6,RAM1_056,L07DC
	bclr	6,RAM1_0bc
	bclr	2,RAM1_0bb
	bclr	6,RAM1_0b8
	bclr	5,RAM1_0b8
	bclr	4,RAM1_0b8
	bra	L0033
;
	lda	RAM1_0b8
	brset	6,RAM1_0bc,L07E5
	bit	#$70
	bne	L0035
	and	#$0C
	sta	RAM1_0bd
	lda	RAM2_0272
	sub	#$06
	beq	L07F9
	bmi	L07F7
	deca
	inc	RAM1_0bd
	bra	L07EC
;
	add	#$07
	jsr	L261E
	add	RAM1_0bd
	sta	RAM1_0bd
	brclr	2,RAM1_0b8,L000C
	jsr	L261F
	eor	RAM1_0b8
	and	#$08
	bra	L0017
;
	brclr	5,RAM1_069,L0013
	bit	#$01
	bne	L0025
	eor	RAM1_0b8
	and	#$03
	beq	L0029
	brclr	6,RAM1_0bc,L0022
	bclr	6,RAM1_0b8
	bclr	5,RAM1_0b8
	bclr	4,RAM1_0b8
	brset	5,RAM1_0bc,L07C3
	brset	6,RAM1_0bc,L07D2
	rts
;
	bset	5,RAM1_0bb
	lda	RAM1_0bd
	sta	RAM1_0b8
	bset	6,RAM1_0bc
	bclr	2,RAM1_0bb
	bset	7,STACK_0cb
	rts
;
	brclr	6,STACK_0d2,L003C
	jmp	L1798
;
	brclr	7,RAM1_056,L0069
	bclr	2,STACK_0c0
	jsr	L1E42
	bsr	L07CA
	brset	5,RAM1_0b6,L0063
	brclr	6,RAM1_0bf,L005C
	brset	1,RAM1_0ba,L0053
	bset	1,RAM1_0ba
	bset	3,RAM1_0bc
	lda	#$E3
	brset	4,STACK_0c1,L005E
	ldx	#$01
	bra	L0060
;
L185C:
	lda	#$60
	ldx	#$28
	jmp	L1C84
;
	brclr	2,STACK_0c1,L005C
	bset	5,STACK_0c1
	rts
;
	brclr	5,RAM1_0b6,L0071
	jsr	L1D8A
	bra	L008B
;
	lda	RAM1_0b6
	and	#$07
	cmp	#$05
	beq	L0084
	cmp	#$04
	bne	L008B
	brclr	6,RAM1_0b5,L008B
	clr	STACK_0c2
	bset	0,RAM1_0b6
	lsr	STACK_0c2
	bne	L008B
	jsr	L1D4B
	bset	7,RAM1_0ba
	lda	RAM1_0b6
	ora	#$D0
	bit	#$20
	beq	L0097
	and	#$A7
	sta	RAM1_0b3
	rts
;
L189A:
	lda	RAM1_0b3
	bit	#$0F
	beq	L0118
	and	#$07
	tax
	clra
	sec
	rola
	decx
	bpl	L00A5
	sta	RAM1_056
	ldx	#$B5
	brclr	3,RAM1_0b3,L00B2
	ldx	#$BC
	brclr	6,RAM1_0b3,L00BE
	brset	5,RAM1_0b3,L00BC
	coma
	and	,x
	bra	L00BF
;
	eor	,x
	cmp	STACK_0fa
	brset	3,RAM1_0b3,L00CB
	brclr	1,RAM1_056,L00CB
	bit	#$02
	beq	L00CB
	ora	#$0C
X18CB:
	brclr	3,RAM1_08e,L00DD
	brclr	4,RAM1_056,L00D7
	bit	#$10
	beq	L00D7
	ora	#$08
	bit	#$08
	bne	L00DD
	and	#$AF
	sta	,x
	ldx	#$F3
	brset	3,RAM1_0b3,L012F
	and	#$62
	ldx	#$B0
	jsr	L38A0
	bset	5,STACK_0cb
	brset	5,RAM1_056,L00F5
	brclr	6,RAM1_056,L0149
	brset	2,RAM1_0b8,L0107
	lda	RAM1_0b6
	and	#$17
	cmp	#$04
	bne	L0107
	brclr	5,RAM1_0b6,L0103
	brclr	7,RAM1_0ba,L0107
	bsr	L008B
	bra	L0153
;
	brclr	6,RAM1_056,L0149
	ldx	#$10
	cmp	#$05
	beq	L014E
	brset	6,RAM1_059,L011A
	ldx	#$F1
	brset	6,RAM1_0b9,L014E
	bra	L0149
;
	bset	4,STACK_0c0
	bclr	3,STACK_0c0
	brclr	2,RAM1_0b8,L0132
	bset	3,STACK_0c0
	ldx	#$B2
	jsr	L38CC
	sta	RAM1_0b8
	bclr	5,RAM1_0bb
	jmp	L17AD
	jmp	L1AA5
;
	brset	6,STACK_0c1,L0149
	jsr	L1E69
	bne	L0149
	lda	#$01
	sta	STACK_0c3
	lda	STACK_0c1
	cmp	#$95
	beq	L0149
	lda	#$86
	jsr	L1C82
	lda	RAM1_0b3
	and	#$10
	tax
	stx	RAM1_0b3
	bset	3,RAM1_0bc
	rts
;
L1953:
	lda	#$C8
	brset	6,RAM1_05f,L017F
	jsr	L1E5A
	brset	7,RAM1_061,L018E
	brclr	1,RAM1_0ba,L0163
	and	#$BF
	ora	#$08
	ora	#$04
	and	#$4E
	brclr	7,RAM1_0b5,L0171
	brset	3,RAM1_0b5,L0171
	and	#$4A
	brclr	6,STACK_0ce,L0176
	ora	#$30
	brset	4,STACK_0ce,L017C
	brclr	3,STACK_0ce,L017E
	ora	#$10
	inca
	bit	#$04
	beq	L0190
	brset	3,RAM1_05d,L0189
	brclr	3,RAM1_0bf,L018B
	and	#$F3
	brclr	7,RAM1_0bf,L0190
	and	#$FB
	ldx	#$01
	brclr	3,RAM1_08e,L019B
	ora	#$02
	and	#$BB
	ldx	#$09
	brclr	0,RAM1_061,L01AD
	brclr	1,RAM1_082,L01A8
	brset	0,RAM1_082,L01A8
	ora	#$80
	bra	L01AD
;
	brclr	4,RAM1_069,L01AD
	ora	#$40
	sta	RAM2_027c
	txa
	brclr	6,RAM1_05f,L01B6
	ora	#$40
	bclr	1,RAM1_0bc
	ora	#$80
	brclr	4,RAM1_0bf,L01C4
	brset	7,RAM1_0b5,L01C4
	bset	1,RAM1_0bc
	and	#$7F
	sta	RAM2_027d
	lda	#$20
	brclr	2,RAM1_0b8,L01D1
	brset	6,RAM1_05f,L01D1
	lda	#$02
	ora	#$10
	bset	2,RAM1_0b5
	tax
	bclr	3,RAM1_0bc
	lda	#$0A
	jmp	L1A75
;
X19DD:
	db	$7E, $7B
;
	brset	0,RAM1_05e,L01BE
	cmp	XD0F5
	bclr	3,RAM1_05d
	lda	RAM1_0b8
	and	#$74
	cmp	#$60
	beq	L022B
	ldx	#$02
	cmp	#$10
	bne	L01F9
	bset	3,RAM1_0bf
	bra	L0227
;
	ldx	#$83
	cmp	#$50
	beq	L0227
	clrx
	brclr	2,RAM1_0b8,L0208
	brclr	3,RAM1_0b8,L020D
	bra	L020B
;
	brclr	1,RAM1_0b8,L020D
	ldx	#$04
	and	#$70
	cmp	#$20
	beq	L0221
	brset	2,RAM1_0b8,L0220
	incx
	cmp	#$30
	beq	L0221
	incx
	cmp	#$40
	beq	L0221
	rts
;
	aslx
	aslx
	sec
	rolx
	sec
	rolx
	lda	#$18
	bra	L0275
;
	lda	RAM1_088
	lsra
	sta	RAM1_056
	lda	RAM1_083
	asla
	add	RAM1_056
	ldx	#$70
	jsr	L388B
	jmp	L17BA
;
L1A3D:
	brclr	3,RAM1_0b3,L01E5
	clr	RAM1_0b6
	brclr	6,RAM1_0b3,L0254
	brclr	5,RAM1_0b3,L024E
	ldx	#$09
	clr	RAM1_0b3
	bra	L0272
;
	ldx	#$EA
	stx	RAM1_0b3
	bra	L026D
;
L1A54:
	bclr	5,RAM1_0bc
	bclr	6,RAM1_0bc
	bset	3,RAM1_094
	jsr	L1DF2
	ora	#$80
	brset	3,RAM1_0b5,L0266
	coma
	and	RAM1_056
	cmp	XBA56
	ldx	RAM1_057
	jsr	L38A0
L1A6D:
	jsr	L1E29
	ldx	#$89
	jsr	L1E06
L1A75:
	sta	RAM1_050
	stx	RAM1_051
	brclr	7,STACK_0d6,L028C
	jsr	L0785
	jsr	L22BD
	brclr	3,RAM1_067,L0279
	bclr	3,RAM1_067
	jsr	L1EE2
	bra	L0279
;
	lda	RAM1_050
	ldx	RAM1_051
	sta	RAM2_027a
	stx	RAM2_027b
	bset	7,STACK_0d6
	clr	STACK_0d9
	rts
;
	brclr	3,RAM1_0b3,L02A5
	brset	7,RAM1_0ba,L029A
	ldx	#$0A
	bra	L0227
;
L1AA5:
	brset	3,RAM1_0bf,L029A
	bset	0,RAM1_0bc
	brset	6,STACK_0d3,L02AF
	bclr	0,RAM1_0bc
	lda	RAM1_0bc
	and	#$07
	tax
	lda	#$20
	bra	L0275
	jmp	L1B81
;
	bclr	3,RAM1_0bf
	bclr	5,RAM1_0bb
	bclr	4,RAM1_0bb
	brclr	3,RAM1_0b3,L02DA
	ldx	#$B1
	jsr	L38CC
	brclr	5,RAM1_0b6,L02D3
	bit	#$70
	bne	L02D5
	jmp	L1DA5
;
	ora	#$70
	sta	RAM1_0b8
	brset	2,RAM1_0b8,L02DA
L1ADA:
	bclr	7,RAM1_0bf
	lda	RAM1_0b8
	and	#$70
	cmp	#$70
	bne	L02E7
L1AE4:
	jsr	L1DCA
	jsr	L1DF2
	bset	0,RAM1_056
	and	RAM1_056
	bset	3,RAM1_0b5
	bne	L02F6
	bclr	3,RAM1_0b5
	bclr	4,RAM1_0b5
L1AF6:
	bset	3,RAM1_0bc
	bclr	1,RAM1_0ba
	bset	1,RAM1_0bf
	bset	0,RAM1_0bf
L1AFE:
	lda	#$40
	ldx	#$0C
	brclr	6,RAM1_05f,L0307
	ldx	#$01
	jsr	L1E7D
	jmp	L1C84
;
	brset	2,RAM1_0b8,L0315
	bset	1,RAM1_0b8
	bclr	0,RAM1_0b8
	cmp	X16B8
	bra	L02F6
;
	brset	5,RAM1_0b3,L0395
	brclr	3,RAM1_0bf,L0323
	bset	0,RAM1_0b3
	bset	1,RAM1_0b3
	brset	6,RAM1_0b3,L0332
	brclr	4,RAM1_0b3,L036F
	brclr	1,RAM1_0ba,L036C
	bclr	1,RAM1_0ba
	bset	3,RAM1_0bc
	bra	L036C
;
	brclr	6,RAM1_0b3,L033D
	brclr	4,RAM1_0b3,L033D
	bclr	4,RAM1_0b3
	bclr	6,RAM1_0bf
	cmp	X1CBF
	bclr	6,RAM1_0b3
	lda	RAM1_0b6
	and	#$07
	cmp	#$06
	bne	L0354
	ldx	#$B1
	jsr	L38CC
	sta	RAM1_0b8
	bclr	7,RAM1_0bf
	bra	L0369
;
	cmp	#$04
	bne	L0369
	brset	4,RAM1_0b3,L0369
	lda	RAM1_0b6
	eor	RAM1_0b3
	bit	#$08
	beq	L0369
	jsr	L1AFE
	jmp	L1A6D
;
	brclr	4,RAM1_0b3,L036F
	bclr	6,RAM1_0bf
	rts
;
	brset	7,RAM1_0bf,L02FE
	brset	3,RAM1_0bf,L02FE
	bset	7,RAM1_0bf
	jsr	L1AE4
L1B7A:
	lda	#$48
	bra	L0300
	jmp	L1AFE
;
L1B81:
	brclr	3,RAM1_0b3,L0389
	bset	7,RAM1_0bf
	jmp	L1AF6
;
	brclr	6,RAM1_0b9,L036E
	jsr	L1E81
	lda	#$48
	clrx
	jmp	L1A75
;
	bclr	6,RAM1_0bf
	brset	4,RAM1_0b3,L03A5
	brset	5,RAM1_0b6,L037E
	bsr	L03C9
	lda	#$FF
	sta	STACK_0c2
	bra	L0375
;
	lda	RAM1_0bd
	eor	RAM1_0b8
	and	#$07
	bne	L03B1
	lda	RAM1_0bd
	sta	RAM1_0b8
	clr	STACK_0c3
	jsr	L1E74
	lda	STACK_0c1
	cmp	#$95
	bne	L03C3
	clr	STACK_0c1
	bset	3,RAM1_0bc
	jmp	L1E29
;
	jsr	L17AD
	jmp	L1ADA
;
	lda	RAM1_0b8
	sta	RAM1_0bd
	ldx	STACK_0c1
	jmp	L1E38
;
	lda	#$64
L1BD4:
	sta	RAM2_027c
	lda	#$19
L1BD9:
	bclr	6,RAM1_0b8
	bclr	5,RAM1_0b8
	bclr	4,RAM1_0b8
	bset	5,RAM1_0bc
	bset	3,RAM1_0b5
	bclr	3,RAM1_0bb
L1BE5:
	brclr	0,RAM1_0b6,L03EE
	brset	1,RAM1_0b6,L03EE
	brset	2,RAM1_0b6,L03F0
	bclr	2,RAM1_0ba
	brclr	2,STACK_0c0,L03F6
	bclr	2,STACK_0c0
	cmp	X3FBB
	clr	STACK_0c5
	jsr	L1E7D
	bset	7,RAM1_0ba
	bset	7,STACK_0cb
	bclr	6,RAM1_0bc
	brset	3,STACK_0c0,L0408
	bclr	4,STACK_0c0
	bclr	3,STACK_0c0
	bset	7,RAM1_0b5
	bra	L0392
;
X1C0E:
	eor	#$11
	coma
	coma
;
	db	$75
;
	lsra
	brset	0,ACL,L03E4
	bclr	6,RAM1_084
	ldx	#$C7
	brset	3,RAM1_08e,L0421
	brclr	5,RAM1_069,L0423
	ldx	#$E7
	bset	7,RAM1_0bf
	bra	L03D2
;
	ldx	RAM1_0b7
	clra
	sta	RAM2_027c
	lda	#$11
	bra	L03E5
;
	brset	3,STACK_0c1,L044D
	ldx	#$50
	bset	0,RAM1_05b
	cmp	X115B
	lda	#$C1
	bsr	L0484
	ldx	#$86
	brclr	3,RAM1_0b6,L0446
	ldx	#$06
	lda	#$18
	brclr	0,RAM1_05b,L03F0
	bra	L03D9
;
	lda	#$40
	ldx	#$02
	bsr	L0484
	jsr	L1DCA
	jmp	L1CF7
	rts
;
	brset	5,STACK_0c1,L0476
	bset	7,RAM1_0bf
	jsr	L1D84
	ldx	#$A0
	brset	2,STACK_0c2,L046E
	lda	#$6C
	brset	1,STACK_0c2,L0470
	ldx	#$20
	lda	#$64
	jmp	L1BD4
	jmp	L1D11
;
	brset	5,RAM1_0b6,L0473
	jsr	L1E74
L1C7C:
	lda	#$92
	ldx	#$10
	bra	L0484
;
L1C82:
	ldx	#$C8
L1C84:
	sta	STACK_0c1
	stx	STACK_0c3
	jmp	L147B
;
	brset	3,STACK_0c1,L044D
	brset	5,STACK_0c1,L0476
	lda	#$C4
	ldx	#$64
	brset	5,RAM1_0b6,L049C
	lda	#$D3
L1C9A:
	ldx	#$FF
	bsr	L0484
	bclr	5,RAM1_0b5
	brset	3,STACK_0ce,L04AD
	ldx	#$AC
	jsr	L38CC
	rora
	bcc	L04AD
	bset	5,RAM1_0b5
L1CAD:
	jsr	L1E8C
	eor	STACK_0c0
	and	#$03
	eor	STACK_0c0
	sta	STACK_0c0
	lda	RAM1_05b
	clrx
	jmp	L1BD4
;
	lda	#$60
	brclr	5,STACK_0c1,L04F3
	ldx	#$02
	brset	7,RAM1_0b9,L04CD
	brset	7,RAM1_0ba,L0484
	bset	5,RAM1_0bb
	brclr	1,RAM1_0ba,L04D7
	bclr	1,RAM1_0ba
	brclr	6,RAM1_0b5,L04D7
	bset	3,RAM1_0bc
	brclr	3,RAM1_05d,L04E0
	bclr	3,RAM1_05d
	lda	#$82
	sta	RAM1_0b3
	lda	#$C0
	brset	3,RAM1_0bb,L0482
	jsr	L1E29
	brset	4,RAM1_0bf,L04EF
	ldx	#$2D
	bra	L0513
;
	lda	#$C7
	bra	L0482
;
	ldx	#$1E
	bsr	L0484
L1CF7:
	jsr	L1E06
	ldx	RAM1_0b7
	stx	RAM2_027d
	beq	L0509
	brclr	7,RAM1_061,L0509
	ldx	#$29
	lda	#$1A
	cmp	XAE09
	jmp	L1BE5
;
	jsr	L17BF
L1D11:
	ldx	#$23
	lda	#$95
	jmp	L1C84
;
X1D18:
	dec	RAM1_06f,x
	ror	RAM1_09c
;
	db	$5E
;
	asra
	brset	0,OCH1,L04C7
;
	db	$86
;
	brset	2,STACK_0ce,L0575
	brset	7,RAM1_0b9,L0575
	jsr	L1E4F
	beq	L0535
	lda	#$85
	sta	RAM1_0b3
	lda	#$04
	sta	STACK_0c2
	rts
;
	lda	#$87
	clr	RAM1_0be
	brset	2,STACK_0ce,L0575
	brset	7,RAM1_0b9,L0575
	brset	5,RAM1_080,L0520
	lda	RAM1_07f
	and	#$2B
	cmp	#$02
	bne	L0520
L1D4B:
	brset	2,RAM1_0b8,L0535
	brset	4,STACK_0c0,L0520
	bset	2,RAM1_0ba
	bclr	4,RAM1_0ba
	rts
;
	clr	STACK_0c1
	bclr	4,RAM1_0b6
	bclr	2,RAM1_0bb
	lda	#$87
	brclr	0,RAM1_0ba,L0563
	lda	#$D7
	ldx	#$10
	bra	L0515
;
	brclr	2,RAM1_0be,L056D
	brset	4,RAM1_0ba,L0578
	brset	5,RAM1_0b6,L057B
	brset	4,RAM1_0bf,L0535
	lda	#$86
	jmp	L1C82
;
	bclr	5,RAM1_0b6
	rts
	jmp	L1B7A
;
	brclr	5,STACK_0c1,L0584
	jmp	L185C
;
L1D84:
	lda	#$D3
	ldx	#$FF
	bra	L0565
;
L1D8A:
	lda	#$88
	sta	RAM1_0b3
	rts
;
	brclr	6,RAM1_0bf,L059B
	ldx	#$06
	brclr	2,RAM1_0b8,L0598
	aslx
	jmp	L1C39
;
	brset	5,STACK_0c1,L05A5
	lda	#$A1
	ldx	#$30
	jmp	L1C84
;
L1DA5:
	bclr	2,RAM1_0bb
	lda	RAM1_0b8
	and	#$70
	bne	L05B6
	brset	3,RAM1_0bf,L05B6
	brset	7,RAM1_0b6,L05B6
	jsr	L1A54
	jsr	L1E29
	jmp	L1C7C
;
	brset	6,RAM1_0bf,L05C5
	brclr	5,STACK_0c1,L05C5
	jmp	L185C
;
	lda	#$C3
	jmp	L1C9A
;
L1DCA:
	bsr	L05D5
	eor	RAM1_0b8
	and	#$70
	eor	RAM1_0b8
	sta	RAM1_0b8
	rts
;
L1DD5:
	bsr	L05E4
	add	#$B3
	jsr	L38CB
	and	#$70
	cmp	#$70
	bne	L05E3
	clra
	rts
;
	lda	RAM1_0b8
	and	#$03
	brclr	2,RAM1_0b8,L05F1
	lda	#$04
	brclr	3,RAM1_0b8,L05F1
	inca
	rts
;
L1DF2:
	bsr	L05E4
	add	#$BA
	sta	RAM1_057
	jsr	L38CB
	sta	RAM1_056
	lda	RAM1_0b8
	jsr	L2617
	jsr	L2664
	rts
;
L1E06:
	lda	RAM1_0b8
	asla
	jsr	L2616
	bne	L0610
	lda	#$07
	deca
	brclr	2,RAM1_0b8,L0619
	brclr	3,RAM1_0b8,L0623
	bra	L0621
;
	brclr	1,RAM1_0b8,L061E
	add	#$0E
	brclr	0,RAM1_0b8,L0623
	add	#$07
	sta	RAM2_027c
	lda	#$19
	rts
;
L1E29:
	clr	RAM1_0bd
	bclr	2,RAM1_0bb
	ldx	#$B1
	jsr	L38CC
	eor	RAM1_0b8
	and	#$0F
	beq	L0642
L1E38:
	ldx	#$B1
	jsr	L38CC
	brset	2,RAM1_0b8,L0640
	bsr	L0648
L1E42:
	jsr	L1DD5
L1E45:
	brset	7,RAM1_0bb,L0628
	lda	RAM1_0b8
	and	#$7F
	jmp	L38A0
;
L1E4F:
	lda	#$01
	brset	2,RAM1_0b8,L0666
	brset	2,RAM1_0be,L0668
	brset	5,RAM1_0b9,L0668
L1E5A:
	lda	RAM1_0b5
	and	#$4E
	brset	3,RAM1_08e,L0664
	brclr	6,RAM1_05f,L0666
	and	#$BF
	bit	#$40
	rts
;
L1E69:
	bsr	L064F
	bne	L066F
	coma
	rts
;
	lda	RAM1_0b9
	and	#$38
	rts
;
L1E74:
	lda	RAM1_0b6
	beq	L067C
	clr	RAM1_0b6
	bset	6,STACK_0cb
	rts
;
L1E7D:
	clr	RAM1_0b9
L1E7F:
	bclr	6,RAM1_0b9
L1E81:
	bset	5,STACK_0cb
	bclr	5,RAM1_0b9
	bclr	4,RAM1_0b9
L1E87:
	clr	RAM1_0be
	bclr	4,RAM1_0ba
	rts
;
L1E8C:
	clr	RAM1_05b
	brset	3,RAM1_0b6,L0693
	bset	5,RAM1_05b
	brclr	5,RAM1_0b5,L0698
	bset	2,RAM1_05b
	brclr	2,RAM1_0b8,L069F
	bset	7,RAM1_05b
	bra	L06B0
;
	bset	6,RAM1_05b
	lda	RAM1_0b7
	cmp	#$41
	bhi	L06AE
	cmp	#$12
	bcs	L06B0
	bset	0,RAM1_05b
	cmp	X125B
	lda	RAM1_05b
	rts
;
L1EB3:
	clrx
	lda	RAM2_0274
	bsr	L06D0
	lda	RAM2_0273
	bsr	L06D0
	lda	RAM2_0272
	bsr	L06D0
	lda	#$2E
	sta	STACK_0de
	lda	#$20
	sta	STACK_0e0
	lda	#$52
	sta	STACK_0e1
	rts
;
	sta	RAM1_05b
	bsr	L06D9
	lda	RAM1_05b
	jsr	L261E
	jsr	L2617
	add	#$30
	sta	STACK_0da,x
	incx
	rts
;
L1EE2:
	clra
	brclr	2,RAM1_05f,L06EE
	lda	RAM2_02a5
	ldx	PLMB
	jsr	L246E
	sta	PLMB
	jmp	L37B0
L1EF3:
	rts
;
L1EF4:
	ldx	#$CD
	jsr	L265E
	bne	L0709
	clra
	sta	RAM2_0254
	sta	RAM2_0255
	sta	RAM2_0256
	bset	4,RAM1_09e
	bra	L0719
;
	ldx	#$CC
	jsr	L265E
	bpl	L0712
	bclr	1,STACK_0cb
	bne	L071B
	dec	,x
	bclr	5,STACK_0c5
	bclr	1,STACK_0cb
	bset	7,RAM1_05d
	rts
;
L1F1C:
	brset	6,STACK_0c6,L0731
	brset	5,STACK_0c6,L0733
	brclr	7,STACK_0c6,L071B
	brset	2,STACK_0cb,L0731
	lda	STACK_0cc
	cmp	#$FF
	beq	L0731
	bclr	7,STACK_0c6
	rts
;
	bset	7,RAM1_050
	lda	RAM1_09e
	and	#$F0
	bne	L07AC
	lda	STACK_0c6
	and	#$1F
	asla
	sta	RAM1_056
	asla
	add	RAM1_056
	cmp	#$BA
	bne	L0749
	lda	#$FF
	brclr	5,STACK_0c6,L0753
	bset	4,RAM1_09e
	bset	5,RAM1_09e
	bclr	5,STACK_0c6
	rts
;
	tsta
	bmi	L0758
	bne	L075D
	brset	1,STACK_0cb,L07AC
	beq	L075F
	sta	STACK_0cc
	clr	STACK_0c6
	lda	STACK_0c7
	bpl	L07AD
	brclr	6,STACK_0c7,L07C4
	and	#$0E
	tax
	lda	X1FEB,x
	sta	RAM1_059
	lda	X1FEC,x
	sta	RAM1_056
	lsrx
	lda	X1FFB,x
	sta	RAM2_0256
	and	#$0F
	beq	L0793
	deca
	sta	RAM1_058
	ldx	X1FEA
	stx	RAM1_057
	lda	X1FE9
	tsta
	beq	L0790
	bset	0,RAM1_059
	jsr	L2679
	brclr	5,STACK_0c7,L0799
	bset	6,RAM1_09e
	cmp	X1E9E
	brclr	7,RAM1_050,L07AC
	bclr	2,STACK_0cb
	lda	STACK_0ce
	and	#$07
	cmp	#$06
	bne	L07AC
	eor	STACK_0ce
	sta	STACK_0ce
	rts
;
	ldx	#$61
	stx	RAM2_0256
	sta	RAM2_0257
	cmp	#$70
	bcs	L0799
	and	#$07
	tax
	lda	X2003,x
	sta	RAM2_0257
	bra	L0796
;
	ldx	STACK_0c8
	and	#$0F
	bit	#$08
	bne	L07D3
	bclr	7,RAM1_050
	tstx
	bpl	L07D3
	negx
	inca
	jsr	L261E
	sta	RAM2_0257
	txa
	and	#$0F
	add	RAM2_0257
	sta	RAM2_0257
	lda	#$71
	sta	RAM2_0256
	bra	L0793
;
X1FE9:
	brset	1,RAM1_057,L07EC
X1FEC:
	eor	RAM2_0280
	brset	1,RAM1_057,L07F4
;
	db	$9E
;
	brset	1,RAM1_060,L07F6
	brset	0,PortA,L0065
	brset	1,RAM1_088,L002E
	asla
	aslx
;
	db	$92
;
	sbc	#$B0
	cmp	X0048,x
X2003:
	bclr	2,SCCR1
	brset	0,PortA,L0008
	brset	0,PortA,L000B
L200B:
	brset	6,RAM1_069,L0011
	brset	0,RAM1_080,L0030
	lda	#$27
	jsr	L25B7
	cmp	#$19
	bcs	L001C
	bclr	3,RAM1_05d
	cmp	#$D5
	bcs	L0025
	bset	0,RAM1_080
	bset	6,RAM1_069
	rts
;
	cmp	#$D2
	bhi	L0030
	brclr	6,RAM1_069,L0030
	bclr	6,RAM1_069
	bclr	0,RAM1_080
	rts
;
L2031:
	jsr	L2136
	brclr	7,Miscell,L005A
	jsr	L210B
	ldx	#$14
	jsr	L20D2
	bclr	2,DDRC
	bclr	3,DDRC
	jsr	L2643
	bset	5,RAM1_069
	lda	PortC
	and	#$0C
	bne	L0050
	bclr	5,RAM1_069
	bset	2,DDRC
	bset	3,DDRC
	bclr	7,Miscell
	lda	#$FF
	sta	RAM1_08c
L205A:
	lda	ACH
	add	#$14
	sta	OCH2
	lda	TSR
	clr	OCL2
	rts
;
L2065:
	bsr	L009E
	bsr	L00B4
L2069:
	lda	#$30
	brclr	6,RAM1_05f,L0072
	lda	#$31
	bset	0,PortB
	sta	DDRB
	lda	#$02
	sta	DDRC
	rts
;
L2079:
	brset	2,PortB,L0090
	bset	2,PortB
	ldx	#$08
	bra	L008E
;
L2082:
	brset	0,PortC,L0090
	bset	0,PortC
	brset	6,RAM1_05f,L0090
	bclr	3,PortB
	ldx	#$06
	bsr	L00D2
	lda	#$2C
	sta	SCCR2
	lda	X215B
	sta	BAUD
	lda	SCSR
	lda	SCDR
	rts
;
L209E:
	bclr	4,RAM1_061
	bclr	0,RAM1_081
	brset	2,TCR,L00A8
	brclr	2,PortB,L00B2
	ldx	#$32
	bsr	L00D2
	bclr	2,PortB
	ldx	#$05
	bsr	L00D2
	cli
	rts
;
L20B4:
	lda	#$04
	jsr	L2633
	clr	SCCR2
	lda	#$07
	sta	DDRA
	clr	PortA
	bclr	6,PortB
	bclr	5,RAM1_061
	brclr	0,PortC,L00B2
	bclr	0,PortC
	brclr	4,Miscell,L010A
	ldx	#$32
	bsr	L00D2
	rts
;
L20D2:
	sei
	bclr	7,RAM1_08f
	brclr	1,PortC,L00DB
	bclr	1,PortC
	cmp	X1202
	txa
	and	#$03
	bne	L00F4
	stx	RAM1_057
	clra
	brclr	2,RAM1_05f,L00F0
	lda	RAM2_02a5
	ldx	PLMB
	jsr	L246E
	sta	PLMB
	ldx	RAM1_057
	jsr	L2631
	decx
	bpl	L00D5
	bset	2,STACK_0d6
	bset	4,RAM1_05e
	bset	7,RAM1_096
	brclr	0,PortC,L0109
	brclr	7,RAM1_08f,L0109
	jmp	L04ED
;
	cli
	rts
;
L210B:
	ldx	#$90
	lda	#$00
	clr	X004F,x
	sta	BOT1_024f,x
	decx
	bne	L010F
	rts
;
L2118:
	brclr	5,DDRB,L0136
	lda	X2152
	sta	DDRA
	lda	X2153
	sta	DDRB
	lda	X2154
	sta	DDRC
	bset	7,TCR
	bset	6,TCR
	bset	5,TCR
	lda	X215A
	sta	Miscell
	rts
;
L2136:
	clrx
	lda	X214E,x
	sta	,x
	incx
	cpx	#$13
	bmi	L0137
	rts
;
L2141:
	clrx
	lda	X2161,x
	sta	,x
	incx
	cpx	#$13
	bmi	L0142
	jmp	L205A
;
X214E:
	stx	,x
	sub	STACK_0fc
	brset	0,DDRA,L0153
X2154:
	brclr	7,X0040,L0157
	bra	L0159
;
	brset	0,RAM1_0bc,L011C
	brset	0,X002C,L015F
	brset	0,STACK_0fa,L015A
	eor	STACK_0fe
	brset	0,EEPROM_ECLK_control,L0198
	brset	1,X0040,L016A
	bra	L016C
;
	brset	0,RAM1_0bc,L012F
	brset	0,X002C,L0172
	brset	0,STACK_0fa,L0182
	tstx
	asr	DDRB
	ldx	X3402
	ldx	X3101
	ldx	X2ECC
	brn	L013E
L2183:
	lda	RAM1_078
	and	#$07
	ldx	#$81
	cmp	#$04
	bcc	L01AE
	cmp	#$01
	bne	L0194
	bset	4,STACK_0ce
	rts
;
	ldx	#$02
	cmp	#$02
	bne	L019D
	bset	5,STACK_0ce
	rts
;
	bset	3,RAM1_0bc
	ldx	#$08
	cmp	XAE01
	bset	0,RAM1_080
	stx	STACK_0d0
	bset	6,STACK_0ce
	bset	7,RAM1_094
	bclr	6,RAM1_0b5
	rts
;
	lda	#$48
	sta	RAM1_09f
	ldx	#$71
	lda	#$41
	sta	STACK_0ce
	bra	L01A4
;
	clrx
	lda	X21D5,x
	sta	RAM1_056
	lda	X21D4,x
	beq	L01D3
	jsr	L2889
	bne	L01BC
	ldx	X21D3,x
	jsr	L2183,x						;INFO: index jump
	bclr	6,RAM1_05d
X21D3:
	rts
;
X21D4:
	sub	PortA,x
	add	OCL2,x
	eor	X002C,x
	brclr	3,X002C,L01DD
L21DD:
	lda	#$02
	eor	TCR
	sta	TCR
	bset	3,RAM1_076
	lda	ICH1
	sta	RAM1_06d
	lda	ICL1
	sta	RAM1_06e
	brclr	4,RAM1_05e,L01F5
	brset	1,TCR,L0224
	bra	L0211
;
	sub	RAM1_070
	tax
	lda	RAM1_06d
	sbc	RAM1_06f
	bit	#$E0
	bne	L0211
	brset	1,Miscell,L020E
	brclr	1,TCR,L020E
	sta	RAM1_071
	stx	RAM1_072
	bclr	0,RAM1_076
	bra	L021C
;
	jsr	L227E
	lda	RAM1_06e
	sta	RAM1_070
	lda	RAM1_06d
	sta	RAM1_06f
	brset	4,RAM1_05e,L0222
	brset	5,PortD,L0225
	brclr	1,TCR,L0228
	bclr	4,RAM1_05e
	rts
;
	brclr	1,TCR,L0224
	lda	#$02
	eor	TCR
	sta	TCR
	lda	#$10
	add	RAM1_06e
	sta	RAM1_06e
	bcc	L0238
X2236:
	inc	RAM1_06d
	lda	ICL1
	bra	L01ED
;
L223C:
	brclr	3,RAM1_076,L0242
	bclr	3,RAM1_076
	rts
;
	bset	4,RAM1_05e
	bclr	1,TCR
	lda	ICL1
	lda	#$20
	add	RAM1_076
	ora	#$40
	and	#$DF
	sta	RAM1_076
	brclr	5,PortD,L0272
	brset	7,PortB,L0266
	lda	RAM1_05e
	sub	#$20
	bcs	L0260
	sta	RAM1_05e
	bmi	L0294
	bclr	6,RAM1_05e
	bra	L026F
;
	brset	2,RAM1_076,L0287
	bset	2,RAM1_076
	bset	1,RAM1_076
	bra	L0287
;
	brclr	0,RAM1_061,L0294
	lda	#$14
	clrx
	stx	RAM1_071
	sta	RAM1_072
	bset	0,RAM1_076
	brclr	0,RAM1_061,L0283
L227E:
	brclr	7,PortB,L0283
	bclr	2,RAM1_076
	sta	RAM1_073
	stx	RAM1_074
	bset	4,RAM1_076
	brset	7,PortB,L0294
	lda	#$20
	add	RAM1_05e
	bcs	L0294
	sta	RAM1_05e
	lda	#$20
	add	RAM1_076
	sta	RAM1_076
	and	#$60
	cmp	#$60
	bne	L02BC
	brset	7,RAM1_076,L02A8
	brset	0,RAM1_061,L02AD
	bclr	6,RAM1_076
	bclr	7,PortB
	bset	4,RAM1_05e
	rts
;
	lda	#$24
	sta	ADSTAT
	brclr	7,ADSTAT,L02B1
	lda	ADDATA
	sta	RAM1_075
	bset	7,PortB
	bset	4,RAM1_05e
	rts
;
L22BD:
	clra
	brset	0,RAM1_061,L02C4
	brclr	2,RAM1_05f,L02CA
	brset	4,RAM1_076,L02CF
	brset	2,RAM1_05f,L032B
	sta	RAM2_02a4
	bra	L0329
;
	bclr	4,RAM1_076
	sei
	lda	RAM1_073
	sta	RAM1_050
	lda	RAM1_074
	sta	RAM1_051
	lda	RAM1_071
	sta	RAM1_052
	lda	RAM1_072
	sta	RAM1_053
	cli
	brset	7,RAM1_076,L035E
	clra
	brclr	2,RAM1_05f,L0329
	clrx
	jsr	L248F
	jsr	L248D
	ldx	#$03
	lda	RAM1_050,x
	add	RAM2_02a0,x
	sta	RAM2_02a0,x
	sta	RAM1_056,x
	lda	X004F,x
	adc	RAM2_029f,x
	sta	RAM2_029f,x
	sta	RAM1_055,x
	decx
	decx
	bpl	L02F3
	jsr	L25E4
	clrx
	jsr	L24B3
	bcs	L0321
	ldx	#$09
	jsr	L241E
	lda	#$1A
	jsr	L243F
	sta	RAM2_02a5
	lda	RAM2_02a5
	ldx	PLMB
	jsr	L246E
	sta	PLMB
	rts
;
	clra
	sta	RAM2_02aa
	ldx	#$0D
	jsr	L248F
	lda	RAM1_075
	add	RAM2_02ae
	sta	RAM2_02ae
	clra
	adc	RAM2_02ad
	sta	RAM2_02ad
	lda	RAM2_02ae
	ldx	RAM2_02ad
	rorx
	rora
	rorx
	rora
	rorx
	rora
	ldx	#$0B
	jsr	L24B4
	bcs	L03A2
	ldx	#$19
	jsr	L241E
	bra	L0392
;
	brset	2,RAM1_076,L032C
	ldx	#$06
	jsr	L248F
	jsr	L248D
	ldx	#$03
	lda	RAM1_050,x
	add	RAM2_02a6,x
	sta	RAM2_02a6,x
	sta	RAM1_056,x
	lda	X004F,x
	adc	RAM2_02a5,x
	sta	RAM2_02a5,x
	sta	RAM1_055,x
	decx
	decx
	bpl	L036B
	jsr	L25E4
	ldx	#$06
	jsr	L24B3
	bcs	L03A2
	ldx	#$0F
	jsr	L241E
	lda	#$24
	jsr	L243F
	sta	RAM2_02ab
	lda	#$2A
	jsr	L243F
	sta	RAM2_02ac
	brclr	0,RAM1_061,L03CD
	lda	RAM2_02ab
	ldx	PLMA
	jsr	L246E
	sta	PLMA
	lda	RAM2_02ac
	ldx	RAM1_06c
	jsr	L246E
	tax
	brset	1,RAM1_076,L03C7
	lda	RAM2_02ac
	sub	RAM1_06c
	bcc	L03C3
	nega
	and	#$FC
	beq	L03CD
	bclr	1,RAM1_076
	stx	RAM1_06c
	bset	1,RAM1_05d
	rts
;
L23CE:
	brclr	2,RAM1_05f,L03DB
	lda	RAM2_02a5
	ldx	PLMB
	jsr	L2402
	sta	PLMB
	brclr	0,RAM1_061,L03CD
	lda	RAM2_02ab
	ldx	PLMA
	jsr	L2402
	sta	PLMA
	lda	RAM2_02ac
	ldx	RAM1_06c
	jsr	L2402
	tax
	lda	RAM2_02ac
	sub	RAM1_06c
	bcc	L03F9
	nega
	and	#$FC
	beq	L03CD
	stx	RAM1_06c
	bset	1,RAM1_05d
	rts
;
L2402:
	stx	RAM1_056
	sub	RAM1_056
	beq	L041B
	bcs	L0413
	clrx
	cmp	#$10
	bcs	L041A
	ldx	#$02
	bra	L041A
;
	clrx
	cmp	#$F0
	bhi	L041A
	ldx	#$FE
	txa
	add	RAM1_056
	rts
;
L241E:
	lda	#$05
	sta	RAM1_050
	clr	RAM1_056
	lda	OPTR,x
	cmp	RAM1_052
	bcc	L0434
	sta	RAM1_056
	decx
	dec	RAM1_050
	bpl	L0424
	lda	#$FF
	sub	RAM1_056
	sta	RAM1_051
	lda	RAM1_052
	sub	RAM1_056
	sta	RAM1_052
	rts
;
L243F:
	add	RAM1_050
	tax
	clr	RAM1_05a
	lda	RAM1_050
	cmp	#$05
	beq	L0455
	lda	SEC_CODE1,x
	sta	RAM1_05a
	lda	#$FF
	tst	RAM1_050
	bmi	L0458
	lda	OPTR,x
	sub	RAM1_05a
	tax
	lda	RAM1_052
	mul
	sta	RAM1_059
	stx	RAM1_058
	clr	RAM1_057
	lda	RAM1_051
	sta	RAM1_056
	jsr	L25E4
	add	RAM1_05a
	rts
;
L246E:
	stx	RAM1_056
	sub	RAM1_056
	beq	L0489
	bcs	L0480
	ldx	#$01
	cmp	#$10
	bcs	L0488
	ldx	#$08
	bra	L0488
;
	ldx	#$FF
	cmp	#$F0
	bhi	L0488
	ldx	#$F8
	txa
	add	RAM1_056
	rts
	rts
;
L248D:
	incx
	incx
L248F:
	lda	RAM2_02a0,x
	sta	RAM1_056
	lda	RAM2_02a1,x
	lsr	RAM1_056
	rora
	lsr	RAM1_056
	rora
	lsr	RAM1_056
	rora
	sta	RAM1_057
	lda	RAM2_02a1,x
	sub	RAM1_057
	sta	RAM2_02a1,x
	lda	RAM2_02a0,x
	sbc	RAM1_056
	sta	RAM2_02a0,x
	rts
;
L24B3:
	coma
L24B4:
	sta	RAM1_052
	brset	1,RAM1_076,L04C3
	sub	RAM2_02a4,x
	bcc	L04BF
	nega
	cmp	#$02
	bcs	L04CA
	lda	RAM1_052
	sta	RAM2_02a4,x
	cmp	#$00
	rts
;
L24CB:
	ldx	STACK_0cc
	cpx	#$FF
	bne	L04D3
	bclr	5,STACK_0c5
	ldx	#$80
	brset	0,STACK_0cb,L04DC
	brclr	6,STACK_0c6,L04EE
	rts
;
L24DC:
	ldx	#$5F
	cmp	XAE20
	bclr	5,STACK_0c5
	bra	L04EE
;
L24E5:
	ldx	#$4C
	cmp	XAE50
	clr	STACK_0cc
	bset	3,STACK_0cc
	bclr	0,STACK_0cb
	stx	STACK_0c6
	sta	STACK_0c7
	rts
;
L24F5:
	eor	RAM2_0250,x
	beq	L0502
	eor	RAM2_0250,x
	sta	RAM2_0250,x
	bset	5,STACK_0c6
	incx
	rts
;
L2504:
	clrx
L2505:
	lda	#$00
	bsr	L04F5
	cpx	#$06
	bne	L0505
	rts
;
L250E:
	ldx	#$01
	bsr	L04F5
	lda	RAM1_056
	ora	#$40
	brclr	5,RAM1_069,L051A
	clra
	brset	2,RAM1_0b8,L0522
	brclr	6,RAM1_0b5,L0522
	ora	#$04
	bsr	L0507
	clrx
	lda	#$00
	bra	L04F5
;
	sta	RAM1_056
	bsr	L0533
	tax
	lda	RAM1_056
	jsr	L261E
L2533:
	jsr	L2617
	cmp	#$0A
	bcs	L053C
	add	#$07
	add	#$30
	rts
;
L253F:
	lda	#$68
	cmp	XA670
	cmp	XA660
	cmp	XA678
	cmp	XA680
L254D:
	deca
	sta	RAM1_056
	ldx	#$07
	stx	RAM1_057
	ldx	RAM1_056
	lda	X26A5,x
	dec	RAM1_056
	ldx	RAM1_057
	sta	RAM2_0257,x
	dec	RAM1_057
	bpl	L0554
	rts
;
L2565:
	brset	1,STACK_0cb,L0573
	inc	STACK_0cc
	tst	STACK_0cc
	beq	L0571
	dec	STACK_0cc
	rts
;
	dec	STACK_0cc
L2573:
	cmp	#$03
	bne	L0580
	lda	#$39
	brclr	6,STACK_0d2,L059A
	lda	#$36
	bra	L059A
;
	cmp	#$01
	bne	L0589
	brclr	5,RAM1_0bb,L05B6
	bset	3,RAM1_094
	brclr	6,RAM1_0b5,L0591
	brset	2,RAM1_0b8,L0591
	ora	#$08
L2591:
	brclr	3,RAM1_08e,L0596
	ora	#$10
	sta	STACK_0d5
	bra	L05A6
;
L259A:
	ora	#$40
	eor	STACK_0d5
	and	#$7F
	beq	L05B6
	eor	STACK_0d5
	sta	STACK_0d5
L25A6:
	brclr	0,RAM1_061,L05AD
	brclr	3,STACK_0ce,L05B2
	clra
	brclr	3,RAM1_08e,L05B2
	ora	#$10
	bset	7,STACK_0d5
	bset	1,RAM1_094
	rts
;
L25B7:
	tax
	lda	#$04
	sta	RAM1_056
	clr	RAM1_057
	clra
	bms	L05CA
	sei
	stx	ADSTAT
	brclr	7,ADSTAT,L05C4
	cli
	bra	L05CF
;
	stx	ADSTAT
	brclr	7,ADSTAT,L05CC
	add	ADDATA
	bcc	L05D5
	inc	RAM1_057
	dec	RAM1_056
	bne	L05BF
	lsr	RAM1_057
	rora
	lsr	RAM1_057
	rora
	adc	#$00
	sta	RAM1_056
	rts
;
L25E4:
	clrx
	sec
	rolx
	bcs	L0613
	lsr	RAM1_056
	ror	RAM1_057
	lda	RAM1_059
	sub	RAM1_057
	sta	RAM1_059
	lda	RAM1_058
	sbc	RAM1_056
	sta	RAM1_058
	bcc	L05E5
	clc
	rolx
	bcs	L0613
	lsr	RAM1_056
	ror	RAM1_057
	lda	RAM1_059
	add	RAM1_057
	sta	RAM1_059
	lda	RAM1_058
	adc	RAM1_056
	sta	RAM1_058
	bcc	L05FB
	bra	L05E5
;
	txa
	rts
;
	lsra
L2616:
	lsra
L2617:
	lsra
	lsra
	lsra
	lsra
	rts
;
	asla
	asla
L261E:
	asla
L261F:
	asla
	asla
	asla
	rts
;
L2623:
	sta	RAM1_050
	bra	L062C
;
	jsr	L0785
	bsr	L0631
	dec	RAM1_050
	bpl	L0627
	rts
;
L2631:
	lda	#$14
L2633:
	add	ACH
	tst	ACL
	bih	L063B
	bset	7,RAM1_08f
	cmp	ACH
	bpl	L0637
	rts
;
L2640:
	lda	#$85
	cmp	XA621
	deca
	bne	L0645
	rts
;
L2649:
	lda	X2656,x
	sta	RAM1_064
	lda	X2657,x
	sta	RAM1_065
	clr	RAM1_066
	rts
;
X2656:
	inc	,x
;
X2657:
	db	$52
;
	rol	STACK_0eb,x
	bmc	L065C
	clr	,x
	sub	RAM1_07c,x
	beq	L0662
	dec	,x
	dec	,x
	rts
;
L2664:
	and	#$07
	tax
	clra
	sec
	rola
	decx
	bpl	L0669
	rts
;
L266E:
	lda	#$80
	bit	,x
	bne	L0676
	lsra
	bne	L0670
	eor	,x
	sta	,x
	rts
;
L2679:
	ldx	RAM1_056
	inc	RAM1_056
	lda	,x
	brclr	1,RAM1_059,L0684
	lda	BOT1_0200,x
	ldx	RAM1_057
	inc	RAM1_057
	brclr	0,RAM1_059,L068F
	sta	BOT1_0200,x
	cmp	STACK_0f7
	dec	RAM1_058
	bpl	L0679
	rts
;
L2695:
	clrx
	tsta
	bpl	L06A4
	ldx	#$07
	asla
	asla
	bmi	L06A4
	lsrx
	asla
	bmi	L06A4
	lsrx
	rts
;
X26A5:
	lsrx
;
	db	$41
;
	bra	L06C9
	bra	L06DC
	bra	L06CD
;
	asra
;
	db	$41
;
	inca
;
	db	$41
;
	bra	L06E4
	bra	L06D5
;
	rorx
	clra
	inca
	bra	L06DA
;
	db	$31
;
	bra	L06DD
;
	comx
;
	db	$45, $4E
;
	comx
	bra	L0707
;
	aslx
	bra	L0718
;
	tsta
	bra	L06E9
	bra	L071A
;
	db	$4E
;
	bra	L071C
;
	db	$41
;
	rorx
	bra	L06F2
;
	db	$31
;
	bra	L06F5
;
	lsrx
;
	db	$45
;
	inca
	bra	L06FA
;
	db	$52
;
	bra	L06FD
;
	asra
;
	db	$41
;
	inca
;
	db	$41
;
	bra	L0732
;
	rora
	rora
	comx
;
	db	$45, $4E
;
	comx
	bra	L0737
;
	clra
	bra	L0740
;
	tsta
	bra	L0711
	bra	L0742
;
	rora
	rora
	lsrx
;
	db	$45
;
	inca
	bra	L071A
;
	inca
	bra	L071D
;
	db	$45, $31
;
	bra	L0751
;
	com	X003A
	neg	X0030
	coma
	lsra
;
	db	$31
;
	bra	L074F
;
	db	$52, $52, $31, $4E
;
	clra
	bra	L0754
;
	clra
	lsra
;
	db	$45
;
	bra	L0768
;
	neg	RESERVED
	neg	X0030
	dec	RESERVED
	bra	L0764
;
	db	$41
;
	lsra
	bra	L0771
;
	rora
	rora
	bra	L0765
;
	ora	XA60A
	sta	STACK_0cf
	lda	#$05
	sta	STACK_0ce
	rts
;
L2730:
	ldx	#$D1
	jsr	L265E
	bne	L0739
	bclr	7,STACK_0d2
	ldx	#$CF
	jsr	L265E
	bne	L072F
	brclr	3,STACK_0ce,L0745
	bset	7,RAM1_05d
	brclr	2,STACK_0ce,L07C1
	lda	STACK_0ce
	and	#$F8
	sta	STACK_0ce
L274E:
	lda	#$0A
	brset	7,RAM1_060,L07B7
	lda	#$08
	brclr	3,RAM1_08b,L07B7
	tst	STACK_0ce
	beq	L078D
	brset	7,STACK_0ce,L07B7
	brset	2,STACK_0ce,L0782
	brclr	1,STACK_0ce,L076E
	lda	#$01
	brclr	0,STACK_0ce,L07A8
	lda	#$04
	bra	L07A8
;
	brset	5,STACK_0ce,L0779
	brclr	6,STACK_0ce,L078D
	lda	#$05
	brset	0,STACK_0ce,L07B7
	lda	#$09
	brclr	6,RAM1_067,L07A8
	bset	7,RAM1_05d
	bra	L07A8
;
	brclr	1,STACK_0ce,L078D
	brset	2,STACK_0cb,L078D
	lda	#$06
	brclr	0,STACK_0ce,L07A6
	lda	#$01
	brset	3,STACK_0ce,L07A8
	lda	#$06
	brset	6,RAM1_07f,L07A8
	brset	3,RAM1_07f,L07A8
	lda	#$04
	brset	5,RAM1_07f,L07A6
	lda	RAM1_07f
	coma
	and	#$03
	beq	L07A8
	ora	#$40
	brset	5,RAM1_07f,L07B7
	sta	RAM1_056
	lda	RAM1_07f
	coma
	and	#$03
	jsr	L261E
	add	RAM1_056
	eor	STACK_0ca
	beq	L07C1
	eor	STACK_0ca
	sta	STACK_0ca
	bset	7,RAM1_05d
	rts
L27C2:
	rts
;
L27C3:
	lda	RAM1_07a
	beq	L0027
	dec	RAM1_079
	bne	L0027
	clr	RAM1_07a
	bra	L001F
;
L27CF:
	brset	1,RAM1_077,L07EF
	brclr	4,RAM1_077,L07F3
	lda	RAM1_078
	and	#$1F
	beq	L07EF
	sta	RAM1_07a
	lda	RAM1_077
	and	#$E0
	add	RAM1_07a
	sta	RAM1_07a
	jsr	L2616
	tax
	lda	X2827,x
	sta	RAM1_079
	cmp	X3F7A
	clr	RAM1_077
	brclr	6,RAM1_09f,L0027
	brset	6,RAM1_05d,L0027
	lda	RAM1_07a
	beq	L000B
	brclr	7,RAM1_09f,L0003
	bclr	6,RAM1_09f
	rts
;
	clr	RAM1_07a
	and	#$1F
	ora	#$C0
	bra	L001F
;
	bclr	6,RAM1_09f
	lda	RAM1_09f
	bpl	L0015
	eor	#$90
	bra	L001F
;
	tax
	lda	X285B,x
	brclr	5,RAM1_069,L001F
	lda	X282D,x
	sta	RAM1_078
	cmp	#$01
	beq	L0027
	bset	6,RAM1_05d
X2827:
	rts
;
	bclr	4,PLMA
;
	db	$4B
;
	bcs	L005F
X282D:
	brset	0,STACK_0e1,L0012
	cpx	STACK_0e4,x
	bit	STACK_0e6,x
	sta	EEPROM_ECLK_control,x
	adc	PortB,x
	brclr	0,PortB,L0028
	brclr	6,ADSTAT,L0048
	lda	,x
	brclr	0,STACK_0f3,L004E
	bit	,x
	brclr	0,STACK_0f7,L003E
	adc	,x
	ora	,x
	add	,x
	jmp	,x						;INFO: index jump
;
	jsr	,x						;INFO: index jump
	ldx	,x
	brset	3,STACK_0ea,L0050
	brset	1,SCCR2,L0061
	brclr	1,STACK_0ff,L0049
	brset	4,STACK_0ee,L0047
	sub	,x
	cmp	,x
	sbc	,x
X285B:
	brset	0,STACK_0e1,L0040
	cpx	STACK_0e4,x
	bit	STACK_0e6,x
	sta	STACK_0e8,x
	adc	DDRA,x
	add	STACK_0ec,x
	jsr	L000D,x						;INFO: index jump
	brclr	4,PLMA,L0063
	brclr	2,STACK_0f3,L007C
	bit	,x
	brclr	5,STACK_0f7,L006C
	adc	,x
	ora	,x
	add	,x
	jmp	,x						;INFO: index jump
;
	jsr	,x						;INFO: index jump
	ldx	,x
	brset	3,STACK_0ea,L007E
	brset	1,SCCR2,L008F
	brclr	1,STACK_0ff,L0077
	brset	4,STACK_0ee,L0075
	sub	,x
	cmp	,x
	sbc	,x
L2889:
	incx
	incx
	cmp	RAM1_078
	beq	L00AF
	cmp	#$1F
	bne	L0099
	eor	RAM1_078
	and	#$F0
	bra	L00AF
;
	bit	#$E0
	beq	L00AC
	bit	#$1F
	bne	L00AC
	eor	RAM1_078
	beq	L00AC
	cmp	#$06
	bhi	L00AC
	bit	#$00
	rts
;
	lda	#$01
	rts
	rts
;
L28B0:
	brset	6,RAM1_05f,L0132
	brclr	1,RAM1_0bc,L00CB
	brset	7,RAM1_0b9,L00CB
	brset	7,RAM1_0b3,L00CB
	brclr	2,STACK_0ce,L00C5
	brset	1,STACK_0ce,L00C5
	brclr	0,STACK_0ce,L00CB
	lda	#$27
	sta	RAM1_0b3
	bclr	1,RAM1_0bc
	brclr	5,STACK_0cb,L00F5
	lda	STACK_0d5
	and	#$70
	bne	L00F5
	lda	STACK_0d5
	and	#$07
	beq	L00F5
	cmp	#$06
	bcc	L00F5
	clra
	brset	3,STACK_0ce,L00E8
	brclr	6,RAM1_0b5,L00EA
	brset	2,RAM1_0b8,L00EA
	lda	#$08
	eor	STACK_0d5
	and	#$08
	beq	L00F5
	eor	STACK_0d5
	jsr	L2591
	bclr	6,STACK_0d2
	lda	RAM1_0b6
	and	#$07
	cmp	#$06
	bne	L0101
	bset	6,STACK_0d2
	lda	RAM1_07f
	and	#$2B
	cmp	#$02
	bne	L0132
	brset	5,STACK_0ce,L0118
	lda	STACK_0ca
	and	#$0F
	cmp	#$01
	beq	L0118
	cmp	#$06
	bne	L0132
	brset	5,STACK_0cb,L0123
	brset	6,STACK_0cb,L0123
	brclr	7,STACK_0cb,L0129
	bset	2,STACK_0cb
	bset	7,RAM1_05d
	bclr	5,STACK_0cb
	bclr	6,STACK_0cb
	brset	6,STACK_0ce,L0132
	brclr	6,RAM1_05d,L0132
	jmp	L2CD4
	rts
;
	lda	RAM1_0b8
	and	#$60
	cmp	#$60
	bne	L0143
	lda	RAM1_0b8
	and	#$0F
	ora	#$10
	bra	L0159
;
	lda	#$10
	bra	L014F
;
	lda	RAM1_0b8
	and	#$60
	beq	L0153
	lda	#$F0
	add	RAM1_0b8
	bra	L015E
;
	lda	RAM1_0b8
	and	#$0F
	ora	#$60
	brset	2,RAM1_0b8,L015E
	eor	#$01
	ora	#$80
	bra	L018D
;
	lda	RAM1_0b8
	brset	2,RAM1_0b8,L016C
	and	#$03
	inca
	bra	L018B
;
	lda	#$08
	brclr	3,RAM1_0b8,L0189
	clra
	bra	L018B
;
	lda	RAM1_0b8
	brset	2,RAM1_0b8,L0181
	asla
	asla
	eor	RAM1_0b8
	and	#$08
	bra	L0187
;
	lsra
	lsra
	eor	RAM1_0b8
	and	#$02
	ora	#$04
L2989:
	eor	RAM1_0b8
	ora	#$F0
	sta	RAM1_0b4
	lda	#$80
	bra	L01EA
L2993:
	bra	L0147
	bra	L0133
	bra	L0162
	bra	L0174
;
	brset	2,RAM1_0b8,L0199
	brset	5,RAM1_069,L01C1
	lda	#$01
	bra	L0189
;
	brclr	2,RAM1_0b8,L01AD
	bset	4,RAM1_0b3
	bset	5,RAM1_0b3
	rts
;
	brclr	4,STACK_0ce,L0199
	lda	#$30
	jmp	L2A6B
	jmp	L2B14
;
	brset	2,RAM1_0b6,L01C1
	brset	3,RAM1_08e,L01D1
	brclr	2,RAM1_0b8,L01D8
	rts
;
	lda	#$19
	brset	1,RAM1_0b5,L01C9
	lda	#$18
	jsr	L24E5
	lda	#$61
	jmp	L2A57
;
	bset	6,STACK_0c5
	lda	#$63
	jmp	L2A59
	jmp	L2A91
;
	bset	7,STACK_0d2
	ldx	#$FA
	stx	STACK_0d1
	bra	L0217
;
	lda	#$A4
	brclr	5,RAM1_0b6,L01EA
	lda	#$B4
	bclr	7,STACK_0d2
	bra	L0257
;
	lda	#$86
	sta	RAM1_0b3
	bclr	7,STACK_0d2
	bset	2,STACK_0cb
	rts
;
	lda	#$08
	brset	2,RAM1_0b8,L020E
	ldx	#$9F
	jsr	L38CC
	sta	RAM1_05b
	lda	RAM1_0b8
	jsr	L38A0
	eor	RAM1_05b
	and	#$01
	ora	#$02
	jmp	L2989
;
	bset	7,STACK_0d2
	bra	L021A
;
	bset	7,STACK_0d2
	lda	#$C4
	cmp	XA6CC
	brclr	7,STACK_0d2,L01D8
	ldx	#$FA
	stx	STACK_0d1
	bra	L023C
;
	brset	7,STACK_0d2,L0255
	lda	#$D4
	bra	L0231
;
	brset	7,STACK_0d2,L0255
	lda	#$DC
	bclr	4,RAM1_0bb
	bclr	5,RAM1_0bb
	bra	L0257
;
	lda	#$C4
	cmp	XA6CC
	brset	3,RAM1_05d,L026D
	bclr	4,RAM1_0bb
	bclr	5,RAM1_0bb
	brclr	7,STACK_0d2,L0248
	ora	#$07
	sta	RAM1_0b3
	bset	2,STACK_0cb
	brclr	7,STACK_0d2,L0269
	ldx	#$FA
	stx	STACK_0d1
	bra	L0269
;
	lda	#$94
L2A57:
	bset	2,STACK_0cb
L2A59:
	bset	5,STACK_0d2
	sta	RAM1_0b3
	jmp	L2B0A
;
	lda	#$8A
	jsr	L2B36
	bclr	5,STACK_0d2
	bset	7,RAM1_07e
	lda	#$90
L2A6B:
	sta	RAM1_077
	rts
;
	bset	5,RAM1_07e
	brclr	5,STACK_0d2,L026D
	bclr	1,STACK_0cb
	lda	#$80
	jsr	L2B36
	bra	L02A1
;
	clrx
	bset	5,STACK_0d2
	brset	2,RAM1_0ba,L028E
	brset	3,STACK_0ce,L028E
	brset	4,RAM1_0b6,L0291
	brclr	7,RAM1_0ba,L0291
	brclr	2,RAM1_0b6,L0291
	jmp	L2AFB
;
L2A91:
	brclr	5,RAM1_0b6,L0297
	lda	#$B4
	cmp	XA642
	sta	RAM1_0b3
	bset	4,STACK_0cc
	lda	#$B0
	bra	L026B
;
	lda	#$27
	jsr	L25B7
	cmp	#$19
	bcc	L02B4
	bset	3,RAM1_05d
	lda	RAM1_0b4
	and	#$74
	cmp	#$60
	beq	L02C5
	brclr	3,RAM1_081,L02C0
	bclr	3,RAM1_081
	ldx	#$A8
	jsr	L38CC
	sta	RAM1_085
	brclr	3,RAM1_05d,L02D9
	bra	L0300
;
	ldx	#$82
	eor	RAM1_0b8
	and	#$74
	beq	L02F7
	bclr	3,RAM1_05d
	bset	3,RAM1_07e
	bset	3,RAM1_081
	lda	RAM1_088
	nega
	lsra
	sta	RAM1_085
	brset	3,RAM1_08e,L0300
	lda	RAM1_0b4
	and	#$7F
	cmp	RAM1_0b8
	bne	L0300
	brclr	2,STACK_0ce,L0300
	brset	1,STACK_0ce,L0300
	brset	0,STACK_0ce,L0300
	jsr	L1DF2
	and	RAM1_056
	beq	L0300
	bclr	7,RAM1_0b5
	cmp	XBFB3
	bra	L0300
;
L2AFB:
	lda	#$80
	jsr	L2B36
	bset	2,STACK_0ce
	bclr	1,STACK_0ce
	bclr	0,STACK_0ce
	lda	#$7D
	sta	STACK_0cf
L2B0A:
	brclr	3,STACK_0ce,L0313
	bclr	1,STACK_0ce
	lda	#$32
	sta	STACK_0cf
	rts
;
L2B14:
	brset	5,STACK_0d2,L0325
	bset	5,STACK_0d2
	brclr	4,RAM1_0bb,L0320
	lda	#$C2
	bra	L0333
;
	lda	#$01
	sta	STACK_0cc
	rts
;
	lda	STACK_0cc
	cmp	#$FF
	bne	L0320
	bclr	5,STACK_0d2
	lda	RAM1_0b7
	sta	STACK_0c8
	lda	#$C0
	jmp	L24E8
;
L2B36:
	sta	RAM1_0b3
	bset	2,STACK_0cb
	bclr	7,STACK_0d2
	lda	RAM1_078
	jsr	L261E
	eor	RAM1_0b8
	and	#$70
	eor	RAM1_0b8
	ora	#$80
	sta	RAM1_0b4
	brclr	5,RAM1_069,L0350
	bclr	0,RAM1_0b4
	rts
;
L2B51:
	brclr	3,STACK_0ce,L0357
	jmp	L2BD8
;
	brset	7,RAM1_0b9,L0380
	brclr	7,RAM1_0ba,L0360
	brset	2,RAM1_0b6,L0380
	brclr	3,RAM1_08e,L0380
	brclr	7,STACK_0c5,L0380
	brclr	4,RAM1_0b5,L0380
	brclr	6,STACK_0c5,L0380
	bclr	6,STACK_0c5
	bset	5,STACK_0c5
	lda	STACK_0c5
	and	#$1F
	jsr	L259A
	lda	STACK_0c5
	and	#$1F
	add	#$23
	jmp	L24E8
;
	lda	#$01
	brclr	4,RAM1_0bb,L0389
	brclr	3,RAM1_0b5,L0389
	inca
	brset	7,RAM1_0b9,L0392
	brclr	7,RAM1_0ba,L0394
	brclr	2,RAM1_0b6,L0394
	lda	#$03
	jsr	L2565
	lda	#$13
	brset	6,STACK_0d2,L03CE
	brclr	3,RAM1_0b5,L03B8
	brclr	7,RAM1_0ba,L03A5
	brset	2,RAM1_0b6,L03B8
	brclr	4,STACK_0ce,L03B3
	brset	6,RAM1_0bb,L03AE
	brclr	0,RAM1_0bb,L03B8
	lda	#$CE
	jmp	L24CB
;
	lda	#$C2
	brset	4,RAM1_0bb,L03B0
	brclr	5,RAM1_0bb,L03D7
	clra
	brclr	2,RAM1_0b8,L03C6
	ora	#$10
	brclr	3,RAM1_08e,L03C6
	ora	#$20
	sta	STACK_0c9
	lda	RAM1_0b7
	sta	STACK_0c8
	lda	#$C0
	brclr	7,STACK_0cb,L03D4
	jmp	L24DC
	jmp	L24CB
	rts
;
L2BD8:
	brset	6,RAM1_05f,L0429
	brclr	2,RAM1_0b6,L03E5
	jsr	L2B0A
	lda	#$70
	bra	L03CE
;
	lda	STACK_0cf
	deca
	brset	1,STACK_0ce,L0413
	brclr	0,RAM1_0b9,L03F6
	brset	6,RAM1_0bb,L03F3
	bmi	L040B
	brset	2,RAM1_0bf,L040B
	bpl	L0406
	lda	#$32
	sta	STACK_0cf
	lda	#$D4
	brclr	3,RAM1_0b6,L0403
	lda	#$DC
	jmp	L2A57
;
	brclr	5,STACK_0d2,L039F
	bra	L03E1
;
	lda	#$0A
	sta	STACK_0ce
	lda	#$7D
	sta	STACK_0cf
	bpl	L039F
	lda	#$4B
	sta	STACK_0cf
	ldx	#$04
	jsr	L2649
	bset	6,RAM1_05f
	lda	RAM1_0b7
	sta	STACK_0c4
	lda	#$15
	jmp	L24DC
;
	lda	STACK_0cf
	deca
	bpl	L0424
	bclr	0,RAM1_061
	bset	2,RAM1_05d
	rts
	jmp	L2504
;
L2C36:
	bclr	7,STACK_0cb
	brset	6,RAM1_05f,L0433
	brclr	7,RAM1_069,L0433
	lda	RAM1_0b8
	brset	2,RAM1_0b8,L0463
	and	#$07
	tax
	lda	X2CCF,x
	brclr	5,RAM1_069,L044E
	and	#$0C
	brclr	7,RAM1_0ba,L0454
	brset	2,RAM1_0b6,L0457
	brclr	3,RAM1_0b5,L0459
	ora	#$02
	brset	3,RAM1_08e,L046A
	brclr	1,RAM1_0bb,L046A
	ora	#$01
	bra	L046A
;
	lda	#$18
	brclr	3,RAM1_0b8,L046A
	lda	#$1C
	clrx
	jsr	L24F5
	brset	3,STACK_0ce,L0476
	lda	RAM1_0bd
	brset	2,RAM1_0bb,L0478
	lda	RAM1_0b8
	and	#$70
	brclr	7,RAM1_0b9,L047E
	clra
	jsr	L2617
	jsr	L24F5
	lda	#$02
	brset	2,RAM1_0b8,L04AD
	lda	#$08
	brclr	7,RAM1_0ba,L0491
	brset	2,RAM1_0b6,L0494
	brclr	3,RAM1_0b5,L0496
	ora	#$01
	brset	3,STACK_0ce,L049C
	brclr	6,RAM1_0b5,L049E
	ora	#$04
	brclr	3,RAM1_08e,L04A6
	brclr	4,RAM1_0b5,L04A6
	ora	#$04
	brclr	1,RAM1_0b8,L04B2
	ora	#$20
	bra	L04B2
;
	brclr	3,RAM1_0b8,L04B2
	ora	#$20
	brclr	5,RAM1_0b6,L04B7
	ora	#$10
	brclr	5,RAM1_069,L04BC
	and	#$2F
	jsr	L24F5
	clra
	incx
	brclr	2,RAM1_0bb,L04CB
	lda	RAM1_0bd
	and	#$70
	jsr	L2617
	jsr	L24F5
	rts
;
X2CCF:
	asla
	bhcc	L051E
	bmc	L0455
L2CD4:
	clrx
	brclr	3,STACK_0ce,L04DA
	ldx	#$52
	lda	X2CF1,x
	sta	RAM1_056
	lda	X2CF0,x
	beq	L04EF
	jsr	L2889
	bne	L04DA
	ldx	X2CEF,x
	jsr	L2993,x						;INFO: index jump
X2CEF:
	rts
;
X2CF0:
	sub	STACK_0e9,x
	sub	#$CD
	rti
;
	sbc	XC0DB,x
	stx	,x
	brset	0,STACK_0f4,L04FE
	adc	X0025,x
	adc	#$2F
	adc	X3EE7
;
	db	$84
;
	eor	,x
;
	db	$87, $87
;
	adc	RAM1_098
	adc	RAM1_0a7
;
	db	$82
;
	eor	RAM1_07e
	sta	X92D8
	sec
	jmp	,x						;INFO: index jump
;
	db	$84
;
	jsr	,x						;INFO: index jump
;
	db	$87
;
	rsp
	adc	RAM1_09d
	adc	RAM1_0bc
;
	db	$82
;
	jsr	L007E
	jmp	L92DD,x						;INFO: index jump
;
	sec
	sub	,x
;
	db	$84
;
	stx	RAM1_087,x
;
	db	$90
;
	adc	RAM1_08f
	adc	RAM1_0b0
;
	db	$82, $AF, $7E
;
	sub	X92CF,x
	sec
	brclr	5,RAM1_050,L052A
;
	db	$45
;
	bit	RAM1_05b
	bit	X6408,x
	brset	2,STACK_0f6,L0550
	lda	X2236,x
	brset	3,STACK_0e7,L04D9
	eor	,x
	rsp
	jmp	,x						;INFO: index jump
;
	db	$95
;
	jsr	,x						;INFO: index jump
	rsp
	sub	,x
;
	db	$95
;
	stx	RAM1_09c,x
	bit	,x
	lsr	STACK_0e0,x
	sbc	STACK_0f7,x
	brset	4,PortA,L0564
	neg	OCL2,x
	brclr	3,RAM1_08b,L0577
	lda	#$48
	brset	2,RAM1_0be,L0562
	lda	#$08
	brset	3,RAM1_05f,L057A
	lda	#$40
	brset	4,RAM1_0ba,L057A
	brset	2,RAM1_0be,L057A
	lda	#$04
	brset	7,RAM1_05f,L0581
	lda	#$80
	brset	2,RAM1_0ba,L0581
	clra
	bra	L0581
;
	brclr	5,STACK_0cb,L0581
	bclr	5,STACK_0cb
	bset	7,RAM1_05d
	eor	RAM1_07f
	and	#$CC
	sta	RAM1_05b
	eor	RAM1_07f
	sta	RAM1_07f
	and	#$60
	bne	L059E
	brset	3,RAM1_081,L059E
	brclr	4,RAM1_07f,L059E
	bclr	4,RAM1_07f
	ldx	#$A8
	jsr	L38CC
	sta	RAM1_085
	brclr	0,RAM1_061,L05FE
	tst	RAM1_05b
	beq	L05CC
	bset	7,RAM1_05d
	bset	0,STACK_0cb
	bset	3,RAM1_07e
	bset	2,STACK_0cb
	brset	3,STACK_0ce,L05FF
	brclr	3,RAM1_05b,L05BB
	bset	7,RAM1_05d
	bset	0,STACK_0cb
	bset	4,RAM1_0b3
	bclr	7,STACK_0d2
	brclr	6,RAM1_05b,L05CC
	bset	7,RAM1_05d
	brset	6,RAM1_07f,L05CC
	ldx	#$A8
	jsr	L38CC
	sta	RAM1_085
	bra	L05CC
;
	brclr	5,RAM1_07c,L05FF
	brset	6,RAM1_07c,L05EB
	brclr	2,RAM1_069,L05FF
L2DD5:
	bclr	2,RAM1_069
	bclr	2,STACK_0d2
	bclr	4,STACK_0d3
	ldx	#$A5
	jsr	L38A0
	brset	1,RAM1_07f,L05FF
	brclr	0,RAM1_07f,L05FF
	brset	2,RAM1_081,L05FB
	bra	L0619
;
	brset	2,RAM1_069,L05FF
	bset	2,RAM1_069
	bset	2,RAM1_081
	brclr	1,RAM1_07f,L05F7
	bclr	2,RAM1_081
	bset	2,STACK_0cb
	bset	4,RAM1_0b3
	jmp	L2F57
	rts
;
	lda	RAM1_07f
	brset	0,RAM1_080,L0608
	bit	#$EA
	beq	L0652
	bit	#$03
	bne	L061C
	brclr	1,STACK_0d2,L0661
	brset	0,STACK_0d2,L0661
	bset	0,STACK_0d2
	ldx	#$88
	jmp	L2EC7
	jmp	L2F12
;
	brclr	0,RAM1_07f,L065E
	brclr	2,STACK_0d2,L06A0
	brset	5,RAM1_07f,L065E
	brclr	3,RAM1_05f,L062B
	brset	1,RAM1_07c,L06A0
	brset	7,STACK_0d3,L06A0
	bset	7,STACK_0d3
	bclr	2,STACK_0d3
	brclr	3,RAM1_06a,L0637
	bset	2,STACK_0d3
	bclr	1,STACK_0d3
	brclr	1,RAM1_07c,L064D
	bset	1,STACK_0d3
	bset	0,STACK_0d3
	brclr	0,RAM1_07c,L0648
	brset	2,RAM1_07c,L064D
	bra	L064B
;
	brclr	2,RAM1_07c,L064D
	bclr	0,STACK_0d3
	lda	#$88
	jmp	L2F06
;
	brclr	3,RAM1_08b,L065E
	brset	7,RAM1_060,L065E
	lda	STACK_0ce
	and	#$C8
	beq	L066A
	brset	1,STACK_0d2,L06C3
	brset	2,STACK_0d2,L0667
	brclr	3,RAM1_07c,L06A0
	jmp	L2F00
;
	brclr	0,RAM1_07f,L0681
	brset	1,STACK_0d2,L06C3
	brclr	6,RAM1_07c,L06A0
	brset	4,RAM1_07c,L06A0
	brclr	2,STACK_0d2,L06CD
	brset	7,STACK_0d3,L06CD
	bra	L06A0
	jmp	L2DD5
;
	brset	2,STACK_0d2,L0700
	brset	3,RAM1_07c,L0700
	brclr	6,RAM1_06a,L0619
	lda	RAM2_0265
	and	#$F0
	cmp	#$B0
	beq	L069A
	brclr	3,STACK_0d4,L069A
	bclr	3,STACK_0d4
	bra	L06B4
;
	brclr	1,STACK_0d2,L06B4
	brset	0,STACK_0d2,L06B4
	bclr	5,RAM1_080
	lda	RAM1_085
	bne	L06A8
	bset	5,RAM1_080
	brclr	6,RAM1_05d,L0720
	brclr	3,RAM1_08b,L0720
	brset	0,RAM1_080,L0720
	jmp	L310A
;
	bset	1,STACK_0d2
	bclr	0,STACK_0d2
	bset	4,RAM1_0b3
	ldx	#$8D
	brclr	2,STACK_0d4,L06C7
	ldx	#$83
	bra	L06C7
;
	ldx	#$80
	bclr	1,STACK_0d2
L2EC7:
	stx	RAM1_07d
	bset	6,RAM1_094
	bra	L0716
;
	bset	2,STACK_0d2
	bset	4,RAM1_0b3
	bclr	1,RAM1_07f
	bset	0,RAM1_07f
	brset	3,STACK_0d3,L06E5
	bset	3,STACK_0d3
	lda	#$8C
	brset	4,STACK_0d3,L0706
	lda	#$8D
	bset	0,RAM1_07c
	bra	L0706
;
	lda	#$8F
	brclr	7,STACK_0d3,L0706
	bclr	7,STACK_0d3
	lda	STACK_0d3
	and	#$07
	brclr	5,STACK_0d3,L06F5
	ora	#$08
	tax
	lda	X30FA,x
	brclr	2,STACK_0d3,L0706
	bset	3,RAM1_06a
	bra	L0708
;
L2F00:
	lda	#$80
	bclr	2,STACK_0d2
	bclr	3,RAM1_07c
L2F06:
	bclr	3,RAM1_06a
	sta	RAM1_07b
	bset	5,RAM1_094
	cmp	#$81
	beq	L071A
	bra	L0716
;
L2F12:
	bset	1,RAM1_07f
	bclr	0,RAM1_07f
	bclr	7,STACK_0d2
	bset	2,STACK_0cb
	bset	4,RAM1_05c
	bset	7,RAM1_05d
	bset	3,RAM1_0bc
	rts
;
L2F21:
	brclr	6,RAM1_07c,L0738
	brset	5,RAM1_07f,L0738
	lda	#$81
	bra	L0706
;
	brset	3,RAM1_08e,L074A
	brclr	1,RAM1_0a1,L0734
	brclr	3,STACK_0d2,L0738
	lda	#$B0
	sta	RAM1_077
	rts
;
	brclr	5,RAM1_07f,L074A
	bclr	5,RAM1_07f
	bclr	1,STACK_0ce
	bclr	0,STACK_0ce
	lda	#$80
	sta	RAM1_0a0
	bclr	3,STACK_0d2
	bra	L0716
;
	brset	3,RAM1_07f,L0738
	bclr	2,RAM1_081
	bset	6,STACK_0c5
	brset	0,RAM1_07f,L076D
	brclr	1,RAM1_07f,L0712
L2F57:
	brset	5,RAM1_07c,L0762
	lda	#$84
	sta	RAM1_07b
	bset	5,RAM1_094
	bra	L076D
;
	brclr	2,RAM1_069,L076D
	bset	0,RAM1_07f
	bclr	4,RAM1_07c
	bclr	3,RAM1_06a
	bra	L0778
;
	brclr	6,RAM1_06a,L0712
	clra
	sta	RAM2_0264
	bclr	0,STACK_0d4
	bclr	0,RAM1_07f
	bclr	1,RAM1_07f
	bclr	2,RAM1_0ba
	bra	L0716
;
	ldx	#$00
	cmp	XAE06
	bra	L079D
;
	ldx	#$06
	brclr	6,RAM1_08e,L079D
	lda	STACK_0ce
	and	#$F8
	sta	STACK_0ce
	jsr	L254B
	lda	#$C4
	jmp	L24E8
;
	ldx	#$04
	cmp	XAE02
	brset	5,RAM1_07f,L0738
	brclr	2,STACK_0ce,L07B4
	brclr	1,STACK_0ce,L07B4
	brset	0,STACK_0ce,L07B4
	cpx	STACK_0d0
	bne	L07B4
	clr	STACK_0cf
	bset	0,STACK_0cf
	clr	STACK_0cc
	rts
;
	brset	7,RAM1_07f,L07B3
	brset	5,RAM1_080,L07B3
	lda	RAM1_082
	and	#$8F
	beq	L07E5
	cmp	#$01
	beq	L07E5
	and	#$0F
	beq	L07E5
	cmp	#$02
	bne	L07B3
	brset	7,RAM1_0b9,L07B3
	brclr	2,RAM1_0b6,L07E5
	lda	RAM1_0b6
	cmp	#$05
	beq	L07B3
	brset	7,RAM1_0b5,L07DF
	bset	7,RAM1_0b5
	bset	3,RAM1_0bc
	bset	4,RAM1_0b3
	bset	5,RAM1_0b3
	bclr	7,STACK_0d2
	stx	STACK_0d0
	bset	2,STACK_0ce
	bset	1,STACK_0ce
	bclr	0,STACK_0ce
	lda	#$96
	sta	STACK_0cf
	jmp	L30C1
;
	lda	#$01
	cmp	XA6FF
	ldx	#$50
	bra	L0004
;
	lda	#$01
	cmp	XA6FF
	ldx	#$30
	stx	RAM1_077
	bra	L006A
;
	lda	RAM1_078
	and	#$0F
	add	#$F9
	nega
	beq	L07B3
	brclr	2,STACK_0ce,L006A
	brclr	1,STACK_0ce,L006A
	brset	0,STACK_0ce,L006A
	sta	RAM1_057
	jsr	L30C1
	bsr	L0058
	bhi	L0049
	jsr	L30E2
	bne	L0030
	tst	RAM1_063
	bne	L07ED
	add	RAM1_057
	bra	L0043
;
	bpl	L003D
	add	RAM1_057
	bmi	L0043
	lda	#$28
	sta	RAM1_063
	clra
	bra	L0043
;
	add	RAM1_057
	bmi	L0036
	beq	L0036
	bsr	L0058
	bhi	L07ED
	bra	L004B
;
	clr	RAM1_056
	bsr	L00C1
	lda	RAM1_056
	jsr	L38A0
	bset	4,RAM1_07e
	bset	3,RAM1_07e
	bra	L07ED
;
	ldx	STACK_0d0
	aslx
	sta	RAM1_056
	bpl	L0061
	nega
	incx
	brclr	1,RAM1_081,L0066
	incx
	incx
	cmp	X30B1,x
	rts
;
	brset	5,RAM1_082,L00B0
	brset	7,RAM1_087,L00B0
	brset	6,RAM1_07f,L0076
	brclr	5,RAM1_07f,L0083
	brset	4,RAM1_07f,L0086
	ldx	RAM1_086
	cpx	RAM1_085
	bls	L0086
	stx	RAM1_085
	bra	L0086
;
	brset	3,RAM1_082,L00B0
	bset	4,RAM1_07f
	add	RAM1_085
	bmi	L009F
	brset	3,RAM1_081,L0095
	cmp	#$1E
	bls	L0095
	lda	#$1E
	brclr	7,RAM1_082,L00A0
	tst	RAM1_085
	bne	L00B0
	lda	#$01
	cmp	X004F
	sta	RAM1_085
	brset	6,RAM1_07f,L00B0
	brset	7,RAM1_07f,L00B0
	brset	5,RAM1_07f,L00B0
	brset	3,RAM1_081,L00B0
	bset	3,RAM1_05c
	rts
;
X30B1:
	brset	3,DDRC,L00B9
	brclr	2,DDRC,L00BD
	brclr	2,DDRB,L00C9
	brclr	7,SCCR2,L00CC
	brclr	7,SCCR2,L00CF
	brclr	7,BAUD,L0142
	bset	0,RAM1_0ae
	brset	7,RAM1_0a6,L00F3
	brset	2,RAM1_0be,L00F3
	brset	5,RAM1_0b9,L00F3
	ldx	#$10
	lda	#$2A
	bra	L00F3
;
	ldx	#$12
	lda	#$38
	brset	3,RAM1_08e,L00DF
	ldx	#$11
	lda	#$37
	brset	3,RAM1_07f,L00F3
L30E2:
	lda	STACK_0d0
	sta	STACK_0c7
	bset	7,STACK_0c7
	lsra
	add	#$A0
	jsr	L38CB
	sta	STACK_0c8
	bset	6,STACK_0c6
	rts
;
	jsr	L259A
	txa
	jmp	L24CB
;
X30FA:
	wait
	wait
;
	db	$8A, $8B, $90, $90
	db	$89
X3101:
	db	$89
;
	wait
	wait
;
	db	$82
;
	swi
;
	db	$90, $90, $89, $89
;
L310A:
	clrx
	brclr	3,STACK_0ce,L0110
	ldx	#$22
	lda	X3127,x
	sta	RAM1_056
	lda	X3126,x
	beq	L0125
	jsr	L2889
	bne	L0110
	ldx	X3125,x
	jsr	L2F21,x						;INFO: index jump
X3125:
	rts
;
X3126:
	brclr	6,RAM1_064,L0132
	asr	,x
	brset	5,RAM1_05d,L0139
	dec	,x
	bclr	7,STACK_0e7
	ora	,x
	jmp	L3AD3,x						;INFO: index jump
;
	decx
	cpx	XDA92,x
	add	,x
	stx	X3BD6,x
;
	db	$5B
;
	lda	XDB92,x
	add	PLMA,x
	add	X18EE
	brset	5,STACK_0ce,L0160
	brset	3,PortA,L014B
L314B:
	jmp	L2631
;
L314E:
	lda	#$C8
	nop
	deca
	bne	L0150
	rts
;
L3155:
	clr	RAM1_0a1
	clr	RAM1_0a2
	clr	RAM1_0b2
	brclr	4,RAM1_069,L0170
	jmp	L3199
L3161:
	jmp	L322B
;
L3164:
	brclr	4,RAM1_069,L0170
	jmp	L31DA
;
L316A:
	brclr	4,RAM1_069,L0170
	jmp	L31FE
;
	bclr	7,RAM1_0a0
	rts
L3173:
	jmp	L3176
;
L3176:
	brclr	1,RAM1_0a1,L0197
	dec	RAM1_0af
	bpl	L0197
	brset	7,RAM1_0a1,L0183
	jmp	L322B
;
	brset	2,RAM1_0a1,L0197
	lda	#$14
	sta	RAM1_0af
	jsr	L3453
	cmp	#$03
	bls	L0197
	inc	RAM1_0b1
	bne	L0197
	bset	1,RAM1_0b1
	sec
	rts
;
L3199:
	sei
	bclr	3,PortC
	bclr	2,PortC
	cli
	jsr	L314B
	sei
	bset	2,PortC
	bset	3,PortC
	cli
	bsr	L01BC
	ldx	#$A3
	clr	PortB,x
	jsr	L3395
	jsr	L33DB
	inc	RAM1_0b2
	brclr	4,RAM1_0b2,L01AA
	bclr	4,RAM1_0b2
	rts
;
	brset	0,RAM1_0a1,L01BB
	jsr	L325E
	lda	#$4C
	bsr	L01D4
	lda	#$A6
	bsr	L01D4
	lda	#$07
	bsr	L01D4
	clra
	jsr	L334F
	lda	#$0E
	ldx	#$50
	sta	,x
	jmp	L32F3
;
L31DA:
	brclr	7,RAM1_0a0,L0209
	brclr	0,RAM1_0a1,L01E6
	lda	RAM1_0a0
	and	#$08
	bne	L0209
	lda	RAM1_0a0
	and	#$0F
	bsr	L01F7
	bclr	7,RAM1_0a0
	lda	RAM1_0a0
	jsr	L2616
	and	#$03
	beq	L0209
	tax
	ldx	X3418,x
	jmp	L33DB,x						;INFO: index jump
;
L31FE:
	brset	0,RAM1_0a1,L020A
	brset	2,RAM1_0a1,L0209
	brset	1,RAM1_0a1,L020A
	clr	RAM1_0a1
	rts
;
	jsr	L3338
	and	#$20
	bne	L0209
	brset	1,RAM1_0a1,L0224
	lda	RAM1_0ae
	cmp	#$02
	beq	L021D
	brclr	4,RAM1_0a1,L0220
	bset	5,RAM1_0a1
	rts
;
	lda	#$91
	bra	L0253
;
	brclr	3,RAM1_0a1,L0207
	lda	#$92
	bra	L0288
;
L322B:
	bsr	L0257
	brclr	0,RAM1_0a1,L0209
	bsr	L025E
	jmp	L3477
;
	brset	0,RAM1_0a1,L0209
	bsr	L0257
	lda	RAM1_0a2
	and	#$0F
	sta	RAM1_0a2
	jsr	L34EA
	lda	RAM1_0ad
	beq	L024B
	add	#$01
	bcc	L024D
	lda	#$02
	sta	RAM1_0ae
	sta	RAM1_0b1
	lda	#$89
	sta	RAM1_0a1
	bra	L028A
;
L3257:
	brclr	1,RAM1_0a1,L0209
	clr	RAM1_0a1
	bsr	L025E
L325E:
	lda	#$05
	jmp	L334F
;
L3263:
	lda	RAM1_0a2
	and	#$0F
	beq	L02DA
	bsr	L0257
	ldx	#$AD
	jsr	L3391
	brclr	6,RAM1_0a0,L0278
	ldx	#$A3
	jsr	L33B5
	jsr	L33DB
	ldx	RAM1_0ae
	stx	RAM1_0b1
L327F:
	cpx	RAM1_0ad
	bcs	L0286
	lda	#$8A
	cmp	XA682
	sta	RAM1_0a1
	lda	#$08
	bsr	L0260
	lda	RAM1_0ad
	brclr	2,RAM1_0a1,L0297
	lda	RAM1_0b1
	bset	6,RAM1_0a1
	sta	RAM1_058
	clra
	brclr	3,RAM1_0a1,L02A0
	deca
	sta	RAM1_058
	ldx	#$56
	sta	RAM1_057
	lda	#$00
	sta	,x
	bsr	L02DB
	ldx	#$56
	lda	#$7F
	sta	,x
	lda	RAM1_0b1
	cmp	#$02
	bcs	L02B7
	brclr	4,RAM1_0a1,L02B9
	lda	#$02
	sta	PortB,x
	clr	,x
	bsr	L02DD
	lda	#$03
	brset	0,RAM1_0a1,L02C5
	lda	#$02
	bsr	L0260
	lda	#$04
	bsr	L0260
	jsr	L34F2
	clrx
	bsr	L0338
	and	#$20
	bne	L02DA
	decx
	bne	L02CF
L32D8:
	clr	RAM1_0a1
	rts
;
	bsr	L02F3
	lsr	PortB,x
	ror	,x
	lsr	PortB,x
	ror	,x
	lsr	PortB,x
	ror	,x
	lsr	PortB,x
	ror	,x
	brclr	6,RAM1_0a1,L02F1
	inc	,x
	inc	,x
	inc	,x
	bclr	6,RAM1_0a1
	bsr	L02F3
L32F3:
	lda	,x
	bsr	L034F
	lda	,x
	jsr	L2617
	incx
	bra	L034F
;
L32FD:
	lda	#$09
	bsr	L034F
	lda	#$02
	jsr	L314E
	ldx	#$50
	bsr	L0320
	sta	,x
	incx
	cpx	#$54
	bls	L0308
	ldx	#$51
	asl	,x
	rol	PortB,x
	asl	,x
	rol	PortB,x
	asl	,x
	rol	PortB,x
	asl	,x
	rol	PortB,x
	incx
	rts
;
	bsr	L032E
	jsr	L2617
	sta	RAM1_059
	bsr	L0333
	and	#$F0
	ora	RAM1_059
	rts
;
	lda	#$31
	deca
	bne	L0330
	lda	#$1B
	deca
	bne	L0335
L3338:
	sei
	lda	DDRC
	and	#$03
	add	#$0C
	sta	DDRC
	cli
	bset	2,PortC
	bclr	3,PortC
	bsr	L038D
	lda	PortC
	bset	3,PortC
	rts
;
	lda	#$03
L334F:
	clr	RAM1_05a
	bset	3,PortC
	dec	RAM1_05a
	bne	L035A
	jmp	L32D8
;
	bsr	L038D
	bclr	3,PortC
	jsr	L34F2
	brset	4,PortC,L0351
	cmp	#$05
	beq	L036E
	brset	5,PortC,L0351
	cmp	XA602
	jsr	L261E
	ora	#$0F
	sei
	sta	PortC
	lda	DDRC
	and	#$03
	add	#$FC
	sta	DDRC
	cli
	bclr	2,PortC
	bsr	L038D
	bset	2,PortC
	lda	DDRC
	and	#$03
	add	#$0C
	sta	DDRC
	jsr	L34F2
	rts
;
L3391:
	bclr	0,RAM1_058
	bra	L0399
;
L3395:
	bset	0,RAM1_058
	bclr	1,RAM1_058
	stx	RAM1_057
	lda	RAM1_0a2
	jsr	L2617
	sta	RAM1_052
	lda	RAM1_0b2
	and	#$0F
	sub	RAM1_052
	bpl	L03AC
	add	#$0A
	inca
	asla
	sta	RAM1_059
	ldx	RAM1_057
	lda	#$04
	cmp	XA608
	sta	RAM1_056
	brclr	0,RAM1_058,L03CA
	lda	,x
	stx	RAM1_05a
	ldx	RAM1_059
	sta	RAM2_02d8,x
	ldx	RAM1_05a
	inc	RAM1_059
	bra	L03D6
;
	stx	RAM1_05a
	ldx	RAM1_059
	inc	RAM1_059
	lda	RAM2_02d8,x
	ldx	RAM1_05a
	sta	,x
	incx
	dec	RAM1_056
	bne	L03B9
L33DB:
	rts
;
	lda	RAM1_0a2
	cmp	#$0F
	beq	L040D
	add	#$10
	cmp	#$A0
	bcc	L040D
	tax
	jsr	L2617
	sta	RAM1_056
	lda	RAM1_0a2
	and	#$0F
	cmp	RAM1_056
	bcs	L040D
	txa
	bra	L0405
;
	lda	RAM1_0a2
	cmp	#$0F
	beq	L040D
	and	#$F0
	beq	L040D
	sub	#$10
	eor	RAM1_0a2
	and	#$F0
	eor	RAM1_0a2
	bra	L0413
;
	clra
	rts
;
	lda	RAM1_0a2
	and	#$0F
	sta	RAM1_0a2
	and	#$0F
	rts
;
X3418:
	db	$6B
;
	brset	0,PortA,L041C
	negx
	lsrx
	aslx
	brset	0,RAM1_05c,L046F
	rts
	rts
;
	db	$82
;
	asl	RAM1_060,x
	lsr	STACK_0cc,x
;
	db	$32, $35
;
	bsr	L03DC
	bra	L0446
;
	bsr	L03F9
	bra	L0446
;
	bsr	L040F
	bra	L0446
;
	bsr	L040F
	bra	L0441
;
	bsr	L03DC
	bra	L0441
;
	bsr	L03F9
	beq	L03DB
	jmp	L3263
;
	brset	1,RAM1_0a1,L044C
	jmp	L3161
;
	bclr	7,RAM1_0a1
	lda	#$01
	sta	RAM1_0af
	rts
;
L3453:
	lda	RAM1_0ad
	sub	RAM1_0b1
	bcc	L045B
	sub	#$02
	rts
	rts
;
	jsr	L3257
	bclr	2,RAM1_0a1
	ldx	#$50
	jsr	L3391
	jsr	L33DB
	lda	RAM1_052
	sta	RAM1_0ab
	lda	RAM1_053
	sta	RAM1_0ac
	ldx	RAM1_0b1
	jmp	L327F
;
L3477:
	jsr	L32FD
	lda	,x
	sta	RAM1_0ad
	brset	5,RAM1_0a1,L048A
	sub	RAM1_0ae
	bcc	L0486
	sub	#$02
	sub	#$02
	bcs	L04E7
	lda	RAM1_0b2
	inca
	cmp	#$09
	bls	L0492
	clra
	sta	RAM1_0b2
	ldx	#$AD
	jsr	L3395
	ldx	#$A3
	jsr	L33DB
	lda	RAM1_0ad
	add	#$01
	bcc	L04A6
	lda	#$02
	sta	RAM1_0b1
	clr	RAM1_0a2
	lda	RAM1_0ae
	cmp	RAM1_0b1
	bcc	L04CE
	sta	RAM1_0ae
	beq	L04DA
	brset	5,RAM1_0a1,L04E1
	lda	RAM1_0a2
	cmp	#$90
	bcc	L04E7
	add	#$11
	sta	RAM1_0a2
	ldx	#$50
	bsr	L04EC
	lda	RAM1_051
	brset	1,RAM1_0a1,L04D2
	cmp	RAM1_0ae
	bcs	L04B0
	bset	1,RAM1_0a1
	bra	L04D6
;
	cmp	RAM1_0ae
	bcc	L04DA
	cmp	RAM1_0b1
	bcc	L04B0
	lda	RAM1_0a2
	beq	L04E7
	brclr	5,RAM1_0a1,L04E3
	ora	#$0F
	and	#$0F
	sta	RAM1_0a2
	clr	RAM1_0a1
	rts
;
L34EA:
	ldx	#$AD
	jsr	L3391
	jmp	L33DB
;
L34F2:
	tst	STACK_0ff,x
	tst	STACK_0ff,x
	rts
;
L34F7:
	brset	7,RAM1_0a0,L0500
	lda	STACK_0ce
	and	#$C0
	beq	L0501
	rts
;
	brset	5,STACK_0ce,L0540
	brclr	1,RAM1_0a1,L050C
	brclr	7,RAM1_0a1,L050C
	bset	5,RAM1_07f
	brclr	5,RAM1_07f,L051E
	brset	3,RAM1_07f,L051B
	brset	5,RAM1_0b9,L051B
	brset	0,RAM1_05d,L051E
	brclr	4,RAM1_0ba,L051E
	jmp	L35ED
;
	brclr	0,RAM1_0a1,L052A
	brclr	5,RAM1_07f,L052A
	bset	0,RAM1_05d
	lda	#$80
	bra	L053E
;
	brset	5,RAM1_0b9,L0539
	brclr	4,RAM1_0b9,L0542
	brset	1,RAM1_0a1,L0547
	brset	5,RAM1_07f,L0547
	brset	0,RAM1_05d,L0547
	brset	0,RAM1_0a1,L0588
	lda	#$89
	sta	RAM1_0a0
	bra	L0588
;
	bclr	0,RAM1_05d
	brset	0,RAM1_0a1,L0526
	brclr	5,RAM1_07f,L0588
	bclr	4,RAM1_0ba
	brset	3,STACK_0ce,L0588
	brclr	1,RAM1_0a1,L0558
	bset	2,STACK_0ce
	bset	5,STACK_0cf
	bra	L0588
;
	ldx	STACK_0cf
	brclr	2,STACK_0ce,L057B
	brclr	3,STACK_0d2,L0569
	lda	RAM1_0a2
	and	#$F0
	bne	L0574
	jmp	L3686
;
	incx
	bne	L051B
	bclr	7,STACK_0cf
	lda	#$88
	bset	0,RAM1_05d
	bra	L0583
;
	jsr	L36A5
	lda	#$85
	bra	L0585
;
	incx
	bne	L0588
	brclr	3,STACK_0d2,L05ED
	lda	#$8D
L3583:
	bclr	6,RAM1_080
	jmp	L363B
;
	brclr	6,RAM1_05d,L05C0
	brset	3,RAM1_07f,L05C0
	jmp	L36CD
;
L3591:
	lda	#$44
	bset	6,STACK_0c5
	bra	L05D1
;
	lda	RAM1_07f
	and	#$2B
	cmp	#$02
	bne	L05C0
	lda	#$30
	bra	L05BE
;
	brset	3,STACK_0ce,L05C0
	brset	3,RAM1_08e,L05C0
	brset	3,STACK_0d2,L0620
	brset	5,RAM1_07f,L05F3
	rts
;
	brset	3,STACK_0ce,L05C0
	brset	3,RAM1_08e,L0597
	brclr	1,RAM1_0a1,L05BC
	brclr	3,STACK_0d2,L05D6
	lda	#$B0
	sta	RAM1_077
	rts
;
	brclr	4,RAM1_0ba,L05CA
	bclr	4,RAM1_0ba
	lda	#$F1
	bra	L05D1
;
L35CA:
	lda	#$66
	brclr	2,RAM1_0b8,L05D1
	lda	#$26
	sta	RAM1_0b3
	jmp	L366A
;
	lda	#$24
	brset	3,RAM1_08e,L0593
	brset	3,STACK_0d2,L0620
	brset	5,RAM1_07f,L05E7
	brclr	6,RAM1_0b5,L05CA
	brset	2,RAM1_0b8,L05CA
	brset	2,RAM1_0be,L05C0
	brclr	1,RAM1_0a1,L05F3
L35ED:
	lda	#$80
	sta	RAM1_0a0
	bra	L066A
;
	lda	RAM1_0a2
	and	#$0F
	brclr	5,RAM1_07f,L0601
	beq	L066A
	jsr	L36A5
	bra	L0636
;
	brset	0,RAM1_0a1,L0606
	beq	L0613
	bclr	4,RAM1_0ba
	lda	#$FF
	sta	STACK_0cf
	bset	2,STACK_0ce
	lda	#$80
	jmp	L3583
;
	clr	STACK_0c8
	lda	#$8A
	jsr	L24E5
	lda	#$2C
	jsr	L259A
	rts
;
	jsr	L36A5
	lda	#$80
	brset	1,RAM1_0a1,L063B
	lda	RAM1_0a2
	cmp	#$0F
	beq	L0636
	deca
	jsr	L261E
	cmp	RAM1_0a2
	bcc	L0639
	lda	#$86
	cmp	XA684
L363B:
	bset	5,RAM1_07f
	sta	RAM1_0a0
	bra	L0698
;
	brclr	1,RAM1_05f,L0647
	jmp	L35CA
;
	brset	5,RAM1_07f,L06A4
	bset	2,RAM1_07e
	bset	0,RAM1_080
	lda	#$02
	sta	RAM1_07f
	ldx	#$06
	jsr	L2649
	lda	#$08
	sta	STACK_0ce
	lda	#$26
	sta	RAM1_0b3
	bclr	5,STACK_0d2
	lda	#$14
	bsr	L0696
	bclr	4,RAM1_0b3
	bclr	5,RAM1_0b6
	rts
;
L366A:
	bclr	5,RAM1_07f
	bclr	1,STACK_0ce
	bclr	0,STACK_0ce
	bclr	3,STACK_0d2
	bra	L069E
;
	brset	5,RAM1_07f,L06A4
	brset	4,RAM1_0ba,L06A4
	lda	RAM1_0a2
	and	#$0F
	beq	L0613
	lda	#$86
	sta	RAM1_0a0
	bclr	4,RAM1_0ba
L3686:
	bclr	3,STACK_0d2
	lda	#$7D
	bset	6,RAM1_080
	bclr	2,STACK_0ce
	sta	STACK_0cf
	bset	1,STACK_0ce
	bset	0,STACK_0ce
	bset	5,RAM1_07f
	sta	STACK_0cf
	bset	4,RAM1_0b3
	bset	5,RAM1_0b3
	bclr	7,STACK_0d2
	bset	2,STACK_0cb
	bset	3,RAM1_07e
	bset	7,RAM1_05d
	rts
;
L36A5:
	bset	3,STACK_0d2
	lda	#$32
	bra	L068A
;
L36AB:
	lda	RAM1_0a2
	cmp	#$0F
	bne	L06B5
	lda	#$01
	bra	L06C0
;
	jsr	L2617
	sta	RAM1_05b
	lda	RAM1_0a2
	sub	RAM1_05b
	and	#$0F
	sta	STACK_0c8
	add	#$2C
	jsr	L259A
	lda	#$8A
	jsr	L24DC
	rts
;
L36CD:
	clrx
	brclr	5,STACK_0ce,L06D3
	ldx	#$0E
	lda	X36EA,x
	sta	RAM1_056
	lda	X36E9,x
	beq	L06E8
	jsr	L2889
	bne	L06D3
	ldx	X36E8,x
	jsr	L3591,x						;INFO: index jump
X36E8:
	rts
;
X36E9:
	eor	OCL2,x
	eor	X45A8
	sub	X0028
	brset	0,RAM1_0ab,L06D6
	ldx	#$E3
	brset	4,TCR,L06FF
	neg	STACK_0e8
	neg	PortA
L36FC:
	bsr	L074A
	beq	L070E
	lda	#$81
	sta	RAM1_07b
	bset	5,RAM1_094
	bset	2,RAM1_069
	bset	1,RAM1_07f
	bclr	0,RAM1_07f
	bset	4,RAM1_05c
	lda	SEC_MODE
	and	#$EF
	brclr	7,RAM1_08b,L0718
	ora	#$10
	sta	RAM1_08b
	bclr	7,RAM1_08b
	and	#$E0
	cmp	#$A0
	bne	L0730
	lda	SEC_CODE1
	sta	RAM1_08c
	lda	SEC_CODE2
	sta	RAM1_08d
	lda	#$A8
	sta	RAM1_08b
L3730:
	bsr	L074A
	beq	L0736
	bclr	3,RAM1_08b
	brset	3,RAM1_08b,L0749
	bset	0,RAM1_080
	brclr	2,RAM1_08b,L0749
	brclr	7,RAM1_064,L0749
	clr	RAM1_08b
	clra
	jsr	L3761
	bset	7,RAM1_05d
	rts
;
L374A:
	lda	SEC_CODE1
	cmp	RAM1_08c
	bne	L0749
	lda	SEC_CODE2
	cmp	RAM1_08d
	rts
;
L3757:
	brclr	1,RAM1_08b,L075C
	bset	2,RAM1_08b
	lda	RAM1_08b
	cmp	XA608
L3761:
	ldx	#$63
	jsr	L388B
	bset	2,RAM1_05d
	jmp	L2725
;
L376B:
	brclr	0,STACK_0d6,L0773
	brclr	1,STACK_0d6,L0775
	bclr	0,STACK_0d6
	bclr	2,STACK_0d6
	bset	1,STACK_0d6
	rts
;
L3778:
	bclr	1,STACK_0d6
	brset	3,SCSR,L07AB
	brset	2,STACK_0d6,L07AB
	lda	SCDR
	brset	6,RAM1_0ba,L0788
	brclr	5,RAM1_0ba,L07AB
	brset	0,STACK_0d6,L079A
	bmi	L07A8
	brset	3,STACK_0d6,L07AB
	sta	RAM2_0271
	bset	0,STACK_0d6
	and	#$07
	sta	STACK_0d7
	rts
;
	ldx	STACK_0d7
	sta	RAM2_0272,x
	dec	STACK_0d7
	bpl	L07A7
	bset	3,STACK_0d6
	bclr	0,STACK_0d6
	rts
;
	sta	STACK_0d8
	rts
;
	bset	2,STACK_0d6
	bset	0,STACK_0d6
	rts
;
L37B0:
	brclr	7,STACK_0d6,L07F3
	brset	2,STACK_0d6,L07F3
	lda	STACK_0d9
	bne	L07BC
	clr	STACK_0d8
	lda	RAM2_027a
	ora	#$80
	cmp	STACK_0d8
	beq	L07E9
	lda	STACK_0d9
	and	#$03
	bne	L07DA
	clrx
	bsr	L0008
	txa
	incx
	deca
	bmi	L07CC
	eor	RAM2_027a
	and	#$03
	bne	L07CC
	inc	STACK_0d9
	bne	L07F3
	brclr	0,RAM1_061,L07E3
	bset	2,RAM1_05d
	bclr	6,RAM1_0ba
	bclr	5,RAM1_0ba
	bclr	5,RAM1_061
	bclr	7,STACK_0d6
	brclr	1,RAM1_0bf,L07F1
	bclr	1,RAM1_0bf
	rts
;
	bclr	0,RAM1_0bf
	rts
;
L37F4:
	brclr	6,STACK_0d6,L0014
	bclr	6,STACK_0d6
	clra
	deca
	beq	L0000
	brclr	7,SCSR,L07FA
	lda	RAM2_0271
	ora	#$80
	sta	SCDR
	rts
;
	clra
	deca
	beq	L000F
	brclr	7,SCSR,L0009
	lda	RAM2_027a,x
	sta	SCDR
	rts
;
L3815:
	clr	RAM1_05d
	clr	RAM1_077
	clr	RAM1_0a0
	clr	RAM1_05d
	clr	STACK_0d5
	clr	RAM1_07d
	clr	RAM1_07b
	clr	RAM1_078
	clr	RAM1_07a
	clr	STACK_0d2
	lda	#$88
	sta	RAM1_0b3
	clr	RAM1_0bb
	clr	RAM1_0b6
	jsr	L2504
	ldx	#$A7
	jsr	L38CC
	and	#$03
	sta	RAM1_07f
	bset	7,RAM1_07f
	ldx	#$A5
	jsr	L38CC
	and	#$71
	sta	STACK_0d3
	bset	7,RAM1_07c
	ldx	#$A6
	jsr	L38CC
	and	#$06
	sta	STACK_0d4
	lda	RAM1_081
	and	#$01
	sta	RAM1_081
	bset	6,RAM1_081
	jsr	L400D
	brclr	5,RAM1_069,L006C
	bclr	5,STACK_0d3
	bclr	6,STACK_0d3
	brset	0,RAM1_07f,L006C
	lda	#$02
	sta	RAM1_07f
	rts
	rts
;
L386E:
	tst	RAM1_05c
	beq	L008A
	lda	RAM1_07f
	ldx	#$A7
	brset	4,RAM1_05c,L007F
	lda	RAM1_085
	ldx	#$A8
	bclr	3,RAM1_05c
	bclr	4,RAM1_05c
	brclr	0,RAM1_061,L008A
	brset	0,RAM1_080,L008A
	jsr	L38A0
	rts
;
L388B:
	cpx	#$90
	bcc	L00BB
	cpx	#$63
	bcs	L00BB
	bsr	L00A4
	bsr	L0097
	txa
	sub	#$30
	tax
	lda	EEPROM_0130,x
	bra	L00A4
;
L38A0:
	cpx	#$90
	bcs	L00BB
	sta	RAM1_059
	cmp	OPTR,x
	beq	L00BB
	sei
	bclr	4,Miscell
	bset	1,EEPROM_ECLK_control
	bset	2,EEPROM_ECLK_control
	bsr	L00BC
	bset	1,EEPROM_ECLK_control
	bsr	L00BC
	bset	4,Miscell
	cli
	rts
;
	sta	OPTR,x
	bset	0,EEPROM_ECLK_control
	cli
	jsr	L2631
	sei
	lda	RAM1_059
	bclr	1,EEPROM_ECLK_control
	rts
;
L38CB:
	tax
L38CC:
	lda	OPTR,x
	rts
;
L38D0:
	brclr	6,STACK_0ce,L013D
	lda	STACK_0d0
	and	#$F0
	beq	L013D
	jmp	L397F
;
L38DC:
	lda	STACK_0d0
	bmi	L013D
	and	#$70
	cmp	#$60
	bhi	L00EB
	brclr	1,RAM1_081,L00F1
	bne	L00F1
	clra
	brclr	3,RAM1_08e,L00F1
	add	#$10
	add	#$10
	sta	STACK_0d0
	jsr	L2617
	add	#$A8
	jsr	L38CB
	and	#$07
	add	STACK_0d0
	bra	L012B
;
	lda	STACK_0d0
	jsr	L2617
	tax
	lda	RAM1_078
	cmp	#$17
	beq	L013D
	bhi	L011D
	lda	STACK_0d0
	cmp	X393D,x
	bhi	L0126
	beq	L012B
	inca
	bra	L012B
;
	lda	STACK_0d0
	cmp	X3944,x
	bhi	L012A
	beq	L012B
	lda	X393D,x
	cmp	X004A
	sta	STACK_0d0
	jsr	L2617
	add	#$A8
	tax
	lda	STACK_0d0
	and	#$07
	jsr	L38A0
	jmp	L394C
X393D:
	rts
;
	bclr	2,X0025
;
	db	$35, $41, $51, $65
X3944:
	db	$71
;
	bclr	0,RESERVED
;
	db	$31
;
	nega
	negx
;
	db	$61
;
	neg	,x
L394C:
	lda	#$00
	jsr	L2573
	lda	STACK_0d0
	bpl	L0156
	rts
;
	and	#$70
	lsra
	jsr	L254D
	lda	STACK_0d0
	and	#$07
	cmp	#$01
	beq	L017A
	bcs	L016D
	ora	#$30
	sta	RAM2_025c
	bra	L017A
;
	lda	STACK_0d0
	sub	#$10
	lsra
	lsra
	and	#$18
	add	#$40
	jsr	L254D
	lda	#$C4
	jmp	L24DC
;
L397F:
	clrx
	brset	7,STACK_0d0,L0185
	ldx	#$00
	lda	X399E,x
	sta	RAM1_056
	lda	X399D,x
	beq	L019C
	jsr	L2889
	bne	L0185
	ldx	X399C,x
	jsr	L38DC,x						;INFO: index jump
	bclr	6,RAM1_05d
X399C:
	rts
;
X399D:
	eor	PortA,x
	brclr	3,PortA,L01C1
	beq	L01A4
L39A4:
	lda	#$05
	sta	RAM1_063
	lda	#$80
	jsr	L3A7E
	beq	L01B9
	jsr	L0785
	jsr	L2631
	tst	RAM1_063
	bne	L01A8
	jsr	L2631
	bclr	6,PortB
	clr	RAM1_09e
	rts
;
L39C1:
	bset	1,RAM1_05d
	lda	#$07
	cmp	XA607
	sta	RAM1_09e
	jsr	L3AA2
	bclr	6,PortB
	jsr	L2640
	bset	6,PortB
	lda	#$05
	sta	RAM1_063
	brclr	0,PortA,L01E4
	tst	RAM1_063
	bne	L01D8
	bclr	2,RAM1_09e
	jmp	L0779
;
	jsr	L2631
	jsr	L2631
	bsr	L0248
	clr	RAM1_09f
	jsr	L2504
	rts
	bra	L01DF
;
L39F4:
	lda	RAM1_09e
	and	#$F0
	bne	L020E
	brclr	1,RAM1_05d,L0224
	lda	RAM1_06c
	coma
	ldx	#$07
	sta	RAM2_0250,x
	lda	#$E1
	bsr	L027E
	bne	L0224
	bclr	1,RAM1_05d
	rts
;
	brclr	2,RAM1_09e,L0224
	lda	RAM2_0256
	ldx	#$07
	brclr	7,RAM1_09e,L0225
	brclr	3,RAM1_09e,L023E
	lda	#$D0
	bsr	L027E
	bne	L0224
	bclr	3,RAM1_09e
	rts
;
	brclr	6,RAM1_09e,L0234
	brset	3,RAM1_09e,L023E
	lda	#$C0
	bsr	L027E
	bne	L0224
	bset	3,RAM1_09e
	rts
;
	lda	#$13
	clrx
	brset	5,RAM1_09e,L023E
	lda	#$23
	ldx	#$03
	jsr	L3A7E
	bne	L0224
	ldx	#$9E
	jmp	L266E
;
L3A48:
	brclr	2,RAM1_09e,L01F2
	brset	0,PortA,L02A8
	brset	6,RAM1_09f,L02A8
	lda	#$01
	sta	RAM1_057
	lda	#$25
	jsr	L3AA9
	beq	L02A0
	bclr	1,DDRA
	lda	#$01
	bset	2,PortA
	brset	1,PortA,L0265
	rola
	bclr	2,PortA
	bcc	L0260
	sta	RAM1_056
	sei
	bsr	L02E7
	beq	L02A0
	brset	6,RAM1_056,L02A2
	lda	RAM1_056
	beq	L0299
	sta	RAM1_09f
	bset	6,RAM1_09f
	bra	L0299
;
L3A7E:
	sta	RAM1_056
	and	#$0F
	inca
	sta	RAM1_057
	lda	#$9A
	bsr	L02A9
	beq	L02A0
	lda	RAM1_056
	bsr	L02C8
	beq	L02A0
	lda	RAM2_0250,x
	incx
	tst	RAM1_057
	bpl	L028D
	bset	1,RAM1_09e
	bset	0,RAM1_09e
	clra
	bra	L02A2
;
	dec	RAM1_09e
L3AA2:
	bclr	1,DDRA
	bset	2,PortA
	bset	2,DDRA
	rts
;
L3AA9:
	sta	RAM1_058
	bclr	1,DDRA
	bclr	2,PortA
	lda	ACH
	add	#$14
	cmp	ACH
	bmi	L02C4
	brset	1,PortA,L02B3
	brset	0,PortA,L02B3
	brset	0,PortA,L02C6
	cmp	ACH
	bpl	L02BD
	clra
	rts
;
	lda	RAM1_058
	sec
	rola
	bclr	2,PortA
	bclr	1,PortA
	bcc	L02D4
	bclr	1,DDRA
	bra	L02D6
;
	bset	1,DDRA
	bset	2,PortA
	asla
	bne	L02CA
	bclr	2,PortA
	jsr	L3B09
	bclr	1,DDRA
	tst	RAM1_057
	bne	L02E7
	sei
	lda	#$38
	brclr	0,PortA,L02F1
	deca
	bne	L02E9
	cli
	rts
;
	bset	2,PortA
	cli
	dec	RAM1_057
	bmi	L0309
	jsr	L2640
	clra
	brset	0,PortA,L0309
	lda	#$38
	bclr	2,PortA
	brset	0,PortA,L0309
	deca
	bne	L0303
L3B09:
	rts
;
L3B0A:
	clra
	sta	RAM1_08f
	sta	RAM2_02d1
	bclr	4,RAM1_06b
	bset	6,RAM1_095
	clr	RAM1_090
	bset	1,RAM1_091
	ldx	#$0F
	sta	RAM2_02c0,x
	decx
	bpl	L031A
	lda	#$40
	sta	RAM2_02ca
	sta	RAM2_02cb
	lda	#$10
	sta	RAM2_02c2
	brset	7,RAM1_061,L0387
	brclr	3,RAM1_08e,L0335
	bset	4,STACK_0d5
	bset	5,STACK_0d5
	jsr	L25A6
	bset	5,RAM1_08f
	brset	3,RAM1_05f,L0341
	bset	0,RAM1_090
	ldx	#$2F
	bclr	0,RAM1_05b
	lda	OPTR,x
	cmp	EEPROM_0130,x
	bne	L0352
	cmp	EEPROM_0160,x
	beq	L036F
	bset	0,RAM1_05b
	and	EEPROM_0130,x
	sta	RAM1_057
	lda	OPTR,x
	eor	EEPROM_0130,x
	and	EEPROM_0160,x
	ora	RAM1_057
	sta	RAM1_057
	txa
	add	#$60
	tax
	lda	RAM1_057
	jsr	L388B
	decx
	bpl	L0345
	lda	#$03
	bsr	L03C4
	ldx	#$12
	jsr	L38CC
	ldx	#$0E
	cmp	#$5A
	beq	L0382
	clra
	add	#$FF
	jsr	L3DFF
	rts
;
L3B88:
	brclr	6,RAM1_09f,L03A1
	clrx
	lda	RAM1_09f
	bmi	L039E
	and	#$3F
	cmp	#$21
	beq	L039E
	bcs	L039C
	cmp	#$25
	bcs	L039E
	ldx	#$BC
	stx	RAM2_02d6
	rts
;
L3BA2:
	lda	RAM2_02d6
	beq	L03B3
	deca
	sta	RAM2_02d6
	bne	L03B3
	lda	#$01
	bset	0,RAM1_05b
	bra	L03C4
;
	brclr	4,RAM1_07c,L03A1
	ldx	#$0D
	jsr	L3DD2
	lda	RAM2_02cd
	bpl	L03A1
	lda	#$04
	bra	L03D3
;
	sta	RAM1_050
	ldx	#$0D
	brclr	0,RAM1_05b,L03CB
	jsr	L3DE0
	brclr	0,RAM1_05b,L03A1
	lda	RAM1_050
	ldx	#$CF
	jmp	L38A0
;
L3BD8:
	brclr	7,RAM1_060,L03FD
	brclr	6,RAM1_05d,L03FD
	ldx	#$23
	lda	X40B0,x
	decx
	decx
	cmp	RAM1_078
	bne	L03FA
	lda	X40B0,x
	sta	RAM2_02d3
	lda	X40B1,x
	sta	RAM2_02d4
	lda	#$FF
	sta	RAM2_02d5
	decx
	bne	L03E0
	rts
;
L3BFE:
	brclr	2,RAM1_091,L0439
	sei
	brclr	7,PortB,L0427
	brclr	1,RAM1_090,L0427
	brset	3,PortB,L0427
	lda	#$24
	jsr	L25B7
	cmp	#$1F
	bls	L0416
	lda	#$1F
	sta	RAM2_02c7
	lda	#$23
	jsr	L25B7
	cmp	#$1F
	bls	L0424
	lda	#$1F
	sta	RAM2_02c8
	cli
	brclr	3,PortB,L048A
	brclr	1,RAM1_090,L048A
	bclr	1,RAM1_090
	lda	RAM2_02c7
	beq	L048A
	bset	4,RAM1_06b
	bset	6,RAM1_095
	lda	RAM1_090
	add	#$04
	sta	RAM1_090
	bcs	L0484
	bpl	L048A
	sei
	brclr	7,PortB,L048A
	lda	#$24
	jsr	L25B7
	cli
	brset	5,RAM1_08e,L0456
	cmp	#$64
	bhi	L0456
	lda	#$64
	sub	RAM2_02c7
	bcc	L045C
	clra
	jsr	L3FAE
	brset	1,RAM1_08f,L0484
	brset	0,RAM1_08f,L0484
	sei
	brclr	7,PortB,L048A
	lda	#$23
	jsr	L25B7
	cli
	brclr	5,RAM1_08e,L0475
	brclr	7,RAM1_08e,L047B
	cmp	#$64
	bhi	L047B
	lda	#$64
	sub	RAM2_02c8
	bcc	L0481
	clra
	jsr	L3FAE
	bclr	4,RAM1_06b
	bset	6,RAM1_095
	clr	RAM1_090
	cli
	brset	4,RAM1_0bc,L04C7
	brset	2,RAM1_0bc,L04A6
	brset	3,RAM1_0bf,L04C7
	brclr	5,RAM1_08f,L04C7
	bclr	5,RAM1_08f
	bclr	6,RAM1_08f
	bset	2,RAM1_0bc
	bset	4,RAM1_0bc
	lda	#$60
	sta	RAM2_02d1
	bra	L04C7
;
	lda	RAM2_02d1
	bit	#$08
	bne	L04B3
	inca
	sta	RAM2_02d1
	bra	L04C7
;
	sei
	brset	7,PortB,L04C7
	lda	#$23
	jsr	L25B7
	sta	RAM2_02d2
	lda	RAM2_02d1
	ora	#$80
	sta	RAM2_02d1
	cli
	brclr	7,RAM1_060,L04E0
	bset	0,RAM1_080
	lda	RAM2_02d5
	beq	L04E0
	deca
	sta	RAM2_02d5
	bne	L04E0
	lda	#$20
	sta	RAM2_02d3
	sta	RAM2_02d4
	rts
;
L3CE1:
	lda	RAM2_02d7
	brclr	4,RAM1_06a,L04EB
	add	#$0C
	bcs	L04F2
	beq	L04F2
	sub	#$04
	sta	RAM2_02d7
	brclr	2,RAM1_091,L04E0
	brclr	0,RAM1_090,L04E0
	bclr	0,RAM1_090
	brset	3,RAM1_091,L0501
	jsr	L3FBC
	rts
;
	lda	#$32
	sta	RAM1_090
	rts
;
L3D06:
	clrx
	brset	1,RAM1_05f,L0511
	lda	RAM1_09c
	cmp	#$F4
	bhi	L0514
	clc
	jsr	L3DCF
	brclr	5,RAM1_060,L051E
	bclr	5,RAM1_060
	ldx	#$01
	jsr	L3E02
	lda	#$27
	jsr	L25B7
	coma
	add	#$78
	bcs	L052C
	add	#$14
	bcs	L0531
	ldx	#$01
	jsr	L3DD2
	brclr	2,RAM1_0bc,L0583
	lda	RAM2_02d1
	bpl	L0583
	ldx	#$03
	brset	6,RAM1_08f,L0547
	bclr	4,RAM1_08f
	brclr	0,RAM1_091,L0547
	bset	4,RAM1_08f
	bset	6,RAM1_08f
	jsr	L3DD2
	bclr	3,RAM1_08f
	ldx	#$02
	lda	RAM2_02d2
	coma
	add	#$66
	bcc	L0558
	bset	3,RAM1_08f
	bsr	L05D2
	lda	RAM2_02c3
	bmi	L057F
	lda	RAM2_02c2
	bpl	L0567
	brclr	2,RAM1_08f,L057F
	lsra
	bne	L056C
	bset	2,RAM1_08f
	brclr	6,RAM1_08f,L0583
	lda	RAM2_02d1
	bit	#$70
	beq	L057D
	sub	#$10
	sta	RAM2_02d1
	bra	L0583
;
	bset	5,RAM1_08f
	bclr	2,RAM1_0bc
	bset	4,RAM1_0bc
	ldx	#$04
	brclr	1,PortB,L0594
	brset	5,RAM1_091,L058B
	bsr	L05D2
	lda	RAM2_02c4
	bpl	L0594
	bclr	1,PortB
	ldx	#$05
	brset	3,RAM1_091,L0599
	bsr	L05CF
	ldx	#$09
	brclr	0,PortB,L05AC
	brset	4,RAM1_091,L05A3
	bsr	L05D2
	lda	RAM2_02c9
	bpl	L05AC
	bclr	0,PortB
	brclr	2,RAM1_08e,L05C3
	brset	4,RAM1_06a,L05BB
	brclr	1,RAM1_05f,L05C3
	lda	RAM1_09c
	cmp	#$F4
	bhi	L05C3
	ldx	#$0A
	brclr	4,RAM1_06a,L05C0
	jsr	L3DCF
	brclr	1,RAM1_08e,L05CE
	ldx	#$0B
	brclr	6,RAM1_06a,L05CB
	jsr	L3DCF
	rts
;
L3DCF:
	rora
	coma
	rola
L3DD2:
	lda	RAM2_02c0,x
	bcs	L05F5
	sub	#$02
	bcc	L05F9
	bra	L05E5
;
	rora
	coma
	rola
L3DE0:
	lda	RAM2_02c0,x
	bcs	L0602
	lsra
	bcs	L0617
	lda	#$01
	sta	RAM2_02c0,x
	lda	EEPROM_01c0,x
	beq	L0617
	deca
	bra	L0604
;
	bmi	L0617
	add	#$02
	sta	RAM2_02c0,x
	bmi	L0602
	rts
;
L3DFF:
	clra
	bcs	L0604
L3E02:
	lda	#$33
	sta	RAM1_056
	txa
	add	#$C0
	tax
	lda	RAM1_056
	brset	0,RAM1_08e,L0614
	cpx	#$C2
	bne	L0614
	clra
	jsr	L38A0
	rts
;
L3E18:
	lda	RAM2_02b3
	cmp	#$03
	bne	L0630
	lda	RAM2_02b4
	cmp	#$53
	bne	L0629
	bset	0,RAM1_090
	rts
;
	lda	#$06
	jsr	L2591
	bclr	7,RAM1_05d
	rts
;
L3E31:
	ldx	X3E37,x
	jmp	L3E3F,x						;INFO: index jump
;
X3E37:
	brset	0,PortA,L065A
;
	db	$32
;
	clra
	tst	RAM1_072,x
;
	db	$84
;
L3E3F:
	clra
	brset	7,RAM1_091,L0645
	lda	#$08
	sta	RAM2_02b5
	lda	#$27
	jsr	L25B7
	sta	RAM2_02b8
	clra
	brclr	2,RAM1_05f,L0657
	lda	RAM2_02a4
	sta	RAM2_02bb
	brset	1,RAM1_05f,L06A3
	bra	L06A3
;
	bset	0,RAM1_090
	lda	#$F3
	brset	0,RAM1_08f,L066D
	lda	#$F2
	brset	1,RAM1_08f,L066D
	lda	#$C2
	sta	RAM2_02b8
	rts
;
	bset	5,RAM1_08f
	brclr	0,RAM1_08e,L067B
	lda	#$12
	sta	RAM2_02b5
	lda	#$F2
	brset	4,RAM1_08f,L068A
	lda	#$C2
	brclr	3,RAM1_08f,L068A
	brclr	0,RAM1_08e,L068A
	lda	#$F3
	sta	RAM2_02bb
	rts
;
	lda	RAM2_02c4
	and	#$61
	sta	RAM2_02c4
	clra
	bset	1,PortB
	brclr	5,RAM1_091,L069D
	inca
	sta	RAM2_02b5
	brset	3,RAM1_05f,L06A3
	lda	#$87
	bcs	L06A8
	inca
	sta	RAM2_02be
	rts
;
	brset	6,RAM1_06a,L06BA
	bra	L06BA
;
	bset	5,STACK_0d5
	jsr	L25A6
	lda	RAM2_02d7
	rola
	lda	#$C2
	bcs	L06BF
	inca
	sta	RAM2_02b8
	rts
;
	lda	RAM2_02d3
	sta	RAM2_02b4
	lda	RAM2_02d4
	sta	RAM2_02b5
	rts
;
L3ED0:
	clr	RAM1_05b
	brclr	3,RAM1_08e,L06D7
	inc	RAM1_05b
	lda	RAM2_02b3
	ldx	#$80
	jsr	L388B
	lda	RAM2_02b4
	ldx	#$81
	jsr	L388B
X3EE7:
	lda	RAM2_02b5
	ldx	#$82
	jsr	L388B
	lda	RAM2_02b6
	ldx	#$83
	jsr	L388B
	lda	#$5A
	ldx	#$72
	jsr	L388B
	jsr	L400D
	brclr	3,RAM1_08e,L0732
	tst	RAM1_05b
	bne	L0732
	ldx	#$12
	jsr	L3FD1
	ldx	#$00
	jsr	L3FDF
	lda	#$0D
	jsr	L3FE7
	lda	RAM2_027c
	deca
	bpl	L0714
	ldx	#$30
	jsr	L3FD1
	ldx	#$02
	jsr	L3FDF
	lda	#$1B
	jsr	L3FE7
	lda	RAM2_027c
	deca
	bpl	L0729
	rts
;
	lda	#$81
	sta	STACK_0d0
	lda	#$41
	sta	STACK_0ce
	bset	0,RAM1_080
	bset	7,RAM1_094
	bclr	7,RAM1_060
	bclr	6,RAM1_060
	bset	7,RAM1_05d
	rts
;
L3F46:
	ldx	#$CF
	clra
	cpx	#$BE
	bhi	L0750
	lda	X3EEE,x
	jsr	L38A0
	jsr	L0785
	decx
	cpx	#$A0
	bcc	L0748
	ldx	#$80
	lda	#$03
	jsr	L388B
	ldx	#$81
	lda	#$22
	jsr	L388B
	lda	#$00
	ldx	#$72
	jsr	L388B
	lda	#$46
	jsr	L24DC
	jsr	L1F1C
	jsr	L39F4
	jsr	L0785
	bra	L077B
;
L3F80:
	ldx	#$63
	lda	#$A0
	jsr	L388B
	jsr	L2542
	lda	#$C4
	bra	L0772
;
	brset	0,PortA,L0791
	brset	0,PortA,L0794
	brset	0,PortC,L079F
	brclr	1,PortD,L079D
	brset	0,PortA,L07A0
	brset	0,PortC,L07A0
	brset	0,SCSR,L07B3
	bset	0,SCSR
	bset	0,SCSR
	brset	0,PortA,L07AA
	brset	0,PortA,L07AD
	brset	0,TSR,L073F
	cmp	#$A9
	bhi	L07BC
	cmp	#$0B
	bhi	L07BE
	bset	0,RAM1_08f
	bra	L07C0
;
L3FBC:
	bset	1,RAM1_08f
	bclr	0,RAM1_08f
	ldx	#$05
	brclr	1,RAM1_08f,L07C5
	jsr	L3DE0
	ldx	#$06
	brclr	0,RAM1_08f,L07CD
	jsr	L3DE0
	rts
;
L3FD1:
	lda	#$89
	sta	RAM2_027d
	lda	#$8A
	sta	RAM2_027c
	lda	#$0A
	bra	L07EE
;
L3FDF:
	clra
	sta	RAM2_027c
	lda	#$11
	bra	L07EE
;
L3FE7:
	sta	RAM2_027c
	lda	#$19
	ldx	#$89
	sta	RAM2_027a
	stx	RAM2_027b
	bset	7,STACK_0d6
	clr	STACK_0d9
	jsr	L0785
	jsr	L4955
	brclr	3,RAM1_067,L07F8
	bclr	3,RAM1_067
	jsr	L37B0
	jsr	L490B
	brset	7,STACK_0d6,L07F8
	rts
;
L400D:
	ldx	EEPROM_0120
	lda	EEPROM_0121
	lsrx
	rora
	bsr	L004C
	lda	RAM1_058
	and	#$07
	sta	RAM1_08e
	brclr	0,RAM1_056,L0022
	bset	3,RAM1_08e
	brclr	4,RAM1_058,L0027
	bset	4,RAM1_08e
	lda	RAM1_057
	and	#$07
	beq	L003B
	bset	5,RAM1_08e
	cmp	#$05
	bne	L0035
	bset	6,RAM1_08e
	cmp	#$01
	bne	L003B
	bset	7,RAM1_08e
	brclr	5,RAM1_069,L0044
	bclr	4,RAM1_08e
	bclr	3,RAM1_08e
	bclr	1,RAM1_08e
	bclr	1,RAM1_081
	brclr	4,RAM1_08e,L004B
	bset	1,RAM1_081
	rts
;
L404C:
	stx	RAM1_050
	sta	RAM1_051
	and	#$0F
	cmp	#$09
	bls	L0058
	add	#$06
	sta	RAM1_058
	clr	RAM1_057
	clr	RAM1_056
	clrx
	lda	RAM1_051
	bsr	L006E
	lda	RAM1_050
	bsr	L006B
	lda	RAM1_050
	bra	L006E
;
	jsr	L261E
	jsr	L2617
	sta	RAM1_052
	beq	L00A7
	bset	7,RAM1_059
	lda	X40AB,x
	add	RAM1_058
	bcs	L0082
	bclr	7,RAM1_059
	sub	#$60
	bhcs	L0086
	sub	#$06
	sta	RAM1_058
	rol	RAM1_059
	bset	7,RAM1_059
	lda	X40AA,x
	adc	RAM1_057
	bcs	L0097
	bclr	7,RAM1_059
	sub	#$60
	bhcs	L009B
	sub	#$06
	sta	RAM1_057
	rol	RAM1_059
	bcc	L00A3
	inc	RAM1_056
	dec	RAM1_052
	bne	L0075
	incx
	incx
	rts
;
X40AA:
	ror	RAM1_07c,x
	asl	RAM1_0bc,x
	lda	#$FC
X40B0:
	neg	X0030
	add	,x
	neg	X0031
	ora	,x
	neg	X0032
	stx	,x
	neg	X0033
	and	,x
	neg	X0034
	brset	4,X0030,L00F6
	ldx	X0030,x
	ror	STACK_0ef
	neg	X0037
	sub	,x
	neg	X0038
	cmp	,x
	neg	X0039
	sbc	,x
;
	db	$31
;
	neg	STACK_0fd
;
	db	$31, $31
;
	jmp	,x						;INFO: index jump
;
	lda	#$1F
	sta	RAM1_090
	bclr	4,RAM1_06b
	bset	6,RAM1_095
	rts
;
L40DD:
	brclr	7,RAM1_060,L00F8
	brset	7,RAM1_092,L00F8
L40E3:
	bclr	7,RAM1_060
	bclr	7,RAM1_093
	bset	2,RAM1_05d
	brclr	6,RAM1_060,L00F3
	bclr	6,RAM1_060
	brset	0,RAM1_05f,L00F3
	bclr	0,RAM1_061
	bclr	3,PortB
	bclr	1,PortB
	rts
;
	brset	3,RAM1_060,L0166
	brset	0,RAM1_060,L0159
	brset	4,RAM1_060,L0107
	brclr	7,RAM1_093,L010A
	jmp	L418E
	jmp	L41A1
;
	jsr	L43F6
	beq	L0167
	jsr	L43F6
	beq	L0167
	eor	RAM1_093
	sta	RAM1_093
	brclr	3,RAM1_093,L0123
	brclr	4,RAM1_093,L015F
	brclr	5,RAM1_093,L0159
	bra	L015F
;
	brset	5,RAM1_093,L0126
	clra
	rola
	eor	RAM1_093
	rora
	bcc	L0148
	and	#$03
	tax
	lda	RAM2_02b1
	sub	RAM1_068
	cmp	#$11
	bcs	L0148
	cmp	#$17
	bcs	L014E
	cmp	#$22
	bcs	L0148
	cmp	#$2B
	bhi	L0148
	tstx
	beq	L0155
	lda	#$08
	sta	RAM1_093
	bra	L015F
;
	tstx
	beq	L0148
	cpx	#$04
	bhi	L0148
	inc	RAM1_093
	bra	L015F
;
	bclr	0,RAM1_060
	bclr	4,RAM1_060
	clr	RAM1_093
	lda	RAM1_068
	sta	RAM2_02b1
	clr	RAM1_092
	rts
;
	lda	RAM2_02b1
	sub	RAM1_068
	cmp	#$C8
	bcs	L0173
	bset	3,RAM1_060
	rts
;
	brclr	5,RAM1_093,L0166
	brset	4,RAM1_093,L0166
	cmp	#$3C
	bcs	L0166
	brclr	3,RAM1_093,L0185
	lda	#$38
	sta	RAM1_093
	rts
;
	lda	RAM1_093
	cmp	#$25
	bne	L0166
	bset	4,RAM1_060
	rts
;
L418E:
	brset	7,RAM1_095,L01A0
	brset	4,RAM1_094,L01A0
	brclr	7,RAM1_092,L0148
	brset	4,RAM1_092,L01A0
	brset	3,RAM1_092,L01A9
	brset	6,RAM1_093,L01D9
	rts
;
L41A1:
	bclr	4,RAM1_060
	bclr	2,RAM1_060
	bclr	1,RAM1_060
	bra	L01F5
;
	bclr	3,RAM1_092
	clrx
	lda	X4401,x
	beq	L01D3
	cmp	RAM2_02b0
	bne	L01BE
	lda	X4402,x
	cmp	RAM2_02b2
	beq	L01C3
	incx
	incx
	incx
	bra	L01AC
;
	cmp	#$04
	beq	L01C7
	bclr	6,RAM1_093
	lda	RAM1_093
	and	#$1F
	ldx	X4403,x
	jmp	L41F5,x						;INFO: index jump
;
L41D3:
	ldx	#$47
	jsr	L43C0
	rts
;
	bclr	6,RAM1_093
	lda	RAM1_093
	inca
	and	#$1F
	cmp	#$02
	beq	L01DD
	cmp	#$03
	beq	L01FC
	cmp	#$04
	beq	L01FC
	cmp	#$05
	beq	L0216
	sub	#$14
	bcc	L0245
	rts
;
L41F5:
	lda	#$01
	brclr	5,RAM1_069,L01FC
	lda	#$02
	jsr	L43B6
	bset	4,RAM1_094
	bset	6,RAM1_093
	jsr	L4507
	brset	7,RAM1_092,L023F
	lda	#$90
	sta	RAM1_092
	lda	RAM2_02b0
	ora	#$20
	sta	RAM2_02b0
	rts
;
	jsr	L43B6
	bset	4,RAM1_094
	lda	EEPROM_0120
	sta	RAM2_02b4
	lda	EEPROM_0121
	sta	RAM2_02b5
	lda	EEPROM_0122
	sta	RAM2_02b6
	lda	EEPROM_0123
	sta	RAM2_02b7
	bset	7,RAM1_060
	bset	7,RAM1_05d
	bclr	0,RAM1_081
	lda	#$02
	sta	RAM1_08a
	bset	6,RAM1_082
	rts
;
	lda	#$13
	sta	RAM1_093
	clra
	sta	RAM1_050
	ldx	#$95
	jsr	L43C0
	clr	RAM1_057
	jmp	L433F
;
	ldx	#$CE
	clra
	jsr	L38A0
	decx
	cpx	#$C0
	bcc	L0253
	bra	L0240
;
	cmp	#$06
	bcs	L026B
	cmp	#$08
	bcs	L026D
	bne	L026B
	jmp	L4345
;
	lda	#$05
	inca
	jsr	L43B6
	bset	7,RAM1_05d
	jsr	L3E18
	rts
;
	ldx	RAM2_02b3
	beq	L028F
	cpx	#$07
	bhi	L0290
	stx	RAM1_05b
	ldx	X4426,x
	jsr	L43C0
	bset	4,RAM1_094
	ldx	RAM1_05b
	jsr	L3E31
	rts
;
	cpx	#$19
	bne	L028F
	brclr	2,RAM1_060,L028F
	bset	1,RAM1_060
	rts
;
	jsr	L3ED0
	jmp	L41F5
;
	brclr	2,RAM1_08b,L02A6
	jmp	L41D3
;
	ldx	RAM2_02b3
	lda	RAM2_02b4
	jsr	L404C
	lda	RAM1_057
	cmp	SEC_CODE1
	bne	L02C5
	lda	RAM1_058
	cmp	SEC_CODE2
	bne	L02C5
	jsr	L375F
	bclr	2,RAM1_05d
	bset	2,RAM1_060
	rts
;
	inc	RAM1_08b
	jsr	L3757
	lda	#$FF
	sta	RAM1_08c
	jmp	L40E3
	bra	L0314
;
	brclr	1,RAM1_060,L0313
	lda	RAM2_02b3
	sta	RAM1_050
	lda	RAM2_02b5
	sta	RAM1_051
	lda	#$12
	jsr	L43B6
	lda	#$03
	sta	RAM1_052
	ldx	RAM1_051
	txa
	and	#$FC
	beq	L02FB
	sub	#$30
	beq	L02FB
	sub	#$30
	beq	L02FB
	jsr	L38CC
	inc	RAM1_051
	ldx	RAM1_052
	sta	RAM2_02b0,x
	inc	RAM1_052
	lda	RAM2_02b0
	inca
	sta	RAM2_02b0
	cmp	#$0F
	beq	L0313
	dec	RAM1_050
	bne	L02E9
	rts
;
	lda	RAM2_02b3
	cmp	#$AB
	bne	L0325
	lda	RAM2_02b4
	cmp	#$CD
	bne	L0325
	jmp	L3F46
;
	brclr	1,RAM1_060,L0313
	lda	RAM2_02b3
	cmp	SEC_CODE1
	bne	L0313
	lda	RAM2_02b4
	cmp	SEC_CODE2
	bne	L0313
	jmp	L3F80
;
	inc	RAM1_050
	inc	RAM1_093
L433F:
	ldx	RAM1_050
	cpx	#$0E
	bls	L034A
L4345:
	clr	RAM1_093
	bset	7,RAM1_093
	rts
;
	lda	EEPROM_01c0,x
	beq	L033B
	cpx	#$02
	beq	L0367
	cpx	#$03
	beq	L035F
	cpx	#$05
	beq	L0367
	cpx	#$06
	bne	L036C
	decx
	cmp	EEPROM_01c0,x
	bcs	L033B
	bra	L036C
;
	cmp	EEPROM_01c1,x
	bls	L033B
	cmp	#$33
	bne	L0371
	clra
	sta	RAM1_051
	ldx	RAM1_057
	incx
	incx
	incx
	cpx	#$0C
	bls	L037F
	bset	6,RAM1_093
	rts
;
	stx	RAM1_057
	txa
	add	#$03
	sta	RAM2_02b0
	lda	RAM1_050
	asla
	add	RAM1_050
	sta	RAM1_058
	ldx	RAM1_058
	lda	X44D9,x
	ldx	RAM1_057
	sta	RAM2_02b0,x
	ldx	RAM1_058
	lda	X44DA,x
	ldx	RAM1_057
	sta	RAM2_02b1,x
	ldx	RAM1_058
	lda	X44DB,x
	tst	RAM1_051
	bne	L03AD
	and	#$7F
	ldx	RAM1_057
	sta	RAM2_02b2,x
	bset	4,RAM1_094
	bra	L033B
;
L43B6:
	sta	RAM1_093
	lda	RAM1_093
	and	#$1F
	tax
	ldx	X441D,x
L43C0:
	bset	7,RAM1_093
	clr	RAM1_056
	stx	RAM1_057
	bclr	5,RAM1_05d
	cpx	#$49
	bne	L03CE
	bset	5,RAM1_05d
	lda	X443F,x
	sta	RAM2_02b0
	and	#$0F
	sub	#$03
	sta	RAM1_058
	lda	#$FF
	sta	RAM2_02b1
	ldx	RAM1_057
	lda	X4440,x
	ldx	RAM1_056
	sta	RAM2_02b2,x
	inc	RAM1_056
	inc	RAM1_057
	dec	RAM1_058
	bpl	L03DF
	bset	7,RAM1_095
	bset	4,RAM1_092
	rts
;
L43F6:
	clra
	brclr	1,PortD,L03FC
	lda	#$20
	eor	RAM1_093
	and	#$20
	rts
;
X4401:
	brclr	1,PortA,L0404
	brclr	1,EEPROM_ECLK_control,L0452
	brclr	1,DDRB,L0466
	brset	2,DDRA,L0476
	brset	2,X0029,L0392
	brclr	3,SCSR,L03B8
	brset	4,X002B,L03C1
	brclr	2,ACL,L03F5
	brset	3,PortD,L03FA
	brset	0,X003F,L0420
	brclr	7,ICL2,L044D
	asl	X003B
	clr	X0043
X4426:
	asra
	rola
	asrx
;
	db	$65
;
	neg	,x
;
	db	$7E, $86
;
	stop
;
	db	$95, $93
;
	cli
	nop
	sub	#$A3
	lda	#$A9
;
	db	$AC, $AF
;
	sbc	RAM1_0b5
	eor	RAM1_0bb
	ldx	STACK_0c1
	and	X810F
	lda	,x
	lsr	X0042
	neg	X0030
	com	X0035
;
	db	$31
;
	asl	X0036
	bra	L046D
	bra	L045E
;
	lda	,x
	lsr	X0042
	neg	X0030
	com	X0035
;
	db	$31, $35, $32
;
	bra	L047B
	bra	L046C
;
	lda	,x
	bra	L04B2
;
	db	$61
;
	lsr	RAM1_069,x
	clr	RESERVED,x
	bra	L0487
	bra	L0489
	bra	L0479
;
	lda	,x
	bra	L048E
	bra	L0490
	bra	L0492
	bra	L04A4
;
	neg	X0030
;
	db	$31
;
	brset	4,STACK_0f6,L047A
	brclr	2,STACK_0f5,L0480
	comx
	brclr	2,STACK_0f5,L0484
	rorx
	brclr	2,STACK_0f5,L0489
	add	#$44
	brset	5,SCCR2,L0471
	bset	0,ADDATA
	brset	0,DDRC,L04DD
	sub	X1764
	rti
;
	bcs	L0495
;
	db	$87
;
	brclr	7,STACK_0e7,L04BE
	brset	0,STACK_0f0,L04C1
	brset	0,STACK_0c2,L04B0
	bra	L04C1
;
	bclr	0,RESERVED
	bra	L04B1
;
	sta	X0025,x
	brclr	0,SCDR,L04CF
	brset	0,STACK_0f4,L04D2
	brset	0,STACK_0c2,L04BF
	sta	SCSR,x
	brclr	0,PortA,L04C6
	bra	L04D7
;
	bcs	L04B9
	bit	,x
	bcs	L04BC
;
	db	$88
;
	brclr	4,STACK_0e7,L04E5
	brset	0,STACK_0f6,L04E8
	brset	0,STACK_0c2,L04CF
	sta	X0025,x
	brset	0,STACK_0f7,L04F0
	brset	0,STACK_0c2,L04D4
	sta	SCDR,x
	bra	L04F2
;
	brclr	1,STACK_0fd,L04DB
	jmp	,x						;INFO: index jump
;
	stx	,x
	stx	,x
;
	db	$88
;
X44D9:
	brclr	1,RAM1_051,L0480
	brset	1,RAM1_09c,L0466
	brclr	1,RAM1_058,L0486
	brclr	1,RAM1_058,L0482
	brclr	1,RAM1_052,L0485
	brclr	1,RAM1_054,L0497
	brclr	1,RAM1_054,L0492
	brclr	1,RAM1_055,L049D
	brclr	1,RAM1_055,L0498
	brclr	1,RAM1_058,L0494
	brclr	1,RAM1_056,L04AB
	brclr	1,RAM1_057,L04AE
	brclr	1,RAM1_057,L049D
	stx	,x
	stx	,x
	brset	0,DDRA,L0519
	bls	L0507
L4507:
	lda	EEPROM_01d0
	cmp	#$41
	bne	L0540
	lda	RAM2_02b3
	cmp	#$34
	bne	L0528
	ldx	#$0A
	lda	EEPROM_01d0,x
	brset	5,RAM1_069,L0520
	lda	EEPROM_01e0,x
	sta	RAM2_02b2,x
	decx
	bne	L0517
	bra	L0540
;
	lda	RAM2_02bd
	cmp	#$31
	bne	L0540
	ldx	#$05
	lda	EEPROM_01da,x
	brset	5,RAM1_069,L053A
	lda	EEPROM_01ea,x
	sta	RAM2_02b8,x
	decx
	bne	L0531
	rts
L4541:
	rts
;
L4542:
	lda	#$07
	jsr	L2591
	lda	#$14
	jmp	L24CB
;
L454C:
	brclr	6,STACK_0ce,L0559
	lda	STACK_0d0
	bit	#$F0
	bne	L0559
	jmp	L45EE
L4558:
	rts
	rts
;
	lda	#$01
	bra	L0560
;
	lda	#$07
	brclr	3,STACK_0d0,L0559
	add	STACK_0d0
	and	#$0F
	ora	#$08
	cmp	#$0D
	bcs	L0574
	bne	L0572
	lda	#$08
	cmp	XA60C
	sta	STACK_0d0
	bra	L0578
;
L4578:
	brclr	5,STACK_0ce,L058B
	lda	#$17
	brset	6,RAM1_081,L05DA
	ldx	RAM1_084
	lda	X45DD,x
	sta	STACK_0c8
	lda	#$8B
	bra	L05DA
;
	brclr	6,STACK_0ce,L0559
	ldx	STACK_0d0
	lda	#$05
	brset	6,RAM1_06a,L0597
	lda	#$07
	cpx	#$01
	beq	L05DA
	lda	#$CA
	cpx	#$08
	beq	L05DA
	txa
	ldx	#$07
	cmp	#$09
	beq	L05BA
X45A8:
	cmp	#$0A
	beq	L05C4
	cmp	#$0B
	bne	L05CF
	lda	RAM1_0a3,x
	sta	RAM2_0257,x
	decx
	bpl	L05B0
	bra	L05D8
;
	lda	STACK_0da,x
	sta	RAM2_0257,x
	decx
	bpl	L05BA
	bra	L05D8
;
	lda	X45E6,x
	sta	RAM2_0257,x
	decx
	bpl	L05C4
	bra	L05D8
;
	lda	EEPROM_0190,x
	sta	RAM2_0257,x
	decx
	bpl	L05CF
	lda	#$C4
	jmp	L24DC
;
X45DD:
	brset	0,PortB,L05E3
	brset	2,DDRB,L05E9
	brset	4,ADSTAT,L05F0
X45E6:
	asr	X0042
;
	db	$32
;
	neg	X002E
;
	db	$31
;
	bra	L063B
;
L45EE:
	clrx
	lda	X4606,x
	sta	RAM1_056
	lda	X4605,x
	beq	L0604
	jsr	L2889
	bne	L05EF
	ldx	X4604,x
	jsr	L4558,x						;INFO: index jump
X4604:
	rts
;
X4605:
	lda	,x
X4606:
	brclr	0,STACK_0f8,L060B
	sta	DDRC,x
	brset	0,PortD,L05E0
;
	db	$75
;
	brset	0,STACK_0d2,L0684
	brclr	3,STACK_0cb,L0619
	bclr	3,STACK_0cb
	bset	7,RAM1_05d
	brclr	6,RAM1_05d,L0684
	jmp	L4742
;
L461F:
	brclr	1,STACK_0d2,L0684
	lda	#$06
	eor	STACK_0d4
	sta	STACK_0d4
	ldx	#$A6
	jsr	L38A0
	bclr	0,STACK_0d4
	ldx	#$83
	brset	2,STACK_0d4,L0643
	ldx	#$8D
	bra	L0643
;
	brclr	1,STACK_0d2,L0684
	ldx	#$89
	lda	#$01
	eor	STACK_0d4
	sta	STACK_0d4
	bset	2,RAM1_06a
	bra	L065B
;
	ldx	#$87
	cmp	XAE86
	cmp	XAE85
	cmp	XAE84
	bra	L065B
;
	ldx	#$8B
	cmp	XAE8A
	bsr	L0679
	bclr	0,STACK_0d4
	lda	RAM2_0264
	and	#$ED
	sta	RAM2_0264
	stx	RAM1_07d
	bset	6,RAM1_094
	bset	7,RAM1_05d
	bclr	4,STACK_0d2
	bset	2,STACK_0cb
	rts
;
	brset	4,STACK_0d2,L064D
	brset	4,STACK_0d2,L0650
	bclr	1,STACK_0d2
	rts
;
	lda	#$50
	sta	RAM1_077
	rts
;
	lda	#$90
	sta	RAM1_077
	bset	4,STACK_0d2
	rts
;
	lda	RAM1_078
	and	#$07
	sta	STACK_0c8
	deca
	jsr	L2664
	and	RAM2_0266
	bne	L06A0
	lda	#$88
	jsr	L24E5
	lda	STACK_0c8
	ora	#$20
	jsr	L259A
	lda	STACK_0c8
	ora	#$C0
	tax
	bra	L065B
;
L46A7:
	lda	#$05
	jsr	L2565
	lda	RAM2_0260
	and	#$07
	sta	STACK_0c8
	lda	RAM2_0265
	bit	#$06
	bne	L0700
	bit	#$08
	bne	L06CA
	and	#$F0
	cmp	#$A0
	beq	L06CA
	cmp	#$B0
	bne	L06D3
	bset	3,STACK_0d4
	lda	#$20
	jsr	L259A
	ldx	#$08
	bra	L06FC
;
	lda	RAM2_0267
	bpl	L06E0
	and	#$07
	sta	STACK_0c8
	ldx	#$89
	bra	L06FC
;
	lda	RAM2_0266
	and	#$3F
	beq	L06CA
	brset	0,STACK_0d2,L06FA
	brclr	2,STACK_0d4,L06FA
	lda	RAM2_0264
	and	#$24
	bne	L06FA
	ldx	#$83
	stx	RAM1_07d
	bset	6,RAM1_094
	ldx	#$C8
	txa
	jmp	L24CB
;
	jsr	L253F
	lda	STACK_0c8
	ora	#$30
	sta	RAM2_0259
	lda	RAM2_0265
	lsra
	and	#$03
	ora	#$30
	sta	RAM2_025e
	lda	#$C4
	jmp	L24DC
;
L471A:
	clr	RAM1_056
	bclr	3,STACK_0cb
	brset	2,RAM1_06a,L0733
	bclr	1,STACK_0d4
	bset	0,STACK_0d4
	lda	RAM2_0264
	bit	#$12
	bne	L072E
	bclr	0,STACK_0d4
	brclr	2,STACK_0d4,L0733
	bset	1,STACK_0d4
	clra
	brclr	0,STACK_0d4,L0739
	bset	4,RAM1_056
	brclr	1,STACK_0d4,L073E
	lda	#$10
	jsr	L250E
	rts
;
L4742:
	clrx
	lda	X475C,x
	sta	RAM1_056
	lda	X475B,x
	beq	L075A
	jsr	L2889
	bne	L0743
	ldx	X475A,x
	jsr	L461F,x						;INFO: index jump
	bclr	6,RAM1_05d
X475A:
	rts
;
X475B:
	eor	,x
X475C:
	bmi	L0745
	bhcc	L074F
	bmi	L0752
	bhcc	L0751
	clrx
;
	db	$8D
;
	asl	X004D
	decx
	jsr	L54F3
	clrx
;
	db	$93, $35
;
	comx
	decx
	cpx	X51FD,x
	clrx
	nop
	asl	RAM1_05d
	decx
	jsr	L54FC,x						;INFO: index jump
	clrx
	rsp
;
	db	$35
;
	incx
	decx
	jmp	L51F1,x						;INFO: index jump
;
	clrx
;
	db	$91
;
	asl	RAM1_051
	decx
	cmp	X54F2,x
	clrx
;
	db	$92, $35, $52
;
	decx
	sbc	X51EC,x
	brset	0,ADDATA,L0797
	brclr	5,TCL,L077A
	ror	PortA,x
L479C:
	brclr	2,STACK_0d2,L07B4
	brclr	4,STACK_0cb,L07AB
	bclr	4,STACK_0cb
	bset	7,RAM1_05d
	brclr	1,RAM1_07c,L07AB
	bset	2,STACK_0cb
	brclr	6,RAM1_05d,L07B4
	brset	7,STACK_0d3,L07B4
	jmp	L489A
	rts
;
L47B5:
	lda	#$8B
	cmp	XA68A
	bset	2,STACK_0cb
	brclr	1,RAM1_07c,L07CA
	lda	#$88
	brset	7,STACK_0d3,L002A
	bclr	2,STACK_0d2
	lda	#$80
	bra	L002A
;
	brset	3,RAM1_07f,L07B4
	brset	5,RAM1_07f,L07B4
	sta	RAM1_07b
	bclr	1,RAM1_06a
	bclr	3,RAM1_06a
	brclr	5,STACK_0d3,L002E
	bclr	3,RAM1_07b
	bra	L002E
;
	bset	2,STACK_0cb
	brset	3,RAM1_06a,L0026
	bset	3,RAM1_06a
	lda	#$89
	bra	L002A
;
	bset	4,RAM1_0bc
	lda	#$40
	eor	STACK_0d3
	sta	STACK_0d3
	ldx	#$A5
	jsr	L38A0
	bra	L0030
;
	brclr	3,RAM1_06a,L07FE
	bset	5,STACK_0d3
	bra	L0004
;
	lda	#$20
	eor	STACK_0d3
	sta	STACK_0d3
	ldx	#$A5
	jsr	L38A0
	brclr	1,RAM1_07c,L001C
	lda	#$8B
	brclr	0,RAM1_07c,L0017
	brset	2,RAM1_07c,L07D0
	deca
	bra	L07D0
;
	brclr	2,RAM1_07c,L07D0
	bra	L0014
;
	brclr	3,RAM1_06a,L0030
	bra	L0026
;
	lda	#$8E
	brclr	1,RAM1_07c,L0028
	lda	#$8F
	bclr	3,RAM1_06a
	sta	RAM1_07b
	bclr	1,RAM1_06a
	bset	5,RAM1_094
	bset	7,RAM1_05d
	rts
;
L4833:
	lda	#$04
	jsr	L2573
	lda	#$00
	brclr	3,RAM1_07c,L004E
	brset	1,RAM1_07c,L005D
	brclr	3,STACK_0d3,L004E
	lda	#$01
	bclr	4,STACK_0d3
	brset	0,RAM1_07c,L004E
	lda	#$02
	bset	4,STACK_0d3
	jsr	L24CB
	bclr	1,RAM1_06a
	brclr	3,STACK_0d3,L0099
	lda	STACK_0d3
	ldx	#$A5
	jmp	L38A0
;
	brclr	5,STACK_0d3,L0063
	brset	1,RAM1_06a,L0099
	brclr	0,RAM1_07c,L006F
	lda	#$03
	brset	2,RAM1_07c,L0076
	lda	#$04
	bra	L0076
;
	lda	#$03
	brclr	2,RAM1_07c,L0076
	lda	#$04
	bclr	1,RAM1_06a
	jmp	L24DC
;
L487B:
	bclr	4,STACK_0cb
	clra
	brclr	7,STACK_0d3,L0086
	brclr	2,STACK_0d3,L008B
	bra	L0089
;
	brclr	3,RAM1_06a,L008B
	ora	#$10
	sta	RAM1_056
	lda	STACK_0d3
	and	#$60
	brclr	4,RAM1_056,L0096
	and	#$40
	jsr	L250E
	rts
;
L489A:
	clrx
	lda	X48B4,x
	sta	RAM1_056
	lda	X48B3,x
	beq	L00B2
	jsr	L2889
	bne	L009B
	ldx	X48B2,x
	jsr	L47B5,x						;INFO: index jump
	bclr	6,RAM1_05d
X48B2:
	rts
;
X48B3:
	adc	,x
X48B4:
	inc	PLMB,x
	bhcc	L00BC
	mul
	brset	4,X0042,L00AF
	brset	0,STACK_0ed,L00C2
	jmp	,x						;INFO: index jump
;
	brset	0,STACK_0fd,L00C6
	sbc	,x
	brset	0,STACK_0f1,L00CA
	brclr	2,X0033,L00CA
L48CA:
	jsr	L499F
	bclr	4,PortA
	bset	4,DDRA
	bclr	5,PortA
	bset	5,DDRA
	bclr	3,PortA
	bset	3,DDRA
	jsr	L2631
	bclr	3,DDRA
	rts
;
L48DF:
	bclr	3,DDRA
	brclr	5,RAM1_06a,L00E7
	brclr	3,PortA,L010A
	jsr	L499F
	bclr	5,PortB
	jsr	L2631
	bset	5,PortB
	bset	7,RAM1_094
	bset	0,RAM1_05e
	lda	#$05
	sta	RAM1_063
	jsr	L490B
	tst	RAM1_094
	beq	L010A
	jsr	L0785
	jsr	L2631
	tst	RAM1_063
	bne	L00F9
	rts
;
L490B:
	clrx
	lda	RAM1_094
	bne	L0116
	lda	RAM1_095
	beq	L0152
	ldx	#$08
	incx
	asla
	bcc	L0116
	lda	X49C8,x
	sta	RAM1_050
	aslx
	lda	X49D1,x
	sta	RAM1_059
	lda	X49D2,x
	sta	RAM1_056
	lda	#$07
	sta	RAM1_058
	lda	X4A09
	sta	RAM1_057
	lda	X4A08
	tsta
	beq	L013B
	bset	0,RAM1_059
	jsr	L2679
	lda	RAM1_050
	jsr	L4A14
	brset	0,RAM1_05e,L0152
	brclr	0,RAM1_050,L0161
	ldx	#$94
	tst	,x
	bne	L014F
	incx
	jsr	L266E
	bclr	0,RAM1_05e
	rts
;
L4955:
	brset	5,PortA,L019E
	brset	0,RAM1_05e,L019E
	jsr	L4A78
	brset	0,RAM1_05e,L019E
	ldx	#$0B
	decx
	bmi	L019E
	cmp	X49E7,x
	bne	L0163
	stx	RAM1_050
	jsr	L2695
	stx	RAM1_058
	ldx	RAM1_050
	aslx
	lda	X4A08
	sta	RAM1_059
	lda	X4A09
	sta	RAM1_056
	lda	X49F3,x
	sta	RAM1_057
	lda	X49F2,x
	tsta
	beq	L018C
	bset	0,RAM1_059
	jsr	L2679
	lda	RAM1_050
	beq	L019E
	cmp	#$05
	beq	L019C
	bhi	L019E
	bset	3,STACK_0cb
	cmp	X18CB
	rts
;
L499F:
	clra
	ldx	#$07
	sta	RAM2_0260,x
	decx
	bne	L01A2
	lda	#$80
	sta	RAM2_0260
	clr	RAM1_06a
	lda	RAM1_07c
	and	#$40
	ora	#$A0
	sta	RAM1_07c
	brset	5,RAM1_069,L01C0
	bset	2,RAM1_069
	bset	6,RAM1_07c
	bset	6,RAM1_06a
	clr	RAM1_092
	clr	RAM1_091
	clr	RAM1_094
	clr	RAM1_095
X49C8:
	rts
;
	brset	5,PortC,L01D0
	sbc	#$82
	and	#$08
	brset	6,RAM1_0a6,L01E1
	brset	0,STACK_0ce,L01D6
	tst	,x
	brset	0,RAM1_07b,L01DC
	eor	PortA
	sta	PortC
	rti
;
	brset	0,STACK_0d5,L01E2
	ldx	RAM2_02b0
	brset	0,RAM1_06b,L022E
	sbc	XD4D6,x
	sbc	X0048,x
	lda	X0044,x
	and	STACK_0e8,x
	mul
X49F2:
	brset	0,RAM1_06a,L01F7
;
	db	$61
;
	brset	1,RAM1_060,L01FB
	lsr	PortC,x
	neg	PortA,x
	inc	,x
	brset	1,RAM1_0b8,L0201
;
	db	$91
;
	brset	0,RAM1_0a3,L0207
	sub	PortA
;
	db	$92
;
X4A08:
	brset	1,RAM1_068,L020D
;
	db	$5E
;
	brset	3,TCH,L0213
	bclr	4,PortA
	bset	1,RAM1_05e
	rts
;
L4A14:
	sta	RAM1_057
	jsr	L2695
	stx	RAM1_059
	bset	1,RAM1_05e
	ldx	#$0C
	brclr	4,PortA,L026E
	decx
	bne	L021F
	bclr	2,RAM1_050
	bset	0,RAM1_050
	brclr	5,PortA,L0278
	jsr	L4B09
	lda	#$C8
	sta	RAM1_056
	jsr	L4AF3
	brclr	0,RAM1_05e,L023E
	bclr	0,RAM1_05e
	jsr	L4AFC
	jsr	L4AFC
	brclr	5,PortA,L0278
	clr	RAM1_051
	lda	#$AA
	jsr	L4B2A
	lda	RAM1_057
	jsr	L4B2A
	jsr	L4AB8
	lda	RAM1_051
	jsr	L4B2A
	jsr	L4AFE
	jsr	L4B09
	jsr	L4ACA
	jsr	L4AE3
	jsr	L4AE3
	jsr	L4AE3
	jsr	L4B25
	cmp	X105E
	bclr	1,RAM1_05e
	bclr	5,DDRA
	bclr	4,DDRA
	cli
	rts
;
L4A78:
	jsr	L4AFE
	ldx	#$50
	decx
	bne	L027D
	clr	RAM1_059
	bclr	0,RAM1_050
	bclr	0,RAM1_05e
	bclr	2,RAM1_050
	jsr	L4AE3
	lda	#$56
	jsr	L4B28
	bset	2,RAM1_059
	lda	#$56
	jsr	L4B28
	lda	RAM1_052
	sta	RAM1_058
	jsr	L2695
	stx	RAM1_059
	inc	RAM1_059
	bclr	2,RAM1_050
	bsr	L02B8
	bsr	L02C4
	dec	RAM1_056
	bmi	L02AF
	brclr	5,PortA,L02A8
	brclr	2,RAM1_050,L026E
	bclr	0,RAM1_05e
	lda	RAM1_058
	bra	L0270
;
L4AB8:
	clrx
	lda	RAM2_0268,x
	bsr	L032C
	incx
	dec	RAM1_059
	bpl	L02B9
	rts
;
L4AC4:
	brset	0,RAM1_05e,L0325
	brclr	0,RAM1_050,L02CD
L4ACA:
	jsr	L4AE3
	sei
	bclr	4,DDRA
	clr	RAM1_056
	bset	7,RAM1_056
	brset	4,PortA,L02E3
	dec	RAM1_056
	bpl	L02D4
	bset	0,RAM1_05e
	jmp	L04C4
;
	cli
	bset	0,RAM1_05e
L4AE3:
	rts
;
L4AE4:
	brset	0,RAM1_05e,L0325
	brclr	0,RAM1_050,L02EF
	jsr	L4AE3
	bra	L02FE
;
	clr	RAM1_056
	bset	4,RAM1_056
L4AF3:
	brclr	4,PortA,L02FC
	dec	RAM1_056
	bne	L02F3
	bra	L02DB
;
L4AFC:
	bclr	5,DDRA
L4AFE:
	bclr	4,PortA
	bset	4,DDRA
	bclr	4,PortA
	cli
	rts
;
	brset	0,RAM1_05e,L0325
L4B09:
	bclr	5,PortA
	bset	5,DDRA
	bclr	5,PortA
	rts
;
	brclr	0,RAM1_050,L0325
	tsta
	bpl	L0306
	bclr	5,DDRA
	clr	RAM1_056
	bset	4,RAM1_056
	brset	5,PortA,L0327
	dec	RAM1_056
	bpl	L031C
	bra	L02DB
;
L4B25:
	bclr	5,DDRA
	rts
;
L4B28:
	sta	RAM1_051
L4B2A:
	ldx	#$09
	sta	RAM1_052
	clr	RAM1_05a
	bset	3,RAM1_05a
	bsr	L0310
	bsr	L02C4
	brset	5,PortA,L0339
	rola
	bsr	L02E4
	dec	RAM1_05a
	bne	L0332
	brset	0,RAM1_050,L035C
	sta	RAM1_052
	tst	RAM1_059
	bne	L0352
	ldx	#$51
	cmp	,x
	bne	L0364
	bset	2,RAM1_050
	bra	L0355
;
	sta	RAM2_0268,x
	bsr	L0306
	jsr	L4AC4
	bra	L0367
;
	bclr	5,DDRA
	jsr	L4AC4
	brclr	5,PortA,L0367
	bset	0,RAM1_05e
	cli
	lda	RAM1_052
	add	RAM1_051
	bhcc	L036F
	sub	#$10
	sta	RAM1_051
	jsr	L4AE4
	bra	L0310
;
L4B76:
	brset	2,RAM1_08b,L03B3
	brclr	6,RAM1_05d,L03B3
	jmp	L4C26
;
L4B7F:
	bclr	4,RAM1_0ba
	bset	7,RAM1_05d
	lda	#$70
	sta	RAM1_077
	rts
;
	brset	7,STACK_0ce,L03B4
	brclr	3,RAM1_08b,L0393
	brclr	7,RAM1_08b,L03AC
	bclr	3,RAM1_08b
	bset	4,RAM1_0b3
	clr	STACK_0ce
	bset	7,STACK_0ce
	inc	RAM1_08b
	bclr	2,RAM1_08b
	lda	#$10
	sta	RAM2_029e
	clra
	sta	RAM2_029f
	lda	#$0C
	brclr	7,RAM1_08b,L03FA
	cmp	XA60B
	bset	1,STACK_0cb
	jsr	L24E5
	rts
;
	bclr	7,STACK_0ce
	ldx	RAM2_029e
	cpx	SEC_CODE1
	bne	L03CD
	lda	RAM2_029f
	cmp	SEC_CODE2
	bne	L03CD
	stx	RAM1_08c
	sta	RAM1_08d
	jmp	L375F
;
	brset	7,RAM1_08b,L0393
	jmp	L3757
;
	clrx
	cmp	XAE01
	lda	#$70
	add	RAM2_029e,x
	bcs	L03EF
	add	#$A0
	bra	L03EF
;
	clrx
	cmp	XAE01
	lda	#$F7
	add	RAM2_029e,x
	bhcs	L03EF
	add	#$0A
	sta	RAM2_029e,x
	lda	#$50
	sta	RAM1_077
	bset	2,STACK_0cb
	bclr	1,STACK_0cb
	bset	7,RAM1_05d
	rts
;
L4BFD:
	lda	#$0B
	brset	7,STACK_0ce,L0405
	brclr	3,RAM1_08b,L040B
	lda	#$C6
	jsr	L24CB
	rts
;
	jsr	L24E5
	rts
;
L4C0F:
	brset	3,RAM1_08b,L041E
	brset	7,RAM1_08b,L041E
	lda	#$20
	brset	1,RAM1_08b,L041F
	asla
	brset	0,RAM1_08b,L041F
	clra
	clrx
	jsr	L24F5
	jmp	L2505
;
L4C26:
	clrx
	brset	7,STACK_0ce,L042C
	ldx	#$10
	lda	X4C43,x
	sta	RAM1_056
	lda	X4C42,x
	beq	L0441
	jsr	L2889
	bne	L042C
	ldx	X4C41,x
	jsr	L4B7F,x						;INFO: index jump
X4C41:
	rts
;
X4C42:
	cmp	RAM1_054,x
;
	db	$41
;
	lsrx
	sbc	RAM1_063,x
	mul
	com	STACK_0e3,x
	rorx
	coma
	rorx
	and	RAM1_065,x
	lsra
;
	db	$65
;
	ldx	,x
	brset	0,RAM1_07e,L045F
	brset	0,SCCR1,L03EF
	brset	6,RAM1_0b6,L0479
	sub	RAM1_097
	sta	RAM1_099
	lda	ICH2
	sbc	RAM1_096
	sta	RAM1_098
	bclr	7,RAM1_096
	bset	3,RAM1_05e
	lda	ICH2
	sta	RAM1_096
	lda	ICL2
	sta	RAM1_097
	rts
;
L4C73:
	lda	#$40
	brclr	3,RAM1_05e,L0464
	bclr	3,RAM1_05e
	rts
;
L4C7B:
	tst	RAM1_098
	beq	L04B3
	lsr	RAM1_098
	ror	RAM1_099
	lsr	RAM1_098
	ror	RAM1_099
	ldx	RAM1_09a
	lda	RAM1_09b
	lsrx
	rora
	lsrx
	rora
	lsrx
	rora
	lsrx
	rora
	nega
	add	RAM1_09b
	sta	RAM1_09b
	txa
	bcs	L049C
	inca
	nega
	add	RAM1_09a
	sta	RAM1_09a
	lda	RAM1_09b
	add	RAM1_099
	sta	RAM1_09b
	lda	RAM1_09a
	adc	RAM1_098
	bcc	L04AF
	lda	#$FF
	sta	RAM1_09a
	clr	RAM1_098
	rts
;
L4CB4:
	ldx	#$AA
	jsr	L38CC
	beq	L050C
	cmp	#$05
	bhi	L050C
	tax
	decx
	bclr	6,RAM1_081
	lda	#$12
	mul
	tax
	lda	RAM1_09a
	sta	RAM1_09c
	lda	RAM1_09b
	sta	RAM1_09d
	clr	RAM1_056
	lda	RAM1_09a
	cmp	X4D6C,x
	bhi	L04E7
	bne	L04E1
	lda	RAM1_09b
	cmp	X4D6D,x
	bcc	L04E7
	inc	RAM1_056
	incx
	incx
	bra	L04D1
;
	lda	RAM1_056
	cmp	RAM1_084
	bcc	L04FF
	lda	RAM1_09c
	cmp	X4DC6,x
	bhi	L04FF
	bne	L04FD
	lda	RAM1_09d
	cmp	X4DC7,x
	bcc	L04FF
	inc	RAM1_056
	lda	RAM1_056
	cmp	RAM1_084
	beq	L050C
	sta	RAM1_084
	brclr	5,STACK_0ce,L050C
	bset	7,RAM1_05d
	rts
;
	clra
	sta	RAM1_051
	sta	RAM1_053
	lda	#$04
	sta	RAM1_052
	inc	RAM1_053
	bne	L051F
	inc	RAM1_052
	brset	6,RAM1_052,L0530
	bsr	L054E
	beq	L0516
	lda	RAM1_052
	sta	RAM2_02c0,x
	lda	RAM1_053
	sta	RAM2_02d0,x
	tstx
	bne	L0516
	lda	RAM1_053
	add	#$FF
	sta	RAM1_053
	bcs	L053E
	dec	RAM1_052
	bpl	L053E
	bra	L0516
;
	bsr	L054E
	beq	L0530
	lda	RAM1_052
	sta	RAM2_02e0,x
	lda	RAM1_053
	sta	RAM2_02f0,x
	bra	L0530
;
	lda	#$50
	sta	RAM1_050
	lda	RAM1_084
	sta	RAM1_051
	lda	RAM1_052
	sta	RAM1_098
	lda	RAM1_053
	sta	RAM1_099
	jsr	L4C7B
	dec	RAM1_050
	bne	L0556
	jsr	L4CB4
	tax
	cmp	RAM1_051
	rts
;
X4D6C:
	deca
X4D6D:
	brset	2,X003A,L0508
	neg	RAM1_07e
	bhcs	L05D0
	bcc	L0585
	bclr	7,STACK_0f6
	bset	6,RAM1_0b3
	bset	5,PLMB
	brset	0,PortA,L05DC
	sub	X4650
	asl	X0040
	bil	L0566
	bhcc	L05B6
	bls	L05B2
	bclr	7,X0040
	bset	6,RESERVED
	brset	0,PortA,L0606
	neg	RAM1_052
	adc	X003F
	add	X0034,x
	bclr	2,X002B
	sbc	,x
	bne	L059E
	brn	L061A
	bclr	6,STACK_0ec
	brset	0,PortA,L053F
	nega
	lsr	RAM1_072,x
	deca
	brclr	1,X003A,L0542
	neg	RAM1_07d
	bhcs	L060A
	bcc	L05BF
	bclr	7,STACK_0f6
	brset	0,PortA,L057D
	and	RAM1_075,x
	neg	RAM1_052
	adc	X003F
	add	X0034,x
	bclr	2,X002B
	sbc	,x
	bne	L05C4
	brn	L0640
	brset	0,PortA,L0619
X4DC7:
	adc	X003F
	add	X0034,x
	bclr	2,X002B
	sbc	,x
	bne	L05D2
	brn	L064E
	bclr	6,STACK_0ec
	bclr	5,PLMB
	brset	0,PortA,L0645
	bms	L0629
	bra	L061A
;
	bcc	L0611
	rol	X002A
	nop
	bcs	L05E6
	bra	L059A
;
	bclr	6,X004C
	brset	0,PortA,L0577
	sub	#$5D
	sub	X4650
	asl	X0040
	bil	L05D4
	bhcc	L0624
	bls	L0620
	bclr	7,X0040
	brset	0,PortA,L05C5
	and	RAM1_075,x
	neg	RAM1_052
	adc	X003F
	add	X0034,x
	bclr	2,X002B
	sbc	,x
	bne	L060C
	brn	L0688
	brset	0,PortA,L060A
	bclr	6,RAM1_08c
	sub	#$5D
	sub	X4650
	asl	X0040
	bil	L05FA
	bhcc	L064A
	bls	L0646
	brset	0,PortA,L0621
	brset	0,PortA,L0624
	brset	0,PortA,L0627
	brset	0,PortA,L062A
	brset	0,PortA,L062D
	brset	0,PortA,L0630
	brset	0,PortA,L0633
	brset	0,PortA,L0636
	brset	0,PortA,L0639
	brset	0,PortA,L063C
	brset	0,PortA,L063F
	brset	0,PortA,L0642
	brset	0,PortA,L0645
	brset	0,PortA,L0648
	brset	0,PortA,L064B
	brset	0,PortA,L064E
	brset	0,PortA,L0651
	brset	0,PortA,L0654
	brset	0,PortA,L0657
	brset	0,PortA,L065A
	brset	0,PortA,L065D
	brset	0,PortA,L0660
	brset	0,PortA,L0663
	brset	0,PortA,L0666
	brset	0,PortA,L0669
	brset	0,PortA,L066C
	brset	0,PortA,L066F
	brset	0,PortA,L0672
	brset	0,PortA,L0675
	brset	0,PortA,L0678
	brset	0,PortA,L067B
	brset	0,PortA,L067E
	brset	0,PortA,L0681
	brset	0,PortA,L0684
	brset	0,PortA,L0687
	brset	0,PortA,L068A
	brset	0,PortA,L068D
	brset	0,PortA,L0690
	brset	0,PortA,L0693
	brset	0,PortA,L0696
	brset	0,PortA,L0699
	brset	0,PortA,L069C
	brset	0,PortA,L069F
	brset	0,PortA,L06A2
	brset	0,PortA,L06A5
	brset	0,PortA,L06A8
	brset	0,PortA,L06AB
	brset	0,PortA,L06AE
	brset	0,PortA,L06B1
	brset	0,PortA,L06B4
	brset	0,PortA,L06B7
	brset	0,PortA,L06BA
	brset	0,PortA,L06BD
	brset	0,PortA,L06C0
	brset	0,PortA,L06C3
	brset	0,PortA,L06C6
	brset	0,PortA,L06C9
	brset	0,PortA,L06CC
	brset	0,PortA,L06CF
	brset	0,PortA,L06D2
	brset	0,PortA,L06D5
	brset	0,PortA,L06D8
	brset	0,PortA,L06DB
	brset	0,PortA,L06DE
	brset	0,PortA,L06E1
	brset	0,PortA,L06E4
	brset	0,PortA,L06E7
	brset	0,PortA,L06EA
	brset	0,PortA,L06ED
	brset	0,PortA,L06F0
	brset	0,PortA,L06F3
	brset	0,PortA,L06F6
	brset	0,PortA,L06F9
	brset	0,PortA,L06FC
	brset	0,PortA,L06FF
	brset	0,PortA,L0702
	brset	0,PortA,L0705
	brset	0,PortA,L0708
	brset	0,PortA,L070B
	brset	0,PortA,L070E
	brset	0,PortA,L0711
	brset	0,PortA,L0714
	brset	0,PortA,L0717
	brset	0,PortA,L071A
	brset	0,PortA,L071D
	brset	0,PortA,L0720
	brset	0,PortA,L0723
	brset	0,PortA,L0726
	brset	0,PortA,L0729
	brset	0,PortA,L072C
	brset	0,PortA,L072F
	brset	0,PortA,L0732
	brset	0,PortA,L0735
	brset	0,PortA,L0738
	brset	0,PortA,L073B
	brset	0,PortA,L073E
	brset	0,PortA,L0741
	brset	0,PortA,L0744
	brset	0,PortA,L0747
	brset	0,PortA,L074A
	brset	0,PortA,L074D
	brset	0,PortA,L0750
	brset	0,PortA,L0753
	brset	0,PortA,L0756
	brset	0,PortA,L0759
	brset	0,PortA,L075C
	brset	0,PortA,L075F
	brset	0,PortA,L0762
	brset	0,PortA,L0765
	brset	0,PortA,L0768
	brset	0,PortA,L076B
	brset	0,PortA,L076E
	brset	0,PortA,L0771
	brset	0,PortA,L0774
	brset	0,PortA,L0777
	brset	0,PortA,L077A
	brset	0,PortA,L077D
	brset	0,PortA,L0780
	brset	0,PortA,L0783
	brset	0,PortA,L0786
	brset	0,PortA,L0789
	brset	0,PortA,L078C
	brset	0,PortA,L078F
	brset	0,PortA,L0792
	brset	0,PortA,L0795
	brset	0,PortA,L0798
	brset	0,PortA,L079B
	brset	0,PortA,L079E
	brset	0,PortA,L07A1
	brset	0,PortA,L07A4
	brset	0,PortA,L07A7
	brset	0,PortA,L07AA
	brset	0,PortA,L07AD
	brset	0,PortA,L07B0
	brset	0,PortA,L07B3
	brset	0,PortA,L07B6
	brset	0,PortA,L07B9
	brset	0,PortA,L07BC
	brset	0,PortA,L07BF
	brset	0,PortA,L07C2
	brset	0,PortA,L07C5
	brset	0,PortA,L07C8
	brset	0,PortA,L07CB
	brset	0,PortA,L07CE
	brset	0,PortA,L07D1
	brset	0,PortA,L07D4
	brset	0,PortA,L07D7
	brset	0,PortA,L07DA
	brset	0,PortA,L07DD
	brset	0,PortA,L07E0
	brset	0,PortA,L07E3
	brset	0,PortA,L07E6
	brset	0,PortA,L07E9
	brset	0,PortA,L07EC
	brset	0,PortA,L07EF
	brset	0,PortA,L07F2
	brset	0,PortA,L07F5
	brset	0,PortA,L07F8
	brset	0,PortA,L07FB
	brset	0,PortA,L07FE
	brset	0,PortA,L0001
	brset	0,PortA,L0004
	brset	0,PortA,L0007
	brset	0,PortA,L000A
	brset	0,PortA,L000D
	brset	0,PortA,L0010
	brset	0,PortA,L0013
	brset	0,PortA,L0016
	brset	0,PortA,L0019
	brset	0,PortA,L001C
	brset	0,PortA,L001F
	brset	0,PortA,L0022
	brset	0,PortA,L0025
	brset	0,PortA,L0028
	brset	0,PortA,L002B
	brset	0,PortA,L002E
	brset	0,PortA,L0031
	brset	0,PortA,L0034
	brset	0,PortA,L0037
	brset	0,PortA,L003A
	brset	0,PortA,L003D
	brset	0,PortA,L0040
	brset	0,PortA,L0043
	brset	0,PortA,L0046
	brset	0,PortA,L0049
	brset	0,PortA,L004C
	brset	0,PortA,L004F
	brset	0,PortA,L0052
	brset	0,PortA,L0055
	brset	0,PortA,L0058
	brset	0,PortA,L005B
	brset	0,PortA,L005E
	brset	0,PortA,L0061
	brset	0,PortA,L0064
	brset	0,PortA,L0067
	brset	0,PortA,L006A
	brset	0,PortA,L006D
	brset	0,PortA,L0070
	brset	0,PortA,L0073
	brset	0,PortA,L0076
	brset	0,PortA,L0079
	brset	0,PortA,L007C
	brset	0,PortA,L007F
	brset	0,PortA,L0082
	brset	0,PortA,L0085
	brset	0,PortA,L0088
	brset	0,PortA,L008B
	brset	0,PortA,L008E
	brset	0,PortA,L0091
	brset	0,PortA,L0094
	brset	0,PortA,L0097
	brset	0,PortA,L009A
	brset	0,PortA,L009D
	brset	0,PortA,L00A0
	brset	0,PortA,L00A3
	brset	0,PortA,L00A6
	brset	0,PortA,L00A9
	brset	0,PortA,L00AC
	brset	0,PortA,L00AF
	brset	0,PortA,L00B2
	brset	0,PortA,L00B5
	brset	0,PortA,L00B8
	brset	0,PortA,L00BB
	brset	0,PortA,L00BE
	brset	0,PortA,L00C1
	brset	0,PortA,L00C4
	brset	0,PortA,L00C7
	brset	0,PortA,L00CA
	brset	0,PortA,L00CD
	brset	0,PortA,L00D0
	brset	0,PortA,L00D3
	brset	0,PortA,L00D6
	brset	0,PortA,L00D9
	brset	0,PortA,L00DC
	brset	0,PortA,L00DF
	brset	0,PortA,L00E2
	brset	0,PortA,L00E5
	brset	0,PortA,L00E8
	brset	0,PortA,L00EB
	brset	0,PortA,L00EE
	brset	0,PortA,L00F1
	brset	0,PortA,L00F4
	brset	0,PortA,L00F7
	brset	0,PortA,L00FA
	brset	0,PortA,L00FD
	brset	0,PortA,L0100
	brset	0,PortA,L0103
	brset	0,PortA,L0106
	brset	0,PortA,L0109
	brset	0,PortA,L010C
	brset	0,PortA,L010F
	brset	0,PortA,L0112
	brset	0,PortA,L0115
	brset	0,PortA,L0118
	brset	0,PortA,L011B
	brset	0,PortA,L011E
	brset	0,PortA,L0121
	brset	0,PortA,L0124
	brset	0,PortA,L0127
	brset	0,PortA,L012A
	brset	0,PortA,L012D
	brset	0,PortA,L0130
	brset	0,PortA,L0133
	brset	0,PortA,L0136
	brset	0,PortA,L0139
	brset	0,PortA,L013C
	brset	0,PortA,L013F
	brset	0,PortA,L0142
	brset	0,PortA,L0145
	brset	0,PortA,L0148
	brset	0,PortA,L014B
	brset	0,PortA,L014E
	brset	0,PortA,L0151
	brset	0,PortA,L0154
	brset	0,PortA,L0157
	brset	0,PortA,L015A
	brset	0,PortA,L015D
	brset	0,PortA,L0160
	brset	0,PortA,L0163
	brset	0,PortA,L0166
	brset	0,PortA,L0169
	brset	0,PortA,L016C
	brset	0,PortA,L016F
	brset	0,PortA,L0172
	brset	0,PortA,L0175
	brset	0,PortA,L0178
	brset	0,PortA,L017B
	brset	0,PortA,L017E
	brset	0,PortA,L0181
	brset	0,PortA,L0184
	brset	0,PortA,L0187
	brset	0,PortA,L018A
	brset	0,PortA,L018D
	brset	0,PortA,L0190
	brset	0,PortA,L0193
	brset	0,PortA,L0196
	brset	0,PortA,L0199
	brset	0,PortA,L019C
	brset	0,PortA,L019F
	brset	0,PortA,L01A2
	brset	0,PortA,L01A5
	brset	0,PortA,L01A8
	brset	0,PortA,L01AB
	brset	0,PortA,L01AE
	brset	0,PortA,L01B1
	brset	0,PortA,L01B4
	brset	0,PortA,L01B7
	brset	0,PortA,L01BA
	brset	0,PortA,L01BD
	brset	0,PortA,L01C0
	brset	0,PortA,L01C3
	brset	0,PortA,L01C6
	brset	0,PortA,L01C9
	brset	0,PortA,L01CC
	brset	0,PortA,L01CF
	brset	0,PortA,L01D2
	brset	0,PortA,L01D5
	brset	0,PortA,L01D8
	brset	0,PortA,L01DB
	brset	0,PortA,L01DE
	brset	0,PortA,L01E1
	brset	0,PortA,L01E4
	brset	0,PortA,L01E7
	brset	0,PortA,L01EA
	brset	0,PortA,L01ED
	brset	0,PortA,L01F0
	brset	0,PortA,L01F3
	brset	0,PortA,L01F6
	brset	0,PortA,L01F9
	brset	0,PortA,L01FC
	brset	0,PortA,L01FF
	brset	0,PortA,L0202
	brset	0,PortA,L0205
	brset	0,PortA,L0208
	brset	0,PortA,L020B
	brset	0,PortA,L020E
	brset	0,PortA,L0211
	brset	0,PortA,L0214
	brset	0,PortA,L0217
	brset	0,PortA,L021A
	brset	0,PortA,L021D
	brset	0,PortA,L0220
	brset	0,PortA,L0223
	brset	0,PortA,L0226
	brset	0,PortA,L0229
	brset	0,PortA,L022C
	brset	0,PortA,L022F
	brset	0,PortA,L0232
	brset	0,PortA,L0235
	brset	0,PortA,L0238
	brset	0,PortA,L023B
	brset	0,PortA,L023E
	brset	0,PortA,L0241
	brset	0,PortA,L0244
	brset	0,PortA,L0247
	brset	0,PortA,L024A
	brset	0,PortA,L024D
	brset	0,PortA,L0250
	brset	0,PortA,L0253
	brset	0,PortA,L0256
	brset	0,PortA,L0259
	brset	0,PortA,L025C
	brset	0,PortA,L025F
	brset	0,PortA,L0262
	brset	0,PortA,L0265
	brset	0,PortA,L0268
	brset	0,PortA,L026B
	brset	0,PortA,L026E
	brset	0,PortA,L0271
	brset	0,PortA,L0274
	brset	0,PortA,L0277
	brset	0,PortA,L027A
	brset	0,PortA,L027D
	brset	0,PortA,L0280
	brset	0,PortA,L0283
	brset	0,PortA,L0286
	brset	0,PortA,L0289
	brset	0,PortA,L028C
	brset	0,PortA,L028F
	brset	0,PortA,L0292
	brset	0,PortA,L0295
	brset	0,PortA,L0298
	brset	0,PortA,L029B
	brset	0,PortA,L029E
	brset	0,PortA,L02A1
	brset	0,PortA,L02A4
	brset	0,PortA,L02A7
	brset	0,PortA,L02AA
	brset	0,PortA,L02AD
	brset	0,PortA,L02B0
	brset	0,PortA,L02B3
	brset	0,PortA,L02B6
	brset	0,PortA,L02B9
	brset	0,PortA,L02BC
	brset	0,PortA,L02BF
	brset	0,PortA,L02C2
	brset	0,PortA,L02C5
	brset	0,PortA,L02C8
	brset	0,PortA,L02CB
	brset	0,PortA,L02CE
	brset	0,PortA,L02D1
	brset	0,PortA,L02D4
	brset	0,PortA,L02D7
	brset	0,PortA,L02DA
	brset	0,PortA,L02DD
	brset	0,PortA,L02E0
	brset	0,PortA,L02E3
	brset	0,PortA,L02E6
	brset	0,PortA,L02E9
	brset	0,PortA,L02EC
	brset	0,PortA,L02EF
	brset	0,PortA,L02F2
	brset	0,PortA,L02F5
	brset	0,PortA,L02F8
	brset	0,PortA,L02FB
	brset	0,PortA,L02FE
	brset	0,PortA,L0301
	brset	0,PortA,L0304
	brset	0,PortA,L0307
	brset	0,PortA,L030A
	brset	0,PortA,L030D
	brset	0,PortA,L0310
	brset	0,PortA,L0313
	brset	0,PortA,L0316
	brset	0,PortA,L0319
	brset	0,PortA,L031C
	brset	0,PortA,L031F
	brset	0,PortA,L0322
	brset	0,PortA,L0325
	brset	0,PortA,L0328
	brset	0,PortA,L032B
	brset	0,PortA,L032E
	brset	0,PortA,L0331
	brset	0,PortA,L0334
	brset	0,PortA,L0337
	brset	0,PortA,L033A
	brset	0,PortA,L033D
	brset	0,PortA,L0340
	brset	0,PortA,L0343
	brset	0,PortA,L0346
	brset	0,PortA,L0349
	brset	0,PortA,L034C
	brset	0,PortA,L034F
	brset	0,PortA,L0352
	brset	0,PortA,L0355
	brset	0,PortA,L0358
	brset	0,PortA,L035B
	brset	0,PortA,L035E
	brset	0,PortA,L0361
	brset	0,PortA,L0364
	brset	0,PortA,L0367
	brset	0,PortA,L036A
	brset	0,PortA,L036D
	brset	0,PortA,L0370
	brset	0,PortA,L0373
	brset	0,PortA,L0376
	brset	0,PortA,L0379
	brset	0,PortA,L037C
	brset	0,PortA,L037F
	brset	0,PortA,L0382
	brset	0,PortA,L0385
	brset	0,PortA,L0388
	brset	0,PortA,L038B
	brset	0,PortA,L038E
	brset	0,PortA,L0391
	brset	0,PortA,L0394
	brset	0,PortA,L0397
	brset	0,PortA,L039A
	brset	0,PortA,L039D
	brset	0,PortA,L03A0
	brset	0,PortA,L03A3
	brset	0,PortA,L03A6
	brset	0,PortA,L03A9
	brset	0,PortA,L03AC
	brset	0,PortA,L03AF
	brset	0,PortA,L03B2
	brset	0,PortA,L03B5
	brset	0,PortA,L03B8
	brset	0,PortA,L03BB
	brset	0,PortA,L03BE
	brset	0,PortA,L03C1
	brset	0,PortA,L03C4
	brset	0,PortA,L03C7
	brset	0,PortA,L03CA
	brset	0,PortA,L03CD
	brset	0,PortA,L03D0
	brset	0,PortA,L03D3
	brset	0,PortA,L03D6
	brset	0,PortA,L03D9
	brset	0,PortA,L03DC
	brset	0,PortA,L03DF
	brset	0,PortA,L03E2
	brset	0,PortA,L03E5
	brset	0,PortA,L03E8
	brset	0,PortA,L03EB
	brset	0,PortA,L03EE
	brset	0,PortA,L03F1
	brset	0,PortA,L03F4
	brset	0,PortA,L03F7
	brset	0,PortA,L03FA
	brset	0,PortA,L03FD
	brset	0,PortA,L0400
	brset	0,PortA,L0403
	brset	0,PortA,L0406
	brset	0,PortA,L0409
	brset	0,PortA,L040C
	brset	0,PortA,L040F
	brset	0,PortA,L0412
	brset	0,PortA,L0415
	brset	0,PortA,L0418
	brset	0,PortA,L041B
	brset	0,PortA,L041E
	brset	0,PortA,L0421
	brset	0,PortA,L0424
	brset	0,PortA,L0427
	brset	0,PortA,L042A
	brset	0,PortA,L042D
	brset	0,PortA,L0430
	brset	0,PortA,L0433
	brset	0,PortA,L0436
	brset	0,PortA,L0439
	brset	0,PortA,L043C
	brset	0,PortA,L043F
	brset	0,PortA,L0442
	brset	0,PortA,L0445
	brset	0,PortA,L0448
	brset	0,PortA,L044B
	brset	0,PortA,L044E
	brset	0,PortA,L0451
	brset	0,PortA,L0454
	brset	0,PortA,L0457
	brset	0,PortA,L045A
	brset	0,PortA,L045D
	brset	0,PortA,L0460
	brset	0,PortA,L0463
	brset	0,PortA,L0466
	brset	0,PortA,L0469
	brset	0,PortA,L046C
	brset	0,PortA,L046F
	brset	0,PortA,L0472
	brset	0,PortA,L0475
	brset	0,PortA,L0478
	brset	0,PortA,L047B
	brset	0,PortA,L047E
	brset	0,PortA,L0481
	brset	0,PortA,L0484
	brset	0,PortA,L0487
	brset	0,PortA,L048A
	brset	0,PortA,L048D
	brset	0,PortA,L0490
	brset	0,PortA,L0493
	brset	0,PortA,L0496
	brset	0,PortA,L0499
	brset	0,PortA,L049C
	brset	0,PortA,L049F
	brset	0,PortA,L04A2
	brset	0,PortA,L04A5
	brset	0,PortA,L04A8
	brset	0,PortA,L04AB
	brset	0,PortA,L04AE
	brset	0,PortA,L04B1
	brset	0,PortA,L04B4
	brset	0,PortA,L04B7
	brset	0,PortA,L04BA
	brset	0,PortA,L04BD
	brset	0,PortA,L04C0
	brset	0,PortA,L04C3
	brset	0,PortA,L04C6
	brset	0,PortA,L04C9
	brset	0,PortA,L04CC
	brset	0,PortA,L04CF
	brset	0,PortA,L04D2
	brset	0,PortA,L04D5
	brset	0,PortA,L04D8
	brset	0,PortA,L04DB
	brset	0,PortA,L04DE
	brset	0,PortA,L04E1
	brset	0,PortA,L04E4
	brset	0,PortA,L04E7
	brset	0,PortA,L04EA
	brset	0,PortA,L04ED
	brset	0,PortA,L04F0
	brset	0,PortA,L04F3
L54F3:
	brset	0,PortA,L04F6
	brset	0,PortA,L04F9
	brset	0,PortA,L04FC
L54FC:
	brset	0,PortA,L04FF
	brset	0,PortA,L0502
	brset	0,PortA,L0505
	brset	0,PortA,L0508
	brset	0,PortA,L050B
	brset	0,PortA,L050E
	brset	0,PortA,L0511
	brset	0,PortA,L0514
	brset	0,PortA,L0517
	brset	0,PortA,L051A
	brset	0,PortA,L051D
	brset	0,PortA,L0520
	brset	0,PortA,L0523
	brset	0,PortA,L0526
	brset	0,PortA,L0529
	brset	0,PortA,L052C
	brset	0,PortA,L052F
	brset	0,PortA,L0532
	brset	0,PortA,L0535
	brset	0,PortA,L0538
	brset	0,PortA,L053B
	brset	0,PortA,L053E
	brset	0,PortA,L0541
	brset	0,PortA,L0544
	brset	0,PortA,L0547
	brset	0,PortA,L054A
	brset	0,PortA,L054D
	brset	0,PortA,L0550
	brset	0,PortA,L0553
	brset	0,PortA,L0556
	brset	0,PortA,L0559
	brset	0,PortA,L055C
	brset	0,PortA,L055F
	brset	0,PortA,L0562
	brset	0,PortA,L0565
	brset	0,PortA,L0568
	brset	0,PortA,L056B
	brset	0,PortA,L056E
	brset	0,PortA,L0571
	brset	0,PortA,L0574
	brset	0,PortA,L0577
	brset	0,PortA,L057A
	brset	0,PortA,L057D
	brset	0,PortA,L0580
	brset	0,PortA,L0583
	brset	0,PortA,L0586
	brset	0,PortA,L0589
	brset	0,PortA,L058C
	brset	0,PortA,L058F
	brset	0,PortA,L0592
	brset	0,PortA,L0595
	brset	0,PortA,L0598
	brset	0,PortA,L059B
	brset	0,PortA,L059E
	brset	0,PortA,L05A1
	brset	0,PortA,L05A4
	brset	0,PortA,L05A7
	brset	0,PortA,L05AA
	brset	0,PortA,L05AD
	brset	0,PortA,L05B0
	brset	0,PortA,L05B3
	brset	0,PortA,L05B6
	brset	0,PortA,L05B9
	brset	0,PortA,L05BC
	brset	0,PortA,L05BF
	brset	0,PortA,L05C2
	brset	0,PortA,L05C5
	brset	0,PortA,L05C8
	brset	0,PortA,L05CB
	brset	0,PortA,L05CE
	brset	0,PortA,L05D1
	brset	0,PortA,L05D4
	brset	0,PortA,L05D7
	brset	0,PortA,L05DA
	brset	0,PortA,L05DD
	brset	0,PortA,L05E0
	brset	0,PortA,L05E3
	brset	0,PortA,L05E6
	brset	0,PortA,L05E9
	brset	0,PortA,L05EC
	brset	0,PortA,L05EF
	brset	0,PortA,L05F2
	brset	0,PortA,L05F5
	brset	0,PortA,L05F8
	brset	0,PortA,L05FB
	brset	0,PortA,L05FE
	brset	0,PortA,L0601
	brset	0,PortA,L0604
	brset	0,PortA,L0607
	brset	0,PortA,L060A
	brset	0,PortA,L060D
	brset	0,PortA,L0610
	brset	0,PortA,L0613
	brset	0,PortA,L0616
	brset	0,PortA,L0619
	brset	0,PortA,L061C
	brset	0,PortA,L061F
	brset	0,PortA,L0622
	brset	0,PortA,L0625
	brset	0,PortA,L0628
	brset	0,PortA,L062B
	brset	0,PortA,L062E
	brset	0,PortA,L0631
	brset	0,PortA,L0634
	brset	0,PortA,L0637
	brset	0,PortA,L063A
	brset	0,PortA,L063D
	brset	0,PortA,L0640
	brset	0,PortA,L0643
	brset	0,PortA,L0646
	brset	0,PortA,L0649
	brset	0,PortA,L064C
	brset	0,PortA,L064F
	brset	0,PortA,L0652
	brset	0,PortA,L0655
	brset	0,PortA,L0658
	brset	0,PortA,L065B
	brset	0,PortA,L065E
	brset	0,PortA,L0661
	brset	0,PortA,L0664
	brset	0,PortA,L0667
	brset	0,PortA,L066A
	brset	0,PortA,L066D
	brset	0,PortA,L0670
	brset	0,PortA,L0673
	brset	0,PortA,L0676
	brset	0,PortA,L0679
	brset	0,PortA,L067C
	brset	0,PortA,L067F
	brset	0,PortA,L0682
	brset	0,PortA,L0685
	brset	0,PortA,L0688
	brset	0,PortA,L068B
	brset	0,PortA,L068E
	brset	0,PortA,L0691
	brset	0,PortA,L0694
	brset	0,PortA,L0697
	brset	0,PortA,L069A
	brset	0,PortA,L069D
	brset	0,PortA,L06A0
	brset	0,PortA,L06A3
	brset	0,PortA,L06A6
	brset	0,PortA,L06A9
	brset	0,PortA,L06AC
	brset	0,PortA,L06AF
	brset	0,PortA,L06B2
	brset	0,PortA,L06B5
	brset	0,PortA,L06B8
	brset	0,PortA,L06BB
	brset	0,PortA,L06BE
	brset	0,PortA,L06C1
	brset	0,PortA,L06C4
	brset	0,PortA,L06C7
	brset	0,PortA,L06CA
	brset	0,PortA,L06CD
	brset	0,PortA,L06D0
	brset	0,PortA,L06D3
	brset	0,PortA,L06D6
	brset	0,PortA,L06D9
	brset	0,PortA,L06DC
	brset	0,PortA,L06DF
	brset	0,PortA,L06E2
	brset	0,PortA,L06E5
	brset	0,PortA,L06E8
	brset	0,PortA,L06EB
	brset	0,PortA,L06EE
	brset	0,PortA,L06F1
	brset	0,PortA,L06F4
	brset	0,PortA,L06F7
	brset	0,PortA,L06FA
	brset	0,PortA,L06FD
	brset	0,PortA,L0700
	brset	0,PortA,L0703
	brset	0,PortA,L0706
	brset	0,PortA,L0709
	brset	0,PortA,L070C
	brset	0,PortA,L070F
	brset	0,PortA,L0712
	brset	0,PortA,L0715
	brset	0,PortA,L0718
	brset	0,PortA,L071B
	brset	0,PortA,L071E
	brset	0,PortA,L0721
	brset	0,PortA,L0724
	brset	0,PortA,L0727
	brset	0,PortA,L072A
	brset	0,PortA,L072D
	brset	0,PortA,L0730
	brset	0,PortA,L0733
	brset	0,PortA,L0736
	brset	0,PortA,L0739
	brset	0,PortA,L073C
	brset	0,PortA,L073F
	brset	0,PortA,L0742
	brset	0,PortA,L0745
	brset	0,PortA,L0748
	brset	0,PortA,L074B
	brset	0,PortA,L074E
	brset	0,PortA,L0751
	brset	0,PortA,L0754
	brset	0,PortA,L0757
	brset	0,PortA,L075A
	brset	0,PortA,L075D
	brset	0,PortA,L0760
	brset	0,PortA,L0763
	brset	0,PortA,L0766
	brset	0,PortA,L0769
	brset	0,PortA,L076C
	brset	0,PortA,L076F
	brset	0,PortA,L0772
	brset	0,PortA,L0775
	brset	0,PortA,L0778
	brset	0,PortA,L077B
	brset	0,PortA,L077E
	brset	0,PortA,L0781
	brset	0,PortA,L0784
	brset	0,PortA,L0787
	brset	0,PortA,L078A
	brset	0,PortA,L078D
	brset	0,PortA,L0790
	brset	0,PortA,L0793
	brset	0,PortA,L0796
	brset	0,PortA,L0799
	brset	0,PortA,L079C
	brset	0,PortA,L079F
	brset	0,PortA,L07A2
	brset	0,PortA,L07A5
	brset	0,PortA,L07A8
	brset	0,PortA,L07AB
	brset	0,PortA,L07AE
	brset	0,PortA,L07B1
	brset	0,PortA,L07B4
	brset	0,PortA,L07B7
	brset	0,PortA,L07BA
	brset	0,PortA,L07BD
	brset	0,PortA,L07C0
	brset	0,PortA,L07C3
	brset	0,PortA,L07C6
	brset	0,PortA,L07C9
	brset	0,PortA,L07CC
	brset	0,PortA,L07CF
	brset	0,PortA,L07D2
	brset	0,PortA,L07D5
	brset	0,PortA,L07D8
	brset	0,PortA,L07DB
	brset	0,PortA,L07DE
	brset	0,PortA,L07E1
	brset	0,PortA,L07E4
	brset	0,PortA,L07E7
	brset	0,PortA,L07EA
	brset	0,PortA,L07ED
	brset	0,PortA,L07F0
	brset	0,PortA,L07F3
	brset	0,PortA,L07F6
	brset	0,PortA,L07F9
	brset	0,PortA,L07FC
	brset	0,PortA,L07FF
	brset	0,PortA,L0002
	brset	0,PortA,L0005
	brset	0,PortA,L0008
	brset	0,PortA,L000B
	brset	0,PortA,L000E
	brset	0,PortA,L0011
	brset	0,PortA,L0014
	brset	0,PortA,L0017
	brset	0,PortA,L001A
	brset	0,PortA,L001D
	brset	0,PortA,L0020
	brset	0,PortA,L0023
	brset	0,PortA,L0026
	brset	0,PortA,L0029
	brset	0,PortA,L002C
	brset	0,PortA,L002F
	brset	0,PortA,L0032
	brset	0,PortA,L0035
	brset	0,PortA,L0038
	brset	0,PortA,L003B
	brset	0,PortA,L003E
	brset	0,PortA,L0041
	brset	0,PortA,L0044
	brset	0,PortA,L0047
	brset	0,PortA,L004A
	brset	0,PortA,L004D
	brset	0,PortA,L0050
	brset	0,PortA,L0053
	brset	0,PortA,L0056
	brset	0,PortA,L0059
	brset	0,PortA,L005C
	brset	0,PortA,L005F
	brset	0,PortA,L0062
	brset	0,PortA,L0065
	brset	0,PortA,L0068
	brset	0,PortA,L006B
	brset	0,PortA,L006E
	brset	0,PortA,L0071
	brset	0,PortA,L0074
	brset	0,PortA,L0077
	brset	0,PortA,L007A
	brset	0,PortA,L007D
	brset	0,PortA,L0080
	brset	0,PortA,L0083
	brset	0,PortA,L0086
	brset	0,PortA,L0089
	brset	0,PortA,L008C
	brset	0,PortA,L008F
	brset	0,PortA,L0092
	brset	0,PortA,L0095
	brset	0,PortA,L0098
	brset	0,PortA,L009B
	brset	0,PortA,L009E
	brset	0,PortA,L00A1
	brset	0,PortA,L00A4
	brset	0,PortA,L00A7
	brset	0,PortA,L00AA
	brset	0,PortA,L00AD
	brset	0,PortA,L00B0
	brset	0,PortA,L00B3
	brset	0,PortA,L00B6
	brset	0,PortA,L00B9
	brset	0,PortA,L00BC
	brset	0,PortA,L00BF
	brset	0,PortA,L00C2
	brset	0,PortA,L00C5
	brset	0,PortA,L00C8
	brset	0,PortA,L00CB
	brset	0,PortA,L00CE
	brset	0,PortA,L00D1
	brset	0,PortA,L00D4
	brset	0,PortA,L00D7
	brset	0,PortA,L00DA
	brset	0,PortA,L00DD
	brset	0,PortA,L00E0
	brset	0,PortA,L00E3
	brset	0,PortA,L00E6
	brset	0,PortA,L00E9
	brset	0,PortA,L00EC
	brset	0,PortA,L00EF
	brset	0,PortA,L00F2
	brset	0,PortA,L00F5
	brset	0,PortA,L00F8
	brset	0,PortA,L00FB
	brset	0,PortA,L00FE
	brset	0,PortA,L0101
	brset	0,PortA,L0104
	brset	0,PortA,L0107
	brset	0,PortA,L010A
	brset	0,PortA,L010D
	brset	0,PortA,L0110
	brset	0,PortA,L0113
	brset	0,PortA,L0116
	brset	0,PortA,L0119
	brset	0,PortA,L011C
	brset	0,PortA,L011F
	brset	0,PortA,L0122
	brset	0,PortA,L0125
	brset	0,PortA,L0128
	brset	0,PortA,L012B
	brset	0,PortA,L012E
	brset	0,PortA,L0131
	brset	0,PortA,L0134
	brset	0,PortA,L0137
	brset	0,PortA,L013A
	brset	0,PortA,L013D
	brset	0,PortA,L0140
	brset	0,PortA,L0143
	brset	0,PortA,L0146
	brset	0,PortA,L0149
	brset	0,PortA,L014C
	brset	0,PortA,L014F
	brset	0,PortA,L0152
	brset	0,PortA,L0155
	brset	0,PortA,L0158
	brset	0,PortA,L015B
	brset	0,PortA,L015E
	brset	0,PortA,L0161
	brset	0,PortA,L0164
	brset	0,PortA,L0167
	brset	0,PortA,L016A
	brset	0,PortA,L016D
	brset	0,PortA,L0170
	brset	0,PortA,L0173
	brset	0,PortA,L0176
	brset	0,PortA,L0179
	brset	0,PortA,L017C
	brset	0,PortA,L017F
	brset	0,PortA,L0182
	brset	0,PortA,L0185
	brset	0,PortA,L0188
	brset	0,PortA,L018B
	brset	0,PortA,L018E
	brset	0,PortA,L0191
	brset	0,PortA,L0194
	brset	0,PortA,L0197
	brset	0,PortA,L019A
	brset	0,PortA,L019D
	brset	0,PortA,L01A0
	brset	0,PortA,L01A3
	brset	0,PortA,L01A6
	brset	0,PortA,L01A9
	brset	0,PortA,L01AC
	brset	0,PortA,L01AF
	brset	0,PortA,L01B2
	brset	0,PortA,L01B5
	brset	0,PortA,L01B8
	brset	0,PortA,L01BB
	brset	0,PortA,L01BE
	brset	0,PortA,L01C1
	brset	0,PortA,L01C4
	brset	0,PortA,L01C7
	brset	0,PortA,L01CA
	brset	0,PortA,L01CD
	brset	0,PortA,L01D0
	brset	0,PortA,L01D3
	brset	0,PortA,L01D6
	brset	0,PortA,L01D9
	brset	0,PortA,L01DC
	brset	0,PortA,L01DF
	brset	0,PortA,L01E2
	brset	0,PortA,L01E5
	brset	0,PortA,L01E8
	brset	0,PortA,L01EB
	brset	0,PortA,L01EE
	brset	0,PortA,L01F1
	brset	0,PortA,L01F4
	brset	0,PortA,L01F7
	brset	0,PortA,L01FA
	brset	0,PortA,L01FD
	brset	0,PortA,L0200
	brset	0,PortA,L0203
	brset	0,PortA,L0206
	brset	0,PortA,L0209
	brset	0,PortA,L020C
	brset	0,PortA,L020F
	brset	0,PortA,L0212
	brset	0,PortA,L0215
	brset	0,PortA,L0218
	brset	0,PortA,L021B
	brset	0,PortA,L021E
	brset	0,PortA,L0221
	brset	0,PortA,L0224
	brset	0,PortA,L0227
	brset	0,PortA,L022A
	brset	0,PortA,L022D
	brset	0,PortA,L0230
	brset	0,PortA,L0233
	brset	0,PortA,L0236
	brset	0,PortA,L0239
	brset	0,PortA,L023C
	brset	0,PortA,L023F
	brset	0,PortA,L0242
	brset	0,PortA,L0245
	brset	0,PortA,L0248
	brset	0,PortA,L024B
	brset	0,PortA,L024E
	brset	0,PortA,L0251
	brset	0,PortA,L0254
	brset	0,PortA,L0257
	brset	0,PortA,L025A
	brset	0,PortA,L025D
	brset	0,PortA,L0260
	brset	0,PortA,L0263
	brset	0,PortA,L0266
	brset	0,PortA,L0269
	brset	0,PortA,L026C
	brset	0,PortA,L026F
	brset	0,PortA,L0272
	brset	0,PortA,L0275
	brset	0,PortA,L0278
	brset	0,PortA,L027B
	brset	0,PortA,L027E
	brset	0,PortA,L0281
	brset	0,PortA,L0284
	brset	0,PortA,L0287
	brset	0,PortA,L028A
	brset	0,PortA,L028D
	brset	0,PortA,L0290
	brset	0,PortA,L0293
	brset	0,PortA,L0296
	brset	0,PortA,L0299
	brset	0,PortA,L029C
	brset	0,PortA,L029F
	brset	0,PortA,L02A2
	brset	0,PortA,L02A5
	brset	0,PortA,L02A8
	brset	0,PortA,L02AB
	brset	0,PortA,L02AE
	brset	0,PortA,L02B1
	brset	0,PortA,L02B4
	brset	0,PortA,L02B7
	brset	0,PortA,L02BA
	brset	0,PortA,L02BD
	brset	0,PortA,L02C0
	brset	0,PortA,L02C3
	brset	0,PortA,L02C6
	brset	0,PortA,L02C9
	brset	0,PortA,L02CC
	brset	0,PortA,L02CF
	brset	0,PortA,L02D2
	brset	0,PortA,L02D5
	brset	0,PortA,L02D8
	brset	0,PortA,L02DB
	brset	0,PortA,L02DE
	brset	0,PortA,L02E1
	brset	0,PortA,L02E4
	brset	0,PortA,L02E7
	brset	0,PortA,L02EA
	brset	0,PortA,L02ED
	brset	0,PortA,L02F0
	brset	0,PortA,L02F3
	brset	0,PortA,L02F6
	brset	0,PortA,L02F9
	brset	0,PortA,L02FC
	brset	0,PortA,L02FF
	brset	0,PortA,L0302
	brset	0,PortA,L0305
	brset	0,PortA,L0308
	brset	0,PortA,L030B
	brset	0,PortA,L030E
	brset	0,PortA,L0311
	brset	0,PortA,L0314
	brset	0,PortA,L0317
	brset	0,PortA,L031A
	brset	0,PortA,L031D
	brset	0,PortA,L0320
	brset	0,PortA,L0323
	brset	0,PortA,L0326
	brset	0,PortA,L0329
	brset	0,PortA,L032C
	brset	0,PortA,L032F
	brset	0,PortA,L0332
	brset	0,PortA,L0335
	brset	0,PortA,L0338
	brset	0,PortA,L033B
	brset	0,PortA,L033E
	brset	0,PortA,L0341
	brset	0,PortA,L0344
	brset	0,PortA,L0347
	brset	0,PortA,L034A
	brset	0,PortA,L034D
	brset	0,PortA,L0350
	brset	0,PortA,L0353
	brset	0,PortA,L0356
	brset	0,PortA,L0359
	brset	0,PortA,L035C
	brset	0,PortA,L035F
	brset	0,PortA,L0362
	brset	0,PortA,L0365
	brset	0,PortA,L0368
	brset	0,PortA,L036B
	brset	0,PortA,L036E
	brset	0,PortA,L0371
	brset	0,PortA,L0374
	brset	0,PortA,L0377
	brset	0,PortA,L037A
	brset	0,PortA,L037D
	brset	0,PortA,L0380
	brset	0,PortA,L0383
	brset	0,PortA,L0386
	brset	0,PortA,L0389
	brset	0,PortA,L038C
	brset	0,PortA,L038F
	brset	0,PortA,L0392
	brset	0,PortA,L0395
	brset	0,PortA,L0398
	brset	0,PortA,L039B
	brset	0,PortA,L039E
	brset	0,PortA,L03A1
	brset	0,PortA,L03A4
	brset	0,PortA,L03A7
	brset	0,PortA,L03AA
	brset	0,PortA,L03AD
	brset	0,PortA,L03B0
	brset	0,PortA,L03B3
	brset	0,PortA,L03B6
	brset	0,PortA,L03B9
	brset	0,PortA,L03BC
	brset	0,PortA,L03BF
	brset	0,PortA,L03C2
	brset	0,PortA,L03C5
	brset	0,PortA,L03C8
	brset	0,PortA,L03CB
	brset	0,PortA,L03CE
	brset	0,PortA,L03D1
	brset	0,PortA,L03D4
	brset	0,PortA,L03D7
	brset	0,PortA,L03DA
	brset	0,PortA,L03DD
	brset	0,PortA,L03E0
	brset	0,PortA,L03E3
	brset	0,PortA,L03E6
	brset	0,PortA,L03E9
	brset	0,PortA,L03EC
	brset	0,PortA,L03EF
	brset	0,PortA,L03F2
	brset	0,PortA,L03F5
	brset	0,PortA,L03F8
	brset	0,PortA,L03FB
	brset	0,PortA,L03FE
	brset	0,PortA,L0401
	brset	0,PortA,L0404
	brset	0,PortA,L0407
	brset	0,PortA,L040A
	brset	0,PortA,L040D
	brset	0,PortA,L0410
	brset	0,PortA,L0413
	brset	0,PortA,L0416
	brset	0,PortA,L0419
	brset	0,PortA,L041C
	brset	0,PortA,L041F
	brset	0,PortA,L0422
	brset	0,PortA,L0425
	brset	0,PortA,L0428
	brset	0,PortA,L042B
	brset	0,PortA,L042E
	brset	0,PortA,L0431
	brset	0,PortA,L0434
	brset	0,PortA,L0437
	brset	0,PortA,L043A
	brset	0,PortA,L043D
	brset	0,PortA,L0440
	brset	0,PortA,L0443
	brset	0,PortA,L0446
	brset	0,PortA,L0449
	brset	0,PortA,L044C
	brset	0,PortA,L044F
	brset	0,PortA,L0452
	brset	0,PortA,L0455
	brset	0,PortA,L0458
	brset	0,PortA,L045B
	brset	0,PortA,L045E
	brset	0,PortA,L0461
	brset	0,PortA,L0464
	brset	0,PortA,L0467
	brset	0,PortA,L046A
	brset	0,PortA,L046D
	brset	0,PortA,L0470
	brset	0,PortA,L0473
	brset	0,PortA,L0476
	brset	0,PortA,L0479
	brset	0,PortA,L047C
	brset	0,PortA,L047F
	brset	0,PortA,L0482
	brset	0,PortA,L0485
	brset	0,PortA,L0488
	brset	0,PortA,L048B
	brset	0,PortA,L048E
	brset	0,PortA,L0491
	brset	0,PortA,L0494
	brset	0,PortA,L0497
	brset	0,PortA,L049A
	brset	0,PortA,L049D
	brset	0,PortA,L04A0
	brset	0,PortA,L04A3
	brset	0,PortA,L04A6
	brset	0,PortA,L04A9
	brset	0,PortA,L04AC
	brset	0,PortA,L04AF
	brset	0,PortA,L04B2
	brset	0,PortA,L04B5
	brset	0,PortA,L04B8
	brset	0,PortA,L04BB
	brset	0,PortA,L04BE
	brset	0,PortA,L04C1
	brset	0,PortA,L04C4
	brset	0,PortA,L04C7
	brset	0,PortA,L04CA
	brset	0,PortA,L04CD
	brset	0,PortA,L04D0
	brset	0,PortA,L04D3
	brset	0,PortA,L04D6
	brset	0,PortA,L04D9
	brset	0,PortA,L04DC
	brset	0,PortA,L04DF
	brset	0,PortA,L04E2
	brset	0,PortA,L04E5
	brset	0,PortA,L04E8
	brset	0,PortA,L04EB
	brset	0,PortA,L04EE
	brset	0,PortA,L04F1
	brset	0,PortA,L04F4
	brset	0,PortA,L04F7
	brset	0,PortA,L04FA
	brset	0,PortA,L04FD
	brset	0,PortA,L0500
	brset	0,PortA,L0503
	brset	0,PortA,L0506
	brset	0,PortA,L0509
	brset	0,PortA,L050C
	brset	0,PortA,L050F
	brset	0,PortA,L0512
	brset	0,PortA,L0515
	brset	0,PortA,L0518
	brset	0,PortA,L051B
	brset	0,PortA,L051E
	brset	0,PortA,L0521
	brset	0,PortA,L0524
	brset	0,PortA,L0527
	brset	0,PortA,L052A
	brset	0,PortA,L052D
	brset	0,PortA,L0530
	brset	0,PortA,L0533
	brset	0,PortA,L0536
	brset	0,PortA,L0539
	brset	0,PortA,L053C
	brset	0,PortA,L053F
	brset	0,PortA,L0542
	brset	0,PortA,L0545
	brset	0,PortA,L0548
	brset	0,PortA,L054B
	brset	0,PortA,L054E
	brset	0,PortA,L0551
	brset	0,PortA,L0554
	brset	0,PortA,L0557
	brset	0,PortA,L055A
	brset	0,PortA,L055D
	brset	0,PortA,L0560
	brset	0,PortA,L0563
	brset	0,PortA,L0566
	brset	0,PortA,L0569
	brset	0,PortA,L056C
	brset	0,PortA,L056F
	brset	0,PortA,L0572
	brset	0,PortA,L0575
	brset	0,PortA,L0578
	brset	0,PortA,L057B
	brset	0,PortA,L057E
	brset	0,PortA,L0581
	brset	0,PortA,L0584
	brset	0,PortA,L0587
	brset	0,PortA,L058A
	brset	0,PortA,L058D
	brset	0,PortA,L0590
	brset	0,PortA,L0593
	brset	0,PortA,L0596
	brset	0,PortA,L0599
	brset	0,PortA,L059C
	brset	0,PortA,L059F
	brset	0,PortA,L05A2
	brset	0,PortA,L05A5
	brset	0,PortA,L05A8
	brset	0,PortA,L05AB
	brset	0,PortA,L05AE
	brset	0,PortA,L05B1
	brset	0,PortA,L05B4
	brset	0,PortA,L05B7
	brset	0,PortA,L05BA
	brset	0,PortA,L05BD
	brset	0,PortA,L05C0
	brset	0,PortA,L05C3
	brset	0,PortA,L05C6
	brset	0,PortA,L05C9
	brset	0,PortA,L05CC
	brset	0,PortA,L05CF
	brset	0,PortA,L05D2
	brset	0,PortA,L05D5
	brset	0,PortA,L05D8
	brset	0,PortA,L05DB
	brset	0,PortA,L05DE
	brset	0,PortA,L05E1
	brset	0,PortA,L05E4
	brset	0,PortA,L05E7
	brset	0,PortA,L05EA
	brset	0,PortA,L05ED
	brset	0,PortA,L05F0
	brset	0,PortA,L05F3
	brset	0,PortA,L05F6
	brset	0,PortA,L05F9
	brset	0,PortA,L05FC
	brset	0,PortA,L05FF
	brset	0,PortA,L0602
	brset	0,PortA,L0605
	brset	0,PortA,L0608
	brset	0,PortA,L060B
	brset	0,PortA,L060E
	brset	0,PortA,L0611
	brset	0,PortA,L0614
	brset	0,PortA,L0617
	brset	0,PortA,L061A
	brset	0,PortA,L061D
	brset	0,PortA,L0620
	brset	0,PortA,L0623
	brset	0,PortA,L0626
	brset	0,PortA,L0629
	brset	0,PortA,L062C
	brset	0,PortA,L062F
	brset	0,PortA,L0632
	brset	0,PortA,L0635
	brset	0,PortA,L0638
	brset	0,PortA,L063B
	brset	0,PortA,L063E
	brset	0,PortA,L0641
	brset	0,PortA,L0644
	brset	0,PortA,L0647
	brset	0,PortA,L064A
	brset	0,PortA,L064D
	brset	0,PortA,L0650
	brset	0,PortA,L0653
	brset	0,PortA,L0656
	brset	0,PortA,L0659
	brset	0,PortA,L065C
	brset	0,PortA,L065F
	brset	0,PortA,L0662
	brset	0,PortA,L0665
	brset	0,PortA,L0668
	brset	0,PortA,L066B
	brset	0,PortA,L066E
	brset	0,PortA,L0671
	brset	0,PortA,L0674
	brset	0,PortA,L0677
	brset	0,PortA,L067A
	brset	0,PortA,L067D
	brset	0,PortA,L0680
	brset	0,PortA,L0683
	brset	0,PortA,L0686
	brset	0,PortA,L0689
	brset	0,PortA,L068C
	brset	0,PortA,L068F
	brset	0,PortA,L0692
	brset	0,PortA,L0695
	brset	0,PortA,L0698
	brset	0,PortA,L069B
	brset	0,PortA,L069E
	brset	0,PortA,L06A1
	brset	0,PortA,L06A4
	brset	0,PortA,L06A7
	brset	0,PortA,L06AA
	brset	0,PortA,L06AD
	brset	0,PortA,L06B0
	brset	0,PortA,L06B3
	brset	0,PortA,L06B6
	brset	0,PortA,L06B9
	brset	0,PortA,L06BC
	brset	0,PortA,L06BF
	brset	0,PortA,L06C2
	brset	0,PortA,L06C5
	brset	0,PortA,L06C8
	brset	0,PortA,L06CB
	brset	0,PortA,L06CE
	brset	0,PortA,L06D1
	brset	0,PortA,L06D4
	brset	0,PortA,L06D7
	brset	0,PortA,L06DA
	brset	0,PortA,L06DD
	brset	0,PortA,L06E0
	brset	0,PortA,L06E3
	brset	0,PortA,L06E6
	brset	0,PortA,L06E9
	brset	0,PortA,L06EC
	brset	0,PortA,L06EF
	brset	0,PortA,L06F2
	brset	0,PortA,L06F5
	brset	0,PortA,L06F8
	brset	0,PortA,L06FB
	brset	0,PortA,L06FE
	brset	0,PortA,L0701
	brset	0,PortA,L0704
	brset	0,PortA,L0707
	brset	0,PortA,L070A
	brset	0,PortA,L070D
	brset	0,PortA,L0710
	brset	0,PortA,L0713
	brset	0,PortA,L0716
	brset	0,PortA,L0719
	brset	0,PortA,L071C
	brset	0,PortA,L071F
	brset	0,PortA,L0722
	brset	0,PortA,L0725
	brset	0,PortA,L0728
	brset	0,PortA,L072B
	brset	0,PortA,L072E
	brset	0,PortA,L0731
	brset	0,PortA,L0734
	brset	0,PortA,L0737
	brset	0,PortA,L073A
	brset	0,PortA,L073D
	brset	0,PortA,L0740
	brset	0,PortA,L0743
	brset	0,PortA,L0746
	brset	0,PortA,L0749
	brset	0,PortA,L074C
	brset	0,PortA,L074F
	brset	0,PortA,L0752
	brset	0,PortA,L0755
	brset	0,PortA,L0758
	brset	0,PortA,L075B
	brset	0,PortA,L075E
	brset	0,PortA,L0761
	brset	0,PortA,L0764
	brset	0,PortA,L0767
	brset	0,PortA,L076A
	brset	0,PortA,L076D
	brset	0,PortA,L0770
	brset	0,PortA,L0773
	brset	0,PortA,L0776
	brset	0,PortA,L0779
	brset	0,PortA,L077C
	brset	0,PortA,L077F
	brset	0,PortA,L0782
	brset	0,PortA,L0785
	brset	0,PortA,L0788
	brset	0,PortA,L078B
	brset	0,PortA,L078E
	brset	0,PortA,L0791
	brset	0,PortA,L0794
	brset	0,PortA,L0797
	brset	0,PortA,L079A
	brset	0,PortA,L079D
	brset	0,PortA,L07A0
	brset	0,PortA,L07A3
	brset	0,PortA,L07A6
	brset	0,PortA,L07A9
	brset	0,PortA,L07AC
	brset	0,PortA,L07AF
	brset	0,PortA,L07B2
	brset	0,PortA,L07B5
	brset	0,PortA,L07B8
	brset	0,PortA,L07BB
	brset	0,PortA,L07BE
	brset	0,PortA,L07C1
	brset	0,PortA,L07C4
	brset	0,PortA,L07C7
	brset	0,PortA,L07CA
	brset	0,PortA,L07CD
	brset	0,PortA,L07D0
	brset	0,PortA,L07D3
	brset	0,PortA,L07D6
	brset	0,PortA,L07D9
	brset	0,PortA,L07DC
	brset	0,PortA,L07DF
	brset	0,PortA,L07E2
	brset	0,PortA,L07E5
	brset	0,PortA,L07E8
	brset	0,PortA,L07EB
	brset	0,PortA,L07EE
	brset	0,PortA,L07F1
	brset	0,PortA,L07F4
	brset	0,PortA,L07F7
	brset	0,PortA,L07FA
	brset	0,PortA,L07FD
	brset	0,PortA,L0000
	brset	0,PortA,L0003
	brset	0,PortA,L0006
	brset	0,PortA,L0009
	brset	0,PortA,L000C
	brset	0,PortA,L000F
	brset	0,PortA,L0012
	brset	0,PortA,L0015
	brset	0,PortA,L0018
	brset	0,PortA,L001B
	brset	0,PortA,L001E
	brset	0,PortA,L0021
	brset	0,PortA,L0024
	brset	0,PortA,L0027
	brset	0,PortA,L002A
	brset	0,PortA,L002D
	brset	0,PortA,L0030
	brset	0,PortA,L0033
	brset	0,PortA,L0036
	brset	0,PortA,L0039
	brset	0,PortA,L003C
	brset	0,PortA,L003F
	brset	0,PortA,L0042
	brset	0,PortA,L0045
	brset	0,PortA,L0048
	brset	0,PortA,L004B
	brset	0,PortA,L004E
	brset	0,PortA,L0051
	brset	0,PortA,L0054
	brset	0,PortA,L0057
	brset	0,PortA,L005A
	brset	0,PortA,L005D
	brset	0,PortA,L0060
	brset	0,PortA,L0063
	brset	0,PortA,L0066
	brset	0,PortA,L0069
	brset	0,PortA,L006C
	brset	0,PortA,L006F
	brset	0,PortA,L0072
	brset	0,PortA,L0075
	brset	0,PortA,L0078
	brset	0,PortA,L007B
	brset	0,PortA,L007E
	brset	0,PortA,L0081
	brset	0,PortA,L0084
	brset	0,PortA,L0087
	brset	0,PortA,L008A
	brset	0,PortA,L008D
	brset	0,PortA,L0090
	brset	0,PortA,L0093
	brset	0,PortA,L0096
	brset	0,PortA,L0099
	brset	0,PortA,L009C
	brset	0,PortA,L009F
	brset	0,PortA,L00A2
	brset	0,PortA,L00A5
	brset	0,PortA,L00A8
	brset	0,PortA,L00AB
	brset	0,PortA,L00AE
	brset	0,PortA,L00B1
	brset	0,PortA,L00B4
	brset	0,PortA,L00B7
	brset	0,PortA,L00BA
	brset	0,PortA,L00BD
	brset	0,PortA,L00C0
	brset	0,PortA,L00C3
	brset	0,PortA,L00C6
	brset	0,PortA,L00C9
	brset	0,PortA,L00CC
	brset	0,PortA,L00CF
	brset	0,PortA,L00D2
	brset	0,PortA,L00D5
	brset	0,PortA,L00D8
	brset	0,PortA,L00DB
	brset	0,PortA,L00DE
	brset	0,PortA,L00E1
	brset	0,PortA,L00E4
	brset	0,PortA,L00E7
	brset	0,PortA,L00EA
	brset	0,PortA,L00ED
	brset	0,PortA,L00F0
	brset	0,PortA,L00F3
	brset	0,PortA,L00F6
	brset	0,PortA,L00F9
	brset	0,PortA,L00FC
	brset	0,PortA,L00FF
	brset	0,PortA,L0102
	brset	0,PortA,L0105
	brset	0,PortA,L0108
	brset	0,PortA,L010B
	brset	0,PortA,L010E
	brset	0,PortA,L0111
	brset	0,PortA,L0114
	brset	0,PortA,L0117
	brset	0,PortA,L011A
	brset	0,PortA,L011D
	brset	0,PortA,L0120
	brset	0,PortA,L0123
	brset	0,PortA,L0126
	brset	0,PortA,L0129
	brset	0,PortA,L012C
	brset	0,PortA,L012F
	brset	0,PortA,L0132
	brset	0,PortA,L0135
	brset	0,PortA,L0138
	brset	0,PortA,L013B
	brset	0,PortA,L013E
	brset	0,PortA,L0141
	brset	0,PortA,L0144
	brset	0,PortA,L0147
	brset	0,PortA,L014A
	brset	0,PortA,L014D
	brset	0,PortA,L0150
	brset	0,PortA,L0153
	brset	0,PortA,L0156
	brset	0,PortA,L0159
	brset	0,PortA,L015C
	brset	0,PortA,L015F
	brset	0,PortA,L0162
	brset	0,PortA,L0165
	brset	0,PortA,L0168
	brset	0,PortA,L016B
	brset	0,PortA,L016E
	brset	0,PortA,L0171
	brset	0,PortA,L0174
	brset	0,PortA,L0177
	brset	0,PortA,L017A
	brset	0,PortA,L017D
	brset	0,PortA,L0180
	brset	0,PortA,L0183
	brset	0,PortA,L0186
	brset	0,PortA,L0189
	brset	0,PortA,L018C
	brset	0,PortA,L018F
	brset	0,PortA,L0192
	brset	0,PortA,L0195
	brset	0,PortA,L0198
	brset	0,PortA,L019B
	brset	0,PortA,L019E
	brset	0,PortA,L01A1
	brset	0,PortA,L01A4
	brset	0,PortA,L01A7
	brset	0,PortA,L01AA
	brset	0,PortA,L01AD
	brset	0,PortA,L01B0
	brset	0,PortA,L01B3
	brset	0,PortA,L01B6
	brset	0,PortA,L01B9
	brset	0,PortA,L01BC
	brset	0,PortA,L01BF
	brset	0,PortA,L01C2
	brset	0,PortA,L01C5
	brset	0,PortA,L01C8
	brset	0,PortA,L01CB
	brset	0,PortA,L01CE
	brset	0,PortA,L01D1
	brset	0,PortA,L01D4
	brset	0,PortA,L01D7
	brset	0,PortA,L01DA
	brset	0,PortA,L01DD
	brset	0,PortA,L01E0
	brset	0,PortA,L01E3
	brset	0,PortA,L01E6
	brset	0,PortA,L01E9
	brset	0,PortA,L01EC
	brset	0,PortA,L01EF
	brset	0,PortA,L01F2
	brset	0,PortA,L01F5
	brset	0,PortA,L01F8
	brset	0,PortA,L01FB
	brset	0,PortA,L01FE
	brset	0,PortA,L0201
	brset	0,PortA,L0204
	brset	0,PortA,L0207
	brset	0,PortA,L020A
	brset	0,PortA,L020D
	brset	0,PortA,L0210
	brset	0,PortA,L0213
	brset	0,PortA,L0216
	brset	0,PortA,L0219
	brset	0,PortA,L021C
	brset	0,PortA,L021F
	brset	0,PortA,L0222
	brset	0,PortA,L0225
	brset	0,PortA,L0228
	brset	0,PortA,L022B
	brset	0,PortA,L022E
	brset	0,PortA,L0231
	brset	0,PortA,L0234
	brset	0,PortA,L0237
	brset	0,PortA,L023A
	brset	0,PortA,L023D
	brset	0,PortA,L0240
	brset	0,PortA,L0243
	brset	0,PortA,L0246
	brset	0,PortA,L0249
	brset	0,PortA,L024C
	brset	0,PortA,L024F
	brset	0,PortA,L0252
	brset	0,PortA,L0255
	brset	0,PortA,L0258
	brset	0,PortA,L025B
	brset	0,PortA,L025E
	brset	0,PortA,L0261
	brset	0,PortA,L0264
	brset	0,PortA,L0267
	brset	0,PortA,L026A
	brset	0,PortA,L026D
	brset	0,PortA,L0270
	brset	0,PortA,L0273
	brset	0,PortA,L0276
	brset	0,PortA,L0279
	brset	0,PortA,L027C
	brset	0,PortA,L027F
	brset	0,PortA,L0282
	brset	0,PortA,L0285
	brset	0,PortA,L0288
	brset	0,PortA,L028B
	brset	0,PortA,L028E
	brset	0,PortA,L0291
	brset	0,PortA,L0294
	brset	0,PortA,L0297
	brset	0,PortA,L029A
	brset	0,PortA,L029D
	brset	0,PortA,L02A0
	brset	0,PortA,L02A3
	brset	0,PortA,L02A6
	brset	0,PortA,L02A9
	brset	0,PortA,L02AC
	brset	0,PortA,L02AF
	brset	0,PortA,L02B2
	brset	0,PortA,L02B5
	brset	0,PortA,L02B8
	brset	0,PortA,L02BB
	brset	0,PortA,L02BE
	brset	0,PortA,L02C1
	brset	0,PortA,L02C4
	brset	0,PortA,L02C7
	brset	0,PortA,L02CA
	brset	0,PortA,L02CD
	brset	0,PortA,L02D0
	brset	0,PortA,L02D3
	brset	0,PortA,L02D6
	brset	0,PortA,L02D9
	brset	0,PortA,L02DC
	brset	0,PortA,L02DF
	brset	0,PortA,L02E2
	brset	0,PortA,L02E5
	brset	0,PortA,L02E8
	brset	0,PortA,L02EB
	brset	0,PortA,L02EE
	brset	0,PortA,L02F1
	brset	0,PortA,L02F4
	brset	0,PortA,L02F7
	brset	0,PortA,L02FA
	brset	0,PortA,L02FD
	brset	0,PortA,L0300
	brset	0,PortA,L0303
	brset	0,PortA,L0306
	brset	0,PortA,L0309
	brset	0,PortA,L030C
	brset	0,PortA,L030F
	brset	0,PortA,L0312
	brset	0,PortA,L0315
	brset	0,PortA,L0318
	brset	0,PortA,L031B
	brset	0,PortA,L031E
	brset	0,PortA,L0321
	brset	0,PortA,L0324
	brset	0,PortA,L0327
	brset	0,PortA,L032A
	brset	0,PortA,L032D
	brset	0,PortA,L0330
	brset	0,PortA,L0333
	brset	0,PortA,L0336
	brset	0,PortA,L0339
	brset	0,PortA,L033C
	brset	0,PortA,L033F
	brset	0,PortA,L0342
	brset	0,PortA,L0345
	brset	0,PortA,L0348
	brset	0,PortA,L034B
	brset	0,PortA,L034E
	brset	0,PortA,L0351
	brset	0,PortA,L0354
	brset	0,PortA,L0357
	brset	0,PortA,L035A
	brset	0,PortA,L035D
	brset	0,PortA,L0360
	brset	0,PortA,L0363
	brset	0,PortA,L0366
	brset	0,PortA,L0369
	brset	0,PortA,L036C
	brset	0,PortA,L036F
	brset	0,PortA,L0372
	brset	0,PortA,L0375
	brset	0,PortA,L0378
	brset	0,PortA,L037B
	brset	0,PortA,L037E
	brset	0,PortA,L0381
	brset	0,PortA,L0384
	brset	0,PortA,L0387
	brset	0,PortA,L038A
	brset	0,PortA,L038D
	brset	0,PortA,L0390
	brset	0,PortA,L0393
	brset	0,PortA,L0396
	brset	0,PortA,L0399
	brset	0,PortA,L039C
	brset	0,PortA,L039F
	brset	0,PortA,L03A2
	brset	0,PortA,L03A5
	brset	0,PortA,L03A8
	brset	0,PortA,L03AB
	brset	0,PortA,L03AE
	brset	0,PortA,L03B1
	brset	0,PortA,L03B4
	brset	0,PortA,L03B7
	brset	0,PortA,L03BA
	brset	0,PortA,L03BD
	brset	0,PortA,L03C0
	brset	0,PortA,L03C3
	brset	0,PortA,L03C6
	brset	0,PortA,L03C9
	brset	0,PortA,L03CC
	brset	0,PortA,L03CF
	brset	0,PortA,L03D2
	brset	0,PortA,L03D5
	brset	0,PortA,L03D8
	brset	0,PortA,L03DB
	brset	0,PortA,L03DE
	brset	0,PortA,L03E1
	brset	0,PortA,L03E4
	brset	0,PortA,L03E7
	brset	0,PortA,L03EA
	brset	0,PortA,L03ED
	brset	0,PortA,L03F0
	brset	0,PortA,L03F3
	brset	0,PortA,L03F6
	brset	0,PortA,L03F9
	brset	0,PortA,L03FC
	brset	0,PortA,L03FF
	brset	0,PortA,L0402
	brset	0,PortA,L0405
	brset	0,PortA,L0408
X6408:
	brset	0,PortA,L040B
	brset	0,PortA,L040E
	brset	0,PortA,L0411
	brset	0,PortA,L0414
	brset	0,PortA,L0417
	brset	0,PortA,L041A
	brset	0,PortA,L041D
	brset	0,PortA,L0420
	brset	0,PortA,L0423
	brset	0,PortA,L0426
	brset	0,PortA,L0429
	brset	0,PortA,L042C
	brset	0,PortA,L042F
	brset	0,PortA,L0432
	brset	0,PortA,L0435
	brset	0,PortA,L0438
	brset	0,PortA,L043B
	brset	0,PortA,L043E
	brset	0,PortA,L0441
	brset	0,PortA,L0444
	brset	0,PortA,L0447
	brset	0,PortA,L044A
	brset	0,PortA,L044D
	brset	0,PortA,L0450
	brset	0,PortA,L0453
	brset	0,PortA,L0456
	brset	0,PortA,L0459
	brset	0,PortA,L045C
	brset	0,PortA,L045F
	brset	0,PortA,L0462
	brset	0,PortA,L0465
	brset	0,PortA,L0468
	brset	0,PortA,L046B
	brset	0,PortA,L046E
	brset	0,PortA,L0471
	brset	0,PortA,L0474
	brset	0,PortA,L0477
	brset	0,PortA,L047A
	brset	0,PortA,L047D
	brset	0,PortA,L0480
	brset	0,PortA,L0483
	brset	0,PortA,L0486
	brset	0,PortA,L0489
	brset	0,PortA,L048C
	brset	0,PortA,L048F
	brset	0,PortA,L0492
	brset	0,PortA,L0495
	brset	0,PortA,L0498
	brset	0,PortA,L049B
	brset	0,PortA,L049E
	brset	0,PortA,L04A1
	brset	0,PortA,L04A4
	brset	0,PortA,L04A7
	brset	0,PortA,L04AA
	brset	0,PortA,L04AD
	brset	0,PortA,L04B0
	brset	0,PortA,L04B3
	brset	0,PortA,L04B6
	brset	0,PortA,L04B9
	brset	0,PortA,L04BC
	brset	0,PortA,L04BF
	brset	0,PortA,L04C2
	brset	0,PortA,L04C5
	brset	0,PortA,L04C8
	brset	0,PortA,L04CB
	brset	0,PortA,L04CE
	brset	0,PortA,L04D1
	brset	0,PortA,L04D4
	brset	0,PortA,L04D7
	brset	0,PortA,L04DA
	brset	0,PortA,L04DD
	brset	0,PortA,L04E0
	brset	0,PortA,L04E3
	brset	0,PortA,L04E6
	brset	0,PortA,L04E9
	brset	0,PortA,L04EC
	brset	0,PortA,L04EF
	brset	0,PortA,L04F2
	brset	0,PortA,L04F5
	brset	0,PortA,L04F8
	brset	0,PortA,L04FB
	brset	0,PortA,L04FE
	brset	0,PortA,L0501
	brset	0,PortA,L0504
	brset	0,PortA,L0507
	brset	0,PortA,L050A
	brset	0,PortA,L050D
	brset	0,PortA,L0510
	brset	0,PortA,L0513
	brset	0,PortA,L0516
	brset	0,PortA,L0519
	brset	0,PortA,L051C
	brset	0,PortA,L051F
	brset	0,PortA,L0522
	brset	0,PortA,L0525
	brset	0,PortA,L0528
	brset	0,PortA,L052B
	brset	0,PortA,L052E
	brset	0,PortA,L0531
	brset	0,PortA,L0534
	brset	0,PortA,L0537
	brset	0,PortA,L053A
	brset	0,PortA,L053D
	brset	0,PortA,L0540
	brset	0,PortA,L0543
	brset	0,PortA,L0546
	brset	0,PortA,L0549
	brset	0,PortA,L054C
	brset	0,PortA,L054F
	brset	0,PortA,L0552
	brset	0,PortA,L0555
	brset	0,PortA,L0558
	brset	0,PortA,L055B
	brset	0,PortA,L055E
	brset	0,PortA,L0561
	brset	0,PortA,L0564
	brset	0,PortA,L0567
	brset	0,PortA,L056A
	brset	0,PortA,L056D
	brset	0,PortA,L0570
	brset	0,PortA,L0573
	brset	0,PortA,L0576
	brset	0,PortA,L0579
	brset	0,PortA,L057C
	brset	0,PortA,L057F
	brset	0,PortA,L0582
	brset	0,PortA,L0585
	brset	0,PortA,L0588
	brset	0,PortA,L058B
	brset	0,PortA,L058E
	brset	0,PortA,L0591
	brset	0,PortA,L0594
	brset	0,PortA,L0597
	brset	0,PortA,L059A
	brset	0,PortA,L059D
	brset	0,PortA,L05A0
	brset	0,PortA,L05A3
	brset	0,PortA,L05A6
	brset	0,PortA,L05A9
	brset	0,PortA,L05AC
	brset	0,PortA,L05AF
	brset	0,PortA,L05B2
	brset	0,PortA,L05B5
	brset	0,PortA,L05B8
	brset	0,PortA,L05BB
	brset	0,PortA,L05BE
	brset	0,PortA,L05C1
	brset	0,PortA,L05C4
	brset	0,PortA,L05C7
	brset	0,PortA,L05CA
	brset	0,PortA,L05CD
	brset	0,PortA,L05D0
	brset	0,PortA,L05D3
	brset	0,PortA,L05D6
	brset	0,PortA,L05D9
	brset	0,PortA,L05DC
	brset	0,PortA,L05DF
	brset	0,PortA,L05E2
	brset	0,PortA,L05E5
	brset	0,PortA,L05E8
	brset	0,PortA,L05EB
	brset	0,PortA,L05EE
	brset	0,PortA,L05F1
	brset	0,PortA,L05F4
	brset	0,PortA,L05F7
	brset	0,PortA,L05FA
	brset	0,PortA,L05FD
	brset	0,PortA,L0600
	brset	0,PortA,L0603
	brset	0,PortA,L0606
	brset	0,PortA,L0609
	brset	0,PortA,L060C
	brset	0,PortA,L060F
	brset	0,PortA,L0612
	brset	0,PortA,L0615
	brset	0,PortA,L0618
	brset	0,PortA,L061B
	brset	0,PortA,L061E
	brset	0,PortA,L0621
	brset	0,PortA,L0624
	brset	0,PortA,L0627
	brset	0,PortA,L062A
	brset	0,PortA,L062D
	brset	0,PortA,L0630
	brset	0,PortA,L0633
	brset	0,PortA,L0636
	brset	0,PortA,L0639
	brset	0,PortA,L063C
	brset	0,PortA,L063F
	brset	0,PortA,L0642
	brset	0,PortA,L0645
	brset	0,PortA,L0648
	brset	0,PortA,L064B
	brset	0,PortA,L064E
	brset	0,PortA,L0651
	brset	0,PortA,L0654
	brset	0,PortA,L0657
	brset	0,PortA,L065A
	brset	0,PortA,L065D
	brset	0,PortA,L0660
	brset	0,PortA,L0663
	brset	0,PortA,L0666
	brset	0,PortA,L0669
	brset	0,PortA,L066C
	brset	0,PortA,L066F
	brset	0,PortA,L0672
	brset	0,PortA,L0675
	brset	0,PortA,L0678
	brset	0,PortA,L067B
	brset	0,PortA,L067E
	brset	0,PortA,L0681
	brset	0,PortA,L0684
	brset	0,PortA,L0687
	brset	0,PortA,L068A
	brset	0,PortA,L068D
	brset	0,PortA,L0690
	brset	0,PortA,L0693
	brset	0,PortA,L0696
	brset	0,PortA,L0699
	brset	0,PortA,L069C
	brset	0,PortA,L069F
	brset	0,PortA,L06A2
	brset	0,PortA,L06A5
	brset	0,PortA,L06A8
	brset	0,PortA,L06AB
	brset	0,PortA,L06AE
	brset	0,PortA,L06B1
	brset	0,PortA,L06B4
	brset	0,PortA,L06B7
	brset	0,PortA,L06BA
	brset	0,PortA,L06BD
	brset	0,PortA,L06C0
	brset	0,PortA,L06C3
	brset	0,PortA,L06C6
	brset	0,PortA,L06C9
	brset	0,PortA,L06CC
	brset	0,PortA,L06CF
	brset	0,PortA,L06D2
	brset	0,PortA,L06D5
	brset	0,PortA,L06D8
	brset	0,PortA,L06DB
	brset	0,PortA,L06DE
	brset	0,PortA,L06E1
	brset	0,PortA,L06E4
	brset	0,PortA,L06E7
	brset	0,PortA,L06EA
	brset	0,PortA,L06ED
	brset	0,PortA,L06F0
	brset	0,PortA,L06F3
	brset	0,PortA,L06F6
	brset	0,PortA,L06F9
	brset	0,PortA,L06FC
	brset	0,PortA,L06FF
	brset	0,PortA,L0702
	brset	0,PortA,L0705
	brset	0,PortA,L0708
	brset	0,PortA,L070B
	brset	0,PortA,L070E
	brset	0,PortA,L0711
	brset	0,PortA,L0714
	brset	0,PortA,L0717
	brset	0,PortA,L071A
	brset	0,PortA,L071D
	brset	0,PortA,L0720
	brset	0,PortA,L0723
	brset	0,PortA,L0726
	brset	0,PortA,L0729
	brset	0,PortA,L072C
	brset	0,PortA,L072F
	brset	0,PortA,L0732
	brset	0,PortA,L0735
	brset	0,PortA,L0738
	brset	0,PortA,L073B
	brset	0,PortA,L073E
	brset	0,PortA,L0741
	brset	0,PortA,L0744
	brset	0,PortA,L0747
	brset	0,PortA,L074A
	brset	0,PortA,L074D
	brset	0,PortA,L0750
	brset	0,PortA,L0753
	brset	0,PortA,L0756
	brset	0,PortA,L0759
	brset	0,PortA,L075C
	brset	0,PortA,L075F
	brset	0,PortA,L0762
	brset	0,PortA,L0765
	brset	0,PortA,L0768
	brset	0,PortA,L076B
	brset	0,PortA,L076E
	brset	0,PortA,L0771
	brset	0,PortA,L0774
	brset	0,PortA,L0777
	brset	0,PortA,L077A
	brset	0,PortA,L077D
	brset	0,PortA,L0780
	brset	0,PortA,L0783
	brset	0,PortA,L0786
	brset	0,PortA,L0789
	brset	0,PortA,L078C
	brset	0,PortA,L078F
	brset	0,PortA,L0792
	brset	0,PortA,L0795
	brset	0,PortA,L0798
	brset	0,PortA,L079B
	brset	0,PortA,L079E
	brset	0,PortA,L07A1
	brset	0,PortA,L07A4
	brset	0,PortA,L07A7
	brset	0,PortA,L07AA
	brset	0,PortA,L07AD
	brset	0,PortA,L07B0
	brset	0,PortA,L07B3
	brset	0,PortA,L07B6
	brset	0,PortA,L07B9
	brset	0,PortA,L07BC
	brset	0,PortA,L07BF
	brset	0,PortA,L07C2
	brset	0,PortA,L07C5
	brset	0,PortA,L07C8
	brset	0,PortA,L07CB
	brset	0,PortA,L07CE
	brset	0,PortA,L07D1
	brset	0,PortA,L07D4
	brset	0,PortA,L07D7
	brset	0,PortA,L07DA
	brset	0,PortA,L07DD
	brset	0,PortA,L07E0
	brset	0,PortA,L07E3
	brset	0,PortA,L07E6
	brset	0,PortA,L07E9
	brset	0,PortA,L07EC
	brset	0,PortA,L07EF
	brset	0,PortA,L07F2
	brset	0,PortA,L07F5
	brset	0,PortA,L07F8
	brset	0,PortA,L07FB
	brset	0,PortA,L07FE
	brset	0,PortA,L0001
	brset	0,PortA,L0004
	brset	0,PortA,L0007
	brset	0,PortA,L000A
	brset	0,PortA,L000D
	brset	0,PortA,L0010
	brset	0,PortA,L0013
	brset	0,PortA,L0016
	brset	0,PortA,L0019
	brset	0,PortA,L001C
	brset	0,PortA,L001F
	brset	0,PortA,L0022
	brset	0,PortA,L0025
	brset	0,PortA,L0028
	brset	0,PortA,L002B
	brset	0,PortA,L002E
	brset	0,PortA,L0031
	brset	0,PortA,L0034
	brset	0,PortA,L0037
	brset	0,PortA,L003A
	brset	0,PortA,L003D
	brset	0,PortA,L0040
	brset	0,PortA,L0043
	brset	0,PortA,L0046
	brset	0,PortA,L0049
	brset	0,PortA,L004C
	brset	0,PortA,L004F
	brset	0,PortA,L0052
	brset	0,PortA,L0055
	brset	0,PortA,L0058
	brset	0,PortA,L005B
	brset	0,PortA,L005E
	brset	0,PortA,L0061
	brset	0,PortA,L0064
	brset	0,PortA,L0067
	brset	0,PortA,L006A
	brset	0,PortA,L006D
	brset	0,PortA,L0070
	brset	0,PortA,L0073
	brset	0,PortA,L0076
	brset	0,PortA,L0079
	brset	0,PortA,L007C
	brset	0,PortA,L007F
	brset	0,PortA,L0082
	brset	0,PortA,L0085
	brset	0,PortA,L0088
	brset	0,PortA,L008B
	brset	0,PortA,L008E
	brset	0,PortA,L0091
	brset	0,PortA,L0094
	brset	0,PortA,L0097
	brset	0,PortA,L009A
	brset	0,PortA,L009D
	brset	0,PortA,L00A0
	brset	0,PortA,L00A3
	brset	0,PortA,L00A6
	brset	0,PortA,L00A9
	brset	0,PortA,L00AC
	brset	0,PortA,L00AF
	brset	0,PortA,L00B2
	brset	0,PortA,L00B5
	brset	0,PortA,L00B8
	brset	0,PortA,L00BB
	brset	0,PortA,L00BE
	brset	0,PortA,L00C1
	brset	0,PortA,L00C4
	brset	0,PortA,L00C7
	brset	0,PortA,L00CA
	brset	0,PortA,L00CD
	brset	0,PortA,L00D0
	brset	0,PortA,L00D3
	brset	0,PortA,L00D6
	brset	0,PortA,L00D9
	brset	0,PortA,L00DC
	brset	0,PortA,L00DF
	brset	0,PortA,L00E2
	brset	0,PortA,L00E5
	brset	0,PortA,L00E8
	brset	0,PortA,L00EB
	brset	0,PortA,L00EE
	brset	0,PortA,L00F1
	brset	0,PortA,L00F4
	brset	0,PortA,L00F7
	brset	0,PortA,L00FA
	brset	0,PortA,L00FD
	brset	0,PortA,L0100
	brset	0,PortA,L0103
	brset	0,PortA,L0106
	brset	0,PortA,L0109
	brset	0,PortA,L010C
	brset	0,PortA,L010F
	brset	0,PortA,L0112
	brset	0,PortA,L0115
	brset	0,PortA,L0118
	brset	0,PortA,L011B
	brset	0,PortA,L011E
	brset	0,PortA,L0121
	brset	0,PortA,L0124
	brset	0,PortA,L0127
	brset	0,PortA,L012A
	brset	0,PortA,L012D
	brset	0,PortA,L0130
	brset	0,PortA,L0133
	brset	0,PortA,L0136
	brset	0,PortA,L0139
	brset	0,PortA,L013C
	brset	0,PortA,L013F
	brset	0,PortA,L0142
	brset	0,PortA,L0145
	brset	0,PortA,L0148
	brset	0,PortA,L014B
	brset	0,PortA,L014E
	brset	0,PortA,L0151
	brset	0,PortA,L0154
	brset	0,PortA,L0157
	brset	0,PortA,L015A
	brset	0,PortA,L015D
	brset	0,PortA,L0160
	brset	0,PortA,L0163
	brset	0,PortA,L0166
	brset	0,PortA,L0169
	brset	0,PortA,L016C
	brset	0,PortA,L016F
	brset	0,PortA,L0172
	brset	0,PortA,L0175
	brset	0,PortA,L0178
	brset	0,PortA,L017B
	brset	0,PortA,L017E
	brset	0,PortA,L0181
	brset	0,PortA,L0184
	brset	0,PortA,L0187
	brset	0,PortA,L018A
	brset	0,PortA,L018D
	brset	0,PortA,L0190
	brset	0,PortA,L0193
	brset	0,PortA,L0196
	brset	0,PortA,L0199
	brset	0,PortA,L019C
	brset	0,PortA,L019F
	brset	0,PortA,L01A2
	brset	0,PortA,L01A5
	brset	0,PortA,L01A8
	brset	0,PortA,L01AB
	brset	0,PortA,L01AE
	brset	0,PortA,L01B1
	brset	0,PortA,L01B4
	brset	0,PortA,L01B7
	brset	0,PortA,L01BA
	brset	0,PortA,L01BD
	brset	0,PortA,L01C0
	brset	0,PortA,L01C3
	brset	0,PortA,L01C6
	brset	0,PortA,L01C9
	brset	0,PortA,L01CC
	brset	0,PortA,L01CF
	brset	0,PortA,L01D2
	brset	0,PortA,L01D5
	brset	0,PortA,L01D8
	brset	0,PortA,L01DB
	brset	0,PortA,L01DE
	brset	0,PortA,L01E1
	brset	0,PortA,L01E4
	brset	0,PortA,L01E7
	brset	0,PortA,L01EA
	brset	0,PortA,L01ED
	brset	0,PortA,L01F0
	brset	0,PortA,L01F3
	brset	0,PortA,L01F6
	brset	0,PortA,L01F9
	brset	0,PortA,L01FC
	brset	0,PortA,L01FF
	brset	0,PortA,L0202
	brset	0,PortA,L0205
	brset	0,PortA,L0208
	brset	0,PortA,L020B
	brset	0,PortA,L020E
	brset	0,PortA,L0211
	brset	0,PortA,L0214
	brset	0,PortA,L0217
	brset	0,PortA,L021A
	brset	0,PortA,L021D
	brset	0,PortA,L0220
	brset	0,PortA,L0223
	brset	0,PortA,L0226
	brset	0,PortA,L0229
	brset	0,PortA,L022C
	brset	0,PortA,L022F
	brset	0,PortA,L0232
	brset	0,PortA,L0235
	brset	0,PortA,L0238
	brset	0,PortA,L023B
	brset	0,PortA,L023E
	brset	0,PortA,L0241
	brset	0,PortA,L0244
	brset	0,PortA,L0247
	brset	0,PortA,L024A
	brset	0,PortA,L024D
	brset	0,PortA,L0250
	brset	0,PortA,L0253
	brset	0,PortA,L0256
	brset	0,PortA,L0259
	brset	0,PortA,L025C
	brset	0,PortA,L025F
	brset	0,PortA,L0262
	brset	0,PortA,L0265
	brset	0,PortA,L0268
	brset	0,PortA,L026B
	brset	0,PortA,L026E
	brset	0,PortA,L0271
	brset	0,PortA,L0274
	brset	0,PortA,L0277
	brset	0,PortA,L027A
	brset	0,PortA,L027D
	brset	0,PortA,L0280
	brset	0,PortA,L0283
	brset	0,PortA,L0286
	brset	0,PortA,L0289
	brset	0,PortA,L028C
	brset	0,PortA,L028F
	brset	0,PortA,L0292
	brset	0,PortA,L0295
	brset	0,PortA,L0298
	brset	0,PortA,L029B
	brset	0,PortA,L029E
	brset	0,PortA,L02A1
	brset	0,PortA,L02A4
	brset	0,PortA,L02A7
	brset	0,PortA,L02AA
	brset	0,PortA,L02AD
	brset	0,PortA,L02B0
	brset	0,PortA,L02B3
	brset	0,PortA,L02B6
	brset	0,PortA,L02B9
	brset	0,PortA,L02BC
	brset	0,PortA,L02BF
	brset	0,PortA,L02C2
	brset	0,PortA,L02C5
	brset	0,PortA,L02C8
	brset	0,PortA,L02CB
	brset	0,PortA,L02CE
	brset	0,PortA,L02D1
	brset	0,PortA,L02D4
	brset	0,PortA,L02D7
	brset	0,PortA,L02DA
	brset	0,PortA,L02DD
	brset	0,PortA,L02E0
	brset	0,PortA,L02E3
	brset	0,PortA,L02E6
	brset	0,PortA,L02E9
	brset	0,PortA,L02EC
	brset	0,PortA,L02EF
	brset	0,PortA,L02F2
	brset	0,PortA,L02F5
	brset	0,PortA,L02F8
	brset	0,PortA,L02FB
	brset	0,PortA,L02FE
	brset	0,PortA,L0301
	brset	0,PortA,L0304
	brset	0,PortA,L0307
	brset	0,PortA,L030A
	brset	0,PortA,L030D
	brset	0,PortA,L0310
	brset	0,PortA,L0313
	brset	0,PortA,L0316
	brset	0,PortA,L0319
	brset	0,PortA,L031C
	brset	0,PortA,L031F
	brset	0,PortA,L0322
	brset	0,PortA,L0325
	brset	0,PortA,L0328
	brset	0,PortA,L032B
	brset	0,PortA,L032E
	brset	0,PortA,L0331
	brset	0,PortA,L0334
	brset	0,PortA,L0337
	brset	0,PortA,L033A
	brset	0,PortA,L033D
	brset	0,PortA,L0340
	brset	0,PortA,L0343
	brset	0,PortA,L0346
	brset	0,PortA,L0349
	brset	0,PortA,L034C
	brset	0,PortA,L034F
	brset	0,PortA,L0352
	brset	0,PortA,L0355
	brset	0,PortA,L0358
	brset	0,PortA,L035B
	brset	0,PortA,L035E
	brset	0,PortA,L0361
	brset	0,PortA,L0364
	brset	0,PortA,L0367
	brset	0,PortA,L036A
	brset	0,PortA,L036D
	brset	0,PortA,L0370
	brset	0,PortA,L0373
	brset	0,PortA,L0376
	brset	0,PortA,L0379
	brset	0,PortA,L037C
	brset	0,PortA,L037F
	brset	0,PortA,L0382
	brset	0,PortA,L0385
	brset	0,PortA,L0388
	brset	0,PortA,L038B
	brset	0,PortA,L038E
	brset	0,PortA,L0391
	brset	0,PortA,L0394
	brset	0,PortA,L0397
	brset	0,PortA,L039A
	brset	0,PortA,L039D
	brset	0,PortA,L03A0
	brset	0,PortA,L03A3
	brset	0,PortA,L03A6
	brset	0,PortA,L03A9
	brset	0,PortA,L03AC
	brset	0,PortA,L03AF
	brset	0,PortA,L03B2
	brset	0,PortA,L03B5
	brset	0,PortA,L03B8
	brset	0,PortA,L03BB
	brset	0,PortA,L03BE
	brset	0,PortA,L03C1
	brset	0,PortA,L03C4
	brset	0,PortA,L03C7
	brset	0,PortA,L03CA
	brset	0,PortA,L03CD
	brset	0,PortA,L03D0
	brset	0,PortA,L03D3
	brset	0,PortA,L03D6
	brset	0,PortA,L03D9
	brset	0,PortA,L03DC
	brset	0,PortA,L03DF
	brset	0,PortA,L03E2
	brset	0,PortA,L03E5
	brset	0,PortA,L03E8
	brset	0,PortA,L03EB
	brset	0,PortA,L03EE
	brset	0,PortA,L03F1
	brset	0,PortA,L03F4
	brset	0,PortA,L03F7
	brset	0,PortA,L03FA
	brset	0,PortA,L03FD
	brset	0,PortA,L0400
	brset	0,PortA,L0403
	brset	0,PortA,L0406
	brset	0,PortA,L0409
	brset	0,PortA,L040C
	brset	0,PortA,L040F
	brset	0,PortA,L0412
	brset	0,PortA,L0415
	brset	0,PortA,L0418
	brset	0,PortA,L041B
	brset	0,PortA,L041E
	brset	0,PortA,L0421
	brset	0,PortA,L0424
	brset	0,PortA,L0427
	brset	0,PortA,L042A
	brset	0,PortA,L042D
	brset	0,PortA,L0430
	brset	0,PortA,L0433
	brset	0,PortA,L0436
	brset	0,PortA,L0439
	brset	0,PortA,L043C
	brset	0,PortA,L043F
	brset	0,PortA,L0442
	brset	0,PortA,L0445
	brset	0,PortA,L0448
	brset	0,PortA,L044B
	brset	0,PortA,L044E
	brset	0,PortA,L0451
	brset	0,PortA,L0454
	brset	0,PortA,L0457
	brset	0,PortA,L045A
	brset	0,PortA,L045D
	brset	0,PortA,L0460
	brset	0,PortA,L0463
	brset	0,PortA,L0466
	brset	0,PortA,L0469
	brset	0,PortA,L046C
	brset	0,PortA,L046F
	brset	0,PortA,L0472
	brset	0,PortA,L0475
	brset	0,PortA,L0478
	brset	0,PortA,L047B
	brset	0,PortA,L047E
	brset	0,PortA,L0481
	brset	0,PortA,L0484
	brset	0,PortA,L0487
	brset	0,PortA,L048A
	brset	0,PortA,L048D
	brset	0,PortA,L0490
	brset	0,PortA,L0493
	brset	0,PortA,L0496
	brset	0,PortA,L0499
	brset	0,PortA,L049C
	brset	0,PortA,L049F
	brset	0,PortA,L04A2
	brset	0,PortA,L04A5
	brset	0,PortA,L04A8
	brset	0,PortA,L04AB
	brset	0,PortA,L04AE
	brset	0,PortA,L04B1
	brset	0,PortA,L04B4
	brset	0,PortA,L04B7
	brset	0,PortA,L04BA
	brset	0,PortA,L04BD
	brset	0,PortA,L04C0
	brset	0,PortA,L04C3
	brset	0,PortA,L04C6
	brset	0,PortA,L04C9
	brset	0,PortA,L04CC
	brset	0,PortA,L04CF
	brset	0,PortA,L04D2
	brset	0,PortA,L04D5
	brset	0,PortA,L04D8
	brset	0,PortA,L04DB
	brset	0,PortA,L04DE
	brset	0,PortA,L04E1
	brset	0,PortA,L04E4
	brset	0,PortA,L04E7
	brset	0,PortA,L04EA
	brset	0,PortA,L04ED
	brset	0,PortA,L04F0
	brset	0,PortA,L04F3
	brset	0,PortA,L04F6
	brset	0,PortA,L04F9
	brset	0,PortA,L04FC
	brset	0,PortA,L04FF
	brset	0,PortA,L0502
	brset	0,PortA,L0505
	brset	0,PortA,L0508
	brset	0,PortA,L050B
	brset	0,PortA,L050E
	brset	0,PortA,L0511
	brset	0,PortA,L0514
	brset	0,PortA,L0517
	brset	0,PortA,L051A
	brset	0,PortA,L051D
	brset	0,PortA,L0520
	brset	0,PortA,L0523
	brset	0,PortA,L0526
	brset	0,PortA,L0529
	brset	0,PortA,L052C
	brset	0,PortA,L052F
	brset	0,PortA,L0532
	brset	0,PortA,L0535
	brset	0,PortA,L0538
	brset	0,PortA,L053B
	brset	0,PortA,L053E
	brset	0,PortA,L0541
	brset	0,PortA,L0544
	brset	0,PortA,L0547
	brset	0,PortA,L054A
	brset	0,PortA,L054D
	brset	0,PortA,L0550
	brset	0,PortA,L0553
	brset	0,PortA,L0556
	brset	0,PortA,L0559
	brset	0,PortA,L055C
	brset	0,PortA,L055F
	brset	0,PortA,L0562
	brset	0,PortA,L0565
	brset	0,PortA,L0568
	brset	0,PortA,L056B
	brset	0,PortA,L056E
	brset	0,PortA,L0571
	brset	0,PortA,L0574
	brset	0,PortA,L0577
	brset	0,PortA,L057A
	brset	0,PortA,L057D
	brset	0,PortA,L0580
	brset	0,PortA,L0583
	brset	0,PortA,L0586
	brset	0,PortA,L0589
	brset	0,PortA,L058C
	brset	0,PortA,L058F
	brset	0,PortA,L0592
	brset	0,PortA,L0595
	brset	0,PortA,L0598
	brset	0,PortA,L059B
	brset	0,PortA,L059E
	brset	0,PortA,L05A1
	brset	0,PortA,L05A4
	brset	0,PortA,L05A7
	brset	0,PortA,L05AA
	brset	0,PortA,L05AD
	brset	0,PortA,L05B0
	brset	0,PortA,L05B3
	brset	0,PortA,L05B6
	brset	0,PortA,L05B9
	brset	0,PortA,L05BC
	brset	0,PortA,L05BF
	brset	0,PortA,L05C2
	brset	0,PortA,L05C5
	brset	0,PortA,L05C8
	brset	0,PortA,L05CB
	brset	0,PortA,L05CE
	brset	0,PortA,L05D1
	brset	0,PortA,L05D4
	brset	0,PortA,L05D7
	brset	0,PortA,L05DA
	brset	0,PortA,L05DD
	brset	0,PortA,L05E0
	brset	0,PortA,L05E3
	brset	0,PortA,L05E6
	brset	0,PortA,L05E9
	brset	0,PortA,L05EC
	brset	0,PortA,L05EF
	brset	0,PortA,L05F2
	brset	0,PortA,L05F5
	brset	0,PortA,L05F8
	brset	0,PortA,L05FB
	brset	0,PortA,L05FE
	brset	0,PortA,L0601
	brset	0,PortA,L0604
	brset	0,PortA,L0607
	brset	0,PortA,L060A
	brset	0,PortA,L060D
	brset	0,PortA,L0610
	brset	0,PortA,L0613
	brset	0,PortA,L0616
	brset	0,PortA,L0619
	brset	0,PortA,L061C
	brset	0,PortA,L061F
	brset	0,PortA,L0622
	brset	0,PortA,L0625
	brset	0,PortA,L0628
	brset	0,PortA,L062B
	brset	0,PortA,L062E
	brset	0,PortA,L0631
	brset	0,PortA,L0634
	brset	0,PortA,L0637
	brset	0,PortA,L063A
	brset	0,PortA,L063D
	brset	0,PortA,L0640
	brset	0,PortA,L0643
	brset	0,PortA,L0646
	brset	0,PortA,L0649
	brset	0,PortA,L064C
	brset	0,PortA,L064F
	brset	0,PortA,L0652
	brset	0,PortA,L0655
	brset	0,PortA,L0658
	brset	0,PortA,L065B
	brset	0,PortA,L065E
	brset	0,PortA,L0661
	brset	0,PortA,L0664
	brset	0,PortA,L0667
	brset	0,PortA,L066A
	brset	0,PortA,L066D
	brset	0,PortA,L0670
	brset	0,PortA,L0673
	brset	0,PortA,L0676
	brset	0,PortA,L0679
	brset	0,PortA,L067C
	brset	0,PortA,L067F
	brset	0,PortA,L0682
	brset	0,PortA,L0685
	brset	0,PortA,L0688
	brset	0,PortA,L068B
	brset	0,PortA,L068E
	brset	0,PortA,L0691
	brset	0,PortA,L0694
	brset	0,PortA,L0697
	brset	0,PortA,L069A
	brset	0,PortA,L069D
	brset	0,PortA,L06A0
	brset	0,PortA,L06A3
	brset	0,PortA,L06A6
	brset	0,PortA,L06A9
	brset	0,PortA,L06AC
	brset	0,PortA,L06AF
	brset	0,PortA,L06B2
	brset	0,PortA,L06B5
	brset	0,PortA,L06B8
	brset	0,PortA,L06BB
	brset	0,PortA,L06BE
	brset	0,PortA,L06C1
	brset	0,PortA,L06C4
	brset	0,PortA,L06C7
	brset	0,PortA,L06CA
	brset	0,PortA,L06CD
	brset	0,PortA,L06D0
	brset	0,PortA,L06D3
	brset	0,PortA,L06D6
	brset	0,PortA,L06D9
	brset	0,PortA,L06DC
	brset	0,PortA,L06DF
	brset	0,PortA,L06E2
	brset	0,PortA,L06E5
	brset	0,PortA,L06E8
	brset	0,PortA,L06EB
	brset	0,PortA,L06EE
	brset	0,PortA,L06F1
	brset	0,PortA,L06F4
	brset	0,PortA,L06F7
	brset	0,PortA,L06FA
	brset	0,PortA,L06FD
	brset	0,PortA,L0700
	brset	0,PortA,L0703
	brset	0,PortA,L0706
	brset	0,PortA,L0709
	brset	0,PortA,L070C
	brset	0,PortA,L070F
	brset	0,PortA,L0712
	brset	0,PortA,L0715
	brset	0,PortA,L0718
	brset	0,PortA,L071B
	brset	0,PortA,L071E
	brset	0,PortA,L0721
	brset	0,PortA,L0724
	brset	0,PortA,L0727
	brset	0,PortA,L072A
	brset	0,PortA,L072D
	brset	0,PortA,L0730
	brset	0,PortA,L0733
	brset	0,PortA,L0736
	brset	0,PortA,L0739
	brset	0,PortA,L073C
	brset	0,PortA,L073F
	brset	0,PortA,L0742
	brset	0,PortA,L0745
	brset	0,PortA,L0748
	brset	0,PortA,L074B
	brset	0,PortA,L074E
	brset	0,PortA,L0751
	brset	0,PortA,L0754
	brset	0,PortA,L0757
	brset	0,PortA,L075A
	brset	0,PortA,L075D
	brset	0,PortA,L0760
	brset	0,PortA,L0763
	brset	0,PortA,L0766
	brset	0,PortA,L0769
	brset	0,PortA,L076C
	brset	0,PortA,L076F
	brset	0,PortA,L0772
	brset	0,PortA,L0775
	brset	0,PortA,L0778
	brset	0,PortA,L077B
	brset	0,PortA,L077E
	brset	0,PortA,L0781
	brset	0,PortA,L0784
	brset	0,PortA,L0787
	brset	0,PortA,L078A
	brset	0,PortA,L078D
	brset	0,PortA,L0790
	brset	0,PortA,L0793
	brset	0,PortA,L0796
	brset	0,PortA,L0799
	brset	0,PortA,L079C
	brset	0,PortA,L079F
	brset	0,PortA,L07A2
	brset	0,PortA,L07A5
	brset	0,PortA,L07A8
	brset	0,PortA,L07AB
	brset	0,PortA,L07AE
	brset	0,PortA,L07B1
	brset	0,PortA,L07B4
	brset	0,PortA,L07B7
	brset	0,PortA,L07BA
	brset	0,PortA,L07BD
	brset	0,PortA,L07C0
	brset	0,PortA,L07C3
	brset	0,PortA,L07C6
	brset	0,PortA,L07C9
	brset	0,PortA,L07CC
	brset	0,PortA,L07CF
	brset	0,PortA,L07D2
	brset	0,PortA,L07D5
	brset	0,PortA,L07D8
	brset	0,PortA,L07DB
	brset	0,PortA,L07DE
	brset	0,PortA,L07E1
	brset	0,PortA,L07E4
	brset	0,PortA,L07E7
	brset	0,PortA,L07EA
	brset	0,PortA,L07ED
	brset	0,PortA,L07F0
	brset	0,PortA,L07F3
	brset	0,PortA,L07F6
	brset	0,PortA,L07F9
	brset	0,PortA,L07FC
	brset	0,PortA,L07FF
	brset	0,PortA,L0002
	brset	0,PortA,L0005
	brset	0,PortA,L0008
	brset	0,PortA,L000B
	brset	0,PortA,L000E
	brset	0,PortA,L0011
	brset	0,PortA,L0014
	brset	0,PortA,L0017
	brset	0,PortA,L001A
	brset	0,PortA,L001D
	brset	0,PortA,L0020
	brset	0,PortA,L0023
	brset	0,PortA,L0026
	brset	0,PortA,L0029
	brset	0,PortA,L002C
	brset	0,PortA,L002F
	brset	0,PortA,L0032
	brset	0,PortA,L0035
	brset	0,PortA,L0038
	brset	0,PortA,L003B
	brset	0,PortA,L003E
	brset	0,PortA,L0041
	brset	0,PortA,L0044
	brset	0,PortA,L0047
	brset	0,PortA,L004A
	brset	0,PortA,L004D
	brset	0,PortA,L0050
	brset	0,PortA,L0053
	brset	0,PortA,L0056
	brset	0,PortA,L0059
	brset	0,PortA,L005C
	brset	0,PortA,L005F
	brset	0,PortA,L0062
	brset	0,PortA,L0065
	brset	0,PortA,L0068
	brset	0,PortA,L006B
	brset	0,PortA,L006E
	brset	0,PortA,L0071
	brset	0,PortA,L0074
	brset	0,PortA,L0077
	brset	0,PortA,L007A
	brset	0,PortA,L007D
	brset	0,PortA,L0080
	brset	0,PortA,L0083
	brset	0,PortA,L0086
	brset	0,PortA,L0089
	brset	0,PortA,L008C
	brset	0,PortA,L008F
	brset	0,PortA,L0092
	brset	0,PortA,L0095
	brset	0,PortA,L0098
	brset	0,PortA,L009B
	brset	0,PortA,L009E
	brset	0,PortA,L00A1
	brset	0,PortA,L00A4
	brset	0,PortA,L00A7
	brset	0,PortA,L00AA
	brset	0,PortA,L00AD
	brset	0,PortA,L00B0
	brset	0,PortA,L00B3
	brset	0,PortA,L00B6
	brset	0,PortA,L00B9
	brset	0,PortA,L00BC
	brset	0,PortA,L00BF
	brset	0,PortA,L00C2
	brset	0,PortA,L00C5
	brset	0,PortA,L00C8
	brset	0,PortA,L00CB
	brset	0,PortA,L00CE
	brset	0,PortA,L00D1
	brset	0,PortA,L00D4
	brset	0,PortA,L00D7
	brset	0,PortA,L00DA
	brset	0,PortA,L00DD
	brset	0,PortA,L00E0
	brset	0,PortA,L00E3
	brset	0,PortA,L00E6
	brset	0,PortA,L00E9
	brset	0,PortA,L00EC
	brset	0,PortA,L00EF
	brset	0,PortA,L00F2
	brset	0,PortA,L00F5
	brset	0,PortA,L00F8
	brset	0,PortA,L00FB
	brset	0,PortA,L00FE
	brset	0,PortA,L0101
	brset	0,PortA,L0104
	brset	0,PortA,L0107
	brset	0,PortA,L010A
	brset	0,PortA,L010D
	brset	0,PortA,L0110
	brset	0,PortA,L0113
	brset	0,PortA,L0116
	brset	0,PortA,L0119
	brset	0,PortA,L011C
	brset	0,PortA,L011F
	brset	0,PortA,L0122
	brset	0,PortA,L0125
	brset	0,PortA,L0128
	brset	0,PortA,L012B
	brset	0,PortA,L012E
	brset	0,PortA,L0131
	brset	0,PortA,L0134
	brset	0,PortA,L0137
	brset	0,PortA,L013A
	brset	0,PortA,L013D
	brset	0,PortA,L0140
	brset	0,PortA,L0143
	brset	0,PortA,L0146
	brset	0,PortA,L0149
	brset	0,PortA,L014C
	brset	0,PortA,L014F
	brset	0,PortA,L0152
	brset	0,PortA,L0155
	brset	0,PortA,L0158
	brset	0,PortA,L015B
	brset	0,PortA,L015E
	brset	0,PortA,L0161
	brset	0,PortA,L0164
	brset	0,PortA,L0167
	brset	0,PortA,L016A
	brset	0,PortA,L016D
	brset	0,PortA,L0170
	brset	0,PortA,L0173
	brset	0,PortA,L0176
	brset	0,PortA,L0179
	brset	0,PortA,L017C
	brset	0,PortA,L017F
	brset	0,PortA,L0182
	brset	0,PortA,L0185
	brset	0,PortA,L0188
	brset	0,PortA,L018B
	brset	0,PortA,L018E
	brset	0,PortA,L0191
	brset	0,PortA,L0194
	brset	0,PortA,L0197
	brset	0,PortA,L019A
	brset	0,PortA,L019D
	brset	0,PortA,L01A0
	brset	0,PortA,L01A3
	brset	0,PortA,L01A6
	brset	0,PortA,L01A9
	brset	0,PortA,L01AC
	brset	0,PortA,L01AF
	brset	0,PortA,L01B2
	brset	0,PortA,L01B5
	brset	0,PortA,L01B8
	brset	0,PortA,L01BB
	brset	0,PortA,L01BE
	brset	0,PortA,L01C1
	brset	0,PortA,L01C4
	brset	0,PortA,L01C7
	brset	0,PortA,L01CA
	brset	0,PortA,L01CD
	brset	0,PortA,L01D0
	brset	0,PortA,L01D3
	brset	0,PortA,L01D6
	brset	0,PortA,L01D9
	brset	0,PortA,L01DC
	brset	0,PortA,L01DF
	brset	0,PortA,L01E2
	brset	0,PortA,L01E5
	brset	0,PortA,L01E8
	brset	0,PortA,L01EB
	brset	0,PortA,L01EE
	brset	0,PortA,L01F1
	brset	0,PortA,L01F4
	brset	0,PortA,L01F7
	brset	0,PortA,L01FA
	brset	0,PortA,L01FD
	brset	0,PortA,L0200
	brset	0,PortA,L0203
	brset	0,PortA,L0206
	brset	0,PortA,L0209
	brset	0,PortA,L020C
	brset	0,PortA,L020F
	brset	0,PortA,L0212
	brset	0,PortA,L0215
	brset	0,PortA,L0218
	brset	0,PortA,L021B
	brset	0,PortA,L021E
	brset	0,PortA,L0221
	brset	0,PortA,L0224
	brset	0,PortA,L0227
	brset	0,PortA,L022A
	brset	0,PortA,L022D
	brset	0,PortA,L0230
	brset	0,PortA,L0233
	brset	0,PortA,L0236
	brset	0,PortA,L0239
	brset	0,PortA,L023C
	brset	0,PortA,L023F
	brset	0,PortA,L0242
	brset	0,PortA,L0245
	brset	0,PortA,L0248
	brset	0,PortA,L024B
	brset	0,PortA,L024E
	brset	0,PortA,L0251
	brset	0,PortA,L0254
	brset	0,PortA,L0257
	brset	0,PortA,L025A
	brset	0,PortA,L025D
	brset	0,PortA,L0260
	brset	0,PortA,L0263
	brset	0,PortA,L0266
	brset	0,PortA,L0269
	brset	0,PortA,L026C
	brset	0,PortA,L026F
	brset	0,PortA,L0272
	brset	0,PortA,L0275
	brset	0,PortA,L0278
	brset	0,PortA,L027B
	brset	0,PortA,L027E
	brset	0,PortA,L0281
	brset	0,PortA,L0284
	brset	0,PortA,L0287
	brset	0,PortA,L028A
	brset	0,PortA,L028D
	brset	0,PortA,L0290
	brset	0,PortA,L0293
	brset	0,PortA,L0296
	brset	0,PortA,L0299
	brset	0,PortA,L029C
	brset	0,PortA,L029F
	brset	0,PortA,L02A2
	brset	0,PortA,L02A5
	brset	0,PortA,L02A8
	brset	0,PortA,L02AB
	brset	0,PortA,L02AE
	brset	0,PortA,L02B1
	brset	0,PortA,L02B4
	brset	0,PortA,L02B7
	brset	0,PortA,L02BA
	brset	0,PortA,L02BD
	brset	0,PortA,L02C0
	brset	0,PortA,L02C3
	brset	0,PortA,L02C6
	brset	0,PortA,L02C9
	brset	0,PortA,L02CC
	brset	0,PortA,L02CF
	brset	0,PortA,L02D2
	brset	0,PortA,L02D5
	brset	0,PortA,L02D8
	brset	0,PortA,L02DB
	brset	0,PortA,L02DE
	brset	0,PortA,L02E1
	brset	0,PortA,L02E4
	brset	0,PortA,L02E7
	brset	0,PortA,L02EA
	brset	0,PortA,L02ED
	brset	0,PortA,L02F0
	brset	0,PortA,L02F3
	brset	0,PortA,L02F6
	brset	0,PortA,L02F9
	brset	0,PortA,L02FC
	brset	0,PortA,L02FF
	brset	0,PortA,L0302
	brset	0,PortA,L0305
	brset	0,PortA,L0308
	brset	0,PortA,L030B
	brset	0,PortA,L030E
	brset	0,PortA,L0311
	brset	0,PortA,L0314
	brset	0,PortA,L0317
	brset	0,PortA,L031A
	brset	0,PortA,L031D
	brset	0,PortA,L0320
	brset	0,PortA,L0323
	brset	0,PortA,L0326
	brset	0,PortA,L0329
	brset	0,PortA,L032C
	brset	0,PortA,L032F
	brset	0,PortA,L0332
	brset	0,PortA,L0335
	brset	0,PortA,L0338
	brset	0,PortA,L033B
	brset	0,PortA,L033E
	brset	0,PortA,L0341
	brset	0,PortA,L0344
	brset	0,PortA,L0347
	brset	0,PortA,L034A
	brset	0,PortA,L034D
	brset	0,PortA,L0350
	brset	0,PortA,L0353
	brset	0,PortA,L0356
	brset	0,PortA,L0359
	brset	0,PortA,L035C
	brset	0,PortA,L035F
	brset	0,PortA,L0362
	brset	0,PortA,L0365
	brset	0,PortA,L0368
	brset	0,PortA,L036B
	brset	0,PortA,L036E
	brset	0,PortA,L0371
	brset	0,PortA,L0374
	brset	0,PortA,L0377
	brset	0,PortA,L037A
	brset	0,PortA,L037D
	brset	0,PortA,L0380
	brset	0,PortA,L0383
	brset	0,PortA,L0386
	brset	0,PortA,L0389
	brset	0,PortA,L038C
	brset	0,PortA,L038F
	brset	0,PortA,L0392
	brset	0,PortA,L0395
	brset	0,PortA,L0398
	brset	0,PortA,L039B
	brset	0,PortA,L039E
	brset	0,PortA,L03A1
	brset	0,PortA,L03A4
	brset	0,PortA,L03A7
	brset	0,PortA,L03AA
	brset	0,PortA,L03AD
	brset	0,PortA,L03B0
	brset	0,PortA,L03B3
	brset	0,PortA,L03B6
	brset	0,PortA,L03B9
	brset	0,PortA,L03BC
	brset	0,PortA,L03BF
	brset	0,PortA,L03C2
	brset	0,PortA,L03C5
	brset	0,PortA,L03C8
	brset	0,PortA,L03CB
	brset	0,PortA,L03CE
	brset	0,PortA,L03D1
	brset	0,PortA,L03D4
	brset	0,PortA,L03D7
	brset	0,PortA,L03DA
	brset	0,PortA,L03DD
	brset	0,PortA,L03E0
	brset	0,PortA,L03E3
	brset	0,PortA,L03E6
	brset	0,PortA,L03E9
	brset	0,PortA,L03EC
	brset	0,PortA,L03EF
	brset	0,PortA,L03F2
	brset	0,PortA,L03F5
	brset	0,PortA,L03F8
	brset	0,PortA,L03FB
	brset	0,PortA,L03FE
	brset	0,PortA,L0401
	brset	0,PortA,L0404
	brset	0,PortA,L0407
	brset	0,PortA,L040A
	brset	0,PortA,L040D
	brset	0,PortA,L0410
	brset	0,PortA,L0413
	brset	0,PortA,L0416
	brset	0,PortA,L0419
	brset	0,PortA,L041C
	brset	0,PortA,L041F
	brset	0,PortA,L0422
	brset	0,PortA,L0425
	brset	0,PortA,L0428
	brset	0,PortA,L042B
	brset	0,PortA,L042E
	brset	0,PortA,L0431
	brset	0,PortA,L0434
	brset	0,PortA,L0437
	brset	0,PortA,L043A
	brset	0,PortA,L043D
	brset	0,PortA,L0440
	brset	0,PortA,L0443
	brset	0,PortA,L0446
	brset	0,PortA,L0449
	brset	0,PortA,L044C
	brset	0,PortA,L044F
	brset	0,PortA,L0452
	brset	0,PortA,L0455
	brset	0,PortA,L0458
	brset	0,PortA,L045B
	brset	0,PortA,L045E
	brset	0,PortA,L0461
	brset	0,PortA,L0464
	brset	0,PortA,L0467
	brset	0,PortA,L046A
	brset	0,PortA,L046D
	brset	0,PortA,L0470
	brset	0,PortA,L0473
	brset	0,PortA,L0476
	brset	0,PortA,L0479
	brset	0,PortA,L047C
	brset	0,PortA,L047F
	brset	0,PortA,L0482
	brset	0,PortA,L0485
	brset	0,PortA,L0488
	brset	0,PortA,L048B
	brset	0,PortA,L048E
	brset	0,PortA,L0491
	brset	0,PortA,L0494
	brset	0,PortA,L0497
	brset	0,PortA,L049A
	brset	0,PortA,L049D
	brset	0,PortA,L04A0
	brset	0,PortA,L04A3
	brset	0,PortA,L04A6
	brset	0,PortA,L04A9
	brset	0,PortA,L04AC
	brset	0,PortA,L04AF
	brset	0,PortA,L04B2
	brset	0,PortA,L04B5
	brset	0,PortA,L04B8
	brset	0,PortA,L04BB
	brset	0,PortA,L04BE
	brset	0,PortA,L04C1
	brset	0,PortA,L04C4
	brset	0,PortA,L04C7
	brset	0,PortA,L04CA
	brset	0,PortA,L04CD
	brset	0,PortA,L04D0
	brset	0,PortA,L04D3
	brset	0,PortA,L04D6
	brset	0,PortA,L04D9
	brset	0,PortA,L04DC
	brset	0,PortA,L04DF
	brset	0,PortA,L04E2
	brset	0,PortA,L04E5
	brset	0,PortA,L04E8
	brset	0,PortA,L04EB
	brset	0,PortA,L04EE
	brset	0,PortA,L04F1
	brset	0,PortA,L04F4
	brset	0,PortA,L04F7
	brset	0,PortA,L04FA
	brset	0,PortA,L04FD
	brset	0,PortA,L0500
	brset	0,PortA,L0503
	brset	0,PortA,L0506
	brset	0,PortA,L0509
	brset	0,PortA,L050C
	brset	0,PortA,L050F
	brset	0,PortA,L0512
	brset	0,PortA,L0515
	brset	0,PortA,L0518
	brset	0,PortA,L051B
	brset	0,PortA,L051E
	brset	0,PortA,L0521
	brset	0,PortA,L0524
	brset	0,PortA,L0527
	brset	0,PortA,L052A
	brset	0,PortA,L052D
	brset	0,PortA,L0530
	brset	0,PortA,L0533
	brset	0,PortA,L0536
	brset	0,PortA,L0539
	brset	0,PortA,L053C
	brset	0,PortA,L053F
	brset	0,PortA,L0542
	brset	0,PortA,L0545
	brset	0,PortA,L0548
	brset	0,PortA,L054B
	brset	0,PortA,L054E
	brset	0,PortA,L0551
	brset	0,PortA,L0554
	brset	0,PortA,L0557
	brset	0,PortA,L055A
	brset	0,PortA,L055D
	brset	0,PortA,L0560
	brset	0,PortA,L0563
	brset	0,PortA,L0566
	brset	0,PortA,L0569
	brset	0,PortA,L056C
	brset	0,PortA,L056F
	brset	0,PortA,L0572
	brset	0,PortA,L0575
	brset	0,PortA,L0578
	brset	0,PortA,L057B
	brset	0,PortA,L057E
	brset	0,PortA,L0581
	brset	0,PortA,L0584
	brset	0,PortA,L0587
	brset	0,PortA,L058A
	brset	0,PortA,L058D
	brset	0,PortA,L0590
	brset	0,PortA,L0593
	brset	0,PortA,L0596
	brset	0,PortA,L0599
	brset	0,PortA,L059C
	brset	0,PortA,L059F
	brset	0,PortA,L05A2
	brset	0,PortA,L05A5
	brset	0,PortA,L05A8
	brset	0,PortA,L05AB
	brset	0,PortA,L05AE
	brset	0,PortA,L05B1
	brset	0,PortA,L05B4
	brset	0,PortA,L05B7
	brset	0,PortA,L05BA
	brset	0,PortA,L05BD
	brset	0,PortA,L05C0
	brset	0,PortA,L05C3
	brset	0,PortA,L05C6
	brset	0,PortA,L05C9
	brset	0,PortA,L05CC
	brset	0,PortA,L05CF
	brset	0,PortA,L05D2
	brset	0,PortA,L05D5
	brset	0,PortA,L05D8
	brset	0,PortA,L05DB
	brset	0,PortA,L05DE
	brset	0,PortA,L05E1
	brset	0,PortA,L05E4
	brset	0,PortA,L05E7
	brset	0,PortA,L05EA
	brset	0,PortA,L05ED
	brset	0,PortA,L05F0
	brset	0,PortA,L05F3
	brset	0,PortA,L05F6
	brset	0,PortA,L05F9
	brset	0,PortA,L05FC
	brset	0,PortA,L05FF
	brset	0,PortA,L0602
	brset	0,PortA,L0605
	brset	0,PortA,L0608
	brset	0,PortA,L060B
	brset	0,PortA,L060E
	brset	0,PortA,L0611
	brset	0,PortA,L0614
	brset	0,PortA,L0617
	brset	0,PortA,L061A
	brset	0,PortA,L061D
	brset	0,PortA,L0620
	brset	0,PortA,L0623
	brset	0,PortA,L0626
	brset	0,PortA,L0629
	brset	0,PortA,L062C
	brset	0,PortA,L062F
	brset	0,PortA,L0632
	brset	0,PortA,L0635
	brset	0,PortA,L0638
	brset	0,PortA,L063B
	brset	0,PortA,L063E
	brset	0,PortA,L0641
	brset	0,PortA,L0644
	brset	0,PortA,L0647
	brset	0,PortA,L064A
	brset	0,PortA,L064D
	brset	0,PortA,L0650
	brset	0,PortA,L0653
	brset	0,PortA,L0656
	brset	0,PortA,L0659
	brset	0,PortA,L065C
	brset	0,PortA,L065F
	brset	0,PortA,L0662
	brset	0,PortA,L0665
	brset	0,PortA,L0668
	brset	0,PortA,L066B
	brset	0,PortA,L066E
	brset	0,PortA,L0671
	brset	0,PortA,L0674
	brset	0,PortA,L0677
	brset	0,PortA,L067A
	brset	0,PortA,L067D
	brset	0,PortA,L0680
	brset	0,PortA,L0683
	brset	0,PortA,L0686
	brset	0,PortA,L0689
	brset	0,PortA,L068C
	brset	0,PortA,L068F
	brset	0,PortA,L0692
	brset	0,PortA,L0695
	brset	0,PortA,L0698
	brset	0,PortA,L069B
	brset	0,PortA,L069E
	brset	0,PortA,L06A1
	brset	0,PortA,L06A4
	brset	0,PortA,L06A7
	brset	0,PortA,L06AA
	brset	0,PortA,L06AD
	brset	0,PortA,L06B0
	brset	0,PortA,L06B3
	brset	0,PortA,L06B6
	brset	0,PortA,L06B9
	brset	0,PortA,L06BC
	brset	0,PortA,L06BF
	brset	0,PortA,L06C2
	brset	0,PortA,L06C5
	brset	0,PortA,L06C8
	brset	0,PortA,L06CB
	brset	0,PortA,L06CE
	brset	0,PortA,L06D1
	brset	0,PortA,L06D4
	brset	0,PortA,L06D7
	brset	0,PortA,L06DA
	brset	0,PortA,L06DD
	brset	0,PortA,L06E0
	brset	0,PortA,L06E3
	brset	0,PortA,L06E6
	brset	0,PortA,L06E9
	brset	0,PortA,L06EC
	brset	0,PortA,L06EF
	brset	0,PortA,L06F2
	brset	0,PortA,L06F5
	brset	0,PortA,L06F8
	brset	0,PortA,L06FB
	brset	0,PortA,L06FE
	brset	0,PortA,L0701
	brset	0,PortA,L0704
	brset	0,PortA,L0707
	brset	0,PortA,L070A
	brset	0,PortA,L070D
	brset	0,PortA,L0710
	brset	0,PortA,L0713
	brset	0,PortA,L0716
	brset	0,PortA,L0719
	brset	0,PortA,L071C
	brset	0,PortA,L071F
	brset	0,PortA,L0722
	brset	0,PortA,L0725
	brset	0,PortA,L0728
	brset	0,PortA,L072B
	brset	0,PortA,L072E
	brset	0,PortA,L0731
	brset	0,PortA,L0734
	brset	0,PortA,L0737
	brset	0,PortA,L073A
	brset	0,PortA,L073D
	brset	0,PortA,L0740
	brset	0,PortA,L0743
	brset	0,PortA,L0746
	brset	0,PortA,L0749
	brset	0,PortA,L074C
	brset	0,PortA,L074F
	brset	0,PortA,L0752
	brset	0,PortA,L0755
	brset	0,PortA,L0758
	brset	0,PortA,L075B
	brset	0,PortA,L075E
	brset	0,PortA,L0761
	brset	0,PortA,L0764
	brset	0,PortA,L0767
	brset	0,PortA,L076A
	brset	0,PortA,L076D
	brset	0,PortA,L0770
	brset	0,PortA,L0773
	brset	0,PortA,L0776
	brset	0,PortA,L0779
	brset	0,PortA,L077C
	brset	0,PortA,L077F
	brset	0,PortA,L0782
	brset	0,PortA,L0785
	brset	0,PortA,L0788
	brset	0,PortA,L078B
	brset	0,PortA,L078E
	brset	0,PortA,L0791
	brset	0,PortA,L0794
	brset	0,PortA,L0797
	brset	0,PortA,L079A
	brset	0,PortA,L079D
	brset	0,PortA,L07A0
	brset	0,PortA,L07A3
	brset	0,PortA,L07A6
	brset	0,PortA,L07A9
	brset	0,PortA,L07AC
	brset	0,PortA,L07AF
	brset	0,PortA,L07B2
	brset	0,PortA,L07B5
	brset	0,PortA,L07B8
	brset	0,PortA,L07BB
	brset	0,PortA,L07BE
	brset	0,PortA,L07C1
	brset	0,PortA,L07C4
	brset	0,PortA,L07C7
	brset	0,PortA,L07CA
	brset	0,PortA,L07CD
	brset	0,PortA,L07D0
	brset	0,PortA,L07D3
	brset	0,PortA,L07D6
	brset	0,PortA,L07D9
	brset	0,PortA,L07DC
	brset	0,PortA,L07DF
	brset	0,PortA,L07E2
	brset	0,PortA,L07E5
	brset	0,PortA,L07E8
	brset	0,PortA,L07EB
	brset	0,PortA,L07EE
	brset	0,PortA,L07F1
	brset	0,PortA,L07F4
	brset	0,PortA,L07F7
	brset	0,PortA,L07FA
	brset	0,PortA,L07FD
	brset	0,PortA,L0000
	brset	0,PortA,L0003
	brset	0,PortA,L0006
	brset	0,PortA,L0009
	brset	0,PortA,L000C
	brset	0,PortA,L000F
	brset	0,PortA,L0012
	brset	0,PortA,L0015
	brset	0,PortA,L0018
	brset	0,PortA,L001B
	brset	0,PortA,L001E
	brset	0,PortA,L0021
	brset	0,PortA,L0024
	brset	0,PortA,L0027
	brset	0,PortA,L002A
	brset	0,PortA,L002D
	brset	0,PortA,L0030
	brset	0,PortA,L0033
	brset	0,PortA,L0036
	brset	0,PortA,L0039
	brset	0,PortA,L003C
	brset	0,PortA,L003F
	brset	0,PortA,L0042
	brset	0,PortA,L0045
	brset	0,PortA,L0048
	brset	0,PortA,L004B
	brset	0,PortA,L004E
	brset	0,PortA,L0051
	brset	0,PortA,L0054
	brset	0,PortA,L0057
	brset	0,PortA,L005A
	brset	0,PortA,L005D
	brset	0,PortA,L0060
	brset	0,PortA,L0063
	brset	0,PortA,L0066
	brset	0,PortA,L0069
	brset	0,PortA,L006C
	brset	0,PortA,L006F
	brset	0,PortA,L0072
	brset	0,PortA,L0075
	brset	0,PortA,L0078
	brset	0,PortA,L007B
	brset	0,PortA,L007E
	brset	0,PortA,L0081
	brset	0,PortA,L0084
	brset	0,PortA,L0087
	brset	0,PortA,L008A
	brset	0,PortA,L008D
	brset	0,PortA,L0090
	brset	0,PortA,L0093
	brset	0,PortA,L0096
	brset	0,PortA,L0099
	brset	0,PortA,L009C
	brset	0,PortA,L009F
	brset	0,PortA,L00A2
	brset	0,PortA,L00A5
	brset	0,PortA,L00A8
	brset	0,PortA,L00AB
	brset	0,PortA,L00AE
	brset	0,PortA,L00B1
	brset	0,PortA,L00B4
	brset	0,PortA,L00B7
	brset	0,PortA,L00BA
	brset	0,PortA,L00BD
	brset	0,PortA,L00C0
	brset	0,PortA,L00C3
	brset	0,PortA,L00C6
	brset	0,PortA,L00C9
	brset	0,PortA,L00CC
	brset	0,PortA,L00CF
	brset	0,PortA,L00D2
	brset	0,PortA,L00D5
	brset	0,PortA,L00D8
	brset	0,PortA,L00DB
	brset	0,PortA,L00DE
	brset	0,PortA,L00E1
	brset	0,PortA,L00E4
	brset	0,PortA,L00E7
	brset	0,PortA,L00EA
	brset	0,PortA,L00ED
	brset	0,PortA,L00F0
	brset	0,PortA,L00F3
	brset	0,PortA,L00F6
	brset	0,PortA,L00F9
	brset	0,PortA,L00FC
	brset	0,PortA,L00FF
	brset	0,PortA,L0102
	brset	0,PortA,L0105
	brset	0,PortA,L0108
	brset	0,PortA,L010B
	brset	0,PortA,L010E
	brset	0,PortA,L0111
	brset	0,PortA,L0114
	brset	0,PortA,L0117
	brset	0,PortA,L011A
	brset	0,PortA,L011D
	brset	0,PortA,L0120
	brset	0,PortA,L0123
	brset	0,PortA,L0126
	brset	0,PortA,L0129
	brset	0,PortA,L012C
	brset	0,PortA,L012F
	brset	0,PortA,L0132
	brset	0,PortA,L0135
	brset	0,PortA,L0138
	brset	0,PortA,L013B
	brset	0,PortA,L013E
	brset	0,PortA,L0141
	brset	0,PortA,L0144
	brset	0,PortA,L0147
	brset	0,PortA,L014A
	brset	0,PortA,L014D
	brset	0,PortA,L0150
	brset	0,PortA,L0153
	brset	0,PortA,L0156
	brset	0,PortA,L0159
	brset	0,PortA,L015C
	brset	0,PortA,L015F
	brset	0,PortA,L0162
	brset	0,PortA,L0165
	brset	0,PortA,L0168
	brset	0,PortA,L016B
	brset	0,PortA,L016E
	brset	0,PortA,L0171
	brset	0,PortA,L0174
	brset	0,PortA,L0177
	brset	0,PortA,L017A
	brset	0,PortA,L017D
	brset	0,PortA,L0180
	brset	0,PortA,L0183
	brset	0,PortA,L0186
	brset	0,PortA,L0189
	brset	0,PortA,L018C
	brset	0,PortA,L018F
	brset	0,PortA,L0192
	brset	0,PortA,L0195
	brset	0,PortA,L0198
	brset	0,PortA,L019B
	brset	0,PortA,L019E
	brset	0,PortA,L01A1
	brset	0,PortA,L01A4
	brset	0,PortA,L01A7
	brset	0,PortA,L01AA
	brset	0,PortA,L01AD
	brset	0,PortA,L01B0
	brset	0,PortA,L01B3
	brset	0,PortA,L01B6
	brset	0,PortA,L01B9
	brset	0,PortA,L01BC
	brset	0,PortA,L01BF
	brset	0,PortA,L01C2
	brset	0,PortA,L01C5
	brset	0,PortA,L01C8
	brset	0,PortA,L01CB
	brset	0,PortA,L01CE
	brset	0,PortA,L01D1
	brset	0,PortA,L01D4
	brset	0,PortA,L01D7
	brset	0,PortA,L01DA
	brset	0,PortA,L01DD
	brset	0,PortA,L01E0
	brset	0,PortA,L01E3
	brset	0,PortA,L01E6
	brset	0,PortA,L01E9
	brset	0,PortA,L01EC
	brset	0,PortA,L01EF
	brset	0,PortA,L01F2
	brset	0,PortA,L01F5
	brset	0,PortA,L01F8
	brset	0,PortA,L01FB
	brset	0,PortA,L01FE
	brset	0,PortA,L0201
	brset	0,PortA,L0204
	brset	0,PortA,L0207
	brset	0,PortA,L020A
	brset	0,PortA,L020D
	brset	0,PortA,L0210
	brset	0,PortA,L0213
	brset	0,PortA,L0216
	brset	0,PortA,L0219
	brset	0,PortA,L021C
	brset	0,PortA,L021F
	brset	0,PortA,L0222
	brset	0,PortA,L0225
	brset	0,PortA,L0228
	brset	0,PortA,L022B
	brset	0,PortA,L022E
	brset	0,PortA,L0231
	brset	0,PortA,L0234
	brset	0,PortA,L0237
	brset	0,PortA,L023A
	brset	0,PortA,L023D
	brset	0,PortA,L0240
	brset	0,PortA,L0243
	brset	0,PortA,L0246
	brset	0,PortA,L0249
	brset	0,PortA,L024C
	brset	0,PortA,L024F
	brset	0,PortA,L0252
	brset	0,PortA,L0255
	brset	0,PortA,L0258
	brset	0,PortA,L025B
	brset	0,PortA,L025E
	brset	0,PortA,L0261
	brset	0,PortA,L0264
	brset	0,PortA,L0267
	brset	0,PortA,L026A
	brset	0,PortA,L026D
	brset	0,PortA,L0270
	brset	0,PortA,L0273
	brset	0,PortA,L0276
	brset	0,PortA,L0279
	brset	0,PortA,L027C
	brset	0,PortA,L027F
	brset	0,PortA,L0282
	brset	0,PortA,L0285
	brset	0,PortA,L0288
	brset	0,PortA,L028B
	brset	0,PortA,L028E
	brset	0,PortA,L0291
	brset	0,PortA,L0294
	brset	0,PortA,L0297
	brset	0,PortA,L029A
	brset	0,PortA,L029D
	brset	0,PortA,L02A0
	brset	0,PortA,L02A3
	brset	0,PortA,L02A6
	brset	0,PortA,L02A9
	brset	0,PortA,L02AC
	brset	0,PortA,L02AF
	brset	0,PortA,L02B2
	brset	0,PortA,L02B5
	brset	0,PortA,L02B8
	brset	0,PortA,L02BB
	brset	0,PortA,L02BE
	brset	0,PortA,L02C1
	brset	0,PortA,L02C4
	brset	0,PortA,L02C7
	brset	0,PortA,L02CA
	brset	0,PortA,L02CD
	brset	0,PortA,L02D0
	brset	0,PortA,L02D3
	brset	0,PortA,L02D6
	brset	0,PortA,L02D9
	brset	0,PortA,L02DC
	brset	0,PortA,L02DF
	brset	0,PortA,L02E2
	brset	0,PortA,L02E5
	brset	0,PortA,L02E8
	brset	0,PortA,L02EB
	brset	0,PortA,L02EE
	brset	0,PortA,L02F1
	brset	0,PortA,L02F4
	brset	0,PortA,L02F7
	brset	0,PortA,L02FA
	brset	0,PortA,L02FD
	brset	0,PortA,L0300
	brset	0,PortA,L0303
	brset	0,PortA,L0306
	brset	0,PortA,L0309
	brset	0,PortA,L030C
	brset	0,PortA,L030F
	brset	0,PortA,L0312
	brset	0,PortA,L0315
	brset	0,PortA,L0318
	brset	0,PortA,L031B
	brset	0,PortA,L031E
	brset	0,PortA,L0321
	brset	0,PortA,L0324
	brset	0,PortA,L0327
	brset	0,PortA,L032A
	brset	0,PortA,L032D
	brset	0,PortA,L0330
	brset	0,PortA,L0333
	brset	0,PortA,L0336
	brset	0,PortA,L0339
	brset	0,PortA,L033C
	brset	0,PortA,L033F
	brset	0,PortA,L0342
	brset	0,PortA,L0345
	brset	0,PortA,L0348
	brset	0,PortA,L034B
	brset	0,PortA,L034E
	brset	0,PortA,L0351
	brset	0,PortA,L0354
	brset	0,PortA,L0357
	brset	0,PortA,L035A
	brset	0,PortA,L035D
	brset	0,PortA,L0360
	brset	0,PortA,L0363
	brset	0,PortA,L0366
	brset	0,PortA,L0369
	brset	0,PortA,L036C
	brset	0,PortA,L036F
	brset	0,PortA,L0372
	brset	0,PortA,L0375
	brset	0,PortA,L0378
	brset	0,PortA,L037B
	brset	0,PortA,L037E
	brset	0,PortA,L0381
	brset	0,PortA,L0384
	brset	0,PortA,L0387
	brset	0,PortA,L038A
	brset	0,PortA,L038D
	brset	0,PortA,L0390
	brset	0,PortA,L0393
	brset	0,PortA,L0396
	brset	0,PortA,L0399
	brset	0,PortA,L039C
	brset	0,PortA,L039F
	brset	0,PortA,L03A2
	brset	0,PortA,L03A5
	brset	0,PortA,L03A8
	brset	0,PortA,L03AB
	brset	0,PortA,L03AE
	brset	0,PortA,L03B1
	brset	0,PortA,L03B4
	brset	0,PortA,L03B7
	brset	0,PortA,L03BA
	brset	0,PortA,L03BD
	brset	0,PortA,L03C0
	brset	0,PortA,L03C3
	brset	0,PortA,L03C6
	brset	0,PortA,L03C9
	brset	0,PortA,L03CC
	brset	0,PortA,L03CF
	brset	0,PortA,L03D2
	brset	0,PortA,L03D5
	brset	0,PortA,L03D8
	brset	0,PortA,L03DB
	brset	0,PortA,L03DE
	brset	0,PortA,L03E1
	brset	0,PortA,L03E4
	brset	0,PortA,L03E7
	brset	0,PortA,L03EA
	brset	0,PortA,L03ED
	brset	0,PortA,L03F0
	brset	0,PortA,L03F3
	brset	0,PortA,L03F6
	brset	0,PortA,L03F9
	brset	0,PortA,L03FC
	brset	0,PortA,L03FF
	brset	0,PortA,L0402
	brset	0,PortA,L0405
	brset	0,PortA,L0408
	brset	0,PortA,L040B
	brset	0,PortA,L040E
	brset	0,PortA,L0411
	brset	0,PortA,L0414
	brset	0,PortA,L0417
	brset	0,PortA,L041A
	brset	0,PortA,L041D
	brset	0,PortA,L0420
	brset	0,PortA,L0423
	brset	0,PortA,L0426
	brset	0,PortA,L0429
	brset	0,PortA,L042C
	brset	0,PortA,L042F
	brset	0,PortA,L0432
	brset	0,PortA,L0435
	brset	0,PortA,L0438
	brset	0,PortA,L043B
	brset	0,PortA,L043E
	brset	0,PortA,L0441
	brset	0,PortA,L0444
	brset	0,PortA,L0447
	brset	0,PortA,L044A
	brset	0,PortA,L044D
	brset	0,PortA,L0450
	brset	0,PortA,L0453
	brset	0,PortA,L0456
	brset	0,PortA,L0459
	brset	0,PortA,L045C
	brset	0,PortA,L045F
	brset	0,PortA,L0462
	brset	0,PortA,L0465
	brset	0,PortA,L0468
	brset	0,PortA,L046B
	brset	0,PortA,L046E
	brset	0,PortA,L0471
	brset	0,PortA,L0474
	brset	0,PortA,L0477
	brset	0,PortA,L047A
	brset	0,PortA,L047D
	brset	0,PortA,L0480
	brset	0,PortA,L0483
	brset	0,PortA,L0486
	brset	0,PortA,L0489
	brset	0,PortA,L048C
	brset	0,PortA,L048F
	brset	0,PortA,L0492
	brset	0,PortA,L0495
	brset	0,PortA,L0498
	brset	0,PortA,L049B
	brset	0,PortA,L049E
	brset	0,PortA,L04A1
	brset	0,PortA,L04A4
	brset	0,PortA,L04A7
	brset	0,PortA,L04AA
	brset	0,PortA,L04AD
	brset	0,PortA,L04B0
	brset	0,PortA,L04B3
	brset	0,PortA,L04B6
	brset	0,PortA,L04B9
	brset	0,PortA,L04BC
	brset	0,PortA,L04BF
	brset	0,PortA,L04C2
	brset	0,PortA,L04C5
	brset	0,PortA,L04C8
	brset	0,PortA,L04CB
	brset	0,PortA,L04CE
	brset	0,PortA,L04D1
	brset	0,PortA,L04D4
	brset	0,PortA,L04D7
	brset	0,PortA,L04DA
	brset	0,PortA,L04DD
	brset	0,PortA,L04E0
	brset	0,PortA,L04E3
	brset	0,PortA,L04E6
	brset	0,PortA,L04E9
	brset	0,PortA,L04EC
	brset	0,PortA,L04EF
	brset	0,PortA,L04F2
	brset	0,PortA,L04F5
	brset	0,PortA,L04F8
	brset	0,PortA,L04FB
	brset	0,PortA,L04FE
	brset	0,PortA,L0501
	brset	0,PortA,L0504
	brset	0,PortA,L0507
	brset	0,PortA,L050A
	brset	0,PortA,L050D
	brset	0,PortA,L0510
	brset	0,PortA,L0513
	brset	0,PortA,L0516
	brset	0,PortA,L0519
	brset	0,PortA,L051C
	brset	0,PortA,L051F
	brset	0,PortA,L0522
	brset	0,PortA,L0525
	brset	0,PortA,L0528
	brset	0,PortA,L052B
	brset	0,PortA,L052E
	brset	0,PortA,L0531
	brset	0,PortA,L0534
	brset	0,PortA,L0537
	brset	0,PortA,L053A
	brset	0,PortA,L053D
	brset	0,PortA,L0540
	brset	0,PortA,L0543
	brset	0,PortA,L0546
	brset	0,PortA,L0549
	brset	0,PortA,L054C
	brset	0,PortA,L054F
	brset	0,PortA,L0552
	brset	0,PortA,L0555
	brset	0,PortA,L0558
	brset	0,PortA,L055B
	brset	0,PortA,L055E
	brset	0,PortA,L0561
	brset	0,PortA,L0564
	brset	0,PortA,L0567
	brset	0,PortA,L056A
	brset	0,PortA,L056D
	brset	0,PortA,L0570
	brset	0,PortA,L0573
	brset	0,PortA,L0576
	brset	0,PortA,L0579
	brset	0,PortA,L057C
	brset	0,PortA,L057F
	brset	0,PortA,L0582
	brset	0,PortA,L0585
	brset	0,PortA,L0588
	brset	0,PortA,L058B
	brset	0,PortA,L058E
	brset	0,PortA,L0591
	brset	0,PortA,L0594
	brset	0,PortA,L0597
	brset	0,PortA,L059A
	brset	0,PortA,L059D
	brset	0,PortA,L05A0
	brset	0,PortA,L05A3
	brset	0,PortA,L05A6
	brset	0,PortA,L05A9
	brset	0,PortA,L05AC
	brset	0,PortA,L05AF
	brset	0,PortA,L05B2
	brset	0,PortA,L05B5
	brset	0,PortA,L05B8
	brset	0,PortA,L05BB
	brset	0,PortA,L05BE
	brset	0,PortA,L05C1
	brset	0,PortA,L05C4
	brset	0,PortA,L05C7
	brset	0,PortA,L05CA
	brset	0,PortA,L05CD
	brset	0,PortA,L05D0
	brset	0,PortA,L05D3
	brset	0,PortA,L05D6
	brset	0,PortA,L05D9
	brset	0,PortA,L05DC
	brset	0,PortA,L05DF
	brset	0,PortA,L05E2
	brset	0,PortA,L05E5
	brset	0,PortA,L05E8
	brset	0,PortA,L05EB
	brset	0,PortA,L05EE
	brset	0,PortA,L05F1
	brset	0,PortA,L05F4
	brset	0,PortA,L05F7
	brset	0,PortA,L05FA
	brset	0,PortA,L05FD
	brset	0,PortA,L0600
