{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace portBus led -pg 1 -y 80 -defaultsOSRD
preplace inst uart_wrapper_0 -pg 1 -lvl 5 -y 530 -defaultsOSRD
preplace inst uart_wrapper_1 -pg 1 -lvl 3 -y 990 -defaultsOSRD
preplace inst core_wrapper_0 -pg 1 -lvl 2 -y 540 -defaultsOSRD
preplace inst map_wrapper_0 -pg 1 -lvl 2 -y 160 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -y 720 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 5 -y 180 -defaultsOSRD
preplace inst uart_sender_0 -pg 1 -lvl 2 -y 960 -defaultsOSRD
preplace inst sim_clk_gen_0 -pg 1 -lvl 1 -y 70 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 180 -defaultsOSRD
preplace inst axi_uartlite_1 -pg 1 -lvl 4 -y 1010 -defaultsOSRD
preplace netloc blk_mem_gen_1_douta 1 1 4 80 310 720 200 N 200 N
preplace netloc uart_wrapper_0_tx_done 1 1 5 60 640 700J 620 N 620 N 620 1680
preplace netloc sim_clk_gen_0_sync_rst 1 1 5 20 830 690J 830 1070 760 1340 300 1710
preplace netloc uart_wrapper_0_axi 1 5 1 1690
preplace netloc core_wrapper_0_port_data_mem_addr 1 1 2 100 330 690
preplace netloc map_wrapper_0_t_valid 1 2 3 N 180 N 180 1320
preplace netloc uart_wrapper_1_u_ready 1 1 3 120 860 NJ 860 1020
preplace netloc uart_sender_0_t_data 1 2 1 710
preplace netloc map_wrapper_0_addr 1 2 3 N 120 N 120 1360
preplace netloc uart_wrapper_0_axi1 1 3 1 1060
preplace netloc core_wrapper_0_is_load_instr 1 1 2 120 320 720
preplace netloc map_wrapper_0_stall 1 1 2 120 370 700
preplace netloc map_wrapper_0_din 1 2 3 N 100 N 100 1370
preplace netloc uart_sender_0_r_valid 1 2 1 670
preplace netloc axi_uartlite_0_tx 1 4 3 N 1000 NJ 1000 1940
preplace netloc uart_wrapper_0_rx_done 1 1 5 70 630 NJ 630 N 630 N 630 1690
preplace netloc uart_sender_0_t_valid 1 2 1 670
preplace netloc sim_clk_gen_0_clk 1 1 5 30 1060 720 1080 1050 720 1330 290 1680
preplace netloc axi_uartlite_1_tx 1 4 3 N 1020 NJ 1020 1950
preplace netloc uart_wrapper_0_r_data 1 1 5 50 810 NJ 810 N 810 N 810 1700
preplace netloc map_wrapper_0_write_enable 1 2 3 N 140 N 140 1350
preplace netloc map_wrapper_0_led 1 2 5 720J 70 N 70 N 70 N 70 1950
preplace netloc blk_mem_gen_0_douta 1 1 4 100 740 NJ 740 NJ 740 NJ
preplace netloc core_wrapper_0_port_data_mem_data_we 1 1 2 110 340 680
preplace netloc core_wrapper_0_port_data_mem_din 1 1 2 90 350 670
preplace netloc map_wrapper_0_t_data 1 2 3 N 160 N 160 1300
preplace netloc uart_wrapper_0_u_ready 1 1 5 40 820 NJ 820 N 820 N 820 1710
preplace netloc uart_wrapper_1_rx_done 1 1 3 120 1090 NJ 1090 1020
preplace netloc map_wrapper_0_c_dout 1 1 2 110 360 710
preplace netloc map_wrapper_0_r_valid 1 2 3 710 210 N 210 1310
preplace netloc core_wrapper_0_fetch_pc 1 2 3 N 500 N 500 1300
preplace netloc uart_wrapper_1_r_data 1 1 3 100 840 NJ 840 1040
preplace netloc uart_wrapper_1_tx_done 1 1 3 110 850 NJ 850 1030
levelinfo -pg 1 -250 -80 420 870 1190 1530 1830 1980 -top -250 -bot 1190
",
}
0
