arch = "AArch64"
name = "ISA2+poreleaserelease+fencembonceonce+poonceacquire"
mapping = "1:X0=r0,2:X2=r1,2:X0=r0"
hash = "ed3c653b069fdf4d892af9392219052c"
cycle = "FreAcquireRelease PodWWReleaseRelease RfeReleaseOnce FenceMbdRWOnceOnce RfeOnceOnce PodRROnceAcquire"
relax = "FreAcquireRelease RfeReleaseOnce"
safe = "PodRROnceAcquire RfeOnceOnce FenceMbdRWOnceOnce PodWWReleaseRelease"
prefetch = "0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T"
com = "Rf Rf Fr"
orig = "PodWWReleaseRelease RfeReleaseOnce FenceMbdRWOnceOnce RfeOnceOnce PodRROnceAcquire FreAcquireRelease"
symbolic = ["x", "y", "z"]

[thread.0]
init = { X0 = "x", X1 = "y" }
code = """
	MOV W2,#1
	STLR W2,[X0]
	MOV W2,#1
	STLR W2,[X1]
"""

[thread.1]
init = { X1 = "y", X2 = "z" }
code = """
	LDR W0,[X1]
	DMB SY
	MOV W3,#1
	STR W3,[X2]
"""

[thread.2]
init = { X1 = "z", X3 = "x" }
code = """
	LDR W0,[X1]
	LDAR W2,[X3]
"""

[final]
expect = "sat"
assertion = "1:X0 = 1 & 2:X0 = 1 & 2:X2 = 0"
