Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/lookahead2/lookahead2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/lookahead2/lookahead2.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/Users/student/lookahead2/lookahead2.srcs/sources_1/new/main.vhd:84]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/Users/student/lookahead2/lookahead2.srcs/sources_1/new/main.vhd:85]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/Users/student/lookahead2/lookahead2.srcs/sources_1/new/main.vhd:89]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/Users/student/lookahead2/lookahead2.srcs/sources_1/new/main.vhd:95]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/student/lookahead2/lookahead2.srcs/sources_1/new/main.vhd:42]
INFO: [VRFC 10-240] VHDL file C:/Users/student/lookahead2/lookahead2.srcs/sources_1/new/main.vhd ignored due to errors
