#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14a76bec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14a7a2680 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x14a7c0550_0 .net "active", 0 0, L_0x14a7c9880;  1 drivers
v0x14a7c0600_0 .var "clk", 0 0;
v0x14a7c0710_0 .var "clk_enable", 0 0;
v0x14a7c07a0_0 .net "data_address", 31 0, v0x14a7be530_0;  1 drivers
v0x14a7c0830_0 .net "data_read", 0 0, L_0x14a7c8ec0;  1 drivers
v0x14a7c08c0_0 .var "data_readdata", 31 0;
v0x14a7c0950_0 .net "data_write", 0 0, L_0x14a7c8950;  1 drivers
v0x14a7c09e0_0 .net "data_writedata", 31 0, v0x14a7b72f0_0;  1 drivers
v0x14a7c0ab0_0 .net "instr_address", 31 0, L_0x14a7c99b0;  1 drivers
v0x14a7c0bc0_0 .var "instr_readdata", 31 0;
v0x14a7c0c50_0 .net "register_v0", 31 0, L_0x14a7c7200;  1 drivers
v0x14a7c0d20_0 .var "reset", 0 0;
S_0x14a76e870 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x14a7a2680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14a7c23c0 .functor OR 1, L_0x14a7c2070, L_0x14a7c2280, C4<0>, C4<0>;
L_0x14a7c24b0 .functor BUFZ 1, L_0x14a7c1b60, C4<0>, C4<0>, C4<0>;
L_0x14a7c28e0 .functor AND 1, L_0x14a7c1b60, L_0x14a7c2a30, C4<1>, C4<1>;
L_0x14a7c2bb0 .functor OR 1, L_0x14a7c28e0, L_0x14a7c2950, C4<0>, C4<0>;
L_0x14a7c2ce0 .functor OR 1, L_0x14a7c2bb0, L_0x14a7c2760, C4<0>, C4<0>;
L_0x14a7c2e00 .functor OR 1, L_0x14a7c2ce0, L_0x14a7c40a0, C4<0>, C4<0>;
L_0x14a7c2eb0 .functor OR 1, L_0x14a7c2e00, L_0x14a7c3b30, C4<0>, C4<0>;
L_0x14a7c3a40 .functor AND 1, L_0x14a7c3550, L_0x14a7c3670, C4<1>, C4<1>;
L_0x14a7c3b30 .functor OR 1, L_0x14a7c32f0, L_0x14a7c3a40, C4<0>, C4<0>;
L_0x14a7c40a0 .functor AND 1, L_0x14a7c3820, L_0x14a7c3d50, C4<1>, C4<1>;
L_0x14a7c4600 .functor OR 1, L_0x14a7c3f40, L_0x14a7c4270, C4<0>, C4<0>;
L_0x14a7c2680 .functor OR 1, L_0x14a7c49f0, L_0x14a7c4ca0, C4<0>, C4<0>;
L_0x14a7c4fd0 .functor AND 1, L_0x14a7c44c0, L_0x14a7c2680, C4<1>, C4<1>;
L_0x14a7c51d0 .functor OR 1, L_0x14a7c4e60, L_0x14a7c5310, C4<0>, C4<0>;
L_0x14a7c5660 .functor OR 1, L_0x14a7c51d0, L_0x14a7c5540, C4<0>, C4<0>;
L_0x14a7c50c0 .functor AND 1, L_0x14a7c1b60, L_0x14a7c5660, C4<1>, C4<1>;
L_0x14a7c53f0 .functor AND 1, L_0x14a7c1b60, L_0x14a7c5850, C4<1>, C4<1>;
L_0x14a7c5710 .functor AND 1, L_0x14a7c1b60, L_0x14a7c3920, C4<1>, C4<1>;
L_0x14a7c6310 .functor AND 1, v0x14a7be410_0, v0x14a7c0250_0, C4<1>, C4<1>;
L_0x14a7c6380 .functor AND 1, L_0x14a7c6310, L_0x14a7c2eb0, C4<1>, C4<1>;
L_0x14a7c64b0 .functor OR 1, L_0x14a7c3b30, L_0x14a7c40a0, C4<0>, C4<0>;
L_0x14a7c7270 .functor BUFZ 32, L_0x14a7c6e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a7c7360 .functor BUFZ 32, L_0x14a7c7110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a7c82d0 .functor AND 1, v0x14a7c0710_0, L_0x14a7c50c0, C4<1>, C4<1>;
L_0x14a7c8340 .functor AND 1, L_0x14a7c82d0, v0x14a7be410_0, C4<1>, C4<1>;
L_0x14a7c6b80 .functor AND 1, L_0x14a7c8340, L_0x14a7c8520, C4<1>, C4<1>;
L_0x14a7c8800 .functor AND 1, v0x14a7be410_0, v0x14a7c0250_0, C4<1>, C4<1>;
L_0x14a7c8950 .functor AND 1, L_0x14a7c8800, L_0x14a7c3080, C4<1>, C4<1>;
L_0x14a7c85c0 .functor OR 1, L_0x14a7c8a00, L_0x14a7c8aa0, C4<0>, C4<0>;
L_0x14a7c8e50 .functor AND 1, L_0x14a7c85c0, L_0x14a7c86b0, C4<1>, C4<1>;
L_0x14a7c8ec0 .functor OR 1, L_0x14a7c2760, L_0x14a7c8e50, C4<0>, C4<0>;
L_0x14a7c9880 .functor BUFZ 1, v0x14a7be410_0, C4<0>, C4<0>, C4<0>;
L_0x14a7c99b0 .functor BUFZ 32, v0x14a7be4a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a7b96e0_0 .net *"_ivl_100", 31 0, L_0x14a7c3cb0;  1 drivers
L_0x1400784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7b9770_0 .net *"_ivl_103", 25 0, L_0x1400784d8;  1 drivers
L_0x140078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7b9800_0 .net/2u *"_ivl_104", 31 0, L_0x140078520;  1 drivers
v0x14a7b9890_0 .net *"_ivl_106", 0 0, L_0x14a7c3820;  1 drivers
v0x14a7b9920_0 .net *"_ivl_109", 5 0, L_0x14a7c3ea0;  1 drivers
L_0x140078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14a7b99c0_0 .net/2u *"_ivl_110", 5 0, L_0x140078568;  1 drivers
v0x14a7b9a70_0 .net *"_ivl_112", 0 0, L_0x14a7c3d50;  1 drivers
v0x14a7b9b10_0 .net *"_ivl_116", 31 0, L_0x14a7c41d0;  1 drivers
L_0x1400785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7b9bc0_0 .net *"_ivl_119", 25 0, L_0x1400785b0;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14a7b9cd0_0 .net/2u *"_ivl_12", 5 0, L_0x1400780a0;  1 drivers
L_0x1400785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14a7b9d80_0 .net/2u *"_ivl_120", 31 0, L_0x1400785f8;  1 drivers
v0x14a7b9e30_0 .net *"_ivl_122", 0 0, L_0x14a7c3f40;  1 drivers
v0x14a7b9ed0_0 .net *"_ivl_124", 31 0, L_0x14a7c43e0;  1 drivers
L_0x140078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7b9f80_0 .net *"_ivl_127", 25 0, L_0x140078640;  1 drivers
L_0x140078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14a7ba030_0 .net/2u *"_ivl_128", 31 0, L_0x140078688;  1 drivers
v0x14a7ba0e0_0 .net *"_ivl_130", 0 0, L_0x14a7c4270;  1 drivers
v0x14a7ba180_0 .net *"_ivl_134", 31 0, L_0x14a7c4750;  1 drivers
L_0x1400786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7ba310_0 .net *"_ivl_137", 25 0, L_0x1400786d0;  1 drivers
L_0x140078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7ba3a0_0 .net/2u *"_ivl_138", 31 0, L_0x140078718;  1 drivers
v0x14a7ba450_0 .net *"_ivl_140", 0 0, L_0x14a7c44c0;  1 drivers
v0x14a7ba4f0_0 .net *"_ivl_143", 5 0, L_0x14a7c4b00;  1 drivers
L_0x140078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14a7ba5a0_0 .net/2u *"_ivl_144", 5 0, L_0x140078760;  1 drivers
v0x14a7ba650_0 .net *"_ivl_146", 0 0, L_0x14a7c49f0;  1 drivers
v0x14a7ba6f0_0 .net *"_ivl_149", 5 0, L_0x14a7c4dc0;  1 drivers
L_0x1400787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14a7ba7a0_0 .net/2u *"_ivl_150", 5 0, L_0x1400787a8;  1 drivers
v0x14a7ba850_0 .net *"_ivl_152", 0 0, L_0x14a7c4ca0;  1 drivers
v0x14a7ba8f0_0 .net *"_ivl_155", 0 0, L_0x14a7c2680;  1 drivers
v0x14a7ba990_0 .net *"_ivl_159", 1 0, L_0x14a7c5130;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14a7baa40_0 .net/2u *"_ivl_16", 5 0, L_0x1400780e8;  1 drivers
L_0x1400787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14a7baaf0_0 .net/2u *"_ivl_160", 1 0, L_0x1400787f0;  1 drivers
v0x14a7baba0_0 .net *"_ivl_162", 0 0, L_0x14a7c4e60;  1 drivers
L_0x140078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14a7bac40_0 .net/2u *"_ivl_164", 5 0, L_0x140078838;  1 drivers
v0x14a7bacf0_0 .net *"_ivl_166", 0 0, L_0x14a7c5310;  1 drivers
v0x14a7ba220_0 .net *"_ivl_169", 0 0, L_0x14a7c51d0;  1 drivers
L_0x140078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14a7baf80_0 .net/2u *"_ivl_170", 5 0, L_0x140078880;  1 drivers
v0x14a7bb010_0 .net *"_ivl_172", 0 0, L_0x14a7c5540;  1 drivers
v0x14a7bb0a0_0 .net *"_ivl_175", 0 0, L_0x14a7c5660;  1 drivers
L_0x1400788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x14a7bb130_0 .net/2u *"_ivl_178", 5 0, L_0x1400788c8;  1 drivers
v0x14a7bb1d0_0 .net *"_ivl_180", 0 0, L_0x14a7c5850;  1 drivers
L_0x140078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x14a7bb270_0 .net/2u *"_ivl_184", 5 0, L_0x140078910;  1 drivers
v0x14a7bb320_0 .net *"_ivl_186", 0 0, L_0x14a7c3920;  1 drivers
L_0x140078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14a7bb3c0_0 .net/2u *"_ivl_194", 4 0, L_0x140078958;  1 drivers
v0x14a7bb470_0 .net *"_ivl_197", 4 0, L_0x14a7c5f40;  1 drivers
v0x14a7bb520_0 .net *"_ivl_199", 4 0, L_0x14a7c5dd0;  1 drivers
v0x14a7bb5d0_0 .net *"_ivl_20", 31 0, L_0x14a7c1ed0;  1 drivers
v0x14a7bb680_0 .net *"_ivl_200", 4 0, L_0x14a7c5e70;  1 drivers
v0x14a7bb730_0 .net *"_ivl_205", 0 0, L_0x14a7c6310;  1 drivers
v0x14a7bb7d0_0 .net *"_ivl_209", 0 0, L_0x14a7c64b0;  1 drivers
L_0x1400789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14a7bb870_0 .net/2u *"_ivl_210", 31 0, L_0x1400789a0;  1 drivers
v0x14a7bb920_0 .net *"_ivl_212", 31 0, L_0x14a7c54a0;  1 drivers
v0x14a7bb9d0_0 .net *"_ivl_214", 31 0, L_0x14a7c5fe0;  1 drivers
v0x14a7bba80_0 .net *"_ivl_216", 31 0, L_0x14a7c6850;  1 drivers
v0x14a7bbb30_0 .net *"_ivl_218", 31 0, L_0x14a7c6710;  1 drivers
v0x14a7bbbe0_0 .net *"_ivl_227", 0 0, L_0x14a7c82d0;  1 drivers
v0x14a7bbc80_0 .net *"_ivl_229", 0 0, L_0x14a7c8340;  1 drivers
L_0x140078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7bbd20_0 .net *"_ivl_23", 25 0, L_0x140078130;  1 drivers
v0x14a7bbdd0_0 .net *"_ivl_230", 31 0, L_0x14a7c8480;  1 drivers
L_0x140078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7bbe80_0 .net *"_ivl_233", 30 0, L_0x140078ac0;  1 drivers
L_0x140078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a7bbf30_0 .net/2u *"_ivl_234", 31 0, L_0x140078b08;  1 drivers
v0x14a7bbfe0_0 .net *"_ivl_236", 0 0, L_0x14a7c8520;  1 drivers
L_0x140078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a7bc080_0 .net/2u *"_ivl_24", 31 0, L_0x140078178;  1 drivers
v0x14a7bc130_0 .net *"_ivl_241", 0 0, L_0x14a7c8800;  1 drivers
L_0x140078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x14a7bc1d0_0 .net/2u *"_ivl_244", 5 0, L_0x140078b50;  1 drivers
L_0x140078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x14a7bc280_0 .net/2u *"_ivl_248", 5 0, L_0x140078b98;  1 drivers
v0x14a7bc330_0 .net *"_ivl_255", 0 0, L_0x14a7c86b0;  1 drivers
v0x14a7bad90_0 .net *"_ivl_257", 0 0, L_0x14a7c8e50;  1 drivers
v0x14a7bae30_0 .net *"_ivl_26", 0 0, L_0x14a7c2070;  1 drivers
v0x14a7baed0_0 .net *"_ivl_261", 15 0, L_0x14a7c92f0;  1 drivers
v0x14a7bc3c0_0 .net *"_ivl_262", 17 0, L_0x14a7c8b80;  1 drivers
L_0x140078c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a7bc470_0 .net *"_ivl_265", 1 0, L_0x140078c28;  1 drivers
v0x14a7bc520_0 .net *"_ivl_268", 15 0, L_0x14a7c95a0;  1 drivers
L_0x140078c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a7bc5d0_0 .net *"_ivl_270", 1 0, L_0x140078c70;  1 drivers
v0x14a7bc680_0 .net *"_ivl_273", 0 0, L_0x14a7c94d0;  1 drivers
L_0x140078cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x14a7bc730_0 .net/2u *"_ivl_274", 13 0, L_0x140078cb8;  1 drivers
L_0x140078d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7bc7e0_0 .net/2u *"_ivl_276", 13 0, L_0x140078d00;  1 drivers
v0x14a7bc890_0 .net *"_ivl_278", 13 0, L_0x14a7c9640;  1 drivers
v0x14a7bc940_0 .net *"_ivl_28", 31 0, L_0x14a7c2190;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7bc9f0_0 .net *"_ivl_31", 25 0, L_0x1400781c0;  1 drivers
L_0x140078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14a7bcaa0_0 .net/2u *"_ivl_32", 31 0, L_0x140078208;  1 drivers
v0x14a7bcb50_0 .net *"_ivl_34", 0 0, L_0x14a7c2280;  1 drivers
v0x14a7bcbf0_0 .net *"_ivl_4", 31 0, L_0x14a7c1a30;  1 drivers
v0x14a7bcca0_0 .net *"_ivl_41", 2 0, L_0x14a7c2560;  1 drivers
L_0x140078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x14a7bcd50_0 .net/2u *"_ivl_42", 2 0, L_0x140078250;  1 drivers
v0x14a7bce00_0 .net *"_ivl_47", 2 0, L_0x14a7c2840;  1 drivers
L_0x140078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14a7bceb0_0 .net/2u *"_ivl_48", 2 0, L_0x140078298;  1 drivers
v0x14a7bcf60_0 .net *"_ivl_53", 0 0, L_0x14a7c2a30;  1 drivers
v0x14a7bd000_0 .net *"_ivl_55", 0 0, L_0x14a7c28e0;  1 drivers
v0x14a7bd0a0_0 .net *"_ivl_57", 0 0, L_0x14a7c2bb0;  1 drivers
v0x14a7bd140_0 .net *"_ivl_59", 0 0, L_0x14a7c2ce0;  1 drivers
v0x14a7bd1e0_0 .net *"_ivl_61", 0 0, L_0x14a7c2e00;  1 drivers
v0x14a7bd280_0 .net *"_ivl_65", 2 0, L_0x14a7c2fc0;  1 drivers
L_0x1400782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x14a7bd330_0 .net/2u *"_ivl_66", 2 0, L_0x1400782e0;  1 drivers
L_0x140078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7bd3e0_0 .net *"_ivl_7", 25 0, L_0x140078010;  1 drivers
v0x14a7bd490_0 .net *"_ivl_70", 31 0, L_0x14a7c3250;  1 drivers
L_0x140078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7bd540_0 .net *"_ivl_73", 25 0, L_0x140078328;  1 drivers
L_0x140078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14a7bd5f0_0 .net/2u *"_ivl_74", 31 0, L_0x140078370;  1 drivers
v0x14a7bd6a0_0 .net *"_ivl_76", 0 0, L_0x14a7c32f0;  1 drivers
v0x14a7bd740_0 .net *"_ivl_78", 31 0, L_0x14a7c34b0;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7bd7f0_0 .net/2u *"_ivl_8", 31 0, L_0x140078058;  1 drivers
L_0x1400783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7bd8a0_0 .net *"_ivl_81", 25 0, L_0x1400783b8;  1 drivers
L_0x140078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a7bd950_0 .net/2u *"_ivl_82", 31 0, L_0x140078400;  1 drivers
v0x14a7bda00_0 .net *"_ivl_84", 0 0, L_0x14a7c3550;  1 drivers
v0x14a7bdaa0_0 .net *"_ivl_87", 0 0, L_0x14a7c3410;  1 drivers
v0x14a7bdb50_0 .net *"_ivl_88", 31 0, L_0x14a7c3720;  1 drivers
L_0x140078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7bdc00_0 .net *"_ivl_91", 30 0, L_0x140078448;  1 drivers
L_0x140078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a7bdcb0_0 .net/2u *"_ivl_92", 31 0, L_0x140078490;  1 drivers
v0x14a7bdd60_0 .net *"_ivl_94", 0 0, L_0x14a7c3670;  1 drivers
v0x14a7bde00_0 .net *"_ivl_97", 0 0, L_0x14a7c3a40;  1 drivers
v0x14a7bdea0_0 .net "active", 0 0, L_0x14a7c9880;  alias, 1 drivers
v0x14a7bdf40_0 .net "alu_op1", 31 0, L_0x14a7c7270;  1 drivers
v0x14a7bdfe0_0 .net "alu_op2", 31 0, L_0x14a7c7360;  1 drivers
v0x14a7be080_0 .net "alui_instr", 0 0, L_0x14a7c2950;  1 drivers
v0x14a7be120_0 .net "b_flag", 0 0, v0x14a7b51b0_0;  1 drivers
v0x14a7be1d0_0 .net "b_imm", 17 0, L_0x14a7c93b0;  1 drivers
v0x14a7be260_0 .net "b_offset", 31 0, L_0x14a7c97a0;  1 drivers
v0x14a7be2f0_0 .net "clk", 0 0, v0x14a7c0600_0;  1 drivers
v0x14a7be380_0 .net "clk_enable", 0 0, v0x14a7c0710_0;  1 drivers
v0x14a7be410_0 .var "cpu_active", 0 0;
v0x14a7be4a0_0 .var "curr_addr", 31 0;
v0x14a7be530_0 .var "data_address", 31 0;
v0x14a7be5d0_0 .net "data_read", 0 0, L_0x14a7c8ec0;  alias, 1 drivers
v0x14a7be670_0 .net "data_readdata", 31 0, v0x14a7c08c0_0;  1 drivers
v0x14a7be750_0 .net "data_write", 0 0, L_0x14a7c8950;  alias, 1 drivers
v0x14a7be7f0_0 .net "data_writedata", 31 0, v0x14a7b72f0_0;  alias, 1 drivers
v0x14a7be890_0 .var "delay_slot", 31 0;
v0x14a7be930_0 .net "effective_addr", 31 0, v0x14a7b5570_0;  1 drivers
v0x14a7be9d0_0 .net "funct_code", 5 0, L_0x14a7c1990;  1 drivers
v0x14a7bea80_0 .net "hi_out", 31 0, v0x14a7b7700_0;  1 drivers
v0x14a7beb40_0 .net "hl_reg_enable", 0 0, L_0x14a7c6b80;  1 drivers
v0x14a7bec10_0 .net "instr_address", 31 0, L_0x14a7c99b0;  alias, 1 drivers
v0x14a7becb0_0 .net "instr_opcode", 5 0, L_0x14a7c1830;  1 drivers
v0x14a7bed50_0 .net "instr_readdata", 31 0, v0x14a7c0bc0_0;  1 drivers
v0x14a7bee20_0 .net "j_imm", 0 0, L_0x14a7c4600;  1 drivers
v0x14a7beec0_0 .net "j_reg", 0 0, L_0x14a7c4fd0;  1 drivers
v0x14a7bef60_0 .net "link_const", 0 0, L_0x14a7c3b30;  1 drivers
v0x14a7bf000_0 .net "link_reg", 0 0, L_0x14a7c40a0;  1 drivers
v0x14a7bf0a0_0 .net "lo_out", 31 0, v0x14a7b7e30_0;  1 drivers
v0x14a7bf140_0 .net "load_data", 31 0, v0x14a7b6660_0;  1 drivers
v0x14a7bf1f0_0 .net "load_instr", 0 0, L_0x14a7c2760;  1 drivers
v0x14a7bf280_0 .net "lw", 0 0, L_0x14a7c1c80;  1 drivers
v0x14a7bf320_0 .net "mfhi", 0 0, L_0x14a7c53f0;  1 drivers
v0x14a7bf3c0_0 .net "mflo", 0 0, L_0x14a7c5710;  1 drivers
v0x14a7bf460_0 .net "movefrom", 0 0, L_0x14a7c23c0;  1 drivers
v0x14a7bf500_0 .net "muldiv", 0 0, L_0x14a7c50c0;  1 drivers
v0x14a7bf5a0_0 .var "next_delay_slot", 31 0;
v0x14a7bf650_0 .net "partial_store", 0 0, L_0x14a7c85c0;  1 drivers
v0x14a7bf6f0_0 .net "r_format", 0 0, L_0x14a7c1b60;  1 drivers
v0x14a7bf790_0 .net "reg_a_read_data", 31 0, L_0x14a7c6e60;  1 drivers
v0x14a7bf850_0 .net "reg_a_read_index", 4 0, L_0x14a7c5cf0;  1 drivers
v0x14a7bf900_0 .net "reg_b_read_data", 31 0, L_0x14a7c7110;  1 drivers
v0x14a7bf990_0 .net "reg_b_read_index", 4 0, L_0x14a7c5930;  1 drivers
v0x14a7bfa50_0 .net "reg_dst", 0 0, L_0x14a7c24b0;  1 drivers
v0x14a7bfae0_0 .net "reg_write", 0 0, L_0x14a7c2eb0;  1 drivers
v0x14a7bfb80_0 .net "reg_write_data", 31 0, L_0x14a7c6ae0;  1 drivers
v0x14a7bfc40_0 .net "reg_write_enable", 0 0, L_0x14a7c6380;  1 drivers
v0x14a7bfcf0_0 .net "reg_write_index", 4 0, L_0x14a7c61b0;  1 drivers
v0x14a7bfda0_0 .net "register_v0", 31 0, L_0x14a7c7200;  alias, 1 drivers
v0x14a7bfe50_0 .net "reset", 0 0, v0x14a7c0d20_0;  1 drivers
v0x14a7bfee0_0 .net "result", 31 0, v0x14a7b59c0_0;  1 drivers
v0x14a7bff90_0 .net "result_hi", 31 0, v0x14a7b5360_0;  1 drivers
v0x14a7c0060_0 .net "result_lo", 31 0, v0x14a7b54c0_0;  1 drivers
v0x14a7c0130_0 .net "sb", 0 0, L_0x14a7c8a00;  1 drivers
v0x14a7c01c0_0 .net "sh", 0 0, L_0x14a7c8aa0;  1 drivers
v0x14a7c0250_0 .var "state", 0 0;
v0x14a7c02f0_0 .net "store_instr", 0 0, L_0x14a7c3080;  1 drivers
v0x14a7c0390_0 .net "sw", 0 0, L_0x14a7c1df0;  1 drivers
E_0x14a7a9d70/0 .event edge, v0x14a7b51b0_0, v0x14a7be890_0, v0x14a7be260_0, v0x14a7bee20_0;
E_0x14a7a9d70/1 .event edge, v0x14a7b5410_0, v0x14a7beec0_0, v0x14a7b8af0_0;
E_0x14a7a9d70 .event/or E_0x14a7a9d70/0, E_0x14a7a9d70/1;
E_0x14a7ac0a0 .event edge, v0x14a7b6fd0_0, v0x14a7b5570_0;
L_0x14a7c1830 .part v0x14a7c0bc0_0, 26, 6;
L_0x14a7c1990 .part v0x14a7c0bc0_0, 0, 6;
L_0x14a7c1a30 .concat [ 6 26 0 0], L_0x14a7c1830, L_0x140078010;
L_0x14a7c1b60 .cmp/eq 32, L_0x14a7c1a30, L_0x140078058;
L_0x14a7c1c80 .cmp/eq 6, L_0x14a7c1830, L_0x1400780a0;
L_0x14a7c1df0 .cmp/eq 6, L_0x14a7c1830, L_0x1400780e8;
L_0x14a7c1ed0 .concat [ 6 26 0 0], L_0x14a7c1830, L_0x140078130;
L_0x14a7c2070 .cmp/eq 32, L_0x14a7c1ed0, L_0x140078178;
L_0x14a7c2190 .concat [ 6 26 0 0], L_0x14a7c1830, L_0x1400781c0;
L_0x14a7c2280 .cmp/eq 32, L_0x14a7c2190, L_0x140078208;
L_0x14a7c2560 .part L_0x14a7c1830, 3, 3;
L_0x14a7c2760 .cmp/eq 3, L_0x14a7c2560, L_0x140078250;
L_0x14a7c2840 .part L_0x14a7c1830, 3, 3;
L_0x14a7c2950 .cmp/eq 3, L_0x14a7c2840, L_0x140078298;
L_0x14a7c2a30 .reduce/nor L_0x14a7c50c0;
L_0x14a7c2fc0 .part L_0x14a7c1830, 3, 3;
L_0x14a7c3080 .cmp/eq 3, L_0x14a7c2fc0, L_0x1400782e0;
L_0x14a7c3250 .concat [ 6 26 0 0], L_0x14a7c1830, L_0x140078328;
L_0x14a7c32f0 .cmp/eq 32, L_0x14a7c3250, L_0x140078370;
L_0x14a7c34b0 .concat [ 6 26 0 0], L_0x14a7c1830, L_0x1400783b8;
L_0x14a7c3550 .cmp/eq 32, L_0x14a7c34b0, L_0x140078400;
L_0x14a7c3410 .part v0x14a7c0bc0_0, 20, 1;
L_0x14a7c3720 .concat [ 1 31 0 0], L_0x14a7c3410, L_0x140078448;
L_0x14a7c3670 .cmp/eq 32, L_0x14a7c3720, L_0x140078490;
L_0x14a7c3cb0 .concat [ 6 26 0 0], L_0x14a7c1830, L_0x1400784d8;
L_0x14a7c3820 .cmp/eq 32, L_0x14a7c3cb0, L_0x140078520;
L_0x14a7c3ea0 .part v0x14a7c0bc0_0, 0, 6;
L_0x14a7c3d50 .cmp/eq 6, L_0x14a7c3ea0, L_0x140078568;
L_0x14a7c41d0 .concat [ 6 26 0 0], L_0x14a7c1830, L_0x1400785b0;
L_0x14a7c3f40 .cmp/eq 32, L_0x14a7c41d0, L_0x1400785f8;
L_0x14a7c43e0 .concat [ 6 26 0 0], L_0x14a7c1830, L_0x140078640;
L_0x14a7c4270 .cmp/eq 32, L_0x14a7c43e0, L_0x140078688;
L_0x14a7c4750 .concat [ 6 26 0 0], L_0x14a7c1830, L_0x1400786d0;
L_0x14a7c44c0 .cmp/eq 32, L_0x14a7c4750, L_0x140078718;
L_0x14a7c4b00 .part v0x14a7c0bc0_0, 0, 6;
L_0x14a7c49f0 .cmp/eq 6, L_0x14a7c4b00, L_0x140078760;
L_0x14a7c4dc0 .part v0x14a7c0bc0_0, 0, 6;
L_0x14a7c4ca0 .cmp/eq 6, L_0x14a7c4dc0, L_0x1400787a8;
L_0x14a7c5130 .part L_0x14a7c1990, 3, 2;
L_0x14a7c4e60 .cmp/eq 2, L_0x14a7c5130, L_0x1400787f0;
L_0x14a7c5310 .cmp/eq 6, L_0x14a7c1990, L_0x140078838;
L_0x14a7c5540 .cmp/eq 6, L_0x14a7c1990, L_0x140078880;
L_0x14a7c5850 .cmp/eq 6, L_0x14a7c1990, L_0x1400788c8;
L_0x14a7c3920 .cmp/eq 6, L_0x14a7c1990, L_0x140078910;
L_0x14a7c5cf0 .part v0x14a7c0bc0_0, 21, 5;
L_0x14a7c5930 .part v0x14a7c0bc0_0, 16, 5;
L_0x14a7c5f40 .part v0x14a7c0bc0_0, 11, 5;
L_0x14a7c5dd0 .part v0x14a7c0bc0_0, 16, 5;
L_0x14a7c5e70 .functor MUXZ 5, L_0x14a7c5dd0, L_0x14a7c5f40, L_0x14a7c24b0, C4<>;
L_0x14a7c61b0 .functor MUXZ 5, L_0x14a7c5e70, L_0x140078958, L_0x14a7c3b30, C4<>;
L_0x14a7c54a0 .arith/sum 32, v0x14a7be890_0, L_0x1400789a0;
L_0x14a7c5fe0 .functor MUXZ 32, v0x14a7b59c0_0, v0x14a7b6660_0, L_0x14a7c2760, C4<>;
L_0x14a7c6850 .functor MUXZ 32, L_0x14a7c5fe0, v0x14a7b7e30_0, L_0x14a7c5710, C4<>;
L_0x14a7c6710 .functor MUXZ 32, L_0x14a7c6850, v0x14a7b7700_0, L_0x14a7c53f0, C4<>;
L_0x14a7c6ae0 .functor MUXZ 32, L_0x14a7c6710, L_0x14a7c54a0, L_0x14a7c64b0, C4<>;
L_0x14a7c8480 .concat [ 1 31 0 0], v0x14a7c0250_0, L_0x140078ac0;
L_0x14a7c8520 .cmp/eq 32, L_0x14a7c8480, L_0x140078b08;
L_0x14a7c8a00 .cmp/eq 6, L_0x14a7c1830, L_0x140078b50;
L_0x14a7c8aa0 .cmp/eq 6, L_0x14a7c1830, L_0x140078b98;
L_0x14a7c86b0 .reduce/nor v0x14a7c0250_0;
L_0x14a7c92f0 .part v0x14a7c0bc0_0, 0, 16;
L_0x14a7c8b80 .concat [ 16 2 0 0], L_0x14a7c92f0, L_0x140078c28;
L_0x14a7c95a0 .part L_0x14a7c8b80, 0, 16;
L_0x14a7c93b0 .concat [ 2 16 0 0], L_0x140078c70, L_0x14a7c95a0;
L_0x14a7c94d0 .part L_0x14a7c93b0, 17, 1;
L_0x14a7c9640 .functor MUXZ 14, L_0x140078d00, L_0x140078cb8, L_0x14a7c94d0, C4<>;
L_0x14a7c97a0 .concat [ 18 14 0 0], L_0x14a7c93b0, L_0x14a7c9640;
S_0x14a76bb50 .scope module, "cpu_alu" "alu" 4 134, 5 1 0, S_0x14a76e870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14a7ade70_0 .net *"_ivl_10", 15 0, L_0x14a7c7c60;  1 drivers
L_0x140078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7b4d60_0 .net/2u *"_ivl_14", 15 0, L_0x140078a78;  1 drivers
v0x14a7b4e00_0 .net *"_ivl_17", 15 0, L_0x14a7c7da0;  1 drivers
v0x14a7b4eb0_0 .net *"_ivl_5", 0 0, L_0x14a7c75b0;  1 drivers
v0x14a7b4f60_0 .net *"_ivl_6", 15 0, L_0x14a7c4ba0;  1 drivers
v0x14a7b5050_0 .net *"_ivl_9", 15 0, L_0x14a7c7960;  1 drivers
v0x14a7b5100_0 .net "addr_rt", 4 0, L_0x14a7c8010;  1 drivers
v0x14a7b51b0_0 .var "b_flag", 0 0;
v0x14a7b5250_0 .net "funct", 5 0, L_0x14a7c65a0;  1 drivers
v0x14a7b5360_0 .var "hi", 31 0;
v0x14a7b5410_0 .net "instructionword", 31 0, v0x14a7c0bc0_0;  alias, 1 drivers
v0x14a7b54c0_0 .var "lo", 31 0;
v0x14a7b5570_0 .var "memaddroffset", 31 0;
v0x14a7b5620_0 .var "multresult", 63 0;
v0x14a7b56d0_0 .net "op1", 31 0, L_0x14a7c7270;  alias, 1 drivers
v0x14a7b5780_0 .net "op2", 31 0, L_0x14a7c7360;  alias, 1 drivers
v0x14a7b5830_0 .net "opcode", 5 0, L_0x14a7c7510;  1 drivers
v0x14a7b59c0_0 .var "result", 31 0;
v0x14a7b5a50_0 .net "shamt", 4 0, L_0x14a7c7f70;  1 drivers
v0x14a7b5b00_0 .net/s "sign_op1", 31 0, L_0x14a7c7270;  alias, 1 drivers
v0x14a7b5bc0_0 .net/s "sign_op2", 31 0, L_0x14a7c7360;  alias, 1 drivers
v0x14a7b5c50_0 .net "simmediatedata", 31 0, L_0x14a7c7d00;  1 drivers
v0x14a7b5ce0_0 .net "simmediatedatas", 31 0, L_0x14a7c7d00;  alias, 1 drivers
v0x14a7b5d70_0 .net "uimmediatedata", 31 0, L_0x14a7c7e40;  1 drivers
v0x14a7b5e00_0 .net "unsign_op1", 31 0, L_0x14a7c7270;  alias, 1 drivers
v0x14a7b5ed0_0 .net "unsign_op2", 31 0, L_0x14a7c7360;  alias, 1 drivers
v0x14a7b5fb0_0 .var "unsigned_result", 31 0;
E_0x14a7875f0/0 .event edge, v0x14a7b5830_0, v0x14a7b56d0_0, v0x14a7b5c50_0, v0x14a7b5250_0;
E_0x14a7875f0/1 .event edge, v0x14a7b5780_0, v0x14a7b5a50_0, v0x14a7b5620_0, v0x14a7b5100_0;
E_0x14a7875f0/2 .event edge, v0x14a7b5d70_0, v0x14a7b5fb0_0;
E_0x14a7875f0 .event/or E_0x14a7875f0/0, E_0x14a7875f0/1, E_0x14a7875f0/2;
L_0x14a7c7510 .part v0x14a7c0bc0_0, 26, 6;
L_0x14a7c65a0 .part v0x14a7c0bc0_0, 0, 6;
L_0x14a7c75b0 .part v0x14a7c0bc0_0, 15, 1;
LS_0x14a7c4ba0_0_0 .concat [ 1 1 1 1], L_0x14a7c75b0, L_0x14a7c75b0, L_0x14a7c75b0, L_0x14a7c75b0;
LS_0x14a7c4ba0_0_4 .concat [ 1 1 1 1], L_0x14a7c75b0, L_0x14a7c75b0, L_0x14a7c75b0, L_0x14a7c75b0;
LS_0x14a7c4ba0_0_8 .concat [ 1 1 1 1], L_0x14a7c75b0, L_0x14a7c75b0, L_0x14a7c75b0, L_0x14a7c75b0;
LS_0x14a7c4ba0_0_12 .concat [ 1 1 1 1], L_0x14a7c75b0, L_0x14a7c75b0, L_0x14a7c75b0, L_0x14a7c75b0;
L_0x14a7c4ba0 .concat [ 4 4 4 4], LS_0x14a7c4ba0_0_0, LS_0x14a7c4ba0_0_4, LS_0x14a7c4ba0_0_8, LS_0x14a7c4ba0_0_12;
L_0x14a7c7960 .part v0x14a7c0bc0_0, 0, 16;
L_0x14a7c7c60 .concat [ 16 0 0 0], L_0x14a7c7960;
L_0x14a7c7d00 .concat [ 16 16 0 0], L_0x14a7c7c60, L_0x14a7c4ba0;
L_0x14a7c7da0 .part v0x14a7c0bc0_0, 0, 16;
L_0x14a7c7e40 .concat [ 16 16 0 0], L_0x14a7c7da0, L_0x140078a78;
L_0x14a7c7f70 .part v0x14a7c0bc0_0, 6, 5;
L_0x14a7c8010 .part v0x14a7c0bc0_0, 16, 5;
S_0x14a7b6100 .scope module, "cpu_load_block" "load_block" 4 147, 6 1 0, S_0x14a76e870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x14a7b63a0_0 .net "address", 31 0, v0x14a7b5570_0;  alias, 1 drivers
v0x14a7b6450_0 .net "datafromMem", 31 0, v0x14a7c08c0_0;  alias, 1 drivers
v0x14a7b64f0_0 .net "instr_word", 31 0, v0x14a7c0bc0_0;  alias, 1 drivers
v0x14a7b65c0_0 .net "opcode", 5 0, L_0x14a7c8110;  1 drivers
v0x14a7b6660_0 .var "out_transformed", 31 0;
v0x14a7b6750_0 .net "regword", 31 0, L_0x14a7c7110;  alias, 1 drivers
v0x14a7b6800_0 .net "whichbyte", 1 0, L_0x14a7c81b0;  1 drivers
E_0x14a7b6340/0 .event edge, v0x14a7b65c0_0, v0x14a7b6450_0, v0x14a7b6800_0, v0x14a7b5410_0;
E_0x14a7b6340/1 .event edge, v0x14a7b6750_0;
E_0x14a7b6340 .event/or E_0x14a7b6340/0, E_0x14a7b6340/1;
L_0x14a7c8110 .part v0x14a7c0bc0_0, 26, 6;
L_0x14a7c81b0 .part v0x14a7b5570_0, 0, 2;
S_0x14a7b6930 .scope module, "dut" "store_block" 4 204, 7 1 0, S_0x14a76e870;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14a7b6bd0_0 .net *"_ivl_1", 1 0, L_0x14a7c90b0;  1 drivers
L_0x140078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a7b6c90_0 .net *"_ivl_5", 0 0, L_0x140078be0;  1 drivers
v0x14a7b6d40_0 .net "bytenum", 2 0, L_0x14a7c8d60;  1 drivers
v0x14a7b6e00_0 .net "dataword", 31 0, v0x14a7c08c0_0;  alias, 1 drivers
v0x14a7b6ec0_0 .net "eff_addr", 31 0, v0x14a7b5570_0;  alias, 1 drivers
v0x14a7b6fd0_0 .net "opcode", 5 0, L_0x14a7c1830;  alias, 1 drivers
v0x14a7b7060_0 .net "regbyte", 7 0, L_0x14a7c9190;  1 drivers
v0x14a7b7110_0 .net "reghalfword", 15 0, L_0x14a7c9230;  1 drivers
v0x14a7b71c0_0 .net "regword", 31 0, L_0x14a7c7110;  alias, 1 drivers
v0x14a7b72f0_0 .var "storedata", 31 0;
E_0x14a7b6b70/0 .event edge, v0x14a7b6fd0_0, v0x14a7b6750_0, v0x14a7b6d40_0, v0x14a7b7060_0;
E_0x14a7b6b70/1 .event edge, v0x14a7b6450_0, v0x14a7b7110_0;
E_0x14a7b6b70 .event/or E_0x14a7b6b70/0, E_0x14a7b6b70/1;
L_0x14a7c90b0 .part v0x14a7b5570_0, 0, 2;
L_0x14a7c8d60 .concat [ 2 1 0 0], L_0x14a7c90b0, L_0x140078be0;
L_0x14a7c9190 .part L_0x14a7c7110, 0, 8;
L_0x14a7c9230 .part L_0x14a7c7110, 0, 16;
S_0x14a7b73c0 .scope module, "hi" "hl_reg" 4 171, 8 1 0, S_0x14a76e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14a7b7650_0 .net "clk", 0 0, v0x14a7c0600_0;  alias, 1 drivers
v0x14a7b7700_0 .var "data", 31 0;
v0x14a7b77b0_0 .net "data_in", 31 0, v0x14a7b5360_0;  alias, 1 drivers
v0x14a7b7880_0 .net "data_out", 31 0, v0x14a7b7700_0;  alias, 1 drivers
v0x14a7b7920_0 .net "enable", 0 0, L_0x14a7c6b80;  alias, 1 drivers
v0x14a7b7a00_0 .net "reset", 0 0, v0x14a7c0d20_0;  alias, 1 drivers
E_0x14a7b7600 .event posedge, v0x14a7b7650_0;
S_0x14a7b7b20 .scope module, "lo" "hl_reg" 4 163, 8 1 0, S_0x14a76e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14a7b7da0_0 .net "clk", 0 0, v0x14a7c0600_0;  alias, 1 drivers
v0x14a7b7e30_0 .var "data", 31 0;
v0x14a7b7ec0_0 .net "data_in", 31 0, v0x14a7b54c0_0;  alias, 1 drivers
v0x14a7b7f90_0 .net "data_out", 31 0, v0x14a7b7e30_0;  alias, 1 drivers
v0x14a7b8030_0 .net "enable", 0 0, L_0x14a7c6b80;  alias, 1 drivers
v0x14a7b8100_0 .net "reset", 0 0, v0x14a7c0d20_0;  alias, 1 drivers
S_0x14a7b8210 .scope module, "register" "regfile" 4 105, 9 1 0, S_0x14a76e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14a7c6e60 .functor BUFZ 32, L_0x14a7c69f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a7c7110 .functor BUFZ 32, L_0x14a7c6f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a7b8ea0_2 .array/port v0x14a7b8ea0, 2;
L_0x14a7c7200 .functor BUFZ 32, v0x14a7b8ea0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a7b8540_0 .net *"_ivl_0", 31 0, L_0x14a7c69f0;  1 drivers
v0x14a7b8600_0 .net *"_ivl_10", 6 0, L_0x14a7c6ff0;  1 drivers
L_0x140078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a7b86a0_0 .net *"_ivl_13", 1 0, L_0x140078a30;  1 drivers
v0x14a7b8740_0 .net *"_ivl_2", 6 0, L_0x14a7c6d40;  1 drivers
L_0x1400789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a7b87f0_0 .net *"_ivl_5", 1 0, L_0x1400789e8;  1 drivers
v0x14a7b88e0_0 .net *"_ivl_8", 31 0, L_0x14a7c6f50;  1 drivers
v0x14a7b8990_0 .net "r_clk", 0 0, v0x14a7c0600_0;  alias, 1 drivers
v0x14a7b8a60_0 .net "r_clk_enable", 0 0, v0x14a7c0710_0;  alias, 1 drivers
v0x14a7b8af0_0 .net "read_data1", 31 0, L_0x14a7c6e60;  alias, 1 drivers
v0x14a7b8c00_0 .net "read_data2", 31 0, L_0x14a7c7110;  alias, 1 drivers
v0x14a7b8c90_0 .net "read_reg1", 4 0, L_0x14a7c5cf0;  alias, 1 drivers
v0x14a7b8d40_0 .net "read_reg2", 4 0, L_0x14a7c5930;  alias, 1 drivers
v0x14a7b8df0_0 .net "register_v0", 31 0, L_0x14a7c7200;  alias, 1 drivers
v0x14a7b8ea0 .array "registers", 0 31, 31 0;
v0x14a7b9240_0 .net "reset", 0 0, v0x14a7c0d20_0;  alias, 1 drivers
v0x14a7b9310_0 .net "write_control", 0 0, L_0x14a7c6380;  alias, 1 drivers
v0x14a7b93a0_0 .net "write_data", 31 0, L_0x14a7c6ae0;  alias, 1 drivers
v0x14a7b9530_0 .net "write_reg", 4 0, L_0x14a7c61b0;  alias, 1 drivers
L_0x14a7c69f0 .array/port v0x14a7b8ea0, L_0x14a7c6d40;
L_0x14a7c6d40 .concat [ 5 2 0 0], L_0x14a7c5cf0, L_0x1400789e8;
L_0x14a7c6f50 .array/port v0x14a7b8ea0, L_0x14a7c6ff0;
L_0x14a7c6ff0 .concat [ 5 2 0 0], L_0x14a7c5930, L_0x140078a30;
S_0x14a7a1430 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x14a78d140 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x140043430 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14a7c0e30_0 .net "in", 31 0, o0x140043430;  0 drivers
v0x14a7c0ec0_0 .var "out", 31 0;
S_0x14a7a06c0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1400434f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14a7c0f50_0 .net "clk", 0 0, o0x1400434f0;  0 drivers
o0x140043520 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14a7c0fe0_0 .net "data_address", 31 0, o0x140043520;  0 drivers
o0x140043550 .functor BUFZ 1, C4<z>; HiZ drive
v0x14a7c1090_0 .net "data_read", 0 0, o0x140043550;  0 drivers
v0x14a7c1140_0 .var "data_readdata", 31 0;
o0x1400435b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14a7c11f0_0 .net "data_write", 0 0, o0x1400435b0;  0 drivers
o0x1400435e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14a7c12d0_0 .net "data_writedata", 31 0, o0x1400435e0;  0 drivers
S_0x14a772890 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x140043730 .functor BUFZ 1, C4<z>; HiZ drive
v0x14a7c1410_0 .net "clk", 0 0, o0x140043730;  0 drivers
v0x14a7c14c0_0 .var "curr_addr", 31 0;
o0x140043790 .functor BUFZ 1, C4<z>; HiZ drive
v0x14a7c1570_0 .net "enable", 0 0, o0x140043790;  0 drivers
o0x1400437c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14a7c1620_0 .net "next_addr", 31 0, o0x1400437c0;  0 drivers
o0x1400437f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14a7c16d0_0 .net "reset", 0 0, o0x1400437f0;  0 drivers
E_0x14a7ae210 .event posedge, v0x14a7c1410_0;
    .scope S_0x14a7b8210;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7b8ea0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14a7b8210;
T_1 ;
    %wait E_0x14a7b7600;
    %load/vec4 v0x14a7b9240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14a7b8a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14a7b9310_0;
    %load/vec4 v0x14a7b9530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14a7b93a0_0;
    %load/vec4 v0x14a7b9530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7b8ea0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14a76bb50;
T_2 ;
    %wait E_0x14a7875f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
    %load/vec4 v0x14a7b5830_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x14a7b5b00_0;
    %load/vec4 v0x14a7b5c50_0;
    %add;
    %store/vec4 v0x14a7b5570_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x14a7b5830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x14a7b5250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x14a7b5bc0_0;
    %ix/getv 4, v0x14a7b5a50_0;
    %shiftl 4;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x14a7b5bc0_0;
    %ix/getv 4, v0x14a7b5a50_0;
    %shiftr 4;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x14a7b5bc0_0;
    %ix/getv 4, v0x14a7b5a50_0;
    %shiftr/s 4;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x14a7b5bc0_0;
    %load/vec4 v0x14a7b5e00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x14a7b5bc0_0;
    %load/vec4 v0x14a7b5e00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x14a7b5bc0_0;
    %load/vec4 v0x14a7b5e00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x14a7b5b00_0;
    %pad/s 64;
    %load/vec4 v0x14a7b5bc0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14a7b5620_0, 0, 64;
    %load/vec4 v0x14a7b5620_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14a7b5360_0, 0, 32;
    %load/vec4 v0x14a7b5620_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14a7b54c0_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x14a7b5e00_0;
    %pad/u 64;
    %load/vec4 v0x14a7b5ed0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14a7b5620_0, 0, 64;
    %load/vec4 v0x14a7b5620_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14a7b5360_0, 0, 32;
    %load/vec4 v0x14a7b5620_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14a7b54c0_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x14a7b5b00_0;
    %load/vec4 v0x14a7b5bc0_0;
    %mod/s;
    %store/vec4 v0x14a7b5360_0, 0, 32;
    %load/vec4 v0x14a7b5b00_0;
    %load/vec4 v0x14a7b5bc0_0;
    %div/s;
    %store/vec4 v0x14a7b54c0_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ed0_0;
    %mod;
    %store/vec4 v0x14a7b5360_0, 0, 32;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ed0_0;
    %div;
    %store/vec4 v0x14a7b54c0_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x14a7b56d0_0;
    %store/vec4 v0x14a7b5360_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x14a7b56d0_0;
    %store/vec4 v0x14a7b54c0_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x14a7b5b00_0;
    %load/vec4 v0x14a7b5bc0_0;
    %add;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ed0_0;
    %add;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ed0_0;
    %sub;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ed0_0;
    %and;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ed0_0;
    %or;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ed0_0;
    %xor;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ed0_0;
    %or;
    %inv;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x14a7b5b00_0;
    %load/vec4 v0x14a7b5bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ed0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x14a7b5100_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x14a7b5b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x14a7b5b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x14a7b5b00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x14a7b5b00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x14a7b5b00_0;
    %load/vec4 v0x14a7b5bc0_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x14a7b5b00_0;
    %load/vec4 v0x14a7b5780_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x14a7b5b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x14a7b5b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7b51b0_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x14a7b5b00_0;
    %load/vec4 v0x14a7b5c50_0;
    %add;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5c50_0;
    %add;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x14a7b5b00_0;
    %load/vec4 v0x14a7b5c50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5ce0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5d70_0;
    %and;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5d70_0;
    %or;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x14a7b5e00_0;
    %load/vec4 v0x14a7b5d70_0;
    %xor;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x14a7b5d70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14a7b5fb0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x14a7b5fb0_0;
    %store/vec4 v0x14a7b59c0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14a7b6100;
T_3 ;
    %wait E_0x14a7b6340;
    %load/vec4 v0x14a7b65c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x14a7b6800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x14a7b6800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x14a7b6800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x14a7b6800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x14a7b64f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x14a7b6800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x14a7b6750_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x14a7b6750_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x14a7b6750_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x14a7b6800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6750_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6750_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x14a7b6450_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14a7b6750_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b6660_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14a7b7b20;
T_4 ;
    %wait E_0x14a7b7600;
    %load/vec4 v0x14a7b8100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a7b7e30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14a7b8030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14a7b7ec0_0;
    %assign/vec4 v0x14a7b7e30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14a7b73c0;
T_5 ;
    %wait E_0x14a7b7600;
    %load/vec4 v0x14a7b7a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a7b7700_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14a7b7920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14a7b77b0_0;
    %assign/vec4 v0x14a7b7700_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14a7b6930;
T_6 ;
    %wait E_0x14a7b6b70;
    %load/vec4 v0x14a7b6fd0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x14a7b71c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14a7b72f0_0, 4, 8;
    %load/vec4 v0x14a7b71c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14a7b72f0_0, 4, 8;
    %load/vec4 v0x14a7b71c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14a7b72f0_0, 4, 8;
    %load/vec4 v0x14a7b71c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14a7b72f0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14a7b6fd0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x14a7b6d40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x14a7b7060_0;
    %load/vec4 v0x14a7b6e00_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b72f0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x14a7b6e00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14a7b7060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6e00_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14a7b72f0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x14a7b6e00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14a7b7060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a7b6e00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b72f0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x14a7b6e00_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14a7b7060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b72f0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14a7b6fd0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x14a7b6d40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x14a7b7110_0;
    %load/vec4 v0x14a7b6e00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b72f0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x14a7b6e00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14a7b7110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7b72f0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14a76e870;
T_7 ;
    %wait E_0x14a7ac0a0;
    %load/vec4 v0x14a7becb0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14a7be930_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14a7be530_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14a76e870;
T_8 ;
    %wait E_0x14a7a9d70;
    %load/vec4 v0x14a7be120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14a7be890_0;
    %load/vec4 v0x14a7be260_0;
    %add;
    %store/vec4 v0x14a7bf5a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14a7bee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14a7be890_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14a7bed50_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14a7bf5a0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14a7beec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14a7bf790_0;
    %store/vec4 v0x14a7bf5a0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14a7be890_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14a7bf5a0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14a76e870;
T_9 ;
    %wait E_0x14a7b7600;
    %load/vec4 v0x14a7be380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14a7bfe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14a7be4a0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x14a7be890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a7be410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a7c0250_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14a7be410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14a7c0250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a7c0250_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x14a7c0250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a7c0250_0, 0;
    %load/vec4 v0x14a7be890_0;
    %assign/vec4 v0x14a7be4a0_0, 0;
    %load/vec4 v0x14a7bf5a0_0;
    %assign/vec4 v0x14a7be890_0, 0;
    %load/vec4 v0x14a7be4a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a7be410_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14a76e870;
T_10 ;
    %wait E_0x14a7b7600;
    %vpi_call/w 4 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 272 "$display", "reset=%h, clk_enable=%h", v0x14a7bfe50_0, v0x14a7be380_0 {0 0 0};
    %vpi_call/w 4 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x14a7bed50_0, v0x14a7bdea0_0, v0x14a7bfc40_0 {0 0 0};
    %vpi_call/w 4 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x14a7bf850_0, v0x14a7bf990_0 {0 0 0};
    %vpi_call/w 4 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x14a7bf790_0, v0x14a7bf900_0 {0 0 0};
    %vpi_call/w 4 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x14a7bfb80_0, v0x14a7bfee0_0, v0x14a7bfcf0_0, v0x14a7bf1f0_0 {0 0 0};
    %vpi_call/w 4 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x14a7bf500_0, v0x14a7c0060_0, v0x14a7bff90_0, v0x14a7bf0a0_0, v0x14a7bea80_0 {0 0 0};
    %vpi_call/w 4 278 "$display", "b_flag=%h, b_offset=%h", v0x14a7be120_0, v0x14a7be260_0 {0 0 0};
    %vpi_call/w 4 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x14a7be4a0_0, v0x14a7c0250_0, v0x14a7be890_0, v0x14a7bf5a0_0, v0x14a7beec0_0 {0 0 0};
    %vpi_call/w 4 280 "$display", "instr_address=%h", v0x14a7bec10_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x14a7a2680;
T_11 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7c0600_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14a7c0600_0;
    %inv;
    %store/vec4 v0x14a7c0600_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x14a7a2680;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7c0d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7c0710_0, 0, 1;
    %wait E_0x14a7b7600;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7c0d20_0, 0, 1;
    %wait E_0x14a7b7600;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x14a7c0bc0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x14a7c08c0_0, 0, 32;
    %wait E_0x14a7b7600;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x14a7c0bc0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x14a7c08c0_0, 0, 32;
    %wait E_0x14a7b7600;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x14a7c0bc0_0, 0, 32;
    %wait E_0x14a7b7600;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x14a7c0bc0_0, 0, 32;
    %wait E_0x14a7b7600;
    %delay 1, 0;
    %load/vec4 v0x14a7c09e0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x14a7c09e0_0 {0 0 0};
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x14a772890;
T_13 ;
    %wait E_0x14a7ae210;
    %load/vec4 v0x14a7c16d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14a7c14c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14a7c1570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x14a7c1620_0;
    %assign/vec4 v0x14a7c14c0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
