<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Application Tuning &mdash; Intel® QuickAssist Technology  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/copybutton.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/qat.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/clipboard.min.js"></script>
        <script src="../_static/copybutton.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Revision History" href="revision_history.html" />
    <link rel="prev" title="Software Design Guidelines" href="design_guidelines.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> Intel® QuickAssist Technology
          </a>
              <div class="version">
                Hardware Version 2.0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../qat_general/legal.html">Legal Notices &amp; Disclaimers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Intro/introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Intro/terminology.html">Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../RN/Linux/2.X/index.html">Release Notes - Linux*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../GSG/2.X/index.html">Getting Started Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../PG/index.html">Programmer’s Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VIRT/index.html">Virtualization Deployment Guide</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Performance Optimization Guide</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="design_guidelines.html">Software Design Guidelines</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Application Tuning</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#platform-level-optimizations">Platform-Level Optimizations</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#bios-configuration">BIOS Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#core-selection">Core Selection</a></li>
<li class="toctree-l4"><a class="reference internal" href="#memory-configuration">Memory Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#payload-alignment">Payload Alignment</a></li>
<li class="toctree-l4"><a class="reference internal" href="#numa-awareness">NUMA Awareness</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#intel-quickassist-technology-optimization">Intel QuickAssist Technology Optimization</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#disable-services-not-used">Disable Services Not Used</a></li>
<li class="toctree-l4"><a class="reference internal" href="#disable-parameter-checking">Disable Parameter Checking</a></li>
<li class="toctree-l4"><a class="reference internal" href="#adjusting-the-polling-interval">Adjusting the Polling Interval</a></li>
<li class="toctree-l4"><a class="reference internal" href="#application-enqueue-dequeue-tuning-in-intel-qat-multi-instances-under-stress-condition">Application enqueue/dequeue tuning in Intel QAT multi-instances under stress condition</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="revision_history.html">Revision History</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../qatlib/index.html">QATlib User’s Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../qat_general/contact.html">Contact &amp; Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../qat_general/collateral_list.html">Documentation &amp; Resources</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Intel® QuickAssist Technology</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">Performance Optimization Guide</a></li>
      <li class="breadcrumb-item active">Application Tuning</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="application-tuning">
<span id="qat-perf-opt-guide-application-tuning"></span><h1>Application Tuning<a class="headerlink" href="#application-tuning" title="Permalink to this headline"></a></h1>
<p>This chapter describes techniques you may employ to optimize your
application.</p>
<section id="platform-level-optimizations">
<h2>Platform-Level Optimizations<a class="headerlink" href="#platform-level-optimizations" title="Permalink to this headline"></a></h2>
<p>This section describes platform-level optimizations required to achieve
the best performance.</p>
<section id="bios-configuration">
<h3>BIOS Configuration<a class="headerlink" href="#bios-configuration" title="Permalink to this headline"></a></h3>
<p>In some cases, maximum performance may only be achieved with the
following BIOS configuration settings:</p>
<p>CPU Power and Performance:</p>
<ul class="simple">
<li><p>Intel<sup>®</sup> SpeedStep<sup>®</sup> technology is disabled</p></li>
<li><p>All C-states are disabled</p></li>
<li><p>Max CPU Performance is selected</p></li>
</ul>
</section>
<section id="core-selection">
<h3>Core Selection<a class="headerlink" href="#core-selection" title="Permalink to this headline"></a></h3>
<p>Using physical cores as opposed to hyper threads may result in higher
performance.</p>
</section>
<section id="memory-configuration">
<h3>Memory Configuration<a class="headerlink" href="#memory-configuration" title="Permalink to this headline"></a></h3>
<p>Ensure that memory is not a bottleneck. For instance, ensure that all
CPU nodes have enough local memory and can take advantage of available
memory channels.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>For optimal performance it is recommended to populate all the DIMMs around the CPU sockets in use.</p>
</div>
</section>
<section id="payload-alignment">
<span id="qat-perf-opt-guide-payload-alignment"></span><h3>Payload Alignment<a class="headerlink" href="#payload-alignment" title="Permalink to this headline"></a></h3>
<p>For optimal performance, data pointers should be at least 8-byte
aligned. In some cases, this is a requirement. Refer to the API for
details.</p>
<p>For optimal performance, all data passed to the Intel QuickAssist
Technology engines should be aligned to 64B. The <a class="reference external" href="https://cdrdv2.intel.com/v1/dl/getContent/709199?explicitVersion=true">Intel QuickAssist Technology Cryptographic API Reference Manual</a>
and the <a class="reference external" href="https://cdrdv2.intel.com/v1/dl/getContent/709201?explicitVersion=true">Intel QuickAssist Technology Data Compression API Reference Manual</a>
document the memory alignment requirements of each data structure
submitted for acceleration.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>The driver, firmware, and hardware handle unaligned <em>payload</em> memory without any functional issue but performance will be impacted.</p></li>
<li><p>It is common that packet payloads will not be aligned on a 64B
boundary in memory, as the alignment usually depends upon which
packet headers are present. In general, the mitigation for handling
this is to adjust the buffer pointer, length and cipher offsets
passed to hardware to make the pointer aligned. This works on the
assumption that there is a point in the packet, before the payload,
that is 64B aligned. See the diagram below for an illustration of
adjusted alignment in the context of encrypt/decrypt of an IPsec
packet.</p></li>
</ul>
</div>
<figure class="align-default">
<a class="reference internal image-reference" href="../_images/packet_encrypt_decrypt.png"><img alt="../_images/packet_encrypt_decrypt.png" src="../_images/packet_encrypt_decrypt.png" style="width: 5.33748in; height: 6.98197in;" /></a>
</figure>
</section>
<section id="numa-awareness">
<h3>NUMA Awareness<a class="headerlink" href="#numa-awareness" title="Permalink to this headline"></a></h3>
<p>For a dual processor system, memory allocated for data submitted to the
acceleration device should be allocated on the same node as the attached
acceleration device. This is to prevent having to fetch data for
processing on memory of the remote node.</p>
</section>
</section>
<section id="intel-quickassist-technology-optimization">
<h2>Intel QuickAssist Technology Optimization<a class="headerlink" href="#intel-quickassist-technology-optimization" title="Permalink to this headline"></a></h2>
<p>This section references parameters that can be modified in the
configuration file or build system to help maximize throughput and
minimize latency or reduce memory footprint. Refer to the <a class="reference internal" href="../PG/index.html"><span class="doc">Programmer’s Guide</span></a> for detailed descriptions of the
configuration file and its parameters.</p>
<section id="disable-services-not-used">
<h3>Disable Services Not Used<a class="headerlink" href="#disable-services-not-used" title="Permalink to this headline"></a></h3>
<p>The compression service, when enabled, impacts the throughput
performance of crypto services at larger packet sizes and vice versa.
This is due to partitioning of internal resources between the two
services when both are enabled. It is recommended to disable unused
services.</p>
</section>
<section id="disable-parameter-checking">
<h3>Disable Parameter Checking<a class="headerlink" href="#disable-parameter-checking" title="Permalink to this headline"></a></h3>
<p>Parameter checking results in more Intel architecture cycles consumed
by the driver. By default, parameter checking is enabled. This is
controlled by <code class="docutils literal notranslate"><span class="pre">ICP_PARAM_CHECK</span></code>, which can be set as an environment
variable or it can be controlled with the configure script option, if
available.</p>
</section>
<section id="adjusting-the-polling-interval">
<h3>Adjusting the Polling Interval<a class="headerlink" href="#adjusting-the-polling-interval" title="Permalink to this headline"></a></h3>
<p>This section describes how to get an indication of whether your
application is polling at the right frequency. As described in the <a class="reference internal" href="design_guidelines.html#qat-perf-opt-guide-polling-mode"><span class="std std-ref">Polling Mode</span></a> section
the rate of polling will impact latency, offload cost
and throughput. This section also describes two ways of
polling:</p>
<ul class="simple">
<li><p>Polling via a separate thread.</p></li>
<li><p>Polling within the same context as the submit thread.</p></li>
</ul>
<p>With option 1, there is limited control over the poll interval, unless a
real time operating system is employed. With option 2, the user can
control the interval to poll based on the number of submissions made.</p>
<p>Whichever method is employed, the user should start with a low frequency
of polling, and this will ensure maximum throughput is achieved.
Gradually increase the polling interval until the throughput starts to
drop. The polling interval just before throughput drops should be the
optimal for throughput and offload cost.</p>
<p>This method is only applicable where the submit rate is relatively
stable and the average packet size does not vary. To allow for
variances, a larger ring size is recommended, but this in turn will add
to the maximum latency.</p>
</section>
<section id="application-enqueue-dequeue-tuning-in-intel-qat-multi-instances-under-stress-condition">
<h3>Application enqueue/dequeue tuning in Intel QAT multi-instances under stress condition<a class="headerlink" href="#application-enqueue-dequeue-tuning-in-intel-qat-multi-instances-under-stress-condition" title="Permalink to this headline"></a></h3>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This applies only to platforms starting with Intel QAT Gen 4.</p>
</div>
<p>It is up to the application level to decide how many frames to enqueue/dequeue in a single burst, but different tunning
is expected across Intel QAT generations in multi-instances under stress conditions.</p>
<p>The common scheme for async engines usually enqueue a full burst size of frames to Intel QAT and the crypto dispatch function
dequeued from Intel QAT, the dequeue call back function is called periodically in a loop until full burst size of frames are dequeued.</p>
<p>This common scheme design works well for Intel QAT Gen 2 and Gen 3 platforms as the dequeue is more responsive, hence the application
always gets responses. For Intel QAT Gen 4 platform, if the dequeue requests been called are too aggressive, the Intel QAT is constantly
busy during stress, and it eventually cannot catch up filling the responses for the next dequeue. This behaviour can directly lead to
dequeue number constantly to be zero, even if some processes are already completed.</p>
<p>It is recommended for the application to always check the inflight number at the beginning before calling enqueue burst and don’t dequeue
as many as possible but only a certain number (e.g. 64) of frames that are enough to process. Then the enqueue and dequeue can be followed in turns.
This approach will make Intel QAT Gen 4 platforms more comfortable to process the queues across multiple instances concurrently.</p>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="design_guidelines.html" class="btn btn-neutral float-left" title="Software Design Guidelines" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="revision_history.html" class="btn btn-neutral float-right" title="Revision History" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright Intel Corporation.</p>
  </div>

   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>