-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity neural_network_neural_network_Pipeline_VITIS_LOOP_56_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sext_ln61 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln61_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    layer1_output_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    layer1_output_ce0 : OUT STD_LOGIC;
    layer1_output_we0 : OUT STD_LOGIC;
    layer1_output_d0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of neural_network_neural_network_Pipeline_VITIS_LOOP_56_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln56_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal layer1_weights_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_0_ce0 : STD_LOGIC;
    signal layer1_weights_0_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer1_weights_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_1_ce0 : STD_LOGIC;
    signal layer1_weights_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal layer1_weights_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_2_ce0 : STD_LOGIC;
    signal layer1_weights_2_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer1_weights_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_3_ce0 : STD_LOGIC;
    signal layer1_weights_3_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal layer1_weights_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_4_ce0 : STD_LOGIC;
    signal layer1_weights_4_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer1_weights_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_5_ce0 : STD_LOGIC;
    signal layer1_weights_5_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal layer1_weights_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_6_ce0 : STD_LOGIC;
    signal layer1_weights_6_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer1_weights_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_7_ce0 : STD_LOGIC;
    signal layer1_weights_7_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal layer1_weights_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_8_ce0 : STD_LOGIC;
    signal layer1_weights_8_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer1_weights_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_9_ce0 : STD_LOGIC;
    signal layer1_weights_9_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal layer1_weights_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_10_ce0 : STD_LOGIC;
    signal layer1_weights_10_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal layer1_weights_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_11_ce0 : STD_LOGIC;
    signal layer1_weights_11_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal layer1_weights_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_12_ce0 : STD_LOGIC;
    signal layer1_weights_12_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal layer1_weights_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_13_ce0 : STD_LOGIC;
    signal layer1_weights_13_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weights_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_14_ce0 : STD_LOGIC;
    signal layer1_weights_14_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal layer1_weights_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_15_ce0 : STD_LOGIC;
    signal layer1_weights_15_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer1_weights_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_16_ce0 : STD_LOGIC;
    signal layer1_weights_16_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer1_weights_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_weights_17_ce0 : STD_LOGIC;
    signal layer1_weights_17_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer1_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer1_bias_ce0 : STD_LOGIC;
    signal layer1_bias_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln61_17_cast_fu_502_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_17_cast_reg_1165 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln61_16_cast_fu_506_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_16_cast_reg_1170 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_15_cast_fu_510_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_15_cast_reg_1175 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_14_cast_fu_514_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_14_cast_reg_1180 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_13_cast_fu_518_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_13_cast_reg_1185 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_12_cast_fu_522_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_12_cast_reg_1190 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_11_cast_fu_526_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_11_cast_reg_1195 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_10_cast_fu_530_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_10_cast_reg_1200 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_9_cast_fu_534_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_9_cast_reg_1205 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_8_cast_fu_538_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_8_cast_reg_1210 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_7_cast_fu_542_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_7_cast_reg_1215 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_6_cast_fu_546_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_6_cast_reg_1220 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_5_cast_fu_550_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_5_cast_reg_1225 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_4_cast_fu_554_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_4_cast_reg_1230 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_3_cast_fu_558_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_3_cast_reg_1235 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_2_cast_fu_562_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_2_cast_reg_1240 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_1_cast_fu_566_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_1_cast_reg_1245 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_cast_fu_570_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_cast_reg_1250 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln56_fu_594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_reg_1259_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal layer1_weights_0_load_reg_1291 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_reg_1306 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_3_fu_996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_3_reg_1556 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_fu_1002_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_reg_1561 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_130 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln56_fu_588_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln61_fu_612_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln61_fu_612_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_4_fu_642_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1021_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_4_fu_642_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_663_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1029_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_663_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_684_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1037_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_fu_684_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_705_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1045_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_7_fu_705_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_726_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1053_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_726_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_747_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1061_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_fu_747_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_768_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1069_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_fu_768_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_789_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1077_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_789_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_810_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1085_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_12_fu_810_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_831_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1093_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_13_fu_831_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_852_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1101_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_14_fu_852_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_873_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1109_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_15_fu_873_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_894_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1117_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_fu_894_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_915_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1125_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_fu_915_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_936_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1133_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_fu_936_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_953_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1141_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_953_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_fu_970_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1149_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln63_fu_979_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln_fu_983_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln63_1_fu_992_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln63_fu_979_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_fu_970_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln63_1_fu_992_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln_fu_983_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln14_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1021_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1021_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1029_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1029_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1037_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1037_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1045_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1045_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1053_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1053_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1061_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1061_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1069_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1069_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1077_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1077_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1085_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1085_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1093_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1093_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1101_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1101_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1109_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1109_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1117_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1117_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1125_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1125_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1133_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1133_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1141_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1141_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1149_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1149_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component neural_network_mul_10s_16s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component neural_network_mac_muladd_9s_16s_24ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component neural_network_mac_muladd_10s_16s_24ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component neural_network_mac_muladd_11s_16s_24ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component neural_network_mac_muladd_12s_16s_24ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component neural_network_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    layer1_weights_0_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_0_address0,
        ce0 => layer1_weights_0_ce0,
        q0 => layer1_weights_0_q0);

    layer1_weights_1_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_1_address0,
        ce0 => layer1_weights_1_ce0,
        q0 => layer1_weights_1_q0);

    layer1_weights_2_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_2_address0,
        ce0 => layer1_weights_2_ce0,
        q0 => layer1_weights_2_q0);

    layer1_weights_3_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_3_address0,
        ce0 => layer1_weights_3_ce0,
        q0 => layer1_weights_3_q0);

    layer1_weights_4_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_4_address0,
        ce0 => layer1_weights_4_ce0,
        q0 => layer1_weights_4_q0);

    layer1_weights_5_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_5_address0,
        ce0 => layer1_weights_5_ce0,
        q0 => layer1_weights_5_q0);

    layer1_weights_6_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_6_address0,
        ce0 => layer1_weights_6_ce0,
        q0 => layer1_weights_6_q0);

    layer1_weights_7_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_7_address0,
        ce0 => layer1_weights_7_ce0,
        q0 => layer1_weights_7_q0);

    layer1_weights_8_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_8_address0,
        ce0 => layer1_weights_8_ce0,
        q0 => layer1_weights_8_q0);

    layer1_weights_9_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_9_address0,
        ce0 => layer1_weights_9_ce0,
        q0 => layer1_weights_9_q0);

    layer1_weights_10_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_10_address0,
        ce0 => layer1_weights_10_ce0,
        q0 => layer1_weights_10_q0);

    layer1_weights_11_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_11_address0,
        ce0 => layer1_weights_11_ce0,
        q0 => layer1_weights_11_q0);

    layer1_weights_12_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_12_address0,
        ce0 => layer1_weights_12_ce0,
        q0 => layer1_weights_12_q0);

    layer1_weights_13_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_13_address0,
        ce0 => layer1_weights_13_ce0,
        q0 => layer1_weights_13_q0);

    layer1_weights_14_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_14_address0,
        ce0 => layer1_weights_14_ce0,
        q0 => layer1_weights_14_q0);

    layer1_weights_15_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_15_address0,
        ce0 => layer1_weights_15_ce0,
        q0 => layer1_weights_15_q0);

    layer1_weights_16_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_16_address0,
        ce0 => layer1_weights_16_ce0,
        q0 => layer1_weights_16_q0);

    layer1_weights_17_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_weights_17_address0,
        ce0 => layer1_weights_17_ce0,
        q0 => layer1_weights_17_q0);

    layer1_bias_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_bias_address0,
        ce0 => layer1_bias_ce0,
        q0 => layer1_bias_q0);

    mul_10s_16s_24_1_1_U1 : component neural_network_mul_10s_16s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => layer1_weights_0_load_reg_1291,
        din1 => mul_ln61_fu_612_p1,
        dout => mul_ln61_fu_612_p2);

    mac_muladd_9s_16s_24ns_24_4_1_U2 : component neural_network_mac_muladd_9s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_1_q0,
        din1 => grp_fu_1021_p1,
        din2 => grp_fu_1021_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1021_p3);

    mac_muladd_10s_16s_24ns_24_4_1_U3 : component neural_network_mac_muladd_10s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_2_q0,
        din1 => grp_fu_1029_p1,
        din2 => grp_fu_1029_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1029_p3);

    mac_muladd_9s_16s_24ns_24_4_1_U4 : component neural_network_mac_muladd_9s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_3_q0,
        din1 => grp_fu_1037_p1,
        din2 => grp_fu_1037_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1037_p3);

    mac_muladd_10s_16s_24ns_24_4_1_U5 : component neural_network_mac_muladd_10s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_4_q0,
        din1 => grp_fu_1045_p1,
        din2 => grp_fu_1045_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1045_p3);

    mac_muladd_9s_16s_24ns_24_4_1_U6 : component neural_network_mac_muladd_9s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_5_q0,
        din1 => grp_fu_1053_p1,
        din2 => grp_fu_1053_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1053_p3);

    mac_muladd_10s_16s_24ns_24_4_1_U7 : component neural_network_mac_muladd_10s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_6_q0,
        din1 => grp_fu_1061_p1,
        din2 => grp_fu_1061_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1061_p3);

    mac_muladd_11s_16s_24ns_24_4_1_U8 : component neural_network_mac_muladd_11s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_7_q0,
        din1 => grp_fu_1069_p1,
        din2 => grp_fu_1069_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1069_p3);

    mac_muladd_10s_16s_24ns_24_4_1_U9 : component neural_network_mac_muladd_10s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_8_q0,
        din1 => grp_fu_1077_p1,
        din2 => grp_fu_1077_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1077_p3);

    mac_muladd_9s_16s_24ns_24_4_1_U10 : component neural_network_mac_muladd_9s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_9_q0,
        din1 => grp_fu_1085_p1,
        din2 => grp_fu_1085_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1085_p3);

    mac_muladd_11s_16s_24ns_24_4_1_U11 : component neural_network_mac_muladd_11s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_10_q0,
        din1 => grp_fu_1093_p1,
        din2 => grp_fu_1093_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1093_p3);

    mac_muladd_11s_16s_24ns_24_4_1_U12 : component neural_network_mac_muladd_11s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_11_q0,
        din1 => grp_fu_1101_p1,
        din2 => grp_fu_1101_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1101_p3);

    mac_muladd_11s_16s_24ns_24_4_1_U13 : component neural_network_mac_muladd_11s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_12_q0,
        din1 => grp_fu_1109_p1,
        din2 => grp_fu_1109_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1109_p3);

    mac_muladd_12s_16s_24ns_24_4_1_U14 : component neural_network_mac_muladd_12s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_13_q0,
        din1 => grp_fu_1117_p1,
        din2 => grp_fu_1117_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1117_p3);

    mac_muladd_11s_16s_24ns_24_4_1_U15 : component neural_network_mac_muladd_11s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_14_q0,
        din1 => grp_fu_1125_p1,
        din2 => grp_fu_1125_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1125_p3);

    mac_muladd_10s_16s_24ns_24_4_1_U16 : component neural_network_mac_muladd_10s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_15_q0,
        din1 => grp_fu_1133_p1,
        din2 => grp_fu_1133_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1133_p3);

    mac_muladd_10s_16s_24ns_24_4_1_U17 : component neural_network_mac_muladd_10s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_16_q0,
        din1 => grp_fu_1141_p1,
        din2 => grp_fu_1141_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1141_p3);

    mac_muladd_10s_16s_24ns_24_4_1_U18 : component neural_network_mac_muladd_10s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => layer1_weights_17_q0,
        din1 => grp_fu_1149_p1,
        din2 => grp_fu_1149_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1149_p3);

    flow_control_loop_pipe_sequential_init_U : component neural_network_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln56_fu_582_p2 = ap_const_lv1_0))) then 
                    i_fu_130 <= add_ln56_fu_588_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_130 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln58_reg_1561 <= add_ln58_fu_1002_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                sum_3_reg_1556 <= sum_3_fu_996_p2;
                tmp_3_reg_1306 <= mul_ln61_fu_612_p2(23 downto 8);
                    zext_ln56_reg_1259_pp0_iter10_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter9_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter11_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter10_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter12_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter11_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter13_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter12_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter14_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter13_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter15_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter14_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter16_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter15_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter17_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter16_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter18_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter17_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter19_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter18_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter20_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter19_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter2_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter1_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter3_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter2_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter4_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter3_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter5_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter4_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter6_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter5_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter7_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter6_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter8_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter7_reg(4 downto 0);
                    zext_ln56_reg_1259_pp0_iter9_reg(4 downto 0) <= zext_ln56_reg_1259_pp0_iter8_reg(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                layer1_weights_0_load_reg_1291 <= layer1_weights_0_q0;
                sext_ln61_10_cast_reg_1200 <= sext_ln61_10_cast_fu_530_p1;
                sext_ln61_11_cast_reg_1195 <= sext_ln61_11_cast_fu_526_p1;
                sext_ln61_12_cast_reg_1190 <= sext_ln61_12_cast_fu_522_p1;
                sext_ln61_13_cast_reg_1185 <= sext_ln61_13_cast_fu_518_p1;
                sext_ln61_14_cast_reg_1180 <= sext_ln61_14_cast_fu_514_p1;
                sext_ln61_15_cast_reg_1175 <= sext_ln61_15_cast_fu_510_p1;
                sext_ln61_16_cast_reg_1170 <= sext_ln61_16_cast_fu_506_p1;
                sext_ln61_17_cast_reg_1165 <= sext_ln61_17_cast_fu_502_p1;
                sext_ln61_1_cast_reg_1245 <= sext_ln61_1_cast_fu_566_p1;
                sext_ln61_2_cast_reg_1240 <= sext_ln61_2_cast_fu_562_p1;
                sext_ln61_3_cast_reg_1235 <= sext_ln61_3_cast_fu_558_p1;
                sext_ln61_4_cast_reg_1230 <= sext_ln61_4_cast_fu_554_p1;
                sext_ln61_5_cast_reg_1225 <= sext_ln61_5_cast_fu_550_p1;
                sext_ln61_6_cast_reg_1220 <= sext_ln61_6_cast_fu_546_p1;
                sext_ln61_7_cast_reg_1215 <= sext_ln61_7_cast_fu_542_p1;
                sext_ln61_8_cast_reg_1210 <= sext_ln61_8_cast_fu_538_p1;
                sext_ln61_9_cast_reg_1205 <= sext_ln61_9_cast_fu_534_p1;
                sext_ln61_cast_reg_1250 <= sext_ln61_cast_fu_570_p1;
                    zext_ln56_reg_1259_pp0_iter1_reg(4 downto 0) <= zext_ln56_reg_1259(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln56_fu_582_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    zext_ln56_reg_1259(4 downto 0) <= zext_ln56_fu_594_p1(4 downto 0);
            end if;
        end if;
    end process;
    zext_ln56_reg_1259(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter6_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter7_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter8_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter9_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter10_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter11_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter12_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter13_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter14_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter15_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter16_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter17_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter18_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter19_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln56_reg_1259_pp0_iter20_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln56_fu_588_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2) + unsigned(ap_const_lv5_1));
    add_ln58_fu_1002_p2 <= std_logic_vector(signed(sext_ln63_1_fu_992_p1) + signed(trunc_ln_fu_983_p4));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln56_fu_582_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln56_fu_582_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_130, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_2 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i_2 <= i_fu_130;
        end if; 
    end process;

    grp_fu_1021_p1 <= sext_ln61_1_cast_reg_1245(16 - 1 downto 0);
    grp_fu_1021_p2 <= (tmp_3_reg_1306 & ap_const_lv8_0);
    grp_fu_1029_p1 <= sext_ln61_2_cast_reg_1240(16 - 1 downto 0);
    grp_fu_1029_p2 <= (tmp_4_fu_642_p4 & ap_const_lv8_0);
    grp_fu_1037_p1 <= sext_ln61_3_cast_reg_1235(16 - 1 downto 0);
    grp_fu_1037_p2 <= (tmp_5_fu_663_p4 & ap_const_lv8_0);
    grp_fu_1045_p1 <= sext_ln61_4_cast_reg_1230(16 - 1 downto 0);
    grp_fu_1045_p2 <= (tmp_6_fu_684_p4 & ap_const_lv8_0);
    grp_fu_1053_p1 <= sext_ln61_5_cast_reg_1225(16 - 1 downto 0);
    grp_fu_1053_p2 <= (tmp_7_fu_705_p4 & ap_const_lv8_0);
    grp_fu_1061_p1 <= sext_ln61_6_cast_reg_1220(16 - 1 downto 0);
    grp_fu_1061_p2 <= (tmp_8_fu_726_p4 & ap_const_lv8_0);
    grp_fu_1069_p1 <= sext_ln61_7_cast_reg_1215(16 - 1 downto 0);
    grp_fu_1069_p2 <= (tmp_9_fu_747_p4 & ap_const_lv8_0);
    grp_fu_1077_p1 <= sext_ln61_8_cast_reg_1210(16 - 1 downto 0);
    grp_fu_1077_p2 <= (tmp_10_fu_768_p4 & ap_const_lv8_0);
    grp_fu_1085_p1 <= sext_ln61_9_cast_reg_1205(16 - 1 downto 0);
    grp_fu_1085_p2 <= (tmp_11_fu_789_p4 & ap_const_lv8_0);
    grp_fu_1093_p1 <= sext_ln61_10_cast_reg_1200(16 - 1 downto 0);
    grp_fu_1093_p2 <= (tmp_12_fu_810_p4 & ap_const_lv8_0);
    grp_fu_1101_p1 <= sext_ln61_11_cast_reg_1195(16 - 1 downto 0);
    grp_fu_1101_p2 <= (tmp_13_fu_831_p4 & ap_const_lv8_0);
    grp_fu_1109_p1 <= sext_ln61_12_cast_reg_1190(16 - 1 downto 0);
    grp_fu_1109_p2 <= (tmp_14_fu_852_p4 & ap_const_lv8_0);
    grp_fu_1117_p1 <= sext_ln61_13_cast_reg_1185(16 - 1 downto 0);
    grp_fu_1117_p2 <= (tmp_15_fu_873_p4 & ap_const_lv8_0);
    grp_fu_1125_p1 <= sext_ln61_14_cast_reg_1180(16 - 1 downto 0);
    grp_fu_1125_p2 <= (tmp_16_fu_894_p4 & ap_const_lv8_0);
    grp_fu_1133_p1 <= sext_ln61_15_cast_reg_1175(16 - 1 downto 0);
    grp_fu_1133_p2 <= (tmp_17_fu_915_p4 & ap_const_lv8_0);
    grp_fu_1141_p1 <= sext_ln61_16_cast_reg_1170(16 - 1 downto 0);
    grp_fu_1141_p2 <= (tmp_18_fu_936_p4 & ap_const_lv8_0);
    grp_fu_1149_p1 <= sext_ln61_17_cast_reg_1165(16 - 1 downto 0);
    grp_fu_1149_p2 <= (tmp_s_fu_953_p4 & ap_const_lv8_0);
    icmp_ln14_fu_1008_p2 <= "1" when (signed(sum_3_reg_1556) > signed(ap_const_lv16_0)) else "0";
    icmp_ln56_fu_582_p2 <= "1" when (ap_sig_allocacmp_i_2 = ap_const_lv5_14) else "0";
    layer1_bias_address0 <= zext_ln56_reg_1259_pp0_iter18_reg(5 - 1 downto 0);

    layer1_bias_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_bias_ce0 <= ap_const_logic_1;
        else 
            layer1_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_output_address0 <= zext_ln56_reg_1259_pp0_iter20_reg(5 - 1 downto 0);

    layer1_output_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_output_ce0 <= ap_const_logic_1;
        else 
            layer1_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_output_d0 <= 
        add_ln58_reg_1561 when (icmp_ln14_fu_1008_p2(0) = '1') else 
        ap_const_lv15_0;

    layer1_output_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_output_we0 <= ap_const_logic_1;
        else 
            layer1_output_we0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_0_address0 <= zext_ln56_fu_594_p1(5 - 1 downto 0);

    layer1_weights_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_0_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_10_address0 <= zext_ln56_reg_1259_pp0_iter8_reg(5 - 1 downto 0);

    layer1_weights_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_10_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_11_address0 <= zext_ln56_reg_1259_pp0_iter9_reg(5 - 1 downto 0);

    layer1_weights_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_11_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_12_address0 <= zext_ln56_reg_1259_pp0_iter10_reg(5 - 1 downto 0);

    layer1_weights_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_12_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_13_address0 <= zext_ln56_reg_1259_pp0_iter11_reg(5 - 1 downto 0);

    layer1_weights_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_13_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_14_address0 <= zext_ln56_reg_1259_pp0_iter12_reg(5 - 1 downto 0);

    layer1_weights_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_14_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_15_address0 <= zext_ln56_reg_1259_pp0_iter13_reg(5 - 1 downto 0);

    layer1_weights_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_15_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_16_address0 <= zext_ln56_reg_1259_pp0_iter14_reg(5 - 1 downto 0);

    layer1_weights_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_16_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_17_address0 <= zext_ln56_reg_1259_pp0_iter15_reg(5 - 1 downto 0);

    layer1_weights_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_17_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_1_address0 <= zext_ln56_fu_594_p1(5 - 1 downto 0);

    layer1_weights_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_1_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_2_address0 <= zext_ln56_reg_1259(5 - 1 downto 0);

    layer1_weights_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_2_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_3_address0 <= zext_ln56_reg_1259_pp0_iter1_reg(5 - 1 downto 0);

    layer1_weights_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_3_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_4_address0 <= zext_ln56_reg_1259_pp0_iter2_reg(5 - 1 downto 0);

    layer1_weights_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_4_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_5_address0 <= zext_ln56_reg_1259_pp0_iter3_reg(5 - 1 downto 0);

    layer1_weights_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_5_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_6_address0 <= zext_ln56_reg_1259_pp0_iter4_reg(5 - 1 downto 0);

    layer1_weights_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_6_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_7_address0 <= zext_ln56_reg_1259_pp0_iter5_reg(5 - 1 downto 0);

    layer1_weights_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_7_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_8_address0 <= zext_ln56_reg_1259_pp0_iter6_reg(5 - 1 downto 0);

    layer1_weights_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_8_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_weights_9_address0 <= zext_ln56_reg_1259_pp0_iter7_reg(5 - 1 downto 0);

    layer1_weights_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_weights_9_ce0 <= ap_const_logic_1;
        else 
            layer1_weights_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln61_fu_612_p1 <= sext_ln61_cast_reg_1250(16 - 1 downto 0);
        sext_ln61_10_cast_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_10),24));

        sext_ln61_11_cast_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_11),24));

        sext_ln61_12_cast_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_12),24));

        sext_ln61_13_cast_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_13),24));

        sext_ln61_14_cast_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_14),24));

        sext_ln61_15_cast_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_15),24));

        sext_ln61_16_cast_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_16),24));

        sext_ln61_17_cast_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_17),24));

        sext_ln61_1_cast_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_1),24));

        sext_ln61_2_cast_fu_562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_2),24));

        sext_ln61_3_cast_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_3),24));

        sext_ln61_4_cast_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_4),24));

        sext_ln61_5_cast_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_5),24));

        sext_ln61_6_cast_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_6),24));

        sext_ln61_7_cast_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_7),24));

        sext_ln61_8_cast_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_8),24));

        sext_ln61_9_cast_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61_9),24));

        sext_ln61_cast_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln61),24));

    sext_ln63_1_fu_992_p0 <= layer1_bias_q0;
        sext_ln63_1_fu_992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln63_1_fu_992_p0),15));

    sext_ln63_fu_979_p0 <= layer1_bias_q0;
        sext_ln63_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln63_fu_979_p0),16));

    sum_3_fu_996_p2 <= std_logic_vector(signed(sext_ln63_fu_979_p1) + signed(sum_fu_970_p4));
    sum_fu_970_p1 <= grp_fu_1149_p3;
    sum_fu_970_p4 <= sum_fu_970_p1(23 downto 8);
    tmp_10_fu_768_p1 <= grp_fu_1069_p3;
    tmp_10_fu_768_p4 <= tmp_10_fu_768_p1(23 downto 8);
    tmp_11_fu_789_p1 <= grp_fu_1077_p3;
    tmp_11_fu_789_p4 <= tmp_11_fu_789_p1(23 downto 8);
    tmp_12_fu_810_p1 <= grp_fu_1085_p3;
    tmp_12_fu_810_p4 <= tmp_12_fu_810_p1(23 downto 8);
    tmp_13_fu_831_p1 <= grp_fu_1093_p3;
    tmp_13_fu_831_p4 <= tmp_13_fu_831_p1(23 downto 8);
    tmp_14_fu_852_p1 <= grp_fu_1101_p3;
    tmp_14_fu_852_p4 <= tmp_14_fu_852_p1(23 downto 8);
    tmp_15_fu_873_p1 <= grp_fu_1109_p3;
    tmp_15_fu_873_p4 <= tmp_15_fu_873_p1(23 downto 8);
    tmp_16_fu_894_p1 <= grp_fu_1117_p3;
    tmp_16_fu_894_p4 <= tmp_16_fu_894_p1(23 downto 8);
    tmp_17_fu_915_p1 <= grp_fu_1125_p3;
    tmp_17_fu_915_p4 <= tmp_17_fu_915_p1(23 downto 8);
    tmp_18_fu_936_p1 <= grp_fu_1133_p3;
    tmp_18_fu_936_p4 <= tmp_18_fu_936_p1(23 downto 8);
    tmp_4_fu_642_p1 <= grp_fu_1021_p3;
    tmp_4_fu_642_p4 <= tmp_4_fu_642_p1(23 downto 8);
    tmp_5_fu_663_p1 <= grp_fu_1029_p3;
    tmp_5_fu_663_p4 <= tmp_5_fu_663_p1(23 downto 8);
    tmp_6_fu_684_p1 <= grp_fu_1037_p3;
    tmp_6_fu_684_p4 <= tmp_6_fu_684_p1(23 downto 8);
    tmp_7_fu_705_p1 <= grp_fu_1045_p3;
    tmp_7_fu_705_p4 <= tmp_7_fu_705_p1(23 downto 8);
    tmp_8_fu_726_p1 <= grp_fu_1053_p3;
    tmp_8_fu_726_p4 <= tmp_8_fu_726_p1(23 downto 8);
    tmp_9_fu_747_p1 <= grp_fu_1061_p3;
    tmp_9_fu_747_p4 <= tmp_9_fu_747_p1(23 downto 8);
    tmp_s_fu_953_p1 <= grp_fu_1141_p3;
    tmp_s_fu_953_p4 <= tmp_s_fu_953_p1(23 downto 8);
    trunc_ln_fu_983_p1 <= grp_fu_1149_p3;
    trunc_ln_fu_983_p4 <= trunc_ln_fu_983_p1(22 downto 8);
    zext_ln56_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_2),64));
end behav;
