// Seed: 1039782279
module module_0 (
    input supply0 id_0,
    output wand id_1,
    output wor id_2,
    input wire id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    output supply1 id_7,
    output tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri1 module_0,
    output wire id_12,
    output wire id_13
);
  assign id_12 = (id_9 & id_0);
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd73,
    parameter id_7  = 32'd62
) (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    output tri0 id_5,
    output wire id_6,
    input supply0 _id_7,
    output wire id_8,
    input wire id_9,
    input wire id_10,
    input tri0 _id_11,
    input wor id_12,
    output tri0 id_13,
    input tri1 id_14,
    input wire id_15,
    input wor id_16,
    input supply0 id_17,
    input supply0 id_18,
    output supply1 id_19
);
  assign id_1 = id_2;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_19,
      id_5,
      id_3,
      id_19,
      id_14,
      id_3,
      id_6,
      id_5,
      id_18,
      id_19,
      id_13,
      id_5,
      id_13
  );
  assign id_5 = -1;
  wire id_21;
  wire [id_11  ==  -1  <=  ~  id_7 : -1] id_22;
  assign id_13 = 1;
endmodule
