#include "output_2.h"

#define READ_RANGE(Arr, data_size, l)                                          \
  (Arr.data.range((data_size) * (l) + (data_size) - 1, (data_size) * (l)))

/****************************************************
 This file was automatically generated by Prometheus
****************************************************/
void load_vA2_for_task1(hls::stream<float16> &fifo_A2_from_off_chip_to_S1,
                        float16 vA2[3120]) {
#pragma HLS inline off
  for (int i = 0; i < 3120; i++) {
#pragma HLS pipeline II = 1
    fifo_A2_from_off_chip_to_S1.write(vA2[i]);
  }
}

void load_vA1_for_task1(hls::stream<float16> &fifo_A1_from_off_chip_to_S1,
                        float16 vA1[3120]) {
#pragma HLS inline off
  for (int i = 0; i < 3120; i++) {
#pragma HLS pipeline II = 1
    fifo_A1_from_off_chip_to_S1.write(vA1[i]);
  }
}

void load_vC_for_task0(hls::stream<float8> &fifo_C_from_off_chip_to_S0,
                       float8 vC[7200]) {
#pragma HLS inline off
  for (int i = 0; i < 7200; i++) {
#pragma HLS pipeline II = 1
    fifo_C_from_off_chip_to_S0.write(vC[i]);
  }
}

void store_vC_for_task0(hls::stream<float8> &fifo_C_to_off_chip,
                        float8 vC[7200]) {
#pragma HLS inline off
  for (int i = 0; i < 7200; i++) {
#pragma HLS pipeline II = 1
    vC[i] = fifo_C_to_off_chip.read();
  }
}

void FT0_level0(float alpha, float beta,
                hls::stream<float16> &fifo_A2_from_off_chip_to_S1,
                hls::stream<float16> &fifo_A1_from_off_chip_to_S1,
                hls::stream<float8> &fifo_C_from_off_chip_to_S0,
                hls::stream<float8> &fifo_C_to_off_chip) {
#pragma HLS inline off
  float A1_0[60][208];
  // FT0
#pragma HLS array_partition variable = A1_0 cyclic factor = 60 dim = 1
#pragma HLS array_partition variable = A1_0 cyclic factor = 8 dim = 2
  float A1_1[60][208];
  // FT0
#pragma HLS array_partition variable = A1_1 cyclic factor = 60 dim = 1
#pragma HLS array_partition variable = A1_1 cyclic factor = 8 dim = 2
  float A2_0[240][208];
#pragma HLS array_partition variable = A2_0 cyclic factor = 8 dim = 1
#pragma HLS array_partition variable = A2_0 cyclic factor = 8 dim = 2
  float A2_1[240][208];
#pragma HLS array_partition variable = A2_1 cyclic factor = 8 dim = 1
#pragma HLS array_partition variable = A2_1 cyclic factor = 8 dim = 2
  float A2_2[240][208];
#pragma HLS array_partition variable = A2_2 cyclic factor = 8 dim = 1
#pragma HLS array_partition variable = A2_2 cyclic factor = 8 dim = 2
  read_A1_FT0(A1_0, fifo_A1_from_off_chip_to_S1, 0);
  for (int i0 = 0; i0 < 4; i0++) {
    if (i0 % 2 == 0) {
      read_A1_FT0(A1_1, fifo_A1_from_off_chip_to_S1, i0 + 1);
      FT0_level1(alpha, beta, fifo_A2_from_off_chip_to_S1,
                 fifo_A1_from_off_chip_to_S1, fifo_C_from_off_chip_to_S0,
                 fifo_C_to_off_chip, A1_0, A2_0, A2_1, A2_2, i0);
    } else if (i0 % 2 == 1) {
      read_A1_FT0(A1_0, fifo_A1_from_off_chip_to_S1, i0 + 1);
      FT0_level1(alpha, beta, fifo_A2_from_off_chip_to_S1,
                 fifo_A1_from_off_chip_to_S1, fifo_C_from_off_chip_to_S0,
                 fifo_C_to_off_chip, A1_1, A2_0, A2_1, A2_2, i0);
    }
  }
}
void compute_FT0_level1(float alpha, float beta,
                        hls::stream<float16> &fifo_A2_from_off_chip_to_S1,
                        hls::stream<float16> &fifo_A1_from_off_chip_to_S1,
                        hls::stream<float8> &fifo_C_from_off_chip_to_S0,
                        hls::stream<float8> &fifo_C_to_off_chip,
                        float A1[60][208], int i0, int j0, float C_0[60][8],
                        float C_1[60][8], float C_2[60][8],
                        float A2_0[240][208], float A2_1[240][208],
                        float A2_2[240][208]) {
#pragma HLS inline off
#pragma HLS dataflow
  read_C_FT0(C_0, fifo_C_from_off_chip_to_S0, j0 + 1, i0);
  read_A2_FT0(A2_0, fifo_A2_from_off_chip_to_S1, j0 + 1, i0);
  task0_intra(alpha, beta, A1, A2_1, i0, C_1, j0);
  task1_intra(alpha, beta, A1, A2_1, i0, C_1, j0);
  write_C_FT0(C_2, fifo_C_to_off_chip, j0 - 1, i0);
}

void FT0_level1(float alpha, float beta,
                hls::stream<float16> &fifo_A2_from_off_chip_to_S1,
                hls::stream<float16> &fifo_A1_from_off_chip_to_S1,
                hls::stream<float8> &fifo_C_from_off_chip_to_S0,
                hls::stream<float8> &fifo_C_to_off_chip, float A1[60][208],
                float A2_0[240][208], float A2_1[240][208],
                float A2_2[240][208], int i0) {
#pragma HLS inline off
  float C_0[60][8];
  // FT0
#pragma HLS array_partition variable = C_0 cyclic factor = 60 dim = 1
#pragma HLS array_partition variable = C_0 cyclic factor = 8 dim = 2
  float C_1[60][8];
  // FT0
#pragma HLS array_partition variable = C_1 cyclic factor = 60 dim = 1
#pragma HLS array_partition variable = C_1 cyclic factor = 8 dim = 2
  float C_2[60][8];
  // FT0
#pragma HLS array_partition variable = C_2 cyclic factor = 60 dim = 1
#pragma HLS array_partition variable = C_2 cyclic factor = 8 dim = 2
  read_C_FT0(C_0, fifo_C_from_off_chip_to_S0, 0, i0);
  read_A2_FT0(A2_0, fifo_A2_from_off_chip_to_S1, 0, i0);
  for (int j0 = 0; j0 < 30; j0++) {

    if (j0 % 3 == 0) {
      //     read_C_FT0(C_1, fifo_C_from_off_chip_to_S0, j0+1, i0);
      //     read_A2_FT0(A2_1, fifo_A2_from_off_chip_to_S1, j0+1, i0);
      //     task0_intra(alpha, beta, A1, A2_0, i0, C_0, j0);
      //     task1_intra(alpha, beta, A1, A2_0, i0, C_0, j0);
      //     write_C_FT0(C_2, fifo_C_to_off_chip, j0-1, i0);
      compute_FT0_level1(alpha, beta, fifo_A2_from_off_chip_to_S1,
                         fifo_A1_from_off_chip_to_S1,
                         fifo_C_from_off_chip_to_S0, fifo_C_to_off_chip, A1, i0,
                         j0, C_1, C_0, C_2, A2_1, A2_0, A2_2);
    } else if (j0 % 3 == 1) {
      //     read_C_FT0(C_2, fifo_C_from_off_chip_to_S0, j0+1, i0);
      //     read_A2_FT0(A2_2, fifo_A2_from_off_chip_to_S1, j0+1, i0);
      //     task0_intra(alpha, beta, A1, A2_1, i0, C_1, j0);
      //     task1_intra(alpha, beta, A1, A2_1, i0, C_1, j0);
      //     write_C_FT0(C_0, fifo_C_to_off_chip, j0-1, i0);
      compute_FT0_level1(alpha, beta, fifo_A2_from_off_chip_to_S1,
                         fifo_A1_from_off_chip_to_S1,
                         fifo_C_from_off_chip_to_S0, fifo_C_to_off_chip, A1, i0,
                         j0, C_2, C_1, C_0, A2_2, A2_1, A2_0);
    } else if (j0 % 3 == 2) {
      //     read_C_FT0(C_0, fifo_C_from_off_chip_to_S0, j0+1, i0);
      //     read_A2_FT0(A2_0, fifo_A2_from_off_chip_to_S1, j0+1, i0);
      //     task0_intra(alpha, beta, A1, A2_2, i0, C_2, j0);
      //     task1_intra(alpha, beta, A1, A2_2, i0, C_2, j0);
      //     write_C_FT0(C_1, fifo_C_to_off_chip, j0-1, i0);
      compute_FT0_level1(alpha, beta, fifo_A2_from_off_chip_to_S1,
                         fifo_A1_from_off_chip_to_S1,
                         fifo_C_from_off_chip_to_S0, fifo_C_to_off_chip, A1, i0,
                         j0, C_0, C_2, C_1, A2_0, A2_2, A2_1);
    }
  }
  write_C_FT0(C_2, fifo_C_to_off_chip, 29, i0);
}
void task0_intra(float alpha, float beta, float A1[60][208], float A2[240][208],
                 int i0, float C[60][8], int j0) {
#pragma HLS inline off
  int i;
  int j;
  for (int i1 = 0; i1 < 60; i1++) {
#pragma HLS unroll
    for (int j1 = 0; j1 < 8; j1++) {
#pragma HLS unroll
      i = i0 * 60 + i1;
      j = j0 * 8 + j1;
      C[i1][j1] = C[i1][j1] * beta;
    }
  }
}

void task1_intra(float alpha, float beta, float A1[60][208], float A2[240][208],
                 int i0, float C[60][8], int j0) {
#pragma HLS inline off
  int i;
  int j;
  int k;
  for (int k0 = 0; k0 < 26; k0++) {
#pragma HLS pipeline II = 2
    for (int i1 = 0; i1 < 60; i1++) {
#pragma HLS unroll
      for (int j1 = 0; j1 < 8; j1++) {
#pragma HLS unroll
        for (int k1 = 0; k1 < 8; k1++) {
#pragma HLS unroll
          i = i0 * 60 + i1;
          j = j0 * 8 + j1;
          k = k0 * 8 + k1;
          C[i1][j1] = C[i1][j1] + alpha * A1[i1][k] * A2[j][k];
        }
      }
    }
  }
}

void read_A1_FT0(float A1[60][208],
                 hls::stream<float16> &fifo_A1_from_off_chip_to_S1, int i0) {
#pragma HLS inline off
  if (i0 >= 4) {
    return;
  }
  for (int d0 = 0; d0 < 60; d0++) {
    for (int d1 = 0; d1 < 208; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo = fifo_A1_from_off_chip_to_S1.read();
      A1[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      A1[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      A1[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      A1[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      A1[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      A1[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      A1[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      A1[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
      A1[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
      A1[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
      A1[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
      A1[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
      A1[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
      A1[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
      A1[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
      A1[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void read_C_FT0(float C[60][8], hls::stream<float8> &fifo_C_from_off_chip_to_S0,
                int j0, int i0) {
#pragma HLS inline off
  if (i0 >= 4 || j0 >= 30) {
    return;
  }
  for (int d0 = 0; d0 < 60; d0++) {
    for (int d1 = 0; d1 < 8; d1 += 8) {
#pragma HLS pipeline II = 1
      float8 tmp_fifo = fifo_C_from_off_chip_to_S0.read();
      C[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      C[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      C[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      C[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      C[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      C[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      C[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      C[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
    }
  }
}

void read_A2_FT0(float A2[240][208],
                 hls::stream<float16> &fifo_A2_from_off_chip_to_S1, int j0,
                 int i0) {
#pragma HLS inline off
  if (i0 > 0 || j0 >= 30) {
    return;
  }
  for (int d0 = 0; d0 < 8; d0++) {
    for (int d1 = 0; d1 < 208; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo = fifo_A2_from_off_chip_to_S1.read();
      A2[d0 + j0 * 8][d1 + 0 + 0] = tmp_fifo[0];
      A2[d0 + j0 * 8][d1 + 0 + 1] = tmp_fifo[1];
      A2[d0 + j0 * 8][d1 + 0 + 2] = tmp_fifo[2];
      A2[d0 + j0 * 8][d1 + 0 + 3] = tmp_fifo[3];
      A2[d0 + j0 * 8][d1 + 0 + 4] = tmp_fifo[4];
      A2[d0 + j0 * 8][d1 + 0 + 5] = tmp_fifo[5];
      A2[d0 + j0 * 8][d1 + 0 + 6] = tmp_fifo[6];
      A2[d0 + j0 * 8][d1 + 0 + 7] = tmp_fifo[7];
      A2[d0 + j0 * 8][d1 + 0 + 8] = tmp_fifo[8];
      A2[d0 + j0 * 8][d1 + 0 + 9] = tmp_fifo[9];
      A2[d0 + j0 * 8][d1 + 0 + 10] = tmp_fifo[10];
      A2[d0 + j0 * 8][d1 + 0 + 11] = tmp_fifo[11];
      A2[d0 + j0 * 8][d1 + 0 + 12] = tmp_fifo[12];
      A2[d0 + j0 * 8][d1 + 0 + 13] = tmp_fifo[13];
      A2[d0 + j0 * 8][d1 + 0 + 14] = tmp_fifo[14];
      A2[d0 + j0 * 8][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void write_C_FT0(float C[60][8], hls::stream<float8> &fifo_C_to_off_chip,
                 int j0, int i0) {
#pragma HLS inline off
  if (j0 < 0 || i0 < 0) {
    return;
  }
  for (int d0 = 0; d0 < 60; d0++) {
    for (int d1 = 0; d1 < 8; d1 += 8) {
#pragma HLS pipeline II = 1
      float8 tmp_fifo;
      tmp_fifo[0] = C[d0 + 0][d1 + 0 + 0];
      tmp_fifo[1] = C[d0 + 0][d1 + 0 + 1];
      tmp_fifo[2] = C[d0 + 0][d1 + 0 + 2];
      tmp_fifo[3] = C[d0 + 0][d1 + 0 + 3];
      tmp_fifo[4] = C[d0 + 0][d1 + 0 + 4];
      tmp_fifo[5] = C[d0 + 0][d1 + 0 + 5];
      tmp_fifo[6] = C[d0 + 0][d1 + 0 + 6];
      tmp_fifo[7] = C[d0 + 0][d1 + 0 + 7];
      fifo_C_to_off_chip.write(tmp_fifo);
    }
  }
}

// extern "C"{
void kernel_nlp(float alpha, float beta, float8 vC_for_task0[7200],
                float16 vA1_for_task1[3120], float16 vA2_for_task1[3120]) {

#pragma HLS INTERFACE m_axi port = alpha offset = slave bundle = kernel_alpha
#pragma HLS INTERFACE m_axi port = beta offset = slave bundle = kernel_beta
#pragma HLS INTERFACE m_axi port = vC_for_task0 offset = slave bundle =        \
    kernel_vC_for_task0
#pragma HLS INTERFACE m_axi port = vA1_for_task1 offset = slave bundle =       \
    kernel_vA1_for_task1
#pragma HLS INTERFACE m_axi port = vA2_for_task1 offset = slave bundle =       \
    kernel_vA2_for_task1
#pragma HLS INTERFACE s_axilite port = alpha bundle = control
#pragma HLS INTERFACE s_axilite port = beta bundle = control
#pragma HLS INTERFACE s_axilite port = vC_for_task0 bundle = control
#pragma HLS INTERFACE s_axilite port = vA1_for_task1 bundle = control
#pragma HLS INTERFACE s_axilite port = vA2_for_task1 bundle = control
#pragma HLS DATA_PACK VARIABLE = alpha
#pragma HLS DATA_PACK VARIABLE = beta
#pragma HLS DATA_PACK VARIABLE = vC_for_task0
#pragma HLS DATA_PACK VARIABLE = vA1_for_task1
#pragma HLS DATA_PACK VARIABLE = vA2_for_task1
#pragma HLS INTERFACE s_axilite port = return bundle = control

#pragma HLS dataflow

  hls::stream<float16> fifo_A2_from_off_chip_to_S1;
#pragma HLS stream variable = fifo_A2_from_off_chip_to_S1 depth = 512
  hls::stream<float16> fifo_A1_from_off_chip_to_S1;
#pragma HLS stream variable = fifo_A1_from_off_chip_to_S1 depth = 512
  hls::stream<float8> fifo_C_from_off_chip_to_S0;
#pragma HLS stream variable = fifo_C_from_off_chip_to_S0 depth = 512
  hls::stream<float8> fifo_C_to_off_chip;
#pragma HLS stream variable = fifo_C_to_off_chip depth = 512

  load_vA2_for_task1(fifo_A2_from_off_chip_to_S1, vA2_for_task1);
  load_vA1_for_task1(fifo_A1_from_off_chip_to_S1, vA1_for_task1);
  load_vC_for_task0(fifo_C_from_off_chip_to_S0, vC_for_task0);

  FT0_level0(alpha, beta, fifo_A2_from_off_chip_to_S1,
             fifo_A1_from_off_chip_to_S1, fifo_C_from_off_chip_to_S0,
             fifo_C_to_off_chip);

  store_vC_for_task0(fifo_C_to_off_chip, vC_for_task0);
}
//}
