#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23d76c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23caee0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x2397d80 .functor NOT 1, L_0x2413310, C4<0>, C4<0>, C4<0>;
L_0x2413190 .functor XOR 8, L_0x2412d30, L_0x24130f0, C4<00000000>, C4<00000000>;
L_0x24132a0 .functor XOR 8, L_0x2413190, L_0x2413200, C4<00000000>, C4<00000000>;
v0x240cf80_0 .net "B3_next_dut", 0 0, L_0x24116d0;  1 drivers
v0x240d040_0 .net "B3_next_ref", 0 0, L_0x240e610;  1 drivers
v0x240d0e0_0 .net "Count_next_dut", 0 0, L_0x24117c0;  1 drivers
v0x240d180_0 .net "Count_next_ref", 0 0, L_0x240f840;  1 drivers
v0x240d220_0 .net "S1_next_dut", 0 0, L_0x2411570;  1 drivers
v0x240d310_0 .net "S1_next_ref", 0 0, L_0x240f3c0;  1 drivers
v0x240d3e0_0 .net "S_next_dut", 0 0, L_0x2411090;  1 drivers
v0x240d4b0_0 .net "S_next_ref", 0 0, L_0x240f170;  1 drivers
v0x240d580_0 .net "Wait_next_dut", 0 0, L_0x2411d30;  1 drivers
v0x240d650_0 .net "Wait_next_ref", 0 0, L_0x240fdd0;  1 drivers
v0x240d720_0 .net *"_ivl_10", 7 0, L_0x2413200;  1 drivers
v0x240d7c0_0 .net *"_ivl_12", 7 0, L_0x24132a0;  1 drivers
v0x240d860_0 .net *"_ivl_2", 7 0, L_0x2412c40;  1 drivers
v0x240d900_0 .net *"_ivl_4", 7 0, L_0x2412d30;  1 drivers
v0x240d9a0_0 .net *"_ivl_6", 7 0, L_0x24130f0;  1 drivers
v0x240da40_0 .net *"_ivl_8", 7 0, L_0x2413190;  1 drivers
v0x240db00_0 .net "ack", 0 0, v0x2409d60_0;  1 drivers
v0x240dba0_0 .var "clk", 0 0;
v0x240dc70_0 .net "counting_dut", 0 0, L_0x2412150;  1 drivers
v0x240dd40_0 .net "counting_ref", 0 0, L_0x24100c0;  1 drivers
v0x240de10_0 .net "d", 0 0, v0x2409ec0_0;  1 drivers
v0x240deb0_0 .net "done_counting", 0 0, v0x2409f60_0;  1 drivers
v0x240df50_0 .net "done_dut", 0 0, L_0x24126b0;  1 drivers
v0x240e020_0 .net "done_ref", 0 0, L_0x240ffd0;  1 drivers
v0x240e0f0_0 .net "shift_ena_dut", 0 0, L_0x2411fd0;  1 drivers
v0x240e1c0_0 .net "shift_ena_ref", 0 0, L_0x24104d0;  1 drivers
v0x240e290_0 .net "state", 9 0, v0x240a1c0_0;  1 drivers
v0x240e330_0 .var/2u "stats1", 607 0;
v0x240e3d0_0 .var/2u "strobe", 0 0;
v0x240e470_0 .net "tb_match", 0 0, L_0x2413310;  1 drivers
v0x240e540_0 .net "tb_mismatch", 0 0, L_0x2397d80;  1 drivers
LS_0x2412c40_0_0 .concat [ 1 1 1 1], L_0x24104d0, L_0x24100c0, L_0x240ffd0, L_0x240fdd0;
LS_0x2412c40_0_4 .concat [ 1 1 1 1], L_0x240f840, L_0x240f3c0, L_0x240f170, L_0x240e610;
L_0x2412c40 .concat [ 4 4 0 0], LS_0x2412c40_0_0, LS_0x2412c40_0_4;
LS_0x2412d30_0_0 .concat [ 1 1 1 1], L_0x24104d0, L_0x24100c0, L_0x240ffd0, L_0x240fdd0;
LS_0x2412d30_0_4 .concat [ 1 1 1 1], L_0x240f840, L_0x240f3c0, L_0x240f170, L_0x240e610;
L_0x2412d30 .concat [ 4 4 0 0], LS_0x2412d30_0_0, LS_0x2412d30_0_4;
LS_0x24130f0_0_0 .concat [ 1 1 1 1], L_0x2411fd0, L_0x2412150, L_0x24126b0, L_0x2411d30;
LS_0x24130f0_0_4 .concat [ 1 1 1 1], L_0x24117c0, L_0x2411570, L_0x2411090, L_0x24116d0;
L_0x24130f0 .concat [ 4 4 0 0], LS_0x24130f0_0_0, LS_0x24130f0_0_4;
LS_0x2413200_0_0 .concat [ 1 1 1 1], L_0x24104d0, L_0x24100c0, L_0x240ffd0, L_0x240fdd0;
LS_0x2413200_0_4 .concat [ 1 1 1 1], L_0x240f840, L_0x240f3c0, L_0x240f170, L_0x240e610;
L_0x2413200 .concat [ 4 4 0 0], LS_0x2413200_0_0, LS_0x2413200_0_4;
L_0x2413310 .cmp/eeq 8, L_0x2412c40, L_0x24132a0;
S_0x23d43c0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x23caee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x23a87e0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x23a8820 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x23a8860 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x23a88a0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x23a88e0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x23a8920 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x23a8960 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x23a89a0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x23a89e0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x23a8a20 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x23af790 .functor NOT 1, v0x2409ec0_0, C4<0>, C4<0>, C4<0>;
L_0x23a4e10 .functor AND 1, L_0x240e700, L_0x23af790, C4<1>, C4<1>;
L_0x23d8ca0 .functor NOT 1, v0x2409ec0_0, C4<0>, C4<0>, C4<0>;
L_0x23d8d10 .functor AND 1, L_0x240e860, L_0x23d8ca0, C4<1>, C4<1>;
L_0x240ea00 .functor OR 1, L_0x23a4e10, L_0x23d8d10, C4<0>, C4<0>;
L_0x240ebe0 .functor NOT 1, v0x2409ec0_0, C4<0>, C4<0>, C4<0>;
L_0x240ec90 .functor AND 1, L_0x240eb10, L_0x240ebe0, C4<1>, C4<1>;
L_0x240eda0 .functor OR 1, L_0x240ea00, L_0x240ec90, C4<0>, C4<0>;
L_0x240f0b0 .functor AND 1, L_0x240ef00, v0x2409d60_0, C4<1>, C4<1>;
L_0x240f170 .functor OR 1, L_0x240eda0, L_0x240f0b0, C4<0>, C4<0>;
L_0x240f3c0 .functor AND 1, L_0x240f2e0, v0x2409ec0_0, C4<1>, C4<1>;
L_0x240f610 .functor NOT 1, v0x2409f60_0, C4<0>, C4<0>, C4<0>;
L_0x240f780 .functor AND 1, L_0x240f520, L_0x240f610, C4<1>, C4<1>;
L_0x240f840 .functor OR 1, L_0x240f480, L_0x240f780, C4<0>, C4<0>;
L_0x240f710 .functor AND 1, L_0x240fa20, v0x2409f60_0, C4<1>, C4<1>;
L_0x240fc10 .functor NOT 1, v0x2409d60_0, C4<0>, C4<0>, C4<0>;
L_0x240fd10 .functor AND 1, L_0x240fb10, L_0x240fc10, C4<1>, C4<1>;
L_0x240fdd0 .functor OR 1, L_0x240f710, L_0x240fd10, C4<0>, C4<0>;
v0x23d8e10_0 .net "B3_next", 0 0, L_0x240e610;  alias, 1 drivers
v0x2396640_0 .net "Count_next", 0 0, L_0x240f840;  alias, 1 drivers
v0x2396740_0 .net "S1_next", 0 0, L_0x240f3c0;  alias, 1 drivers
v0x2397ed0_0 .net "S_next", 0 0, L_0x240f170;  alias, 1 drivers
v0x2397f70_0 .net "Wait_next", 0 0, L_0x240fdd0;  alias, 1 drivers
v0x2398260_0 .net *"_ivl_10", 0 0, L_0x23d8ca0;  1 drivers
v0x23d8eb0_0 .net *"_ivl_12", 0 0, L_0x23d8d10;  1 drivers
v0x2407f40_0 .net *"_ivl_14", 0 0, L_0x240ea00;  1 drivers
v0x2408020_0 .net *"_ivl_17", 0 0, L_0x240eb10;  1 drivers
v0x2408100_0 .net *"_ivl_18", 0 0, L_0x240ebe0;  1 drivers
v0x24081e0_0 .net *"_ivl_20", 0 0, L_0x240ec90;  1 drivers
v0x24082c0_0 .net *"_ivl_22", 0 0, L_0x240eda0;  1 drivers
v0x24083a0_0 .net *"_ivl_25", 0 0, L_0x240ef00;  1 drivers
v0x2408480_0 .net *"_ivl_26", 0 0, L_0x240f0b0;  1 drivers
v0x2408560_0 .net *"_ivl_3", 0 0, L_0x240e700;  1 drivers
v0x2408640_0 .net *"_ivl_31", 0 0, L_0x240f2e0;  1 drivers
v0x2408720_0 .net *"_ivl_35", 0 0, L_0x240f480;  1 drivers
v0x2408800_0 .net *"_ivl_37", 0 0, L_0x240f520;  1 drivers
v0x24088e0_0 .net *"_ivl_38", 0 0, L_0x240f610;  1 drivers
v0x24089c0_0 .net *"_ivl_4", 0 0, L_0x23af790;  1 drivers
v0x2408aa0_0 .net *"_ivl_40", 0 0, L_0x240f780;  1 drivers
v0x2408b80_0 .net *"_ivl_45", 0 0, L_0x240fa20;  1 drivers
v0x2408c60_0 .net *"_ivl_46", 0 0, L_0x240f710;  1 drivers
v0x2408d40_0 .net *"_ivl_49", 0 0, L_0x240fb10;  1 drivers
v0x2408e20_0 .net *"_ivl_50", 0 0, L_0x240fc10;  1 drivers
v0x2408f00_0 .net *"_ivl_52", 0 0, L_0x240fd10;  1 drivers
v0x2408fe0_0 .net *"_ivl_6", 0 0, L_0x23a4e10;  1 drivers
v0x24090c0_0 .net *"_ivl_61", 3 0, L_0x2410220;  1 drivers
v0x24091a0_0 .net *"_ivl_9", 0 0, L_0x240e860;  1 drivers
v0x2409280_0 .net "ack", 0 0, v0x2409d60_0;  alias, 1 drivers
v0x2409340_0 .net "counting", 0 0, L_0x24100c0;  alias, 1 drivers
v0x2409400_0 .net "d", 0 0, v0x2409ec0_0;  alias, 1 drivers
v0x24094c0_0 .net "done", 0 0, L_0x240ffd0;  alias, 1 drivers
v0x2409790_0 .net "done_counting", 0 0, v0x2409f60_0;  alias, 1 drivers
v0x2409850_0 .net "shift_ena", 0 0, L_0x24104d0;  alias, 1 drivers
v0x2409910_0 .net "state", 9 0, v0x240a1c0_0;  alias, 1 drivers
L_0x240e610 .part v0x240a1c0_0, 6, 1;
L_0x240e700 .part v0x240a1c0_0, 0, 1;
L_0x240e860 .part v0x240a1c0_0, 1, 1;
L_0x240eb10 .part v0x240a1c0_0, 3, 1;
L_0x240ef00 .part v0x240a1c0_0, 9, 1;
L_0x240f2e0 .part v0x240a1c0_0, 0, 1;
L_0x240f480 .part v0x240a1c0_0, 7, 1;
L_0x240f520 .part v0x240a1c0_0, 8, 1;
L_0x240fa20 .part v0x240a1c0_0, 8, 1;
L_0x240fb10 .part v0x240a1c0_0, 9, 1;
L_0x240ffd0 .part v0x240a1c0_0, 9, 1;
L_0x24100c0 .part v0x240a1c0_0, 8, 1;
L_0x2410220 .part v0x240a1c0_0, 4, 4;
L_0x24104d0 .reduce/or L_0x2410220;
S_0x2409b70 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x23caee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x2409d60_0 .var "ack", 0 0;
v0x2409e20_0 .net "clk", 0 0, v0x240dba0_0;  1 drivers
v0x2409ec0_0 .var "d", 0 0;
v0x2409f60_0 .var "done_counting", 0 0;
v0x240a030_0 .var/2u "fail_onehot", 0 0;
v0x240a120_0 .var/2u "failed", 0 0;
v0x240a1c0_0 .var "state", 9 0;
v0x240a260_0 .net "tb_match", 0 0, L_0x2413310;  alias, 1 drivers
E_0x23a4dd0 .event posedge, v0x2409e20_0;
E_0x23a3a90/0 .event negedge, v0x2409e20_0;
E_0x23a3a90/1 .event posedge, v0x2409e20_0;
E_0x23a3a90 .event/or E_0x23a3a90/0, E_0x23a3a90/1;
S_0x240a3c0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x23caee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x24101b0 .functor NOT 1, v0x2409ec0_0, C4<0>, C4<0>, C4<0>;
L_0x2410730 .functor AND 1, L_0x2410690, L_0x24101b0, C4<1>, C4<1>;
L_0x24108e0 .functor NOT 1, v0x2409ec0_0, C4<0>, C4<0>, C4<0>;
L_0x2410950 .functor AND 1, L_0x2410840, L_0x24108e0, C4<1>, C4<1>;
L_0x2410a60 .functor OR 1, L_0x2410730, L_0x2410950, C4<0>, C4<0>;
L_0x2410c10 .functor NOT 1, v0x2409ec0_0, C4<0>, C4<0>, C4<0>;
L_0x2410cc0 .functor AND 1, L_0x2410b70, L_0x2410c10, C4<1>, C4<1>;
L_0x2410dd0 .functor OR 1, L_0x2410a60, L_0x2410cc0, C4<0>, C4<0>;
L_0x2410fd0 .functor AND 1, L_0x2410f30, v0x2409d60_0, C4<1>, C4<1>;
L_0x2411090 .functor OR 1, L_0x2410dd0, L_0x2410fd0, C4<0>, C4<0>;
L_0x24112f0 .functor AND 1, L_0x2411250, v0x2409ec0_0, C4<1>, C4<1>;
L_0x2411440 .functor AND 1, L_0x2411360, v0x2409ec0_0, C4<1>, C4<1>;
L_0x2411570 .functor OR 1, L_0x24112f0, L_0x2411440, C4<0>, C4<0>;
L_0x24119a0 .functor AND 1, L_0x2411900, v0x2409f60_0, C4<1>, C4<1>;
L_0x2411500 .functor NOT 1, v0x2409d60_0, C4<0>, C4<0>, C4<0>;
L_0x2411be0 .functor AND 1, L_0x2411ae0, L_0x2411500, C4<1>, C4<1>;
L_0x2411d30 .functor OR 1, L_0x24119a0, L_0x2411be0, C4<0>, C4<0>;
L_0x2412040 .functor OR 1, L_0x2411e90, L_0x2411f30, C4<0>, C4<0>;
L_0x2412290 .functor OR 1, L_0x2412040, L_0x24121f0, C4<0>, C4<0>;
L_0x2411fd0 .functor OR 1, L_0x2412290, L_0x24123a0, C4<0>, C4<0>;
v0x240a760_0 .net "B3_next", 0 0, L_0x24116d0;  alias, 1 drivers
v0x240a820_0 .net "Count_next", 0 0, L_0x24117c0;  alias, 1 drivers
v0x240a8e0_0 .net "S1_next", 0 0, L_0x2411570;  alias, 1 drivers
v0x240a9b0_0 .net "S_next", 0 0, L_0x2411090;  alias, 1 drivers
v0x240aa70_0 .net "Wait_next", 0 0, L_0x2411d30;  alias, 1 drivers
v0x240ab80_0 .net *"_ivl_1", 0 0, L_0x2410690;  1 drivers
v0x240ac60_0 .net *"_ivl_10", 0 0, L_0x2410950;  1 drivers
v0x240ad40_0 .net *"_ivl_12", 0 0, L_0x2410a60;  1 drivers
v0x240ae20_0 .net *"_ivl_15", 0 0, L_0x2410b70;  1 drivers
v0x240af00_0 .net *"_ivl_16", 0 0, L_0x2410c10;  1 drivers
v0x240afe0_0 .net *"_ivl_18", 0 0, L_0x2410cc0;  1 drivers
v0x240b0c0_0 .net *"_ivl_2", 0 0, L_0x24101b0;  1 drivers
v0x240b1a0_0 .net *"_ivl_20", 0 0, L_0x2410dd0;  1 drivers
v0x240b280_0 .net *"_ivl_23", 0 0, L_0x2410f30;  1 drivers
v0x240b360_0 .net *"_ivl_24", 0 0, L_0x2410fd0;  1 drivers
v0x240b440_0 .net *"_ivl_29", 0 0, L_0x2411250;  1 drivers
v0x240b520_0 .net *"_ivl_30", 0 0, L_0x24112f0;  1 drivers
v0x240b600_0 .net *"_ivl_33", 0 0, L_0x2411360;  1 drivers
v0x240b6e0_0 .net *"_ivl_34", 0 0, L_0x2411440;  1 drivers
v0x240b7c0_0 .net *"_ivl_4", 0 0, L_0x2410730;  1 drivers
v0x240b8a0_0 .net *"_ivl_43", 0 0, L_0x2411900;  1 drivers
v0x240b980_0 .net *"_ivl_44", 0 0, L_0x24119a0;  1 drivers
v0x240ba60_0 .net *"_ivl_47", 0 0, L_0x2411ae0;  1 drivers
v0x240bb40_0 .net *"_ivl_48", 0 0, L_0x2411500;  1 drivers
v0x240bc20_0 .net *"_ivl_50", 0 0, L_0x2411be0;  1 drivers
v0x240bd00_0 .net *"_ivl_55", 0 0, L_0x2411e90;  1 drivers
v0x240bde0_0 .net *"_ivl_57", 0 0, L_0x2411f30;  1 drivers
v0x240bec0_0 .net *"_ivl_58", 0 0, L_0x2412040;  1 drivers
v0x240bfa0_0 .net *"_ivl_61", 0 0, L_0x24121f0;  1 drivers
v0x240c080_0 .net *"_ivl_62", 0 0, L_0x2412290;  1 drivers
v0x240c160_0 .net *"_ivl_65", 0 0, L_0x24123a0;  1 drivers
v0x240c240_0 .net *"_ivl_7", 0 0, L_0x2410840;  1 drivers
v0x240c320_0 .net *"_ivl_8", 0 0, L_0x24108e0;  1 drivers
v0x240c610_0 .net "ack", 0 0, v0x2409d60_0;  alias, 1 drivers
v0x240c6b0_0 .net "counting", 0 0, L_0x2412150;  alias, 1 drivers
v0x240c770_0 .net "d", 0 0, v0x2409ec0_0;  alias, 1 drivers
v0x240c860_0 .net "done", 0 0, L_0x24126b0;  alias, 1 drivers
v0x240c920_0 .net "done_counting", 0 0, v0x2409f60_0;  alias, 1 drivers
v0x240ca10_0 .net "shift_ena", 0 0, L_0x2411fd0;  alias, 1 drivers
v0x240cad0_0 .net "state", 9 0, v0x240a1c0_0;  alias, 1 drivers
L_0x2410690 .part v0x240a1c0_0, 0, 1;
L_0x2410840 .part v0x240a1c0_0, 1, 1;
L_0x2410b70 .part v0x240a1c0_0, 3, 1;
L_0x2410f30 .part v0x240a1c0_0, 9, 1;
L_0x2411250 .part v0x240a1c0_0, 0, 1;
L_0x2411360 .part v0x240a1c0_0, 2, 1;
L_0x24116d0 .part v0x240a1c0_0, 6, 1;
L_0x24117c0 .part v0x240a1c0_0, 7, 1;
L_0x2411900 .part v0x240a1c0_0, 8, 1;
L_0x2411ae0 .part v0x240a1c0_0, 9, 1;
L_0x2411e90 .part v0x240a1c0_0, 4, 1;
L_0x2411f30 .part v0x240a1c0_0, 5, 1;
L_0x24121f0 .part v0x240a1c0_0, 6, 1;
L_0x24123a0 .part v0x240a1c0_0, 7, 1;
L_0x2412150 .part v0x240a1c0_0, 8, 1;
L_0x24126b0 .part v0x240a1c0_0, 9, 1;
S_0x240cd60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x23caee0;
 .timescale -12 -12;
E_0x23a3490 .event anyedge, v0x240e3d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x240e3d0_0;
    %nor/r;
    %assign/vec4 v0x240e3d0_0, 0;
    %wait E_0x23a3490;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2409b70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240a120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240a030_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x2409b70;
T_2 ;
    %wait E_0x23a3a90;
    %load/vec4 v0x240a260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x240a120_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2409b70;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2409d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2409f60_0, 0;
    %assign/vec4 v0x2409ec0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x240a1c0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23a3a90;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x2409d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2409f60_0, 0, 1;
    %store/vec4 v0x2409ec0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x240a1c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23a4dd0;
    %load/vec4 v0x240a120_0;
    %assign/vec4 v0x240a030_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23a3a90;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x2409d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2409f60_0, 0, 1;
    %store/vec4 v0x2409ec0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x240a1c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x23a4dd0;
    %load/vec4 v0x240a030_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x240a120_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23caee0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240e3d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23caee0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x240dba0_0;
    %inv;
    %store/vec4 v0x240dba0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23caee0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2409e20_0, v0x240e540_0, v0x240de10_0, v0x240deb0_0, v0x240db00_0, v0x240e290_0, v0x240d040_0, v0x240cf80_0, v0x240d4b0_0, v0x240d3e0_0, v0x240d310_0, v0x240d220_0, v0x240d180_0, v0x240d0e0_0, v0x240d650_0, v0x240d580_0, v0x240e020_0, v0x240df50_0, v0x240dd40_0, v0x240dc70_0, v0x240e1c0_0, v0x240e0f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23caee0;
T_7 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x240e330_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23caee0;
T_8 ;
    %wait E_0x23a3a90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240e330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
    %load/vec4 v0x240e470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240e330_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x240d040_0;
    %load/vec4 v0x240d040_0;
    %load/vec4 v0x240cf80_0;
    %xor;
    %load/vec4 v0x240d040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x240d4b0_0;
    %load/vec4 v0x240d4b0_0;
    %load/vec4 v0x240d3e0_0;
    %xor;
    %load/vec4 v0x240d4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x240d310_0;
    %load/vec4 v0x240d310_0;
    %load/vec4 v0x240d220_0;
    %xor;
    %load/vec4 v0x240d310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x240d180_0;
    %load/vec4 v0x240d180_0;
    %load/vec4 v0x240d0e0_0;
    %xor;
    %load/vec4 v0x240d180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x240d650_0;
    %load/vec4 v0x240d650_0;
    %load/vec4 v0x240d580_0;
    %xor;
    %load/vec4 v0x240d650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x240e020_0;
    %load/vec4 v0x240e020_0;
    %load/vec4 v0x240df50_0;
    %xor;
    %load/vec4 v0x240e020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x240dd40_0;
    %load/vec4 v0x240dd40_0;
    %load/vec4 v0x240dc70_0;
    %xor;
    %load/vec4 v0x240dd40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x240e1c0_0;
    %load/vec4 v0x240e1c0_0;
    %load/vec4 v0x240e0f0_0;
    %xor;
    %load/vec4 v0x240e1c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x240e330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240e330_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/review2015_fsmonehot/iter1/response1/top_module.sv";
