Analysis & Synthesis report for proje1
Fri Jan 19 13:21:17 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "adder_32bit:adder32"
 10. Port Connectivity Checks: "adder_32bit:adder33"
 11. Port Connectivity Checks: "alu:alu1|mux_32:r9"
 12. Port Connectivity Checks: "alu:alu1|LessThan32Bit:r2|sub_add_32bit:sub1"
 13. Port Connectivity Checks: "alu:alu1|adder_32bit:r1|adder_16bit:a1"
 14. Port Connectivity Checks: "alu:alu1|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|or_5bit:or7"
 15. Port Connectivity Checks: "alu:alu1|adder_32bit:r1|adder_16bit:a0"
 16. Port Connectivity Checks: "mux_5bit_2_to_1:mux2"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan 19 13:21:17 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; proje1                                      ;
; Top-level Entity Name           ; mips                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; mips               ; proje1             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+---------+
; xor_32bit_to_1bit.v              ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/xor_32bit_to_1bit.v ;         ;
; sub_add_32bit.v                  ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/sub_add_32bit.v     ;         ;
; or_32bit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/or_32bit.v          ;         ;
; or_5bit.v                        ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/or_5bit.v           ;         ;
; or_4bit.v                        ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/or_4bit.v           ;         ;
; or_3bit.v                        ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/or_3bit.v           ;         ;
; mux8_to_1.v                      ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/mux8_to_1.v         ;         ;
; mux4_to_1.v                      ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/mux4_to_1.v         ;         ;
; mux2_to_1.v                      ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/mux2_to_1.v         ;         ;
; mux_32.v                         ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/mux_32.v            ;         ;
; LessThan32Bit.v                  ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/LessThan32Bit.v     ;         ;
; and_32bit_to_1bit.v              ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/and_32bit_to_1bit.v ;         ;
; and_32bit.v                      ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/and_32bit.v         ;         ;
; and_5bit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/and_5bit.v          ;         ;
; and_4bit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/and_4bit.v          ;         ;
; and_3bit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/and_3bit.v          ;         ;
; adder_32bit.v                    ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v       ;         ;
; adder_16bit.v                    ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_16bit.v       ;         ;
; adder_4bit.v                     ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v        ;         ;
; mips.v                           ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v              ;         ;
; register_block.v                 ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/register_block.v    ;         ;
; instruction_block.v              ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v ;         ;
; memory_block.v                   ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/memory_block.v      ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/control_unit.v      ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/alu.v               ;         ;
; alu_control.v                    ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/alu_control.v       ;         ;
; sign_extend.v                    ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/sign_extend.v       ;         ;
; memory.mem                       ; yes             ; User Unspecified File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/memory.mem          ;         ;
; registers.mem                    ; yes             ; User Unspecified File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/registers.mem       ;         ;
; instructions.mem                 ; yes             ; User Unspecified File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/instructions.mem    ;         ;
; mux_5bit_2_to_1.v                ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/mux_5bit_2_to_1.v   ;         ;
; mux32bit_2_to_1.v                ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/mux32bit_2_to_1.v   ;         ;
; extend32.v                       ; yes             ; User Verilog HDL File  ; C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v          ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |mips                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 1    ; 0            ; |mips               ; mips        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------+
; Port Connectivity Checks: "adder_32bit:adder32" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; cin  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "adder_32bit:adder33" ;
+----------+-------+----------+-------------------+
; Port     ; Type  ; Severity ; Details           ;
+----------+-------+----------+-------------------+
; b[31..1] ; Input ; Info     ; Stuck at GND      ;
; b[0]     ; Input ; Info     ; Stuck at VCC      ;
; cin      ; Input ; Info     ; Stuck at GND      ;
+----------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "alu:alu1|mux_32:r9" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; in3  ; Input ; Info     ; Stuck at GND         ;
; in4  ; Input ; Info     ; Stuck at GND         ;
; in8  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu1|LessThan32Bit:r2|sub_add_32bit:sub1"                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu1|adder_32bit:r1|adder_16bit:a1"                                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; P15    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; G15    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; result ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (16 bits) it drives; bit(s) "result[16..16]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu1|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|or_5bit:or7"                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu1|adder_32bit:r1|adder_16bit:a0"                                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (16 bits) it drives; bit(s) "result[16..16]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_5bit_2_to_1:mux2" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; rd   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jan 19 13:21:07 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proje1 -c proje1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/LENOVO/Desktop/quartus/hw3proje/testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_32bit_to_1bit.v
    Info (12023): Found entity 1: xor_32bit_to_1bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/xor_32bit_to_1bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_32bit.v
    Info (12023): Found entity 1: xor_32bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/xor_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub_add_32bit.v
    Info (12023): Found entity 1: sub_add_32bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/sub_add_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_32bit.v
    Info (12023): Found entity 1: or_32bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_5bit.v
    Info (12023): Found entity 1: or_5bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_5bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_4bit.v
    Info (12023): Found entity 1: or_4bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_3bit.v
    Info (12023): Found entity 1: or_3bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_3bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nor_32bit.v
    Info (12023): Found entity 1: nor_32bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/nor_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8_to_1.v
    Info (12023): Found entity 1: mux8_to_1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux8_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_to_1.v
    Info (12023): Found entity 1: mux4_to_1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux4_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_to_1.v
    Info (12023): Found entity 1: mux2_to_1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux2_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32.v
    Info (12023): Found entity 1: mux_32 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lessthan32bit.v
    Info (12023): Found entity 1: LessThan32Bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/LessThan32Bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator_32bit.v
    Info (12023): Found entity 1: comparator_32bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/comparator_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_32bit_to_1bit.v
    Info (12023): Found entity 1: and_32bit_to_1bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_32bit_to_1bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_32bit.v
    Info (12023): Found entity 1: and_32bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_5bit.v
    Info (12023): Found entity 1: and_5bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_5bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_4bit.v
    Info (12023): Found entity 1: and_4bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_3bit.v
    Info (12023): Found entity 1: and_3bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_3bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_32bit.v
    Info (12023): Found entity 1: adder_32bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_16bit.v
    Info (12023): Found entity 1: adder_16bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_4bit.v
    Info (12023): Found entity 1: adder_4bit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mips.v
    Info (12023): Found entity 1: mips File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_block.v
    Info (12023): Found entity 1: register_block File: C:/Users/LENOVO/Desktop/quartus/hw3proje/register_block.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_block.v
    Info (12023): Found entity 1: instruction_block File: C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_block.v
    Info (12023): Found entity 1: memory_block File: C:/Users/LENOVO/Desktop/quartus/hw3proje/memory_block.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/LENOVO/Desktop/quartus/hw3proje/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control File: C:/Users/LENOVO/Desktop/quartus/hw3proje/alu_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: sign_extend File: C:/Users/LENOVO/Desktop/quartus/hw3proje/sign_extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_2.v
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/shift_left_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_control_unit.v
    Info (12023): Found entity 1: testbench_control_unit File: C:/Users/LENOVO/Desktop/quartus/hw3proje/testbench_control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_5bit_2_to_1.v
    Info (12023): Found entity 1: mux_5bit_2_to_1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux_5bit_2_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux32bit_2_to_1.v
    Info (12023): Found entity 1: mux32bit_2_to_1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux32bit_2_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend32.v
    Info (12023): Found entity 1: extend32 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at or_5bit.v(4): created implicit net for "temp" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_5bit.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at or_5bit.v(5): created implicit net for "temp1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_5bit.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at or_5bit.v(6): created implicit net for "temp2" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_5bit.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at or_4bit.v(4): created implicit net for "temp" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_4bit.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at or_4bit.v(5): created implicit net for "temp1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_4bit.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at or_3bit.v(4): created implicit net for "temp" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/or_3bit.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at and_5bit.v(4): created implicit net for "temp" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_5bit.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at and_5bit.v(5): created implicit net for "temp1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_5bit.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at and_5bit.v(6): created implicit net for "temp2" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_5bit.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at and_4bit.v(4): created implicit net for "temp" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_4bit.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at and_4bit.v(5): created implicit net for "temp1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_4bit.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at and_3bit.v(6): created implicit net for "temp" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/and_3bit.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at adder_4bit.v(28): created implicit net for "temp9" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at adder_4bit.v(32): created implicit net for "temp7" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at adder_4bit.v(33): created implicit net for "temp8" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at adder_4bit.v(38): created implicit net for "temp" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at adder_4bit.v(39): created implicit net for "temp1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at adder_4bit.v(44): created implicit net for "temp3" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at adder_4bit.v(45): created implicit net for "temp4" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at adder_4bit.v(46): created implicit net for "temp5" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at adder_4bit.v(47): created implicit net for "temp6" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(44): created implicit net for "move_" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/control_unit.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at alu_control.v(23): created implicit net for "and_function" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/alu_control.v Line: 23
Info (12127): Elaborating entity "mips" for the top level hierarchy
Info (10648): Verilog HDL Display System Task info at mips.v(12): pc: ................................ File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 12
Info (12128): Elaborating entity "instruction_block" for hierarchy "instruction_block:insclock" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 110
Warning (10850): Verilog HDL warning at instruction_block.v(11): number of words (28) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v Line: 11
Warning (10030): Net "instructions.data_a" at instruction_block.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v Line: 8
Warning (10030): Net "instructions.waddr_a" at instruction_block.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v Line: 8
Warning (10030): Net "instructions.we_a" at instruction_block.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v Line: 8
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:contr" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 111
Warning (10030): Net "jal_" at control_unit.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/LENOVO/Desktop/quartus/hw3proje/control_unit.v Line: 16
Info (12128): Elaborating entity "mux_5bit_2_to_1" for hierarchy "mux_5bit_2_to_1:mux1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 113
Info (12128): Elaborating entity "register_block" for hierarchy "register_block:regblock" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 119
Warning (10175): Verilog HDL warning at register_block.v(27): ignoring unsupported system task File: C:/Users/LENOVO/Desktop/quartus/hw3proje/register_block.v Line: 27
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:sig" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 121
Info (12128): Elaborating entity "mux32bit_2_to_1" for hierarchy "mux32bit_2_to_1:mux3" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 123
Info (12128): Elaborating entity "extend32" for hierarchy "mux32bit_2_to_1:mux3|extend32:ex" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux32bit_2_to_1.v Line: 11
Warning (10739): Verilog HDL warning at extend32.v(3): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 3
Warning (10739): Verilog HDL warning at extend32.v(4): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 4
Warning (10739): Verilog HDL warning at extend32.v(5): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 5
Warning (10739): Verilog HDL warning at extend32.v(6): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 6
Warning (10739): Verilog HDL warning at extend32.v(7): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 7
Warning (10739): Verilog HDL warning at extend32.v(8): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 8
Warning (10739): Verilog HDL warning at extend32.v(9): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 9
Warning (10739): Verilog HDL warning at extend32.v(10): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 10
Warning (10739): Verilog HDL warning at extend32.v(11): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 11
Warning (10739): Verilog HDL warning at extend32.v(12): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 12
Warning (10739): Verilog HDL warning at extend32.v(13): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 13
Warning (10739): Verilog HDL warning at extend32.v(14): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 14
Warning (10739): Verilog HDL warning at extend32.v(15): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 15
Warning (10739): Verilog HDL warning at extend32.v(16): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 16
Warning (10739): Verilog HDL warning at extend32.v(17): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 17
Warning (10739): Verilog HDL warning at extend32.v(18): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 18
Warning (10739): Verilog HDL warning at extend32.v(19): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 19
Warning (10739): Verilog HDL warning at extend32.v(20): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 20
Warning (10739): Verilog HDL warning at extend32.v(21): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 21
Warning (10739): Verilog HDL warning at extend32.v(22): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 22
Warning (10739): Verilog HDL warning at extend32.v(23): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 23
Warning (10739): Verilog HDL warning at extend32.v(24): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 24
Warning (10739): Verilog HDL warning at extend32.v(25): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 25
Warning (10739): Verilog HDL warning at extend32.v(26): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 26
Warning (10739): Verilog HDL warning at extend32.v(27): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 27
Warning (10739): Verilog HDL warning at extend32.v(28): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 28
Warning (10739): Verilog HDL warning at extend32.v(29): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 29
Warning (10739): Verilog HDL warning at extend32.v(30): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 30
Warning (10739): Verilog HDL warning at extend32.v(31): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 31
Warning (10739): Verilog HDL warning at extend32.v(32): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 32
Warning (10739): Verilog HDL warning at extend32.v(33): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 33
Warning (10739): Verilog HDL warning at extend32.v(34): actual bit length 32 differs from formal bit length 1 File: C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v Line: 34
Info (12128): Elaborating entity "and_32bit" for hierarchy "mux32bit_2_to_1:mux3|and_32bit:and1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux32bit_2_to_1.v Line: 15
Info (12128): Elaborating entity "or_32bit" for hierarchy "mux32bit_2_to_1:mux3|or_32bit:or1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux32bit_2_to_1.v Line: 18
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:aluc" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 125
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 127
Info (12128): Elaborating entity "adder_32bit" for hierarchy "alu:alu1|adder_32bit:r1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/alu.v Line: 11
Info (12128): Elaborating entity "adder_16bit" for hierarchy "alu:alu1|adder_32bit:r1|adder_16bit:a0" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 6
Warning (10034): Output port "result[16]" at adder_16bit.v(8) has no driver File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_16bit.v Line: 8
Info (12128): Elaborating entity "adder_4bit" for hierarchy "alu:alu1|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_16bit.v Line: 13
Info (12128): Elaborating entity "and_3bit" for hierarchy "alu:alu1|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_3bit:and6" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 32
Info (12128): Elaborating entity "or_3bit" for hierarchy "alu:alu1|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|or_3bit:or5" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 34
Info (12128): Elaborating entity "and_4bit" for hierarchy "alu:alu1|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_4bit:and8" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 38
Info (12128): Elaborating entity "or_4bit" for hierarchy "alu:alu1|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|or_4bit:or6" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 41
Info (12128): Elaborating entity "and_5bit" for hierarchy "alu:alu1|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_5bit:and11" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 44
Info (12128): Elaborating entity "or_5bit" for hierarchy "alu:alu1|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|or_5bit:or7" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v Line: 48
Info (12128): Elaborating entity "LessThan32Bit" for hierarchy "alu:alu1|LessThan32Bit:r2" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/alu.v Line: 12
Info (12128): Elaborating entity "sub_add_32bit" for hierarchy "alu:alu1|LessThan32Bit:r2|sub_add_32bit:sub1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/LessThan32Bit.v Line: 10
Info (12128): Elaborating entity "xor_32bit_to_1bit" for hierarchy "alu:alu1|LessThan32Bit:r2|sub_add_32bit:sub1|xor_32bit_to_1bit:xor1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/sub_add_32bit.v Line: 9
Info (12128): Elaborating entity "and_32bit_to_1bit" for hierarchy "alu:alu1|LessThan32Bit:r2|and_32bit_to_1bit:and1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/LessThan32Bit.v Line: 11
Info (12128): Elaborating entity "mux_32" for hierarchy "alu:alu1|mux_32:r9" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/alu.v Line: 16
Info (12128): Elaborating entity "mux8_to_1" for hierarchy "alu:alu1|mux_32:r9|mux8_to_1:m1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux_32.v Line: 6
Info (12128): Elaborating entity "mux4_to_1" for hierarchy "alu:alu1|mux_32:r9|mux8_to_1:m1|mux4_to_1:m1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux8_to_1.v Line: 7
Info (12128): Elaborating entity "mux2_to_1" for hierarchy "alu:alu1|mux_32:r9|mux8_to_1:m1|mux4_to_1:m1|mux2_to_1:m1" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mux4_to_1.v Line: 6
Info (12128): Elaborating entity "memory_block" for hierarchy "memory_block:memo" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 131
Warning (10850): Verilog HDL warning at memory_block.v(12): number of words (32) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/LENOVO/Desktop/quartus/hw3proje/memory_block.v Line: 12
Warning (10175): Verilog HDL warning at memory_block.v(23): ignoring unsupported system task File: C:/Users/LENOVO/Desktop/quartus/hw3proje/memory_block.v Line: 23
Warning (10175): Verilog HDL warning at memory_block.v(38): ignoring unsupported system task File: C:/Users/LENOVO/Desktop/quartus/hw3proje/memory_block.v Line: 38
Warning (12030): Port "ordered port 5" on the entity instantiation of "a1" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 12
Warning (12030): Port "ordered port 5" on the entity instantiation of "a0" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 6
Warning (12030): Port "ordered port 5" on the entity instantiation of "a1" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 12
Warning (12030): Port "ordered port 5" on the entity instantiation of "a0" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 6
Warning (12030): Port "ordered port 5" on the entity instantiation of "a1" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 12
Warning (12030): Port "ordered port 5" on the entity instantiation of "a0" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 6
Warning (12030): Port "ordered port 5" on the entity instantiation of "a1" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 12
Warning (12030): Port "ordered port 5" on the entity instantiation of "a0" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v Line: 6
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/LENOVO/Desktop/quartus/hw3proje/output_files/proje1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v Line: 1
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 4814 megabytes
    Info: Processing ended: Fri Jan 19 13:21:17 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/LENOVO/Desktop/quartus/hw3proje/output_files/proje1.map.smsg.


