$date
	Sun Oct 23 00:38:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#722490
b110 &
b110 %
1$
b110 !
1"
#722491
0"
#722494
b11 &
b11 %
#722498
b1010 &
b1010 %
#722502
b101 &
b101 %
#722506
b10000 &
b10000 %
#722510
b1000 &
b1000 %
#722514
b100 &
b100 %
#722518
b10 &
b10 %
#722522
b1 &
b1 %
1#
#722526
b0 &
0#
b0 %
0$
#1752201
b11010 !
1"
#1752202
b11010 &
b11010 %
1$
#1752203
0"
#1752206
b1101 &
b1101 %
#1752210
b101000 &
b101000 %
#1752214
b10100 &
b10100 %
#1752218
b1010 &
b1010 %
#1752222
b101 &
b101 %
#1752226
b10000 &
b10000 %
#1752230
b1000 &
b1000 %
#1752234
b100 &
b100 %
#1752238
b10 &
b10 %
#1752242
b1 &
b1 %
1#
#1752246
b0 &
0#
b0 %
0$
#2773355
b10001 !
1"
#2773358
b10001 &
b10001 %
1$
#2773359
0"
#2773362
b110100 &
b110100 %
#2773366
b11010 &
b11010 %
#2773370
b1101 &
b1101 %
#2773374
b101000 &
b101000 %
#2773378
b10100 &
b10100 %
#2773382
b1010 &
b1010 %
#2773386
b101 &
b101 %
#2773390
b10000 &
b10000 %
#2773394
b1000 &
b1000 %
#2773398
b100 &
b100 %
#2773402
b10 &
b10 %
#2773406
b1 &
1#
b1 %
#2773410
b0 &
b0 %
0#
0$
#4500012
