#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5572aec73690 .scope module, "testbench" "testbench" 2 326;
 .timescale 0 0;
v0x5572aec95c50_0 .var "clk", 0 0;
v0x5572aec95cf0_0 .net "halted", 0 0, v0x5572aec94b00_0;  1 drivers
v0x5572aec95d90_0 .var "reset", 0 0;
S_0x5572aec73810 .scope module, "PE" "processor" 2 330, 2 118 0, S_0x5572aec73690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "halt"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
L_0x5572aec96090 .functor OR 1, L_0x5572aec95e90, L_0x5572aec95f90, C4<0>, C4<0>;
v0x5572aec947c0_0 .net *"_s1", 0 0, L_0x5572aec95e90;  1 drivers
v0x5572aec948c0_0 .net *"_s3", 0 0, L_0x5572aec95f90;  1 drivers
v0x5572aec949a0_0 .net "clk", 0 0, v0x5572aec95c50_0;  1 drivers
v0x5572aec94a40 .array "data", 0 65535, 15 0;
v0x5572aec94b00_0 .var "halt", 0 0;
v0x5572aec94c10_0 .var "havepre", 0 0;
v0x5572aec94cd0_0 .var "im0", 15 0;
v0x5572aec94db0_0 .var "ir", 15 0;
v0x5572aec94e90_0 .var "ir0", 15 0;
v0x5572aec94f70_0 .var "ir1", 15 0;
v0x5572aec95050_0 .var "jump", 0 0;
v0x5572aec95110_0 .var "pc", 15 0;
v0x5572aec951f0_0 .var "pc0", 15 0;
v0x5572aec952d0_0 .net "pendpc", 0 0, L_0x5572aec96090;  1 drivers
v0x5572aec95390_0 .var "prefix", 11 0;
v0x5572aec95470 .array "r", 0 15, 15 0;
v0x5572aec95530_0 .var "rd1", 15 0;
v0x5572aec95610_0 .var "res", 15 0;
v0x5572aec956f0_0 .net "reset", 0 0, v0x5572aec95d90_0;  1 drivers
v0x5572aec957b0_0 .var "rs1", 15 0;
v0x5572aec95890_0 .var "target", 15 0;
v0x5572aec95970 .array "text", 0 65535, 15 0;
v0x5572aec95a30_0 .var "tpc", 15 0;
v0x5572aec95b10_0 .var "wait1", 0 0;
E_0x5572aec61560 .event posedge, v0x5572aec949a0_0;
E_0x5572aec609d0 .event edge, v0x5572aec956f0_0;
L_0x5572aec95e90 .ufunc TD_testbench.PE.setspc, 1, v0x5572aec94e90_0 (v0x5572aec54360_0) v0x5572aec56230_0 S_0x5572aec27030;
L_0x5572aec95f90 .ufunc TD_testbench.PE.setspc, 1, v0x5572aec94f70_0 (v0x5572aec54360_0) v0x5572aec56230_0 S_0x5572aec27030;
S_0x5572aec27030 .scope function, "setspc" "setspc" 2 161, 2 161 0, S_0x5572aec73810;
 .timescale 0 0;
v0x5572aec54360_0 .var "inst", 15 0;
v0x5572aec56230_0 .var "setspc", 0 0;
TD_testbench.PE.setspc ;
    %load/vec4 v0x5572aec54360_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572aec54360_0;
    %store/vec4 v0x5572aec93b40_0, 0, 16;
    %fork TD_testbench.PE.setsrd, S_0x5572aec93950;
    %join;
    %load/vec4  v0x5572aec93c20_0;
    %and;
    %store/vec4 v0x5572aec56230_0, 0, 1;
    %end;
S_0x5572aec93950 .scope function, "setsrd" "setsrd" 2 156, 2 156 0, S_0x5572aec73810;
 .timescale 0 0;
v0x5572aec93b40_0 .var "inst", 15 0;
v0x5572aec93c20_0 .var "setsrd", 0 0;
TD_testbench.PE.setsrd ;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v0x5572aec93b40_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5572aec93b40_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %cmpi/u 26, 0, 5;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0x5572aec93c20_0, 0, 1;
    %end;
S_0x5572aec93ce0 .scope function, "usesim" "usesim" 2 177, 2 177 0, S_0x5572aec73810;
 .timescale 0 0;
v0x5572aec93eb0_0 .var "inst", 15 0;
v0x5572aec93f90_0 .var "usesim", 0 0;
TD_testbench.PE.usesim ;
    %load/vec4 v0x5572aec93eb0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5572aec93eb0_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %cmpi/u 26, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %store/vec4 v0x5572aec93f90_0, 0, 1;
    %end;
S_0x5572aec94050 .scope function, "usesrd" "usesrd" 2 182, 2 182 0, S_0x5572aec73810;
 .timescale 0 0;
v0x5572aec94220_0 .var "inst", 15 0;
v0x5572aec94320_0 .var "usesrd", 0 0;
TD_testbench.PE.usesrd ;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 8, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 9, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 10, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 11, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 12, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 13, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 14, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 26, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5572aec94220_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %pushi/vec4 22, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x5572aec94320_0, 0, 1;
    %end;
S_0x5572aec943e0 .scope function, "usesrs" "usesrs" 2 199, 2 199 0, S_0x5572aec73810;
 .timescale 0 0;
v0x5572aec94600_0 .var "inst", 15 0;
v0x5572aec94700_0 .var "usesrs", 0 0;
TD_testbench.PE.usesrs ;
    %load/vec4 v0x5572aec94600_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %load/vec4 v0x5572aec94600_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %cmpi/u 26, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %store/vec4 v0x5572aec94700_0, 0, 1;
    %end;
    .scope S_0x5572aec73810;
T_5 ;
    %wait E_0x5572aec609d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572aec94b00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5572aec95110_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5572aec94e90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5572aec94f70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572aec95050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572aec94c10_0, 0, 1;
    %vpi_call 2 152 "$readmemh", "testAssembly.text", v0x5572aec95970 {0 0 0};
    %vpi_call 2 153 "$readmemh", "testAssembly.data", v0x5572aec94a40 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5572aec73810;
T_6 ;
    %wait E_0x5572aec61560;
    %load/vec4 v0x5572aec95050_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x5572aec95890_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5572aec95110_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x5572aec95a30_0, 0, 16;
    %load/vec4 v0x5572aec95b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5572aec95a30_0;
    %assign/vec4 v0x5572aec95110_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5572aec95a30_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5572aec95970, 4;
    %store/vec4 v0x5572aec94db0_0, 0, 16;
    %load/vec4 v0x5572aec952d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5572aec94e90_0, 0;
    %load/vec4 v0x5572aec95a30_0;
    %assign/vec4 v0x5572aec95110_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5572aec94db0_0;
    %parti/s 2, 12, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572aec94c10_0, 0;
    %load/vec4 v0x5572aec94db0_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0x5572aec95390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5572aec94e90_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x5572aec94db0_0;
    %store/vec4 v0x5572aec93eb0_0, 0, 16;
    %fork TD_testbench.PE.usesim, S_0x5572aec93ce0;
    %join;
    %load/vec4  v0x5572aec93f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x5572aec94c10_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %load/vec4 v0x5572aec95390_0;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v0x5572aec94db0_0;
    %parti/s 1, 3, 3;
    %replicate 12;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %load/vec4 v0x5572aec94db0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572aec94cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572aec94c10_0, 0;
T_6.8 ;
    %load/vec4 v0x5572aec94db0_0;
    %assign/vec4 v0x5572aec94e90_0, 0;
T_6.7 ;
    %load/vec4 v0x5572aec95a30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5572aec95110_0, 0;
T_6.5 ;
    %load/vec4 v0x5572aec95a30_0;
    %assign/vec4 v0x5572aec951f0_0, 0;
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5572aec73810;
T_7 ;
    %wait E_0x5572aec61560;
    %load/vec4 v0x5572aec94e90_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5572aec94f70_0;
    %store/vec4 v0x5572aec93b40_0, 0, 16;
    %fork TD_testbench.PE.setsrd, S_0x5572aec93950;
    %join;
    %load/vec4  v0x5572aec93c20_0;
    %and;
    %load/vec4 v0x5572aec94e90_0;
    %store/vec4 v0x5572aec94220_0, 0, 16;
    %fork TD_testbench.PE.usesrd, S_0x5572aec94050;
    %join;
    %load/vec4  v0x5572aec94320_0;
    %load/vec4 v0x5572aec94e90_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x5572aec94f70_0;
    %parti/s 4, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5572aec94e90_0;
    %store/vec4 v0x5572aec94600_0, 0, 16;
    %fork TD_testbench.PE.usesrs, S_0x5572aec943e0;
    %join;
    %load/vec4  v0x5572aec94700_0;
    %load/vec4 v0x5572aec94e90_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5572aec94f70_0;
    %parti/s 4, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572aec95b10_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5572aec94f70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572aec95b10_0, 0, 1;
    %load/vec4 v0x5572aec94e90_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x5572aec951f0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5572aec94e90_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5572aec95470, 4;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x5572aec95530_0, 0;
    %load/vec4 v0x5572aec94e90_0;
    %store/vec4 v0x5572aec93eb0_0, 0, 16;
    %fork TD_testbench.PE.usesim, S_0x5572aec93ce0;
    %join;
    %load/vec4  v0x5572aec93f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x5572aec94cd0_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x5572aec94e90_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x5572aec951f0_0;
    %jmp/1 T_7.7, 9;
T_7.6 ; End of true expr.
    %load/vec4 v0x5572aec94e90_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5572aec95470, 4;
    %jmp/0 T_7.7, 9;
 ; End of false expr.
    %blend;
T_7.7;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0x5572aec957b0_0, 0;
    %load/vec4 v0x5572aec94e90_0;
    %assign/vec4 v0x5572aec94f70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5572aec73810;
T_8 ;
    %wait E_0x5572aec61560;
    %load/vec4 v0x5572aec94f70_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572aec95050_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5572aec94f70_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572aec94b00_0, 0;
    %jmp T_8.17;
T_8.2 ;
    %jmp T_8.17;
T_8.3 ;
    %load/vec4 v0x5572aec95530_0;
    %load/vec4 v0x5572aec957b0_0;
    %add;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.4 ;
    %load/vec4 v0x5572aec95530_0;
    %load/vec4 v0x5572aec957b0_0;
    %and;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.5 ;
    %load/vec4 v0x5572aec95530_0;
    %load/vec4 v0x5572aec957b0_0;
    %inv;
    %and;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.6 ;
    %load/vec4 v0x5572aec95530_0;
    %load/vec4 v0x5572aec957b0_0;
    %xor;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.7 ;
    %load/vec4 v0x5572aec95530_0;
    %load/vec4 v0x5572aec957b0_0;
    %mul;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.8 ;
    %load/vec4 v0x5572aec95530_0;
    %load/vec4 v0x5572aec957b0_0;
    %or;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.9 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5572aec957b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.18, 8;
    %load/vec4 v0x5572aec95530_0;
    %ix/getv 4, v0x5572aec957b0_0;
    %shiftl 4;
    %jmp/1 T_8.19, 8;
T_8.18 ; End of true expr.
    %load/vec4 v0x5572aec95530_0;
    %load/vec4 v0x5572aec957b0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_8.19, 8;
 ; End of false expr.
    %blend;
T_8.19;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.10 ;
    %load/vec4 v0x5572aec95530_0;
    %load/vec4 v0x5572aec957b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.11 ;
    %load/vec4 v0x5572aec95530_0;
    %load/vec4 v0x5572aec957b0_0;
    %sub;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.12 ;
    %load/vec4 v0x5572aec957b0_0;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.13 ;
    %load/vec4 v0x5572aec957b0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.14 ;
    %load/vec4 v0x5572aec957b0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5572aec94a40, 4;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %jmp T_8.17;
T_8.15 ;
    %load/vec4 v0x5572aec95530_0;
    %store/vec4 v0x5572aec95610_0, 0, 16;
    %load/vec4 v0x5572aec95610_0;
    %load/vec4 v0x5572aec957b0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572aec94a40, 0, 4;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %load/vec4 v0x5572aec94f70_0;
    %store/vec4 v0x5572aec93b40_0, 0, 16;
    %fork TD_testbench.PE.setsrd, S_0x5572aec93950;
    %join;
    %load/vec4  v0x5572aec93c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %load/vec4 v0x5572aec94f70_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572aec95050_0, 0;
    %load/vec4 v0x5572aec95610_0;
    %assign/vec4 v0x5572aec95890_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v0x5572aec95610_0;
    %load/vec4 v0x5572aec94f70_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572aec95470, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572aec95050_0, 0;
T_8.23 ;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572aec95050_0, 0;
T_8.21 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5572aec73690;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572aec95d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572aec95c50_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5572aec73690;
T_10 ;
    %vpi_call 2 332 "$dumpfile", "dump.txt" {0 0 0};
    %vpi_call 2 333 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5572aec73810 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572aec95d90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572aec95d90_0, 0, 1;
T_10.0 ;
    %load/vec4 v0x5572aec95cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_10.1, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572aec95c50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572aec95c50_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 340 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pipetangled-temp.v";
