WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500131 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000131 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250132 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250132 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14189078 heartbeat IPC: 1.088 cumulative IPC: 0.6298 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 30028635 heartbeat IPC: 0.6313 cumulative IPC: 0.6308 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 46077872 heartbeat IPC: 0.6231 cumulative IPC: 0.6277 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 61722476 heartbeat IPC: 0.6392 cumulative IPC: 0.6309 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 77319816 heartbeat IPC: 0.6411 cumulative IPC: 0.6332 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 93183716 heartbeat IPC: 0.6304 cumulative IPC: 0.6327 (Simulation time: 00 hr 06 min 39 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 108877967 heartbeat IPC: 0.6372 cumulative IPC: 0.6334 (Simulation time: 00 hr 07 min 40 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 124648581 heartbeat IPC: 0.6341 cumulative IPC: 0.6335 (Simulation time: 00 hr 08 min 42 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv474.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 140462813 heartbeat IPC: 0.6323 cumulative IPC: 0.6333 (Simulation time: 00 hr 09 min 43 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 156588699 heartbeat IPC: 0.6201 cumulative IPC: 0.6319 (Simulation time: 00 hr 10 min 46 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 158372065 cumulative IPC: 0.6314 (Simulation time: 00 hr 11 min 17 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 158372065 cumulative IPC: 0.6314 (Simulation time: 00 hr 11 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv474.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6314 instructions: 100000000 cycles: 158372065
CPU 0 Branch Prediction Accuracy: 70.72% MPKI: 51.66 Average ROB Occupancy at Mispredict: 4.339
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.809
BRANCH_INDIRECT: 35
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 2.22
BRANCH_INDIRECT_CALL: 2.13
BRANCH_RETURN: 1.38

L1D TOTAL        ACCESS:   33994337 HIT:   30843117 MISS:    3151220
L1D LOAD         ACCESS:   20850248 HIT:   19119372 MISS:    1730876
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13139028 HIT:   11723520 MISS:    1415508
L1D TRANSLATION  ACCESS:       5061 HIT:        225 MISS:       4836
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 12.93 cycles
L1I TOTAL        ACCESS:   11233319 HIT:    4727214 MISS:    6506105
L1I LOAD         ACCESS:   11233319 HIT:    4727214 MISS:    6506105
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.38 cycles
L2C TOTAL        ACCESS:    7985444 HIT:    7155491 MISS:     829953
L2C LOAD         ACCESS:    6633486 HIT:    5944080 MISS:     689406
L2C RFO          ACCESS:     507066 HIT:     414394 MISS:      92672
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     840059 HIT:     796203 MISS:      43856
L2C TRANSLATION  ACCESS:       4833 HIT:        814 MISS:       4019
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 39.23 cycles
LLC TOTAL        ACCESS:     914301 HIT:     841375 MISS:      72926
LLC LOAD         ACCESS:     689406 HIT:     662002 MISS:      27404
LLC RFO          ACCESS:      92672 HIT:      56324 MISS:      36348
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     128204 HIT:     120417 MISS:       7787
LLC TRANSLATION  ACCESS:       4019 HIT:       2632 MISS:       1387
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 229.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27124838 HIT:   26033234 MISS:    1091604
cpu0_DTLB LOAD         ACCESS:   27124838 HIT:   26033234 MISS:    1091604
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.594 cycles
cpu0_ITLB TOTAL        ACCESS:   10014469 HIT:    8275463 MISS:    1739006
cpu0_ITLB LOAD         ACCESS:   10014469 HIT:    8275463 MISS:    1739006
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.145 cycles
cpu0_STLB TOTAL        ACCESS:    1755480 HIT:    1750777 MISS:       4703
cpu0_STLB LOAD         ACCESS:    1755480 HIT:    1750777 MISS:       4703
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 127.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30319
  ROW_BUFFER_MISS:      34789
 AVG DBUS CONGESTED CYCLE: 3.965
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1513
  FULL:      26905
