Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : alu
Version: J-2014.09-SP4
Date   : Sun Feb 14 18:49:14 2016
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                          103
Number of nets:                          1063
Number of cells:                          962
Number of combinational cells:            962
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        120
Number of references:                      34

Combinational area:               2136.080325
Buf/Inv area:                      162.398016
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:             674.242710

Total cell area:                  2136.080325
Total area:                       2810.323036

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
alu                               2136.0803    100.0  2136.0803     0.0000  0.0000  alu
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
Total                                                 2136.0803     0.0000  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                     Estimated  Perc. of
  Module             Implem.  Count       Area cell area
  ------------------ -------  ----- ---------- ---------
  DP_OP_46J1_122_631     str      1   302.6855     14.2%
  DW_cmp             apparch      4   116.0930      5.4%
  DW_leftsh             astr      1   535.9893     25.1%
  DW_rbsh               astr      1   412.9844     19.3%
  DW_rightsh            astr      1   429.7576     20.1%
  ------------------ -------  ----- ---------- ---------
  DP_OP Subtotal:                 1   302.6855     14.2%
  Total:                          8  1797.5097     84.1%

Subtotal of datapath(DP_OP) cell area:  302.6855  14.2%  (estimated)
Total synthetic cell area:              1797.5097  84.1%  (estimated)

1
