INFO-FLOW: Workspace C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1 opened at Fri May 24 15:44:00 +0200 2024
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.328 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.424 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.532 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.145 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./Convolutie/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
Execute     set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 109.336 MB.
Execute       set_directive_top applyConvolution -name=applyConvolution 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Convolutie/source/Convolutie.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang Convolutie/source/Convolutie.c -foptimization-record-file=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.c.clang.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/clang.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c std=gnu99 -target fpga  -directive=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/.systemc_flag -fix-errors C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c std=gnu99 -target fpga  -directive=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/all.directive.json -fix-errors C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c.clang-tidy.loop-label.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c.clang.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 111.629 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/Convolutie.g.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.0.bc > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.406 sec.
Execute       run_link_or_opt -opt -out C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=applyConvolution -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=applyConvolution -reflow-float-conversion -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.635 sec.
Execute       run_link_or_opt -out C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=applyConvolution 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=applyConvolution -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=applyConvolution -mllvm -hls-db-dir -mllvm C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,266 Compile/Link C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,266 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 320 Unroll/Inline (step 1) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 179 Unroll/Inline (step 2) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 178 Unroll/Inline (step 3) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 148 Unroll/Inline (step 4) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 148 Array/Struct (step 1) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 148 Array/Struct (step 2) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 148 Array/Struct (step 3) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 148 Array/Struct (step 4) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Array/Struct (step 5) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 185 Performance (step 1) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 184 Performance (step 2) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 184 Performance (step 3) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 184 Performance (step 4) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 194 HW Transforms (step 1) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 202 HW Transforms (step 2) C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'applyConvolution' (Convolutie/source/Convolutie.c:6:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_6> at Convolutie/source/Convolutie.c:42:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_5> at Convolutie/source/Convolutie.c:34:38 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_25_1'(Convolutie/source/Convolutie.c:25:22) has been inferred on bundle 'output_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:25:22)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_34_5'(Convolutie/source/Convolutie.c:34:38) has been inferred on bundle 'input_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:34:38)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_42_6'(Convolutie/source/Convolutie.c:42:30) has been inferred on bundle 'input_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:42:30)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.737 seconds; current allocated memory: 114.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 114.094 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top applyConvolution -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.0.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 120.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.1.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 123.227 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.g.1.bc to C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.o.1.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (Convolutie/source/Convolutie.c:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (Convolutie/source/Convolutie.c:27) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Convolutie/source/Convolutie.c:36:75) to (Convolutie/source/Convolutie.c:37:29) in function 'applyConvolution'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'applyConvolution' (Convolutie/source/Convolutie.c:6:38)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 146.875 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.o.2.bc -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_4' (Convolutie/source/Convolutie.c:29:34) in function 'applyConvolution' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (Convolutie/source/Convolutie.c:28:30) in function 'applyConvolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (Convolutie/source/Convolutie.c:25:22) in function 'applyConvolution'.
Execute           auto_get_db
Command         transform done; 0.132 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 168.699 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.38 sec.
Command     elaborate done; 8.874 sec.
Execute     ap_eval exec zip -j C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'applyConvolution' ...
Execute       ap_set_top_model applyConvolution 
Execute       get_model_list applyConvolution -filter all-wo-channel -topdown 
Execute       preproc_iomode -model applyConvolution 
Execute       preproc_iomode -model applyConvolution_Pipeline_VITIS_LOOP_42_6 
Execute       preproc_iomode -model applyConvolution_Pipeline_VITIS_LOOP_34_5 
Execute       preproc_iomode -model applyConvolution_Pipeline_1 
Execute       get_model_list applyConvolution -filter all-wo-channel 
INFO-FLOW: Model list for configure: applyConvolution_Pipeline_1 applyConvolution_Pipeline_VITIS_LOOP_34_5 applyConvolution_Pipeline_VITIS_LOOP_42_6 applyConvolution
INFO-FLOW: Configuring Module : applyConvolution_Pipeline_1 ...
Execute       set_default_model applyConvolution_Pipeline_1 
Execute       apply_spec_resource_limit applyConvolution_Pipeline_1 
INFO-FLOW: Configuring Module : applyConvolution_Pipeline_VITIS_LOOP_34_5 ...
Execute       set_default_model applyConvolution_Pipeline_VITIS_LOOP_34_5 
Execute       apply_spec_resource_limit applyConvolution_Pipeline_VITIS_LOOP_34_5 
INFO-FLOW: Configuring Module : applyConvolution_Pipeline_VITIS_LOOP_42_6 ...
Execute       set_default_model applyConvolution_Pipeline_VITIS_LOOP_42_6 
Execute       apply_spec_resource_limit applyConvolution_Pipeline_VITIS_LOOP_42_6 
INFO-FLOW: Configuring Module : applyConvolution ...
Execute       set_default_model applyConvolution 
Execute       apply_spec_resource_limit applyConvolution 
INFO-FLOW: Model list for preprocess: applyConvolution_Pipeline_1 applyConvolution_Pipeline_VITIS_LOOP_34_5 applyConvolution_Pipeline_VITIS_LOOP_42_6 applyConvolution
INFO-FLOW: Preprocessing Module: applyConvolution_Pipeline_1 ...
Execute       set_default_model applyConvolution_Pipeline_1 
Execute       cdfg_preprocess -model applyConvolution_Pipeline_1 
Execute       rtl_gen_preprocess applyConvolution_Pipeline_1 
INFO-FLOW: Preprocessing Module: applyConvolution_Pipeline_VITIS_LOOP_34_5 ...
Execute       set_default_model applyConvolution_Pipeline_VITIS_LOOP_34_5 
Execute       cdfg_preprocess -model applyConvolution_Pipeline_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess applyConvolution_Pipeline_VITIS_LOOP_34_5 
INFO-FLOW: Preprocessing Module: applyConvolution_Pipeline_VITIS_LOOP_42_6 ...
Execute       set_default_model applyConvolution_Pipeline_VITIS_LOOP_42_6 
Execute       cdfg_preprocess -model applyConvolution_Pipeline_VITIS_LOOP_42_6 
Execute       rtl_gen_preprocess applyConvolution_Pipeline_VITIS_LOOP_42_6 
INFO-FLOW: Preprocessing Module: applyConvolution ...
Execute       set_default_model applyConvolution 
Execute       cdfg_preprocess -model applyConvolution 
Execute       rtl_gen_preprocess applyConvolution 
INFO-FLOW: Model list for synthesis: applyConvolution_Pipeline_1 applyConvolution_Pipeline_VITIS_LOOP_34_5 applyConvolution_Pipeline_VITIS_LOOP_42_6 applyConvolution
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model applyConvolution_Pipeline_1 
Execute       schedule -model applyConvolution_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 172.723 MB.
Execute       syn_report -verbosereport -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling applyConvolution_Pipeline_1.
Execute       set_default_model applyConvolution_Pipeline_1 
Execute       bind -model applyConvolution_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 173.918 MB.
Execute       syn_report -verbosereport -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding applyConvolution_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model applyConvolution_Pipeline_VITIS_LOOP_34_5 
Execute       schedule -model applyConvolution_Pipeline_VITIS_LOOP_34_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 22, loop 'VITIS_LOOP_34_5'
WARNING: [HLS 200-871] Estimated clock period (6.312 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' consists of the following:
	'sitofp' operation 32 bit ('conv', Convolutie/source/Convolutie.c:36) [46]  (6.312 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.191 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 175.062 MB.
Execute       syn_report -verbosereport -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.sched.adb -f 
INFO-FLOW: Finish scheduling applyConvolution_Pipeline_VITIS_LOOP_34_5.
Execute       set_default_model applyConvolution_Pipeline_VITIS_LOOP_34_5 
Execute       bind -model applyConvolution_Pipeline_VITIS_LOOP_34_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 175.105 MB.
Execute       syn_report -verbosereport -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.bind.adb -f 
INFO-FLOW: Finish binding applyConvolution_Pipeline_VITIS_LOOP_34_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model applyConvolution_Pipeline_VITIS_LOOP_42_6 
Execute       schedule -model applyConvolution_Pipeline_VITIS_LOOP_42_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_6'
WARNING: [HLS 200-871] Estimated clock period (6.178 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' consists of the following:
	'store' operation 0 bit ('ch_write_ln42', Convolutie/source/Convolutie.c:42) of constant 0 on local variable 'ch', Convolutie/source/Convolutie.c:42 [18]  (1.588 ns)
	'load' operation 31 bit ('ch', Convolutie/source/Convolutie.c:44) on local variable 'ch', Convolutie/source/Convolutie.c:42 [21]  (0.000 ns)
	'mux' operation 32 bit ('x', Convolutie/source/Convolutie.c:44) [40]  (1.707 ns)
	'add' operation 9 bit ('add_ln317', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [48]  (1.915 ns)
	'select' operation 9 bit ('select_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [52]  (0.968 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 175.711 MB.
Execute       syn_report -verbosereport -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.sched.adb -f 
INFO-FLOW: Finish scheduling applyConvolution_Pipeline_VITIS_LOOP_42_6.
Execute       set_default_model applyConvolution_Pipeline_VITIS_LOOP_42_6 
Execute       bind -model applyConvolution_Pipeline_VITIS_LOOP_42_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 175.977 MB.
Execute       syn_report -verbosereport -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.bind.adb -f 
INFO-FLOW: Finish binding applyConvolution_Pipeline_VITIS_LOOP_42_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model applyConvolution 
Execute       schedule -model applyConvolution 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.165 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 177.738 MB.
Execute       syn_report -verbosereport -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.sched.adb -f 
INFO-FLOW: Finish scheduling applyConvolution.
Execute       set_default_model applyConvolution 
Execute       bind -model applyConvolution 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 178.473 MB.
Execute       syn_report -verbosereport -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.bind.adb -f 
INFO-FLOW: Finish binding applyConvolution.
Execute       get_model_list applyConvolution -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess applyConvolution_Pipeline_1 
Execute       rtl_gen_preprocess applyConvolution_Pipeline_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess applyConvolution_Pipeline_VITIS_LOOP_42_6 
Execute       rtl_gen_preprocess applyConvolution 
INFO-FLOW: Model list for RTL generation: applyConvolution_Pipeline_1 applyConvolution_Pipeline_VITIS_LOOP_34_5 applyConvolution_Pipeline_VITIS_LOOP_42_6 applyConvolution
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model applyConvolution_Pipeline_1 -top_prefix applyConvolution_ -sub_prefix applyConvolution_ -mg_file C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 180.062 MB.
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute       gen_rtl applyConvolution_Pipeline_1 -style xilinx -f -lang vhdl -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/vhdl/applyConvolution_applyConvolution_Pipeline_1 
Execute       gen_rtl applyConvolution_Pipeline_1 -style xilinx -f -lang vlog -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/verilog/applyConvolution_applyConvolution_Pipeline_1 
Execute       syn_report -csynth -model applyConvolution_Pipeline_1 -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/applyConvolution_Pipeline_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model applyConvolution_Pipeline_1 -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/applyConvolution_Pipeline_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model applyConvolution_Pipeline_1 -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model applyConvolution_Pipeline_1 -f -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.adb 
Execute       db_write -model applyConvolution_Pipeline_1 -bindview -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info applyConvolution_Pipeline_1 -p C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model applyConvolution_Pipeline_VITIS_LOOP_34_5 -top_prefix applyConvolution_ -sub_prefix applyConvolution_ -mg_file C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_34_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_34_5'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 182.855 MB.
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute       gen_rtl applyConvolution_Pipeline_VITIS_LOOP_34_5 -style xilinx -f -lang vhdl -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5 
Execute       gen_rtl applyConvolution_Pipeline_VITIS_LOOP_34_5 -style xilinx -f -lang vlog -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/verilog/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5 
Execute       syn_report -csynth -model applyConvolution_Pipeline_VITIS_LOOP_34_5 -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/applyConvolution_Pipeline_VITIS_LOOP_34_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model applyConvolution_Pipeline_VITIS_LOOP_34_5 -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/applyConvolution_Pipeline_VITIS_LOOP_34_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model applyConvolution_Pipeline_VITIS_LOOP_34_5 -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model applyConvolution_Pipeline_VITIS_LOOP_34_5 -f -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.adb 
Execute       db_write -model applyConvolution_Pipeline_VITIS_LOOP_34_5 -bindview -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info applyConvolution_Pipeline_VITIS_LOOP_34_5 -p C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model applyConvolution_Pipeline_VITIS_LOOP_42_6 -top_prefix applyConvolution_ -sub_prefix applyConvolution_ -mg_file C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' pipeline 'VITIS_LOOP_42_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_42_6'.
Command       create_rtl_model done; 0.509 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 185.164 MB.
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute       gen_rtl applyConvolution_Pipeline_VITIS_LOOP_42_6 -style xilinx -f -lang vhdl -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 
Execute       gen_rtl applyConvolution_Pipeline_VITIS_LOOP_42_6 -style xilinx -f -lang vlog -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/verilog/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 
Execute       syn_report -csynth -model applyConvolution_Pipeline_VITIS_LOOP_42_6 -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/applyConvolution_Pipeline_VITIS_LOOP_42_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model applyConvolution_Pipeline_VITIS_LOOP_42_6 -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/applyConvolution_Pipeline_VITIS_LOOP_42_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model applyConvolution_Pipeline_VITIS_LOOP_42_6 -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model applyConvolution_Pipeline_VITIS_LOOP_42_6 -f -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.adb 
Execute       db_write -model applyConvolution_Pipeline_VITIS_LOOP_42_6 -bindview -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info applyConvolution_Pipeline_VITIS_LOOP_42_6 -p C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model applyConvolution -top_prefix  -sub_prefix applyConvolution_ -mg_file C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'applyConvolution' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'width', 'height' and 'channels' to AXI-Lite port conv.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_64s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_64s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution'.
INFO: [RTMG 210-279] Implementing memory 'applyConvolution_kernel_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.332 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 190.328 MB.
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute       gen_rtl applyConvolution -istop -style xilinx -f -lang vhdl -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/vhdl/applyConvolution 
Execute       gen_rtl applyConvolution -istop -style xilinx -f -lang vlog -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/verilog/applyConvolution 
Execute       syn_report -csynth -model applyConvolution -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/applyConvolution_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model applyConvolution -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/applyConvolution_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model applyConvolution -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model applyConvolution -f -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.adb 
Execute       db_write -model applyConvolution -bindview -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info applyConvolution -p C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution 
Execute       export_constraint_db -f -tool general -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.constraint.tcl 
Execute       syn_report -designview -model applyConvolution -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.design.xml 
Execute       syn_report -csynthDesign -model applyConvolution -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth.rpt -MHOut C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model applyConvolution -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model applyConvolution -o C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.protoinst 
Execute       sc_get_clocks applyConvolution 
Execute       sc_get_portdomain applyConvolution 
INFO-FLOW: Model list for RTL component generation: applyConvolution_Pipeline_1 applyConvolution_Pipeline_VITIS_LOOP_34_5 applyConvolution_Pipeline_VITIS_LOOP_42_6 applyConvolution
INFO-FLOW: Handling components in module [applyConvolution_Pipeline_1] ... 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component applyConvolution_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model applyConvolution_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [applyConvolution_Pipeline_VITIS_LOOP_34_5] ... 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.compgen.tcl 
INFO-FLOW: Found component applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component applyConvolution_sitofp_32ns_32_7_no_dsp_1.
INFO-FLOW: Append model applyConvolution_sitofp_32ns_32_7_no_dsp_1
INFO-FLOW: Found component applyConvolution_mux_3_2_32_1_1.
INFO-FLOW: Append model applyConvolution_mux_3_2_32_1_1
INFO-FLOW: Found component applyConvolution_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model applyConvolution_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [applyConvolution_Pipeline_VITIS_LOOP_42_6] ... 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.compgen.tcl 
INFO-FLOW: Found component applyConvolution_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model applyConvolution_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [applyConvolution] ... 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.tcl 
INFO-FLOW: Found component applyConvolution_mul_31ns_32ns_63_3_1.
INFO-FLOW: Append model applyConvolution_mul_31ns_32ns_63_3_1
INFO-FLOW: Found component applyConvolution_mul_32ns_32ns_64_3_1.
INFO-FLOW: Append model applyConvolution_mul_32ns_32ns_64_3_1
INFO-FLOW: Found component applyConvolution_mul_32s_32s_32_3_1.
INFO-FLOW: Append model applyConvolution_mul_32s_32s_32_3_1
INFO-FLOW: Found component applyConvolution_mul_34s_32ns_64_3_1.
INFO-FLOW: Append model applyConvolution_mul_34s_32ns_64_3_1
INFO-FLOW: Found component applyConvolution_mul_31ns_64s_64_3_1.
INFO-FLOW: Append model applyConvolution_mul_31ns_64s_64_3_1
INFO-FLOW: Found component applyConvolution_mul_2ns_64s_64_3_1.
INFO-FLOW: Append model applyConvolution_mul_2ns_64s_64_3_1
INFO-FLOW: Found component applyConvolution_kernel_ROM_AUTO_1R.
INFO-FLOW: Append model applyConvolution_kernel_ROM_AUTO_1R
INFO-FLOW: Found component applyConvolution_input_r_m_axi.
INFO-FLOW: Append model applyConvolution_input_r_m_axi
INFO-FLOW: Found component applyConvolution_output_r_m_axi.
INFO-FLOW: Append model applyConvolution_output_r_m_axi
INFO-FLOW: Found component applyConvolution_control_s_axi.
INFO-FLOW: Append model applyConvolution_control_s_axi
INFO-FLOW: Found component applyConvolution_conv_s_axi.
INFO-FLOW: Append model applyConvolution_conv_s_axi
INFO-FLOW: Append model applyConvolution_Pipeline_1
INFO-FLOW: Append model applyConvolution_Pipeline_VITIS_LOOP_34_5
INFO-FLOW: Append model applyConvolution_Pipeline_VITIS_LOOP_42_6
INFO-FLOW: Append model applyConvolution
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: applyConvolution_flow_control_loop_pipe_sequential_init applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1 applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1 applyConvolution_sitofp_32ns_32_7_no_dsp_1 applyConvolution_mux_3_2_32_1_1 applyConvolution_flow_control_loop_pipe_sequential_init applyConvolution_flow_control_loop_pipe_sequential_init applyConvolution_mul_31ns_32ns_63_3_1 applyConvolution_mul_32ns_32ns_64_3_1 applyConvolution_mul_32s_32s_32_3_1 applyConvolution_mul_34s_32ns_64_3_1 applyConvolution_mul_31ns_64s_64_3_1 applyConvolution_mul_2ns_64s_64_3_1 applyConvolution_kernel_ROM_AUTO_1R applyConvolution_input_r_m_axi applyConvolution_output_r_m_axi applyConvolution_control_s_axi applyConvolution_conv_s_axi applyConvolution_Pipeline_1 applyConvolution_Pipeline_VITIS_LOOP_34_5 applyConvolution_Pipeline_VITIS_LOOP_42_6 applyConvolution
INFO-FLOW: Generating C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model applyConvolution_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model applyConvolution_sitofp_32ns_32_7_no_dsp_1
INFO-FLOW: To file: write model applyConvolution_mux_3_2_32_1_1
INFO-FLOW: To file: write model applyConvolution_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model applyConvolution_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model applyConvolution_mul_31ns_32ns_63_3_1
INFO-FLOW: To file: write model applyConvolution_mul_32ns_32ns_64_3_1
INFO-FLOW: To file: write model applyConvolution_mul_32s_32s_32_3_1
INFO-FLOW: To file: write model applyConvolution_mul_34s_32ns_64_3_1
INFO-FLOW: To file: write model applyConvolution_mul_31ns_64s_64_3_1
INFO-FLOW: To file: write model applyConvolution_mul_2ns_64s_64_3_1
INFO-FLOW: To file: write model applyConvolution_kernel_ROM_AUTO_1R
INFO-FLOW: To file: write model applyConvolution_input_r_m_axi
INFO-FLOW: To file: write model applyConvolution_output_r_m_axi
INFO-FLOW: To file: write model applyConvolution_control_s_axi
INFO-FLOW: To file: write model applyConvolution_conv_s_axi
INFO-FLOW: To file: write model applyConvolution_Pipeline_1
INFO-FLOW: To file: write model applyConvolution_Pipeline_VITIS_LOOP_34_5
INFO-FLOW: To file: write model applyConvolution_Pipeline_VITIS_LOOP_42_6
INFO-FLOW: To file: write model applyConvolution
INFO-FLOW: Generating C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/vhdl' dstVlogDir='C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/vlog' tclDir='C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db' modelList='applyConvolution_flow_control_loop_pipe_sequential_init
applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1
applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1
applyConvolution_sitofp_32ns_32_7_no_dsp_1
applyConvolution_mux_3_2_32_1_1
applyConvolution_flow_control_loop_pipe_sequential_init
applyConvolution_flow_control_loop_pipe_sequential_init
applyConvolution_mul_31ns_32ns_63_3_1
applyConvolution_mul_32ns_32ns_64_3_1
applyConvolution_mul_32s_32s_32_3_1
applyConvolution_mul_34s_32ns_64_3_1
applyConvolution_mul_31ns_64s_64_3_1
applyConvolution_mul_2ns_64s_64_3_1
applyConvolution_kernel_ROM_AUTO_1R
applyConvolution_input_r_m_axi
applyConvolution_output_r_m_axi
applyConvolution_control_s_axi
applyConvolution_conv_s_axi
applyConvolution_Pipeline_1
applyConvolution_Pipeline_VITIS_LOOP_34_5
applyConvolution_Pipeline_VITIS_LOOP_42_6
applyConvolution
' expOnly='0'
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.compgen.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.compgen.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./conv.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 197.332 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='applyConvolution_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='applyConvolution_flow_control_loop_pipe_sequential_init
applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1
applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1
applyConvolution_sitofp_32ns_32_7_no_dsp_1
applyConvolution_mux_3_2_32_1_1
applyConvolution_flow_control_loop_pipe_sequential_init
applyConvolution_flow_control_loop_pipe_sequential_init
applyConvolution_mul_31ns_32ns_63_3_1
applyConvolution_mul_32ns_32ns_64_3_1
applyConvolution_mul_32s_32s_32_3_1
applyConvolution_mul_34s_32ns_64_3_1
applyConvolution_mul_31ns_64s_64_3_1
applyConvolution_mul_2ns_64s_64_3_1
applyConvolution_kernel_ROM_AUTO_1R
applyConvolution_input_r_m_axi
applyConvolution_output_r_m_axi
applyConvolution_control_s_axi
applyConvolution_conv_s_axi
applyConvolution_Pipeline_1
applyConvolution_Pipeline_VITIS_LOOP_34_5
applyConvolution_Pipeline_VITIS_LOOP_42_6
applyConvolution
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.tbgen.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.tbgen.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.tbgen.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.constraint.tcl 
Execute       sc_get_clocks applyConvolution 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/impl/misc/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/impl/misc/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/impl/misc/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME conv_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME conv DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME input_r_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME input_r DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME output_r_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME output_r DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST applyConvolution MODULE2INSTS {applyConvolution applyConvolution applyConvolution_Pipeline_1 grp_applyConvolution_Pipeline_1_fu_363 applyConvolution_Pipeline_VITIS_LOOP_34_5 grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373 applyConvolution_Pipeline_VITIS_LOOP_42_6 grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392} INST2MODULE {applyConvolution applyConvolution grp_applyConvolution_Pipeline_1_fu_363 applyConvolution_Pipeline_1 grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373 applyConvolution_Pipeline_VITIS_LOOP_34_5 grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392 applyConvolution_Pipeline_VITIS_LOOP_42_6} INSTDATA {applyConvolution {DEPTH 1 CHILDREN {grp_applyConvolution_Pipeline_1_fu_363 grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373 grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392}} grp_applyConvolution_Pipeline_1_fu_363 {DEPTH 2 CHILDREN {}} grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373 {DEPTH 2 CHILDREN {}} grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392 {DEPTH 2 CHILDREN {}}} MODULEDATA {applyConvolution_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_122_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} applyConvolution_Pipeline_VITIS_LOOP_34_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_208_p2 SOURCE Convolutie/source/Convolutie.c:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U8 SOURCE Convolutie/source/Convolutie.c:36 VARIABLE mul LOOP VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_8_full_dsp_1_U7 SOURCE Convolutie/source/Convolutie.c:36 VARIABLE sum_2_4 LOOP VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} applyConvolution_Pipeline_VITIS_LOOP_42_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_183_p2 SOURCE Convolutie/source/Convolutie.c:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_253_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317} VARIABLE add_ln317 LOOP VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_fu_267_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18 LOOP VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_2_fu_290_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_2 LOOP VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} applyConvolution {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_3_1_U36 SOURCE Convolutie/source/Convolutie.c:25 VARIABLE mul_ln25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_511_p2 SOURCE Convolutie/source/Convolutie.c:25 VARIABLE add_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U38 SOURCE Convolutie/source/Convolutie.c:25 VARIABLE mul_ln25_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U37 SOURCE Convolutie/source/Convolutie.c:25 VARIABLE mul_ln25_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_3_1_U35 SOURCE Convolutie/source/Convolutie.c:6 VARIABLE mul_ln6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_3_fu_604_p2 SOURCE Convolutie/source/Convolutie.c:25 VARIABLE add_ln25_3 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_625_p2 SOURCE Convolutie/source/Convolutie.c:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_64s_64_3_1_U40 SOURCE Convolutie/source/Convolutie.c:25 VARIABLE mul_ln25_3 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_2_fu_658_p2 SOURCE Convolutie/source/Convolutie.c:25 VARIABLE add_ln25_2 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_63_3_1_U34 SOURCE Convolutie/source/Convolutie.c:26 VARIABLE mul_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_26_fu_682_p2 SOURCE Convolutie/source/Convolutie.c:28 VARIABLE empty_26 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_716_p2 SOURCE Convolutie/source/Convolutie.c:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_722_p2 SOURCE Convolutie/source/Convolutie.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next2317_fu_750_p2 SOURCE Convolutie/source/Convolutie.c:28 VARIABLE indvars_iv_next2317 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_64s_64_3_1_U41 SOURCE Convolutie/source/Convolutie.c:28 VARIABLE mul_ln28 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid13_fu_768_p2 SOURCE Convolutie/source/Convolutie.c:28 VARIABLE p_mid13 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next23_mid1_fu_773_p2 SOURCE Convolutie/source/Convolutie.c:28 VARIABLE indvars_iv_next23_mid1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_807_p2 SOURCE Convolutie/source/Convolutie.c:29 VARIABLE tmp LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_34s_32ns_64_3_1_U39 SOURCE Convolutie/source/Convolutie.c:29 VARIABLE tmp1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_956_p2 SOURCE Convolutie/source/Convolutie.c:30 VARIABLE add_ln30 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_812_p2 SOURCE Convolutie/source/Convolutie.c:30 VARIABLE add_ln30_2 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_941_p2 SOURCE Convolutie/source/Convolutie.c:29 VARIABLE add_ln29 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_991_p2 SOURCE Convolutie/source/Convolutie.c:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_817_p2 SOURCE Convolutie/source/Convolutie.c:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_1_fu_999_p2 SOURCE Convolutie/source/Convolutie.c:26 VARIABLE add_ln26_1 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_2_fu_822_p2 SOURCE Convolutie/source/Convolutie.c:26 VARIABLE add_ln26_2 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME kernel_U SOURCE {} VARIABLE kernel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 9 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 34 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 206.773 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for applyConvolution.
INFO: [VLOG 209-307] Generating Verilog RTL for applyConvolution.
Execute       syn_report -model applyConvolution -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.43 MHz
Command     autosyn done; 4.547 sec.
Command   csynth_design done; 13.574 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.574 seconds; current allocated memory: 97.461 MB.
Command ap_source done; 14.349 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1 opened at Fri May 24 15:44:23 +0200 2024
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.32 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.411 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.506 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.166 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./Convolutie/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
Execute     set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=applyConvolution xml_exists=0
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to applyConvolution
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=22 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='applyConvolution_flow_control_loop_pipe_sequential_init
applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1
applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1
applyConvolution_sitofp_32ns_32_7_no_dsp_1
applyConvolution_mux_3_2_32_1_1
applyConvolution_flow_control_loop_pipe_sequential_init
applyConvolution_flow_control_loop_pipe_sequential_init
applyConvolution_mul_31ns_32ns_63_3_1
applyConvolution_mul_32ns_32ns_64_3_1
applyConvolution_mul_32s_32s_32_3_1
applyConvolution_mul_34s_32ns_64_3_1
applyConvolution_mul_31ns_64s_64_3_1
applyConvolution_mul_2ns_64s_64_3_1
applyConvolution_kernel_ROM_AUTO_1R
applyConvolution_input_r_m_axi
applyConvolution_output_r_m_axi
applyConvolution_control_s_axi
applyConvolution_conv_s_axi
applyConvolution_Pipeline_1
applyConvolution_Pipeline_VITIS_LOOP_34_5
applyConvolution_Pipeline_VITIS_LOOP_42_6
applyConvolution
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_1.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_34_5.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution_Pipeline_VITIS_LOOP_42_6.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.constraint.tcl 
Execute     sc_get_clocks applyConvolution 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/impl/misc/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/impl/misc/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/impl/misc/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to applyConvolution
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.compgen.dataonly.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=applyConvolution
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.rtl_wrap.cfg.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.constraint.tcl 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/applyConvolution.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s Convolutie/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file Convolutie/solution1/impl/export.zip
Command   export_design done; 20.61 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.61 seconds; current allocated memory: 9.984 MB.
Command ap_source done; 21.356 sec.
Execute cleanup_all 
