library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;
                 
    entity Multiplexer_9 is
        generic (p_QT_BITS : natural := 8);
        port (
      i_OPTION : in signed(0 to 4-1);
      i_ENA : in std_logic;
      i_VALUE : in integer;
      o_PORT_0 : out integer;
      o_PORT_1 : out integer;
      o_PORT_2 : out integer;
      o_PORT_3 : out integer;
      o_PORT_4 : out integer;
      o_PORT_5 : out integer;
      o_PORT_6 : out integer;
      o_PORT_7 : out integer;
      o_PORT_8 : out integer
        );
    end Multiplexer_9;
                 
    architecture arc of Multiplexer_9 is
      signal w_VALUE_0 : integer := 0;
      signal w_VALUE_1 : integer := 0;
      signal w_VALUE_2 : integer := 0;
      signal w_VALUE_3 : integer := 0;
      signal w_VALUE_4 : integer := 0;
      signal w_VALUE_5 : integer := 0;
      signal w_VALUE_6 : integer := 0;
      signal w_VALUE_7 : integer := 0;
      signal w_VALUE_8 : integer := 0;

        begin    
        
        
             if (i_ENA= '1') then
                if (i_OPTION = 0000) then
                        w_VALUE_0 <=  i_VALUE;
              elsif (i_OPTION = 0001) then
                    w_VALUE_1 <=  i_VALUE;
              elsif (i_OPTION = 0010) then
                    w_VALUE_2 <=  i_VALUE;
              elsif (i_OPTION = 0011) then
                    w_VALUE_3 <=  i_VALUE;
              elsif (i_OPTION = 0100) then
                    w_VALUE_4 <=  i_VALUE;
              elsif (i_OPTION = 0101) then
                    w_VALUE_5 <=  i_VALUE;
              elsif (i_OPTION = 0110) then
                    w_VALUE_6 <=  i_VALUE;
              elsif (i_OPTION = 0111) then
                    w_VALUE_7 <=  i_VALUE;
              elsif (i_OPTION = 1000) then
                    w_VALUE_8 <=  i_VALUE;
  end if;
             end if;
            o_PORT_0 <= w_VALUE_0; 
            o_PORT_1 <= w_VALUE_1; 
            o_PORT_2 <= w_VALUE_2; 
            o_PORT_3 <= w_VALUE_3; 
            o_PORT_4 <= w_VALUE_4; 
            o_PORT_5 <= w_VALUE_5; 
            o_PORT_6 <= w_VALUE_6; 
            o_PORT_7 <= w_VALUE_7; 
            o_PORT_8 <= w_VALUE_8; 

        
    end arc;