{
  "collatzer": {
    "netnames": { "clk": { "bits": [2], "direction": "input" } },
    "cells": {
      "onOdd_instance_onOdd": {
        "port_directions": {
          "clk": "input",
          "val": "input",
          "rst": "input",
          "res": "output",
          "en": "input"
        },
        "connections": {
          "clk": [2],
          "val": [
            104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116,
            117, 118, 119, 120
          ],
          "rst": [3],
          "res": [
            70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86
          ],
          "en": [4]
        },
        "attributes": { "module_not_derived": 1 },
        "type": "onOdd",
        "hide_name": 0,
        "parameters": {}
      },
      "router_instance_router": {
        "port_directions": {
          "odd": "output",
          "clk": "input",
          "val": "input",
          "rst": "input",
          "en": "input",
          "even": "output"
        },
        "connections": {
          "odd": [
            104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116,
            117, 118, 119, 120
          ],
          "clk": [2],
          "val": [
            21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36
          ],
          "rst": [3],
          "en": [4],
          "even": [
            87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102,
            103
          ]
        },
        "attributes": { "module_not_derived": 1 },
        "type": "router",
        "hide_name": 0,
        "parameters": {}
      },
      "merger_instance_merger": {
        "port_directions": {
          "clk": "input",
          "rst": "input",
          "res": "output",
          "vo": "input",
          "en": "input",
          "ve": "input"
        },
        "connections": {
          "clk": [2],
          "rst": [3],
          "res": [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20],
          "vo": [
            70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86
          ],
          "en": [4],
          "ve": [
            53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
          ]
        },
        "attributes": { "module_not_derived": 1 },
        "type": "merger",
        "hide_name": 0,
        "parameters": {}
      },
      "onEven_instance_onEven": {
        "port_directions": {
          "clk": "input",
          "val": "input",
          "rst": "input",
          "res": "output",
          "en": "input"
        },
        "connections": {
          "clk": [2],
          "val": [
            87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102,
            103
          ],
          "rst": [3],
          "res": [
            53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
          ],
          "en": [4]
        },
        "attributes": { "module_not_derived": 1 },
        "type": "onEven",
        "hide_name": 0,
        "parameters": {}
      }
    },
    "ports": {
      "clk": { "bits": [2], "direction": "input" },
      "val_in": {
        "bits": [
          21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36
        ],
        "direction": "input"
      },
      "rst": { "bits": [3], "direction": "input" },
      "val_out": {
        "bits": [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20],
        "direction": "output"
      },
      "en": { "bits": [4], "direction": "input" }
    },
    "attributes": {}
  },
  "system": {
    "netnames": { "clk": { "bits": [2], "direction": "input" } },
    "cells": {
      "collatzer_system_collatzer": {
        "port_directions": {
          "clk": "input",
          "val_in": "input",
          "rst": "input",
          "val_out": "output",
          "en": "input"
        },
        "connections": {
          "clk": [2],
          "val_in": [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20],
          "rst": [3],
          "val_out": [
            71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86
          ],
          "en": [4]
        },
        "attributes": { "module_not_derived": 1 },
        "type": "collatzer",
        "hide_name": 0,
        "parameters": {}
      },
      "control_instance_controller": {
        "port_directions": {
          "clk": "input",
          "set_val": "input",
          "rst": "input",
          "next_val": "input",
          "en": "input",
          "result_value": "output"
        },
        "connections": {
          "clk": [2],
          "set_val": [
            21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37
          ],
          "rst": [3],
          "next_val": [
            71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86
          ],
          "en": [4],
          "result_value": [
            5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
          ]
        },
        "attributes": { "module_not_derived": 1 },
        "type": "control",
        "hide_name": 0,
        "parameters": {}
      }
    },
    "ports": {
      "clk": { "bits": [2], "direction": "input" },
      "result": {
        "bits": [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20],
        "direction": "output"
      },
      "setting": {
        "bits": [
          21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37
        ],
        "direction": "input"
      },
      "rst": { "bits": [3], "direction": "input" },
      "en": { "bits": [4], "direction": "input" }
    },
    "attributes": { "top": 1 }
  }
}
