;redcode
;assert 1
	SPL 0, -102
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <-0, <2
	SUB #71, 60
	ADD -500, 9
	SPL <-1
	JMN @12, #202
	MOV 270, -62
	JMZ -7, @-60
	CMP 20, @12
	SLT #270, <0
	SUB #727, 106
	SUB @127, 106
	SUB <-127, 100
	SUB <-127, 100
	CMP #71, 60
	CMP @1, @90
	SUB @127, 106
	SPL 0, -102
	ADD -500, 9
	SUB <-127, 100
	SUB 201, 120
	SUB #72, @-300
	SUB @121, 103
	SUB <-127, 100
	SLT -500, 9
	ADD 220, 330
	MOV -7, <-90
	ADD 220, 330
	SUB -207, <-130
	ADD 620, 330
	ADD 620, 330
	ADD -500, 9
	SUB <-127, 100
	ADD -500, 9
	SPL <-1
	SPL 0, -102
	ADD -500, 9
	SUB @127, 106
	CMP -207, <-130
	SPL 0, -102
	CMP -207, <-130
	DJN 2, @20
	SPL 0, -102
	CMP -207, <-130
	DJN -1, @-20
	SPL 0, -102
	DJN -1, @-20
	MOV -1, <-20
