5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel3.1.vcd) 2 -o (mbit_sel3.1.cdd) 2 -v (mbit_sel3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mbit_sel3.1.v 1 18 1
2 1 0 6 320033 1 1008 0 0 32 48 63 0
2 2 0 6 2e0030 2 1008 0 0 32 48 65 0
2 3 24 6 2c0034 2 1208 1 2 3 18 0 7 0 0 0 0 b
2 4 0 6 270028 1 1008 0 0 32 48 23 0
2 5 0 6 240025 2 1008 0 0 32 48 3d 0
2 6 24 6 220029 2 1208 4 5 27 18 0 7ffffff 0 0 0 0 b
2 7 0 6 1c001e 1 1008 0 0 32 48 66 0
2 8 0 6 18001a 2 1008 0 0 32 48 76 0
2 9 24 6 16001f 2 1208 7 8 17 18 0 1ffff 0 0 0 0 b
2 10 0 6 110012 1 1008 0 0 32 48 60 0
2 11 0 6 e000f 2 1008 0 0 32 48 61 0
2 12 24 6 c0013 2 1208 10 11 2 18 0 3 0 0 0 0 b
2 13 31 6 c001f 2 1208 9 12 19 18 0 7ffff 172ea 68d15 0 0
2 14 31 6 c0029 2 1208 6 13 46 18 0 ffffffff 502468ac afdb9753 0 0 0 3fff b97 3468 0 0
2 15 31 6 c0034 2 1208 3 14 49 18 0 ffffffff 81234563 7edcba9c 0 0 0 1ffff 5cba 1a345 0 0
2 16 26 6 b0035 2 1008 15 0 49 18 0 ffffffff 81234563 7edcba9c 0 0 0 1ffff 5cba 1a345 0 0
2 17 1 6 70007 0 1410 0 0 49 1 a
2 18 35 6 70035 2 a 16 17
1 a 1 3 6000f 1 0 48 0 49 17 ffffffff ffffffff 0 0 0 0 1ffff 1ffff 0 0 0 0
1 b 2 4 7000f 1 0 127 0 128 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
4 18 6 7 f 18 18 18
3 1 main.$u0 "main.$u0" 0 mbit_sel3.1.v 0 16 1
