Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c06c0f0c1fe34f7aafa4a8f0c8c594d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux4x3_sim_behav xil_defaultlib.mux4x3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 's14' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sim_1/new/mux4x3_sim.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4x3_verilog
Compiling module xil_defaultlib.mux4x3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4x3_sim_behav
