
Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.7V	    VDD
Using Power View: view_tc.
Load RC corner of view view_tc

Begin Power Analysis

             0V	    VSS
           0.7V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2996.10MB/5260.05MB/3311.12MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2997.30MB/5260.05MB/3311.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2997.30MB/5260.05MB/3311.12MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT)
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 10%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 20%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 30%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 40%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 50%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 60%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 70%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 80%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 90%

Finished Levelizing
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT)

Starting Activity Propagation
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 10%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 20%
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT): 30%

Finished Activity Propagation
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2998.44MB/5260.05MB/3311.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Apr-09 00:10:38 (2023-Apr-09 05:10:38 GMT)
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT): 10%
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT): 20%
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT): 30%
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT): 40%
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT): 50%
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT): 60%
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT): 70%
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT): 80%
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT): 90%

Finished Calculating power
2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=3006.36MB/5348.08MB/3311.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3006.36MB/5348.08MB/3311.12MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:00, mem(process/total/peak)=3006.36MB/5348.08MB/3311.12MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3006.36MB/5348.08MB/3311.12MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2023-Apr-09 00:10:39 (2023-Apr-09 05:10:39 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Liberty Libraries used:
*	        view_tc: ./asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_AO_RVT_TT_nldm_211120.lib
*	        view_tc: ./asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_TT_nldm_220122.lib
*	        view_tc: ./asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_OA_RVT_TT_nldm_211120.lib
*	        view_tc: ./asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SEQ_RVT_TT_nldm_220123.lib
*	        view_tc: ./asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.lib
*
*	Parasitic Files used:
*
*       Power View : view_tc
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-12 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.87788720 	   55.0159%
Total Switching Power:       3.98610726 	   44.9578%
Total Leakage Power:         0.00232715 	    0.0262%
Total Power:                 8.86632160
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.933      0.2768   0.0004879        3.21        36.2
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       1.64        3.04    0.001795       4.681        52.8
Clock (Combinational)             0.3056      0.6697   4.454e-05      0.9753          11
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.878       3.986    0.002327       8.866         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.7      4.878       3.986    0.002327       8.866         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3056      0.6697   4.454e-05      0.9753          11
-----------------------------------------------------------------------------------------
Total                             0.3056      0.6697   4.454e-05      0.9753          11
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  1999.9999 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00018 (BUFx24_ASAP7_75t_R):          0.02549
*              Highest Leakage Power:       CTS_ccl_a_buf_00018 (BUFx24_ASAP7_75t_R):        1.432e-06
*                Total Cap:      4.52185e-11 F
*                Total instances in design: 22484
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3009.62MB/5348.08MB/3311.12MB)

