<profile>

<section name = "Vitis HLS Report for 'runge_kutta_45_Pipeline_sq_sum_loop'" level="0">
<item name = "Date">Sun May 14 17:33:55 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">rk45_vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 24.380 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8, 8, 0.400 us, 0.400 us, 8, 8, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- sq_sum_loop">6, 6, 2, 1, 1, 6, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 190, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 15, 0, 91, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 168, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 6, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_80s_80s_160_1_1_U81">mul_80s_80s_160_1_1, 0, 15, 0, 91, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln226_fu_81_p2">+, 0, 0, 11, 3, 1</column>
<column name="p_Val2_s_fu_114_p2">+, 0, 0, 169, 162, 162</column>
<column name="icmp_ln226_fu_75_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">9, 2, 3, 6</column>
<column name="i_fu_38">9, 2, 3, 6</column>
<column name="p_Result_s_fu_34">9, 2, 162, 324</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_38">3, 0, 3, 0</column>
<column name="p_Result_s_fu_34">162, 0, 162, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_sq_sum_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_sq_sum_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_sq_sum_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_sq_sum_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_sq_sum_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_sq_sum_loop, return value</column>
<column name="e_V_address0">out, 3, ap_memory, e_V, array</column>
<column name="e_V_ce0">out, 1, ap_memory, e_V, array</column>
<column name="e_V_q0">in, 80, ap_memory, e_V, array</column>
<column name="X_V_7_out">out, 162, ap_vld, X_V_7_out, pointer</column>
<column name="X_V_7_out_ap_vld">out, 1, ap_vld, X_V_7_out, pointer</column>
</table>
</item>
</section>
</profile>
