\doxysection{LL\+\_\+\+UTILS\+\_\+\+Clk\+Init\+Type\+Def Struct Reference}
\hypertarget{structLL__UTILS__ClkInitTypeDef}{}\label{structLL__UTILS__ClkInitTypeDef}\index{LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}}


UTILS System, AHB and APB buses clock configuration structure definition.  




{\ttfamily \#include $<$stm32wlxx\+\_\+ll\+\_\+utils.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef_aca05a49f5c19306401c85acefbf82caf}{CPU1\+CLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef_a4f970c6c1ced6a3b69ba5b04d3b81314}{AHB3\+CLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef_a994aca51c40decfc340e045da1a6ca19}{APB1\+CLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2\+CLKDivider}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UTILS System, AHB and APB buses clock configuration structure definition. 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00119}{119}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structLL__UTILS__ClkInitTypeDef_a4f970c6c1ced6a3b69ba5b04d3b81314}\label{structLL__UTILS__ClkInitTypeDef_a4f970c6c1ced6a3b69ba5b04d3b81314} 
\index{LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}!AHB3CLKDivider@{AHB3CLKDivider}}
\index{AHB3CLKDivider@{AHB3CLKDivider}!LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3CLKDivider}{AHB3CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t AHB3\+CLKDivider}

The AHBS clock (HCLK3) divider. This clock is derived from the system clock (SYSCLK). This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+SYSCLK\+\_\+\+DIV

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+Set\+AHB3\+Prescaler(). 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.

\Hypertarget{structLL__UTILS__ClkInitTypeDef_a994aca51c40decfc340e045da1a6ca19}\label{structLL__UTILS__ClkInitTypeDef_a994aca51c40decfc340e045da1a6ca19} 
\index{LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}!APB1CLKDivider@{APB1CLKDivider}}
\index{APB1CLKDivider@{APB1CLKDivider}!LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB1CLKDivider}{APB1CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t APB1\+CLKDivider}

The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK1). This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+APB1\+\_\+\+DIV

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+Set\+APB1\+Prescaler(). 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00144}{144}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.

\Hypertarget{structLL__UTILS__ClkInitTypeDef_a9bbc30e9f4ddf462bc1fa6ea273eb4db}\label{structLL__UTILS__ClkInitTypeDef_a9bbc30e9f4ddf462bc1fa6ea273eb4db} 
\index{LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}!APB2CLKDivider@{APB2CLKDivider}}
\index{APB2CLKDivider@{APB2CLKDivider}!LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB2CLKDivider}{APB2CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t APB2\+CLKDivider}

The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK1). This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+APB2\+\_\+\+DIV

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+Set\+APB2\+Prescaler(). 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00150}{150}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.

\Hypertarget{structLL__UTILS__ClkInitTypeDef_aca05a49f5c19306401c85acefbf82caf}\label{structLL__UTILS__ClkInitTypeDef_aca05a49f5c19306401c85acefbf82caf} 
\index{LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}!CPU1CLKDivider@{CPU1CLKDivider}}
\index{CPU1CLKDivider@{CPU1CLKDivider}!LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{CPU1CLKDivider}{CPU1CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t CPU1\+CLKDivider}

The CPU1 clock (HCLK1) divider. This clock is derived from the system clock (SYSCLK). This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+SYSCLK\+\_\+\+DIV

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+Set\+AHBPrescaler(). 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00121}{121}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32wlxx__ll__utils_8h}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}\end{DoxyCompactItemize}
