;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 700, <722
	SPL 700, <722
	CMP -207, <-120
	JMN 12, #10
	DJN @5, <792
	CMP -702, -10
	CMP -702, -10
	JMP 0, <792
	SUB #-30, 9
	SUB #-30, 9
	SPL 0, <792
	SPL 0, <792
	SLT 20, @12
	SUB -207, <-120
	MOV -7, <-20
	SLT 20, @12
	SPL 0, <6
	DJN 700, <722
	ADD 30, 9
	ADD #270, <1
	SPL 0, <2
	SPL 0, <792
	SUB @121, 106
	MOV -1, <-20
	SPL 0, #2
	SUB <0, @2
	MOV -1, <-20
	SUB 3, 220
	SPL 0, <792
	SPL <121, 106
	SUB @121, 106
	ADD 210, 30
	SPL <121, 106
	CMP 3, 920
	SUB @121, 106
	DJN 300, <792
	SUB #-30, 9
	SLT 12, @10
	SPL 0, <792
	SPL 700, <722
	MOV -1, <-20
	SLT 12, @10
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -130, 9
