Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/vyma/Digital-electronic-1/Labs/06-display_driver/display_driver/test1_isim_beh.exe -prj /home/vyma/Digital-electronic-1/Labs/06-display_driver/display_driver/test1_beh.prj work.test1 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/vyma/Digital-electronic-1/Labs/06-display_driver/display_driver/../../05-counter_binary/binary_counter/clock_enable.vhd" into library work
Parsing VHDL file "/home/vyma/Digital-electronic-1/Labs/06-display_driver/display_driver/../../03-segment/hex_to_segment/hex_to_7seg.vhd" into library work
Parsing VHDL file "/home/vyma/Digital-electronic-1/Labs/06-display_driver/display_driver/driver_7seg.vhd" into library work
Parsing VHDL file "/home/vyma/Digital-electronic-1/Labs/06-display_driver/display_driver/test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96408 KB
Fuse CPU Usage: 1490 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity clock_enable [\clock_enable(('0','0','0','0','...]
Compiling architecture behavioral of entity hex_to_7seg [hex_to_7seg_default]
Compiling architecture behavioral of entity driver_7seg [driver_7seg_default]
Compiling architecture behavior of entity test1
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable /home/vyma/Digital-electronic-1/Labs/06-display_driver/display_driver/test1_isim_beh.exe
Fuse Memory Usage: 111724 KB
Fuse CPU Usage: 1680 ms
GCC CPU Usage: 2350 ms
