library ieee;
use ieee.std_logic_1164.all;

entity Subbytes is 
  port (  p_in : in std_logic_vector(127 downto 0);
          s_out : out std_logic_vector(127 downto 0));
end Subbytes;

Architecture program of Subbytes is


	component ByteSub is
		port(	BS_in :in std_logic_vector( 7 downto 0 );
			BS_out :out std_logic_vector( 7 downto 0 )
		);
	end component;
