<p></p>
<h1>Analog to Digital Conversion:</h1>
<p style="text-align: justify; font-size: 16px;">Digital controllers have many advantages, including increased flexibility and ease of change to the control program, the logic capabilities of digital systems that allow the implementation of complex algorithm and the immunity to drift faced by electronic components in analog control. Most of the signals that appear in the industry are analog (Temp, pressure, etc). Hence, these signals need to be converted to digital signals to be used by the digital controller feedback loop. The control signal produced by the digital controller needs also to be converted back to analog to drive the plant being controlled. This experiment covers the details of analog to digital conversion of numbers.</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%281%29.png" align="centre" /></p>
<p style="text-align: justify; font-size: 16px;">Following are ADC generally used.</p>
<p style="text-align: justify; font-size: 16px;">1. Counter Type ADC.</p>
<p style="text-align: justify; font-size: 16px;">2. Successive Approximation Type.</p>
<p style="text-align: justify; font-size: 16px;">3. Flash Type.</p>
<p style="text-align: justify; font-size: 16px;">The output of an A/D converter depends on the following:</p>
<p style="text-align: justify; font-size: 16px;">* Low and high reference voltages V<sub>RL</sub> and V<sub>RH</sub> (If V<sub>RL</sub> and V<sub>RH</sub> have the same polarity, the A/D is a unipolar device; otherwise it is bipolar).</p>
<p style="text-align: justify; font-size: 16px;">* The number of bits k, the signal is coded into</p>
<p style="text-align: justify; font-size: 16px;">A k-bit A/D generates 2<sup>k</sup> output levels called quanta. The minimum value is called offset, and the difference between the minimum and the maximum is called the range, span or full scale. Example, for an 8-bit code, V<sub>RL</sub></p>
<p style="text-align: justify; font-size: 16px;">will be eight zeros, V<sub>RH</sub> will be eight ones and the number of levels is 2<sup>8</sup> = 256.</p>
<p style="text-align: justify; font-size: 16px;">The resolution V<sub>Q</sub> is the smallest variation in the analog input signal that would cause the A/D output code to change by one level or quantum.</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%282%29.png" align="centre" /></p>
<p style="text-align: justify; font-size: 16px;">Any voltage level v<sub>i</sub> within the input signal range is translated to its decimal equivalent as</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%283%29.png" align="centre" /></p>
<p style="text-align: justify; font-size: 16px;">Where:</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%284%29.png" align="middle" /></p>
<p style="text-align: justify; font-size: 16px;">Analog values within a quantum level generate the same output code. The maximum error is &plusmn;&frac12;LSB (Least Significant Bit). The error V<sub>E</sub> between the digitized voltage and the input voltage is estimated by:</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%285%29.png" align="centre" /></p>
<p style="text-align: justify; font-size: 16px;">The error can be lowered by increasing the number of output bits of the converter. Aliasing is the misrepresentation of a high frequency signal as a low frequency one. This might happen when we use an ADC as shown in the figure below.</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%286%29.png" align="centre" /></p>
<h2>Digital to Analog conversion :</h2>
<p style="text-align: justify; font-size: 16px;">It is uesd to convert digital input to analog output.</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%287%29.png" align="centre" /></p>
<p style="text-align: justify; font-size: 16px;">Output voltage is directly proportional to digital input. The output analog equivalent voltage Vo of a k-bit unipolar DAC is calculated as such:</p>
<p><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%288%29.png" align="centre" /></p>
<p style="text-align: justify; font-size: 16px;">The gain of the DAC can be adjusted as desired by changing R and Rf.</p>
<p style="text-align: justify; font-size: 16px;">The Range of the DAC output is the difference between the maximum output voltage Vmax and the minimum output voltage Vmin.Vmax is when all the input bits are 1 and hence N=2<sup>k</sup>-1. Then the range is equal to Vmax since Vmin is zero.</p>
<p><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%289%29.png" align="centre" /></p>
<p style="text-align: justify; font-size: 16px;">The Resolution V<sub>q</sub> is the minimum non zero voltage that can be generated by the DAC,obtained with N=1.</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%2810%29.png" align="centre" /></p>
<p style="text-align: justify; font-size: 16px;">The minimum number of bits required in the DAC for specified resolution Vq and desired range is:</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%2811%29.png" /></p>
<p style="text-align: justify; font-size: 16px;">The result should be truncated to the next highest integer value.</p>
<p align="center"><img src="http://eil-iitg.vlabs.ac.in/Experiments/6%2812%29.png" /></p>