# Router-1X3-Synthesis-to-GDSII
Designed and implemented a Router 1X3 from synthesis to GDSII, ensuring optimized performance, power, and area (PPA). The project involved a complete RTL-to-signoff flow, focusing on timing closure, physical design, and DRC/LVS verification.
