<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3245' ll='3264'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3280' c='_ZNK4llvm14TargetLowering22ShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS0_17TargetLoweringOptE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3284' c='_ZNK4llvm14TargetLowering22ShrinkDemandedConstantENS_7SDValueERKNS_5APIntERNS0_17TargetLoweringOptE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3292' c='_ZNK4llvm14TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS0_17TargetLoweringOptE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3300' c='_ZNK4llvm14TargetLowering16ShrinkDemandedOpENS_7SDValueEjRKNS_5APIntERNS0_17TargetLoweringOptE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3317' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3323' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntERNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3369' c='_ZNK4llvm14TargetLowering26SimplifyDemandedVectorEltsENS_7SDValueERKNS_5APIntERS2_S5_RNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3440' c='_ZNK4llvm14TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS0_17TargetLoweringOptEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3451' c='_ZNK4llvm14TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3504' c='_ZN4llvm14TargetLowering15DAGCombinerInfo23CommitTargetLoweringOptERKNS0_17TargetLoweringOptE'/>
<size>48</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3238'>//===--------------------------------------------------------------------===//
  // TargetLowering Optimization Methods
  //

  /// A convenience struct that encapsulates a DAG, and two SDValues for
  /// returning information from TargetLowering to its clients that want to
  /// combine.</doc>
<mbr r='llvm::TargetLowering::TargetLoweringOpt::DAG' o='0' t='llvm::SelectionDAG &amp;'/>
<mbr r='llvm::TargetLowering::TargetLoweringOpt::LegalTys' o='64' t='bool'/>
<mbr r='llvm::TargetLowering::TargetLoweringOpt::LegalOps' o='72' t='bool'/>
<mbr r='llvm::TargetLowering::TargetLoweringOpt::Old' o='128' t='llvm::SDValue'/>
<mbr r='llvm::TargetLowering::TargetLoweringOpt::New' o='256' t='llvm::SDValue'/>
<fun r='_ZN4llvm14TargetLowering17TargetLoweringOptC1ERNS_12SelectionDAGEbb'/>
<fun r='_ZNK4llvm14TargetLowering17TargetLoweringOpt10LegalTypesEv'/>
<fun r='_ZNK4llvm14TargetLowering17TargetLoweringOpt15LegalOperationsEv'/>
<fun r='_ZN4llvm14TargetLowering17TargetLoweringOpt9CombineToENS_7SDValueES2_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='312' c='_ZN12_GLOBAL__N_111DAGCombiner23CommitTargetLoweringOptERKN4llvm14TargetLowering17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='327' c='_ZN12_GLOBAL__N_111DAGCombiner20SimplifyDemandedBitsEN4llvm7SDValueERKNS1_5APIntE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='855' c='_ZN4llvm14TargetLowering15DAGCombinerInfo23CommitTargetLoweringOptERKNS0_17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='1134' c='_ZN12_GLOBAL__N_111DAGCombiner23CommitTargetLoweringOptERKN4llvm14TargetLowering17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='1161' c='_ZN12_GLOBAL__N_111DAGCombiner20SimplifyDemandedBitsEN4llvm7SDValueERKNS1_5APIntES5_b'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='1180' c='_ZN12_GLOBAL__N_111DAGCombiner26SimplifyDemandedVectorEltsEN4llvm7SDValueERKNS1_5APIntEb'/>
<size>48</size>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='489' c='_ZNK4llvm14TargetLowering22ShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS0_17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='529' c='_ZNK4llvm14TargetLowering22ShrinkDemandedConstantENS_7SDValueERKNS_5APIntERNS0_17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='542' c='_ZNK4llvm14TargetLowering16ShrinkDemandedOpENS_7SDValueEjRKNS_5APIntERNS0_17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='587' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntERNS0_15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='601' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntERNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='884' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2296' c='_ZNK4llvm14TargetLowering26SimplifyDemandedVectorEltsENS_7SDValueERKNS_5APIntERS2_S5_RNS0_15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2359' c='_ZNK4llvm14TargetLowering26SimplifyDemandedVectorEltsENS_7SDValueERKNS_5APIntERS2_S5_RNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2974' c='_ZNK4llvm14TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS0_17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2986' c='_ZNK4llvm14TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEj'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='484' c='_ZNK4llvm21AArch64TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1452' c='_ZL18optimizeLogicalImmN4llvm7SDValueEjmRKNS_5APIntERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1547' c='_ZNK4llvm21AArch64TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='14377' c='_ZL24performTBISimplificationN4llvm7SDValueERNS_14TargetLowering15DAGCombinerInfoERNS_12SelectionDAGE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4072' c='_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='390' c='_ZNK4llvm17ARMTargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='472' c='_ZNK4llvm17ARMTargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17547' c='_ZNK4llvm17ARMTargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17629' c='_ZNK4llvm17ARMTargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='154' c='_ZNK4llvm19RISCVTargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2308' c='_ZNK4llvm19RISCVTargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1053' c='_ZNK4llvm17X86TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1073' c='_ZNK4llvm17X86TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1079' c='_ZNK4llvm17X86TargetLowering42SimplifyDemandedVectorEltsForTargetShuffleENS_7SDValueERKNS_5APIntEjRNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1086' c='_ZNK4llvm17X86TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34205' c='_ZNK4llvm17X86TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38048' c='_ZNK4llvm17X86TargetLowering42SimplifyDemandedVectorEltsForTargetShuffleENS_7SDValueERKNS_5APIntEjRNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38115' c='_ZNK4llvm17X86TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38646' c='_ZNK4llvm17X86TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41016' c='_ZL22combineVSelectToBLENDVPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1606' c='_ZNK4llvm19XCoreTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1622' c='_ZNK4llvm19XCoreTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<size>48</size>
<use f='llvm/llvm/unittests/CodeGen/AArch64SelectionDAGTest.cpp' l='194' c='_ZN4llvm73AArch64SelectionDAGTest_SimplifyDemandedVectorElts_EXTRACT_SUBVECTOR_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/AArch64SelectionDAGTest.cpp' l='224' c='_ZN4llvm53AArch64SelectionDAGTest_SimplifyDemandedBitsNEON_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/AArch64SelectionDAGTest.cpp' l='250' c='_ZN4llvm52AArch64SelectionDAGTest_SimplifyDemandedBitsSVE_Test8TestBodyEv'/>
<size>48</size>
